Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Apr 18 19:30:33 2019
| Host         : YC-YOGA running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file Brush_timing_summary_routed.rpt -pb Brush_timing_summary_routed.pb -rpx Brush_timing_summary_routed.rpx -warn_on_violation
| Design       : Brush
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK50MHZ_to_CLK10HZ/count_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: H_COUNT/Counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 16420 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.808        0.000                      0               114724        0.231        0.000                      0               114724        3.000        0.000                       0                 16427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.808        0.000                      0               114724        0.314        0.000                      0               114724        8.750        0.000                       0                 16423  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.810        0.000                      0               114724        0.314        0.000                      0               114724        8.750        0.000                       0                 16423  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.808        0.000                      0               114724        0.231        0.000                      0               114724  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.808        0.000                      0               114724        0.231        0.000                      0               114724  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.084    21.499    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.966    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.084    21.499    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.966    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.250    H_COUNT/Counter_reg[11]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.249    H_COUNT/Counter_reg[15]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.253    CLK50MHZ_to_CLK10HZ/count_reg[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  CLK50MHZ_to_CLK10HZ/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.208    CLK50MHZ_to_CLK10HZ/count[0]_i_3_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.145 r  CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    CLK50MHZ_to_CLK10HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.251    H_COUNT/Counter_reg[12]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.206    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          0.170    -0.250    H_COUNT/Point_X[4]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.597    -0.567    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CLK50MHZ_to_CLK10HZ/count_reg[15]/Q
                         net (fo=3, routed)           0.183    -0.243    CLK50MHZ_to_CLK10HZ/count_reg[15]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  CLK50MHZ_to_CLK10HZ/count[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    CLK50MHZ_to_CLK10HZ/count[12]_i_2_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.135 r  CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.803    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    CLK50MHZ_to_CLK10HZ/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[7]/Q
                         net (fo=3, routed)           0.183    -0.242    CLK50MHZ_to_CLK10HZ/count_reg[7]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CLK50MHZ_to_CLK10HZ/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    CLK50MHZ_to_CLK10HZ/count[4]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.134 r  CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.461    CLK50MHZ_to_CLK10HZ/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.241    CLK50MHZ_to_CLK10HZ/count_reg[11]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.196 r  CLK50MHZ_to_CLK10HZ/count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    CLK50MHZ_to_CLK10HZ/count[8]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.133 r  CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    CLK50MHZ_to_CLK10HZ/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=9, routed)           0.185    -0.236    H_COUNT/Point_X[7]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.128 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.128    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.240    H_COUNT/Counter_reg[9]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.195 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.195    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.125 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.125    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y104     CLK50MHZ_to_CLK10HZ/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y106     CLK50MHZ_to_CLK10HZ/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y106     CLK50MHZ_to_CLK10HZ/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y17     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6591_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y17     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6591_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y67     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10304_10367_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y67     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10304_10367_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y67     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10304_10367_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y13     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18239_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y13     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18239_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y13     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18239_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y42      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22080_22143_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y36     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_25984_26047_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y36     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_25984_26047_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y82     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29952_30015_9_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK100MHZ_to_CLK50MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.082    21.577    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.044    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         21.044    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.082    21.577    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.044    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         21.044    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.082    21.577    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.044    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         21.044    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.082    21.577    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.044    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         21.044    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.082    21.645    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.112    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.082    21.645    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.112    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.082    21.645    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.112    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.082    21.645    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.112    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         21.112    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.082    21.501    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.968    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         20.968    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.082    21.501    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.968    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         20.968    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.250    H_COUNT/Counter_reg[11]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.249    H_COUNT/Counter_reg[15]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.253    CLK50MHZ_to_CLK10HZ/count_reg[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  CLK50MHZ_to_CLK10HZ/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.208    CLK50MHZ_to_CLK10HZ/count[0]_i_3_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.145 r  CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    CLK50MHZ_to_CLK10HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.251    H_COUNT/Counter_reg[12]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.206    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.455    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          0.170    -0.250    H_COUNT/Point_X[4]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.597    -0.567    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CLK50MHZ_to_CLK10HZ/count_reg[15]/Q
                         net (fo=3, routed)           0.183    -0.243    CLK50MHZ_to_CLK10HZ/count_reg[15]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  CLK50MHZ_to_CLK10HZ/count[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    CLK50MHZ_to_CLK10HZ/count[12]_i_2_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.135 r  CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.803    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    CLK50MHZ_to_CLK10HZ/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[7]/Q
                         net (fo=3, routed)           0.183    -0.242    CLK50MHZ_to_CLK10HZ/count_reg[7]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CLK50MHZ_to_CLK10HZ/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    CLK50MHZ_to_CLK10HZ/count[4]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.134 r  CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.461    CLK50MHZ_to_CLK10HZ/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.241    CLK50MHZ_to_CLK10HZ/count_reg[11]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.196 r  CLK50MHZ_to_CLK10HZ/count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    CLK50MHZ_to_CLK10HZ/count[8]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.133 r  CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    CLK50MHZ_to_CLK10HZ/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=9, routed)           0.185    -0.236    H_COUNT/Point_X[7]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.128 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.128    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.240    H_COUNT/Counter_reg[9]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.195 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.195    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.125 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.125    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.456    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y104     CLK50MHZ_to_CLK10HZ/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y106     CLK50MHZ_to_CLK10HZ/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y106     CLK50MHZ_to_CLK10HZ/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y107     CLK50MHZ_to_CLK10HZ/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y10     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14272_14335_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y72      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_26112_26175_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y17     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6591_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y17     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6591_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y67     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10304_10367_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y67     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10304_10367_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y67     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10304_10367_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y13     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18239_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y13     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18239_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y13     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18239_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y42      VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22080_22143_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y36     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_25984_26047_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y36     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_25984_26047_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y82     VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29952_30015_9_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK100MHZ_to_CLK50MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.084    21.499    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.966    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.084    21.499    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.966    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.250    H_COUNT/Counter_reg[11]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.249    H_COUNT/Counter_reg[15]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.372    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.253    CLK50MHZ_to_CLK10HZ/count_reg[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  CLK50MHZ_to_CLK10HZ/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.208    CLK50MHZ_to_CLK10HZ/count[0]_i_3_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.145 r  CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.378    CLK50MHZ_to_CLK10HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.251    H_COUNT/Counter_reg[12]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.206    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.372    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          0.170    -0.250    H_COUNT/Point_X[4]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.597    -0.567    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CLK50MHZ_to_CLK10HZ/count_reg[15]/Q
                         net (fo=3, routed)           0.183    -0.243    CLK50MHZ_to_CLK10HZ/count_reg[15]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  CLK50MHZ_to_CLK10HZ/count[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    CLK50MHZ_to_CLK10HZ/count[12]_i_2_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.135 r  CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.803    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.379    CLK50MHZ_to_CLK10HZ/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[7]/Q
                         net (fo=3, routed)           0.183    -0.242    CLK50MHZ_to_CLK10HZ/count_reg[7]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CLK50MHZ_to_CLK10HZ/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    CLK50MHZ_to_CLK10HZ/count[4]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.134 r  CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.378    CLK50MHZ_to_CLK10HZ/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.241    CLK50MHZ_to_CLK10HZ/count_reg[11]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.196 r  CLK50MHZ_to_CLK10HZ/count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    CLK50MHZ_to_CLK10HZ/count[8]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.133 r  CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.378    CLK50MHZ_to_CLK10HZ/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=9, routed)           0.185    -0.236    H_COUNT/Point_X[7]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.128 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.128    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.240    H_COUNT/Counter_reg[9]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.195 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.195    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.125 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.125    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 1.554ns (8.158%)  route 17.496ns (91.842%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns = ( 21.178 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 f  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 f  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 r  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 r  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        4.755    11.054    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X64Y149        LUT3 (Prop_lut3_I2_O)        0.326    11.380 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2/O
                         net (fo=44, routed)          5.103    16.484    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_33792_33855_0_2_i_2_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.124    16.608 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5_i_1/O
                         net (fo=4, routed)           1.626    18.234    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WE
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.598    21.178    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/WCLK
    SLICE_X6Y90          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD/CLK
                         clock pessimism              0.480    21.659    
                         clock uncertainty           -0.084    21.575    
    SLICE_X6Y90          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.042    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_34304_34367_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.086ns  (logic 1.200ns (6.287%)  route 17.886ns (93.713%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 21.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.747     4.396    V_COUNT/Counter_reg[7]_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.520 f  V_COUNT/VRAM_i_9/O
                         net (fo=3155, routed)        5.272     9.792    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[7]
    SLICE_X81Y127        LUT2 (Prop_lut2_I0_O)        0.124     9.916 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3/O
                         net (fo=133, routed)         7.388    17.304    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_3_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    17.428 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2_i_1/O
                         net (fo=4, routed)           0.842    18.270    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WE
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.666    21.246    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/WCLK
    SLICE_X38Y22         RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD/CLK
                         clock pessimism              0.480    21.726    
                         clock uncertainty           -0.084    21.643    
    SLICE_X38Y22         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    21.110    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_29504_29567_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         21.110    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.084    21.499    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.966    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.940ns  (logic 1.554ns (8.205%)  route 17.386ns (91.795%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        2.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 21.102 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.724    -0.816    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456    -0.360 f  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          1.293     0.934    H_COUNT/Point_X[4]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.124     1.058 r  H_COUNT/VRAM_i_52/O
                         net (fo=3, routed)           0.899     1.956    H_COUNT/VRAM_i_52_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124     2.080 r  H_COUNT/VRAM_i_50/O
                         net (fo=16, routed)          1.445     3.525    V_COUNT/VGA_R_OBUF[3]_inst_i_54_0
    SLICE_X1Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.649 r  V_COUNT/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=66, routed)          0.965     4.614    H_COUNT/VRAM
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.124     4.738 f  H_COUNT/VRAM_i_29/O
                         net (fo=17, routed)          1.409     6.147    H_COUNT/dpra[3]
    SLICE_X7Y91          LUT3 (Prop_lut3_I0_O)        0.152     6.299 f  H_COUNT/VRAM_i_1/O
                         net (fo=2610, routed)        5.784    12.083    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a[15]
    SLICE_X79Y40         LUT3 (Prop_lut3_I0_O)        0.326    12.409 f  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2/O
                         net (fo=88, routed)          4.244    16.653    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17344_17407_0_2_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    16.777 r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5_i_1/O
                         net (fo=4, routed)           1.347    18.124    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WE
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          1.898    18.878    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.978 r  CLK50MHZ_to_CLK10HZ/VRAM_i_45/O
                         net (fo=1, routed)           0.511    19.489    CLK50MHZ_to_CLK10HZ/clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.580 r  CLK50MHZ_to_CLK10HZ/clk_BUFG_inst/O
                         net (fo=16384, routed)       1.522    21.102    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/WCLK
    SLICE_X8Y52          RAMD64E                                      r  VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB/CLK
                         clock pessimism              0.480    21.583    
                         clock uncertainty           -0.084    21.499    
    SLICE_X8Y52          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    20.966    VRAM/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18368_18431_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -18.124    
  -------------------------------------------------------------------
                         slack                                  2.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.250    H_COUNT/Counter_reg[11]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y92          FDRE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.249    H_COUNT/Counter_reg[15]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.372    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[3]/Q
                         net (fo=2, routed)           0.172    -0.253    CLK50MHZ_to_CLK10HZ/count_reg[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  CLK50MHZ_to_CLK10HZ/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.208    CLK50MHZ_to_CLK10HZ/count[0]_i_3_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.145 r  CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.145    CLK50MHZ_to_CLK10HZ/count_reg[0]_i_1_n_4
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y104         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[3]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.378    CLK50MHZ_to_CLK10HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.604    -0.560    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.251    H_COUNT/Counter_reg[12]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.206    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.136 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.877    -0.796    H_COUNT/clk_out1
    SLICE_X3Y93          FDRE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.084    -0.477    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105    -0.372    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=16, routed)          0.170    -0.250    H_COUNT/Point_X[4]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.205 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.205    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.135 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.597    -0.567    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  CLK50MHZ_to_CLK10HZ/count_reg[15]/Q
                         net (fo=3, routed)           0.183    -0.243    CLK50MHZ_to_CLK10HZ/count_reg[15]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  CLK50MHZ_to_CLK10HZ/count[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    CLK50MHZ_to_CLK10HZ/count[12]_i_2_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.135 r  CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    CLK50MHZ_to_CLK10HZ/count_reg[12]_i_1_n_4
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.803    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y107         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[15]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.379    CLK50MHZ_to_CLK10HZ/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[7]/Q
                         net (fo=3, routed)           0.183    -0.242    CLK50MHZ_to_CLK10HZ/count_reg[7]
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  CLK50MHZ_to_CLK10HZ/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.197    CLK50MHZ_to_CLK10HZ/count[4]_i_2_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.134 r  CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    CLK50MHZ_to_CLK10HZ/count_reg[4]_i_1_n_4
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y105         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.378    CLK50MHZ_to_CLK10HZ/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK50MHZ_to_CLK10HZ/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.566    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CLK50MHZ_to_CLK10HZ/count_reg[11]/Q
                         net (fo=3, routed)           0.184    -0.241    CLK50MHZ_to_CLK10HZ/count_reg[11]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045    -0.196 r  CLK50MHZ_to_CLK10HZ/count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    CLK50MHZ_to_CLK10HZ/count[8]_i_2_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.133 r  CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    CLK50MHZ_to_CLK10HZ/count_reg[8]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.802    CLK50MHZ_to_CLK10HZ/clk_out1
    SLICE_X0Y106         FDRE                                         r  CLK50MHZ_to_CLK10HZ/count_reg[11]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.378    CLK50MHZ_to_CLK10HZ/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.426%)  route 0.185ns (42.574%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=9, routed)           0.185    -0.236    H_COUNT/Point_X[7]
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.128 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.128    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y91          FDRE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.603    -0.561    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.240    H_COUNT/Counter_reg[9]_0[0]
    SLICE_X3Y90          LUT2 (Prop_lut2_I0_O)        0.045    -0.195 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.195    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.125 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.125    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=37, routed)          0.876    -0.797    H_COUNT/clk_out1
    SLICE_X3Y90          FDRE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.084    -0.478    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105    -0.373    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.248    





