# Contains 
RTL Verilog codes for each submodules used in different stages (Compression and Decompression)