$date
    Oct 14, 2022  22:27:53
$end
$version
    TOOL:	ncsim	15.20-s039
$end
$timescale
    1 ps
$end

$scope module Round_Robin_FIFO_Arbiter_t $end
$var reg       1 !    clk  $end
$var reg       1 "    rst_n  $end
$var reg       4 #    wen [3:0] $end
$var reg       8 $    a [7:0] $end
$var reg       8 %    b [7:0] $end
$var reg       8 &    c [7:0] $end
$var reg       8 '    d [7:0] $end
$var wire      1 (    dout [7] $end
$var wire      1 )    dout [6] $end
$var wire      1 *    dout [5] $end
$var wire      1 +    dout [4] $end
$var wire      1 ,    dout [3] $end
$var wire      1 -    dout [2] $end
$var wire      1 .    dout [1] $end
$var wire      1 /    dout [0] $end
$var wire      1 0    valid  $end
$var wire      8 1    not_found [7:0] $end
$var parameter 32 2    cyc  $end

$scope module rrfa $end
$var wire      1 3    clk  $end
$var wire      1 4    rst_n  $end
$var wire      1 5    wen [3] $end
$var wire      1 6    wen [2] $end
$var wire      1 7    wen [1] $end
$var wire      1 8    wen [0] $end
$var wire      8 9    a [7:0] $end
$var wire      8 :    b [7:0] $end
$var wire      8 ;    c [7:0] $end
$var wire      8 <    d [7:0] $end
$var wire      1 (    dout [7] $end
$var wire      1 )    dout [6] $end
$var wire      1 *    dout [5] $end
$var wire      1 +    dout [4] $end
$var wire      1 ,    dout [3] $end
$var wire      1 -    dout [2] $end
$var wire      1 .    dout [1] $end
$var wire      1 /    dout [0] $end
$var reg       1 =    valid  $end
$var wire      1 >    era  $end
$var wire      1 ?    erb  $end
$var wire      1 @    erc  $end
$var wire      1 A    erd  $end
$var wire      2 B    next_counter [1:0] $end
$var wire      1 C    Aout [7] $end
$var wire      1 D    Aout [6] $end
$var wire      1 E    Aout [5] $end
$var wire      1 F    Aout [4] $end
$var wire      1 G    Aout [3] $end
$var wire      1 H    Aout [2] $end
$var wire      1 I    Aout [1] $end
$var wire      1 J    Aout [0] $end
$var wire      1 K    Bout [7] $end
$var wire      1 L    Bout [6] $end
$var wire      1 M    Bout [5] $end
$var wire      1 N    Bout [4] $end
$var wire      1 O    Bout [3] $end
$var wire      1 P    Bout [2] $end
$var wire      1 Q    Bout [1] $end
$var wire      1 R    Bout [0] $end
$var wire      1 S    Cout [7] $end
$var wire      1 T    Cout [6] $end
$var wire      1 U    Cout [5] $end
$var wire      1 V    Cout [4] $end
$var wire      1 W    Cout [3] $end
$var wire      1 X    Cout [2] $end
$var wire      1 Y    Cout [1] $end
$var wire      1 Z    Cout [0] $end
$var wire      1 [    Dout [7] $end
$var wire      1 \    Dout [6] $end
$var wire      1 ]    Dout [5] $end
$var wire      1 ^    Dout [4] $end
$var wire      1 _    Dout [3] $end
$var wire      1 `    Dout [2] $end
$var wire      1 a    Dout [1] $end
$var wire      1 b    Dout [0] $end
$var wire      1 c    ra  $end
$var wire      1 d    rb  $end
$var wire      1 e    rc  $end
$var wire      1 f    rd  $end
$var reg       3 g    counter [2:0] $end

$scope module fa $end
$var wire      1 3    clk  $end
$var wire      1 4    rst_n  $end
$var wire      1 8    wen  $end
$var wire      1 c    ren  $end
$var wire      8 9    din [7:0] $end
$var reg       8 h    dout [7:0] $end
$var reg       1 i    error  $end
$var reg       4 j    head [3:0] $end
$var reg       4 k    tail [3:0] $end
$var reg       4 l    next_head [3:0] $end
$var reg       4 m    next_tail [3:0] $end
$var reg       8 n    do_car [7:0] $end
$upscope $end


$scope module fb $end
$var wire      1 3    clk  $end
$var wire      1 4    rst_n  $end
$var wire      1 7    wen  $end
$var wire      1 d    ren  $end
$var wire      8 :    din [7:0] $end
$var reg       8 o    dout [7:0] $end
$var reg       1 p    error  $end
$var reg       4 q    head [3:0] $end
$var reg       4 r    tail [3:0] $end
$var reg       4 s    next_head [3:0] $end
$var reg       4 t    next_tail [3:0] $end
$var reg       8 u    do_car [7:0] $end
$upscope $end


$scope module fc $end
$var wire      1 3    clk  $end
$var wire      1 4    rst_n  $end
$var wire      1 6    wen  $end
$var wire      1 e    ren  $end
$var wire      8 ;    din [7:0] $end
$var reg       8 v    dout [7:0] $end
$var reg       1 w    error  $end
$var reg       4 x    head [3:0] $end
$var reg       4 y    tail [3:0] $end
$var reg       4 z    next_head [3:0] $end
$var reg       4 {    next_tail [3:0] $end
$var reg       8 |    do_car [7:0] $end
$upscope $end


$scope module fd $end
$var wire      1 3    clk  $end
$var wire      1 4    rst_n  $end
$var wire      1 5    wen  $end
$var wire      1 f    ren  $end
$var wire      8 <    din [7:0] $end
$var reg       8 }    dout [7:0] $end
$var reg       1 ~    error  $end
$var reg       4 !!   head [3:0] $end
$var reg       4 "!   tail [3:0] $end
$var reg       4 #!   next_head [3:0] $end
$var reg       4 $!   next_tail [3:0] $end
$var reg       8 %!   do_car [7:0] $end
$upscope $end


$scope module oo $end
$var wire      1 C    a [7] $end
$var wire      1 D    a [6] $end
$var wire      1 E    a [5] $end
$var wire      1 F    a [4] $end
$var wire      1 G    a [3] $end
$var wire      1 H    a [2] $end
$var wire      1 I    a [1] $end
$var wire      1 J    a [0] $end
$var wire      1 K    b [7] $end
$var wire      1 L    b [6] $end
$var wire      1 M    b [5] $end
$var wire      1 N    b [4] $end
$var wire      1 O    b [3] $end
$var wire      1 P    b [2] $end
$var wire      1 Q    b [1] $end
$var wire      1 R    b [0] $end
$var wire      1 S    c [7] $end
$var wire      1 T    c [6] $end
$var wire      1 U    c [5] $end
$var wire      1 V    c [4] $end
$var wire      1 W    c [3] $end
$var wire      1 X    c [2] $end
$var wire      1 Y    c [1] $end
$var wire      1 Z    c [0] $end
$var wire      1 [    d [7] $end
$var wire      1 \    d [6] $end
$var wire      1 ]    d [5] $end
$var wire      1 ^    d [4] $end
$var wire      1 _    d [3] $end
$var wire      1 `    d [2] $end
$var wire      1 a    d [1] $end
$var wire      1 b    d [0] $end
$var wire      1 (    out [7] $end
$var wire      1 )    out [6] $end
$var wire      1 *    out [5] $end
$var wire      1 +    out [4] $end
$var wire      1 ,    out [3] $end
$var wire      1 -    out [2] $end
$var wire      1 .    out [1] $end
$var wire      1 /    out [0] $end

$scope module a0 $end
$var wire      1 J    a  $end
$var wire      1 R    b  $end
$var wire      1 Z    c  $end
$var wire      1 b    d  $end
$var wire      1 /    out  $end
$var wire      1 &!   tmp1  $end
$var wire      1 '!   tmp2  $end
$upscope $end


$scope module a1 $end
$var wire      1 I    a  $end
$var wire      1 Q    b  $end
$var wire      1 Y    c  $end
$var wire      1 a    d  $end
$var wire      1 .    out  $end
$var wire      1 (!   tmp1  $end
$var wire      1 )!   tmp2  $end
$upscope $end


$scope module a2 $end
$var wire      1 H    a  $end
$var wire      1 P    b  $end
$var wire      1 X    c  $end
$var wire      1 `    d  $end
$var wire      1 -    out  $end
$var wire      1 *!   tmp1  $end
$var wire      1 +!   tmp2  $end
$upscope $end


$scope module a3 $end
$var wire      1 G    a  $end
$var wire      1 O    b  $end
$var wire      1 W    c  $end
$var wire      1 _    d  $end
$var wire      1 ,    out  $end
$var wire      1 ,!   tmp1  $end
$var wire      1 -!   tmp2  $end
$upscope $end


$scope module a4 $end
$var wire      1 F    a  $end
$var wire      1 N    b  $end
$var wire      1 V    c  $end
$var wire      1 ^    d  $end
$var wire      1 +    out  $end
$var wire      1 .!   tmp1  $end
$var wire      1 /!   tmp2  $end
$upscope $end


$scope module a5 $end
$var wire      1 E    a  $end
$var wire      1 M    b  $end
$var wire      1 U    c  $end
$var wire      1 ]    d  $end
$var wire      1 *    out  $end
$var wire      1 0!   tmp1  $end
$var wire      1 1!   tmp2  $end
$upscope $end


$scope module a6 $end
$var wire      1 D    a  $end
$var wire      1 L    b  $end
$var wire      1 T    c  $end
$var wire      1 \    d  $end
$var wire      1 )    out  $end
$var wire      1 2!   tmp1  $end
$var wire      1 3!   tmp2  $end
$upscope $end


$scope module a7 $end
$var wire      1 C    a  $end
$var wire      1 K    b  $end
$var wire      1 S    c  $end
$var wire      1 [    d  $end
$var wire      1 (    out  $end
$var wire      1 4!   tmp1  $end
$var wire      1 5!   tmp2  $end
$upscope $end

$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b1010 2
0!
0"
b0 #
b0 $
b0 %
b0 &
b0 '
x(
x)
x*
x+
x,
x-
x.
x/
x0
bz 1
03
04
05
06
07
08
b0 9
b0 :
b0 ;
b0 <
x=
x>
x?
x@
xA
bx B
xC
xD
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
xb
0c
0d
0e
0f
bx g
bx h
xi
bx j
bx k
bx l
bx m
bx n
bx o
xp
bx q
bx r
bx s
bx t
bx u
bx v
xw
bx x
bx y
bx z
bx {
bx |
bx }
x~
bx !!
bx "!
bx #!
bx $!
bx %!
x&!
x'!
x(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
$end
#5000
1!
13
b0 !!
b0 "!
b0 }
0~
bx }
x~
bx !!
bx "!
b0 x
b0 y
b0 v
0w
bx v
xw
bx x
bx y
b0 q
b0 r
b0 o
0p
bx o
xp
bx q
bx r
b0 j
b0 k
b0 h
0i
bx h
xi
bx j
bx k
b0 g
0=
b1 B
00
xf
#10000
0!
1"
b1111 #
b1010111 $
b111000 %
b1001 &
b1100 '
b1100 <
b1001 ;
b111000 :
b1010111 9
15
16
17
18
14
03
#15000
1!
13
1~
1w
1p
1i
b1 g
1=
b10 B
10
1>
1?
1@
1A
xc
0f
#20000
0!
b1000 #
bz $
bz %
bz &
b1010101 '
b1010101 <
bz ;
bz :
bz 9
06
07
08
03
#25000
1!
13
b10 g
0=
b11 B
00
0c
xd
#30000
0!
b100 #
b10001011 &
bz '
bz <
b10001011 ;
05
16
03
#35000
1!
13
b11 g
b0 B
0d
xe
#40000
0!
b0 #
bz &
bz ;
06
03
#45000
1!
13
b0 g
b1 B
0e
xf
#50000
0!
03
#55000
1!
13
b1 g
b10 B
xc
0f
#60000
0!
03
#65000
1!
13
b10 g
b11 B
0c
xd
#70000
0!
b1 #
b110011 $
b110011 9
18
03
#75000
1!
13
b11 g
b0 B
0d
xe
#80000
0!
b0 #
bz $
bz 9
08
03
#85000
1!
13
b0 g
b1 B
0e
xf
#90000
0!
03
#95000
1!
13
b1 g
b10 B
xc
0f
#100000
0!
