Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue May 14 18:35:37 2019
| Host         : ESL11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              42 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------+------------------+------------------+----------------+
|           Clock Signal          |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------+------------------+------------------+----------------+
|  U1/display_Mode_reg[1]_i_2_n_0 |                              |                  |                1 |              2 |
|  U1/operandO_reg[1]_i_1_n_0     |                              |                  |                1 |              2 |
|  clock_out_BUFG                 |                              |                  |                1 |              3 |
|  U1/operandA_reg[7]_i_1_n_0     |                              |                  |                3 |              8 |
|  U1/operandB_reg[7]_i_1_n_0     |                              |                  |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG            |                              | U12/clock_out_0  |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG            | U15/debounce_button_out_wire | U15/counter      |                8 |             32 |
|  clock_out_BUFG                 | U13/p_0_out                  |                  |               14 |             42 |
|  CLK100MHZ_IBUF_BUFG            |                              |                  |               14 |             44 |
+---------------------------------+------------------------------+------------------+------------------+----------------+


