#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 15 13:28:39 2024
# Process ID: 3940
# Current directory: D:/Vivado/NCKH/ascon_hash/ascon_hash.runs/synth_1
# Command line: vivado.exe -log ascon_update.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ascon_update.tcl
# Log file: D:/Vivado/NCKH/ascon_hash/ascon_hash.runs/synth_1/ascon_update.vds
# Journal file: D:/Vivado/NCKH/ascon_hash/ascon_hash.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ascon_update.tcl -notrace
Command: synth_design -top ascon_update -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.293 ; gain = 45.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ascon_update' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:4]
	Parameter s bound to: 2 - type: integer 
	Parameter b bound to: 12 - type: integer 
	Parameter IV_0 bound to: 64'b1110111010010011100110001010101011011011011001111111000000111101 
	Parameter IV_1 bound to: 64'b1000101110110010000110000011000111000110000011110001000000000010 
	Parameter IV_2 bound to: 64'b1011010010001010100100101101101110011000110101011101101001100010 
	Parameter IV_3 bound to: 64'b0100001100011000100110010010000110111000111110001110001111101000 
	Parameter IV_4 bound to: 64'b0011010010001111101001011100100111010101001001011110000101000000 
INFO: [Synth 8-6157] synthesizing module 'permutation_loop' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Permutation' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv:2]
	Parameter LUT bound to: 160'b0010001011111111010011010101010100100010110110010101000100101110100011001101110011110100110011101110000000110110001110001000001100000011100110110010100111110111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Permutation' (1#1) [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/Permutation.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'permutation_loop' (2#1) [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/permutation_loop.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ascon_update' (3#1) [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.566 ; gain = 111.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1271.566 ; gain = 111.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1271.566 ; gain = 111.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1271.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1384.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.023 ; gain = 224.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.023 ; gain = 224.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1384.023 ; gain = 224.449
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'msg_state_out_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'msg_ready_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:90]
WARNING: [Synth 8-327] inferring latch for variable 'H_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:128]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:96]
WARNING: [Synth 8-327] inferring latch for variable 'i_nx_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'round_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'init_x_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'xo0_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'xo1_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'xo2_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'xo3_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'xo4_reg' [D:/Vivado/NCKH/ascon_hash/ascon_hash.srcs/sources_1/new/ascon_update.sv:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1384.023 ; gain = 224.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 12    
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input  320 Bit        Muxes := 1     
	   7 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 6     
	   7 Input   64 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 11    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1384.023 ; gain = 224.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------+-----------------+---------------+----------------+
|Module Name      | RTL Object      | Depth x Width | Implemented As | 
+-----------------+-----------------+---------------+----------------+
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|Permutation      | LUT             | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
|permutation_loop | Permutation/LUT | 32x5          | LUT            | 
+-----------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1384.023 ; gain = 224.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1391.527 ; gain = 231.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1391.527 ; gain = 231.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |    21|
|3     |LUT1   |    28|
|4     |LUT2   |    39|
|5     |LUT3   |   516|
|6     |LUT4   |   550|
|7     |LUT5   |   521|
|8     |LUT6   |   331|
|9     |FDCE   |   365|
|10    |FDPE   |     1|
|11    |FDRE   |     4|
|12    |LD     |   935|
|13    |IBUF   |   134|
|14    |OBUF   |   258|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1393.844 ; gain = 234.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 1393.844 ; gain = 121.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1393.844 ; gain = 234.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1405.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 956 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 935 instances were transformed.
  LD => LDCE: 935 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 1405.883 ; gain = 246.309
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/NCKH/ascon_hash/ascon_hash.runs/synth_1/ascon_update.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ascon_update_utilization_synth.rpt -pb ascon_update_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 13:29:39 2024...
