/*
	Copyright (C) 2012-2030

    This program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.
*/


// ICache object designed for R5900 object
// designed for potential accuracy, but not 100% accurate

#ifndef _R5900_ICACHE_H_
#define _R5900_ICACHE_H_

//#define INLINE_DEBUG


#define ENABLE_SIMD_ICACHE_SSE2


#include <emmintrin.h>

#include "types.h"

#include "Debug.h"

namespace R5900
{

	class ICache_Device
	{
	
	public:

		// size of i-cache in bytes
		// ICache on R5900 is 16KB
		static const u32 ICache_Size = 16384;
		
		// 64 bytes per way on R5900 cache
		static const u32 ICache_Line_Size = 64;
		
		// the number of cache lines
		static const u32 ICacheLineCount = ICache_Size / ICache_Line_Size;

		// marks if a cache line is valid or not
		alignas(32) u8 Valid [ ICacheLineCount ];
		
		// flips when data is loaded
		alignas(32) u8 LRF [ ICacheLineCount ];

		// the block address for the blocks of data in ICache
		// 16 bytes per cache line
		// 256 Cache Blocks, so this has 256 entries in the array
		alignas(32) u32 PFN [ ICacheLineCount ];
		
		
		// the data in ICache
		// has 1024 entries
		alignas(32) u32 Data [ ICache_Size / sizeof(u32) ];
		
		u64 BTAC [ ICacheLineCount ];
		
		// constructor
		// invalidates all cache entries
		ICache_Device ( void ) { Reset (); }
		
		void Reset ()
		{
			memset ( this, 0, sizeof( ICache_Device ) );
			memset ( PFN, -1, ICacheLineCount * sizeof( u32 ) );
		}

		
		// destructor
		//~ICache ( void );

		inline u32 Get_PFN ( u32 ulIndex )
		{
			return PFN [ ulIndex ];
		}
		
		inline void Clear_BTAC ( u32 ulIndex )
		{
			BTAC [ ulIndex ] = 0;
		}
		
		// checks if address is in a cached location
		// returns: 0 - uncached; 1 - cached
		inline static bool isCached ( u32 Address )
		{
			// only should check the first and third most significant bits of address to see if it is in a cached region
			// *todo* for ps2, need to use some other logic to determine if region is cached or not
			//return ( ( Address & 0xa0000000 ) != 0xa0000000 );
			
			// 3 is uncached accelerated; 0,8,9 is cached; rest are uncached
			switch ( Address >> 28 )
			{
				case 0:
				case 8:
				case 9:
					return 1;
					break;
			}
			
			return 0;
		}
		
		inline u32 GetCacheLine ( u32 Address )
		{
			return ( Address >> 4 ) & 0xff;
		}
		
		inline u32 GetCacheLineStart ( u32 Address )
		{
			return ( GetCacheLine ( Address ) << 2 );
		}
		
		// check if address results in cache miss
		// returns 0: cache hit; 1: cache miss
		// for ps2, needs to return a pointer to the cache line!
		inline u32* isCacheHit ( u32 Address )
		{
			// get the cache line that address should be at
			u32 ICacheBlockIndex = ( Address >> 6 ) & 0x7f;
			
			// make room for the way
			ICacheBlockIndex <<= 1;
			
			// make sure the cache line is valid and that the address is actually cached there
			// for ps2, must check way0 and way1 both
			if ( PFN [ ICacheBlockIndex ] == ( Address & 0x1fffffc0 ) )
			{
				//return & Data [ ICacheBlockIndex << 4 ];
				return & Data [ ( ICacheBlockIndex << 4 ) ^ ( ( Address >> 2 ) & 0xf ) ];
			}
			
			if ( PFN [ ICacheBlockIndex ^ 1 ] == ( Address & 0x1fffffc0 ) )
			{
				//return & Data [ ( ICacheBlockIndex ^ 1 ) << 4 ];
				return & Data [ ( ( ICacheBlockIndex ^ 1 ) << 4 ) ^ ( ( Address >> 2 ) & 0xf ) ];
			}
			
			return NULL;
		}
		

		// same as "isCacheHit" except returns entire cache line
		inline u32* isCacheHit_Line ( u32 Address )
		{
			// get the cache line that address should be at
			u32 ICacheBlockIndex = ( Address >> 6 ) & 0x7f;
			
			// make room for the way
			ICacheBlockIndex <<= 1;
			
			// make sure the cache line is valid and that the address is actually cached there
			// for ps2, must check way0 and way1 both
			if ( PFN [ ICacheBlockIndex ] == ( Address & 0x1fffffc0 ) )
			{
				//return & Data [ ICacheBlockIndex << 4 ];
				return & Data [ ( ICacheBlockIndex << 4 ) ];
			}
			
			if ( PFN [ ICacheBlockIndex ^ 1 ] == ( Address & 0x1fffffc0 ) )
			{
				//return & Data [ ( ICacheBlockIndex ^ 1 ) << 4 ];
				return & Data [ ( ( ICacheBlockIndex ^ 1 ) << 4 ) ];
			}
			
			return NULL;
		}
		
		
		inline void ReloadCache ( u32 Address, u64* pMemData )
		{
			u32 ulLRF;
			
			u64* pCacheLine;
			
			// get the cache line that address should be at
			u32 ICacheBlockIndex = ( Address >> 6 ) & 0x7f;
			
			// make room for the way
			ICacheBlockIndex <<= 1;
			
			// check that both ways are valid
			if ( ((u16*)Valid) [ ICacheBlockIndex >> 1 ] == 0x0101 )
			{
				// get lrf
				ulLRF = LRF [ ICacheBlockIndex ] ^ LRF [ ICacheBlockIndex ^ 1 ];
				
				// put correct way into index
				ICacheBlockIndex ^= ulLRF;
			}
			else
			{
				// store to the way that is invalid //
				if ( Valid [ ICacheBlockIndex ] )
				{
					// way0 is valid, so way1 must not be valid //
					ICacheBlockIndex ^= 1;
				}
			}
			
			// get pointer to cache line
			pCacheLine = (u64*) ( & Data [ ICacheBlockIndex << 4 ] );

#ifdef ENABLE_SIMD_ICACHE_SSE2
			_mm_store_si128 ((__m128i*) ( pCacheLine + 0 ), _mm_load_si128 ((__m128i const*) ( pMemData + 0 )));
			_mm_store_si128 ((__m128i*) ( pCacheLine + 2 ), _mm_load_si128 ((__m128i const*) ( pMemData + 2 )));
			_mm_store_si128 ((__m128i*) ( pCacheLine + 4 ), _mm_load_si128 ((__m128i const*) ( pMemData + 4 )));
			_mm_store_si128 ((__m128i*) ( pCacheLine + 6 ), _mm_load_si128 ((__m128i const*) ( pMemData + 6 )));
#else
			for ( int i = 0; i < 8; i++ )
			{
				pCacheLine [ i ] = pMemData [ i ];
			}
#endif
			
			// set as valid
			Valid [ ICacheBlockIndex ] = 1;
			
			// set PFN
			PFN [ ICacheBlockIndex ] = Address & 0x1fffffc0;
			
			// toggle lrf
			LRF [ ICacheBlockIndex ] ^= 1;
			
			// clear btac ?
			BTAC [ ICacheBlockIndex ] = 0;
		}


		inline void InvalidateIndex ( u32 Address )
		{
			u32 ulLRF;
			u32 ulIndex;
			
			ulLRF = Address & 1;
			ulIndex = ( ( Address >> 6 ) & 0x7f ) << 1;
			ulIndex ^= ulLRF;
			
			Valid [ ulIndex ] = 0;
			PFN [ ulIndex ] = -1;
			
			// clear btac ?
			BTAC [ ulIndex ] = 0;
		}
		
		
		inline void InvalidateHit ( u32 Address )
		{
			u32 ulIndex;
			
			// get the cache line that address should be at
			ulIndex = ( ( Address >> 6 ) & 0x7f ) << 1;
			
			Address &= 0x1fffffc0;
			
			// make sure the cache line is valid and that the address is actually cached there
			// for ps2, must check way0 and way1 both
			if ( PFN [ ulIndex ] == Address )
			{
				Valid [ ulIndex ] = 0;
				PFN [ ulIndex ] = -1;
			}
			
			// check the other way
			ulIndex ^= 1;
			
			if ( PFN [ ulIndex ] == Address )
			{
				Valid [ ulIndex ] = 0;
				PFN [ ulIndex ] = -1;
			}
		}
		
		
		// read address from cache
		// assumes that the cache line is valid - should always check if address is a cache hit first with isCacheHit
		inline u32 Read ( u32 Address )
		{
			return Data [ ( Address >> 2 ) & 0x3ff ];
		}
		
		// load line into cache for block starting at address
		// Data points to a 4 element array of 32-bit values
		inline u32* GetCacheLinePtr ( u32 Address )
		{
			// get the index of start of cache line
			u32 ICacheDataStartIndex = ( ( Address & 0x1ffffff0 ) >> 2 ) & 0x3ff;

			// load data into cache
			return &(Data [ ICacheDataStartIndex ]);
		}
		
		inline void ValidateCacheLine ( u32 Address )
		{
			// get the cache line that address should be at
			u32 ICacheBlockIndex = ( Address >> 4 ) & 0xff;
			
			// set the source address for start of cache line
			Data [ ICacheBlockIndex ] = Address & 0x1ffffff0;
			
			// mark cache line as valid
			Valid [ ICacheBlockIndex ] = true;
		}
		
		// invalidate address from cache if it is cached
		inline void Invalidate ( u32 Address )
		{
			if ( isCacheHit ( Address ) )
			{
				// invalidate cache line
				Valid [ ( Address >> 4 ) & 0xff ] = false;
			}
		}

		
		// invalidate address from cache if it is cached
		inline void InvalidateDirect ( u32 Address )
		{
			// address will be the address to the actual cache line, like 0x0,0x10,0x20,...,0xfe0,0xff0
			// get the cache line that address should be at
			
			// invalidate cache line
			Valid [ ( Address >> 4 ) & 0xff ] = false;
		}
		
		
	
	};
}

#endif

