#[doc = "Register `irq_enable[%s]` reader"]
pub type R = crate::R<IrqEnableSpec>;
#[doc = "Register `irq_enable[%s]` writer"]
pub type W = crate::W<IrqEnableSpec>;
#[doc = "Field `timer0_int0` reader - "]
pub type Timer0Int0R = crate::BitReader;
#[doc = "Field `timer0_int0` writer - "]
pub type Timer0Int0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer0_int1` reader - "]
pub type Timer0Int1R = crate::BitReader;
#[doc = "Field `timer0_int1` writer - "]
pub type Timer0Int1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer1_int0` reader - "]
pub type Timer1Int0R = crate::BitReader;
#[doc = "Field `timer1_int0` writer - "]
pub type Timer1Int0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer1_int1` reader - "]
pub type Timer1Int1R = crate::BitReader;
#[doc = "Field `timer1_int1` writer - "]
pub type Timer1Int1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer2_int0` reader - "]
pub type Timer2Int0R = crate::BitReader;
#[doc = "Field `timer2_int0` writer - "]
pub type Timer2Int0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer2_int1` reader - "]
pub type Timer2Int1R = crate::BitReader;
#[doc = "Field `timer2_int1` writer - "]
pub type Timer2Int1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer3_int0` reader - "]
pub type Timer3Int0R = crate::BitReader;
#[doc = "Field `timer3_int0` writer - "]
pub type Timer3Int0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `timer3_int1` reader - "]
pub type Timer3Int1R = crate::BitReader;
#[doc = "Field `timer3_int1` writer - "]
pub type Timer3Int1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int0` reader - "]
pub type ExtInt0R = crate::BitReader;
#[doc = "Field `ext_int0` writer - "]
pub type ExtInt0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int1` reader - "]
pub type ExtInt1R = crate::BitReader;
#[doc = "Field `ext_int1` writer - "]
pub type ExtInt1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int2` reader - "]
pub type ExtInt2R = crate::BitReader;
#[doc = "Field `ext_int2` writer - "]
pub type ExtInt2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int3` reader - "]
pub type ExtInt3R = crate::BitReader;
#[doc = "Field `ext_int3` writer - "]
pub type ExtInt3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int4` reader - "]
pub type ExtInt4R = crate::BitReader;
#[doc = "Field `ext_int4` writer - "]
pub type ExtInt4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int5` reader - "]
pub type ExtInt5R = crate::BitReader;
#[doc = "Field `ext_int5` writer - "]
pub type ExtInt5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int6` reader - "]
pub type ExtInt6R = crate::BitReader;
#[doc = "Field `ext_int6` writer - "]
pub type ExtInt6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int7` reader - "]
pub type ExtInt7R = crate::BitReader;
#[doc = "Field `ext_int7` writer - "]
pub type ExtInt7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int8` reader - "]
pub type ExtInt8R = crate::BitReader;
#[doc = "Field `ext_int8` writer - "]
pub type ExtInt8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int9` reader - "]
pub type ExtInt9R = crate::BitReader;
#[doc = "Field `ext_int9` writer - "]
pub type ExtInt9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int10` reader - "]
pub type ExtInt10R = crate::BitReader;
#[doc = "Field `ext_int10` writer - "]
pub type ExtInt10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int11` reader - "]
pub type ExtInt11R = crate::BitReader;
#[doc = "Field `ext_int11` writer - "]
pub type ExtInt11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int12` reader - "]
pub type ExtInt12R = crate::BitReader;
#[doc = "Field `ext_int12` writer - "]
pub type ExtInt12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int13` reader - "]
pub type ExtInt13R = crate::BitReader;
#[doc = "Field `ext_int13` writer - "]
pub type ExtInt13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int14` reader - "]
pub type ExtInt14R = crate::BitReader;
#[doc = "Field `ext_int14` writer - "]
pub type ExtInt14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int15` reader - "]
pub type ExtInt15R = crate::BitReader;
#[doc = "Field `ext_int15` writer - "]
pub type ExtInt15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int16` reader - "]
pub type ExtInt16R = crate::BitReader;
#[doc = "Field `ext_int16` writer - "]
pub type ExtInt16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int17` reader - "]
pub type ExtInt17R = crate::BitReader;
#[doc = "Field `ext_int17` writer - "]
pub type ExtInt17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int18` reader - "]
pub type ExtInt18R = crate::BitReader;
#[doc = "Field `ext_int18` writer - "]
pub type ExtInt18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int19` reader - "]
pub type ExtInt19R = crate::BitReader;
#[doc = "Field `ext_int19` writer - "]
pub type ExtInt19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int20` reader - "]
pub type ExtInt20R = crate::BitReader;
#[doc = "Field `ext_int20` writer - "]
pub type ExtInt20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int21` reader - "]
pub type ExtInt21R = crate::BitReader;
#[doc = "Field `ext_int21` writer - "]
pub type ExtInt21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ext_int22` reader - "]
pub type ExtInt22R = crate::BitReader;
#[doc = "Field `ext_int22` writer - "]
pub type ExtInt22W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 1"]
    #[inline(always)]
    pub fn timer0_int0(&self) -> Timer0Int0R {
        Timer0Int0R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    pub fn timer0_int1(&self) -> Timer0Int1R {
        Timer0Int1R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    pub fn timer1_int0(&self) -> Timer1Int0R {
        Timer1Int0R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    pub fn timer1_int1(&self) -> Timer1Int1R {
        Timer1Int1R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    pub fn timer2_int0(&self) -> Timer2Int0R {
        Timer2Int0R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    pub fn timer2_int1(&self) -> Timer2Int1R {
        Timer2Int1R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    pub fn timer3_int0(&self) -> Timer3Int0R {
        Timer3Int0R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    pub fn timer3_int1(&self) -> Timer3Int1R {
        Timer3Int1R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    pub fn ext_int0(&self) -> ExtInt0R {
        ExtInt0R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    pub fn ext_int1(&self) -> ExtInt1R {
        ExtInt1R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    pub fn ext_int2(&self) -> ExtInt2R {
        ExtInt2R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    pub fn ext_int3(&self) -> ExtInt3R {
        ExtInt3R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    pub fn ext_int4(&self) -> ExtInt4R {
        ExtInt4R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    pub fn ext_int5(&self) -> ExtInt5R {
        ExtInt5R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    pub fn ext_int6(&self) -> ExtInt6R {
        ExtInt6R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    pub fn ext_int7(&self) -> ExtInt7R {
        ExtInt7R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    pub fn ext_int8(&self) -> ExtInt8R {
        ExtInt8R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    pub fn ext_int9(&self) -> ExtInt9R {
        ExtInt9R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    pub fn ext_int10(&self) -> ExtInt10R {
        ExtInt10R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn ext_int11(&self) -> ExtInt11R {
        ExtInt11R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn ext_int12(&self) -> ExtInt12R {
        ExtInt12R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn ext_int13(&self) -> ExtInt13R {
        ExtInt13R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn ext_int14(&self) -> ExtInt14R {
        ExtInt14R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn ext_int15(&self) -> ExtInt15R {
        ExtInt15R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    pub fn ext_int16(&self) -> ExtInt16R {
        ExtInt16R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    pub fn ext_int17(&self) -> ExtInt17R {
        ExtInt17R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    pub fn ext_int18(&self) -> ExtInt18R {
        ExtInt18R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    pub fn ext_int19(&self) -> ExtInt19R {
        ExtInt19R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    pub fn ext_int20(&self) -> ExtInt20R {
        ExtInt20R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn ext_int21(&self) -> ExtInt21R {
        ExtInt21R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    pub fn ext_int22(&self) -> ExtInt22R {
        ExtInt22R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "derive-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("irq_enable")
            .field("timer0_int0", &self.timer0_int0())
            .field("timer0_int1", &self.timer0_int1())
            .field("timer1_int0", &self.timer1_int0())
            .field("timer1_int1", &self.timer1_int1())
            .field("timer2_int0", &self.timer2_int0())
            .field("timer2_int1", &self.timer2_int1())
            .field("timer3_int0", &self.timer3_int0())
            .field("timer3_int1", &self.timer3_int1())
            .field("ext_int0", &self.ext_int0())
            .field("ext_int1", &self.ext_int1())
            .field("ext_int2", &self.ext_int2())
            .field("ext_int3", &self.ext_int3())
            .field("ext_int4", &self.ext_int4())
            .field("ext_int5", &self.ext_int5())
            .field("ext_int6", &self.ext_int6())
            .field("ext_int7", &self.ext_int7())
            .field("ext_int8", &self.ext_int8())
            .field("ext_int9", &self.ext_int9())
            .field("ext_int10", &self.ext_int10())
            .field("ext_int11", &self.ext_int11())
            .field("ext_int12", &self.ext_int12())
            .field("ext_int13", &self.ext_int13())
            .field("ext_int14", &self.ext_int14())
            .field("ext_int15", &self.ext_int15())
            .field("ext_int16", &self.ext_int16())
            .field("ext_int17", &self.ext_int17())
            .field("ext_int18", &self.ext_int18())
            .field("ext_int19", &self.ext_int19())
            .field("ext_int20", &self.ext_int20())
            .field("ext_int21", &self.ext_int21())
            .field("ext_int22", &self.ext_int22())
            .finish()
    }
}
impl W {
    #[doc = "Bit 1"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_int0(&mut self) -> Timer0Int0W<IrqEnableSpec> {
        Timer0Int0W::new(self, 1)
    }
    #[doc = "Bit 2"]
    #[inline(always)]
    #[must_use]
    pub fn timer0_int1(&mut self) -> Timer0Int1W<IrqEnableSpec> {
        Timer0Int1W::new(self, 2)
    }
    #[doc = "Bit 3"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_int0(&mut self) -> Timer1Int0W<IrqEnableSpec> {
        Timer1Int0W::new(self, 3)
    }
    #[doc = "Bit 4"]
    #[inline(always)]
    #[must_use]
    pub fn timer1_int1(&mut self) -> Timer1Int1W<IrqEnableSpec> {
        Timer1Int1W::new(self, 4)
    }
    #[doc = "Bit 5"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_int0(&mut self) -> Timer2Int0W<IrqEnableSpec> {
        Timer2Int0W::new(self, 5)
    }
    #[doc = "Bit 6"]
    #[inline(always)]
    #[must_use]
    pub fn timer2_int1(&mut self) -> Timer2Int1W<IrqEnableSpec> {
        Timer2Int1W::new(self, 6)
    }
    #[doc = "Bit 7"]
    #[inline(always)]
    #[must_use]
    pub fn timer3_int0(&mut self) -> Timer3Int0W<IrqEnableSpec> {
        Timer3Int0W::new(self, 7)
    }
    #[doc = "Bit 8"]
    #[inline(always)]
    #[must_use]
    pub fn timer3_int1(&mut self) -> Timer3Int1W<IrqEnableSpec> {
        Timer3Int1W::new(self, 8)
    }
    #[doc = "Bit 9"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int0(&mut self) -> ExtInt0W<IrqEnableSpec> {
        ExtInt0W::new(self, 9)
    }
    #[doc = "Bit 10"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int1(&mut self) -> ExtInt1W<IrqEnableSpec> {
        ExtInt1W::new(self, 10)
    }
    #[doc = "Bit 11"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int2(&mut self) -> ExtInt2W<IrqEnableSpec> {
        ExtInt2W::new(self, 11)
    }
    #[doc = "Bit 12"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int3(&mut self) -> ExtInt3W<IrqEnableSpec> {
        ExtInt3W::new(self, 12)
    }
    #[doc = "Bit 13"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int4(&mut self) -> ExtInt4W<IrqEnableSpec> {
        ExtInt4W::new(self, 13)
    }
    #[doc = "Bit 14"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int5(&mut self) -> ExtInt5W<IrqEnableSpec> {
        ExtInt5W::new(self, 14)
    }
    #[doc = "Bit 15"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int6(&mut self) -> ExtInt6W<IrqEnableSpec> {
        ExtInt6W::new(self, 15)
    }
    #[doc = "Bit 16"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int7(&mut self) -> ExtInt7W<IrqEnableSpec> {
        ExtInt7W::new(self, 16)
    }
    #[doc = "Bit 17"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int8(&mut self) -> ExtInt8W<IrqEnableSpec> {
        ExtInt8W::new(self, 17)
    }
    #[doc = "Bit 18"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int9(&mut self) -> ExtInt9W<IrqEnableSpec> {
        ExtInt9W::new(self, 18)
    }
    #[doc = "Bit 19"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int10(&mut self) -> ExtInt10W<IrqEnableSpec> {
        ExtInt10W::new(self, 19)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int11(&mut self) -> ExtInt11W<IrqEnableSpec> {
        ExtInt11W::new(self, 20)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int12(&mut self) -> ExtInt12W<IrqEnableSpec> {
        ExtInt12W::new(self, 21)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int13(&mut self) -> ExtInt13W<IrqEnableSpec> {
        ExtInt13W::new(self, 22)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int14(&mut self) -> ExtInt14W<IrqEnableSpec> {
        ExtInt14W::new(self, 23)
    }
    #[doc = "Bit 24"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int15(&mut self) -> ExtInt15W<IrqEnableSpec> {
        ExtInt15W::new(self, 24)
    }
    #[doc = "Bit 25"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int16(&mut self) -> ExtInt16W<IrqEnableSpec> {
        ExtInt16W::new(self, 25)
    }
    #[doc = "Bit 26"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int17(&mut self) -> ExtInt17W<IrqEnableSpec> {
        ExtInt17W::new(self, 26)
    }
    #[doc = "Bit 27"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int18(&mut self) -> ExtInt18W<IrqEnableSpec> {
        ExtInt18W::new(self, 27)
    }
    #[doc = "Bit 28"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int19(&mut self) -> ExtInt19W<IrqEnableSpec> {
        ExtInt19W::new(self, 28)
    }
    #[doc = "Bit 29"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int20(&mut self) -> ExtInt20W<IrqEnableSpec> {
        ExtInt20W::new(self, 29)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int21(&mut self) -> ExtInt21W<IrqEnableSpec> {
        ExtInt21W::new(self, 30)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    #[must_use]
    pub fn ext_int22(&mut self) -> ExtInt22W<IrqEnableSpec> {
        ExtInt22W::new(self, 31)
    }
}
#[doc = "IRQ enable bits for Hart context #\\[%s\\]. `idx / 2` is core-#. Even indices are M-mode, odd indices are S-mode.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`irq_enable::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`irq_enable::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct IrqEnableSpec;
impl crate::RegisterSpec for IrqEnableSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`irq_enable::R`](R) reader structure"]
impl crate::Readable for IrqEnableSpec {}
#[doc = "`write(|w| ..)` method takes [`irq_enable::W`](W) writer structure"]
impl crate::Writable for IrqEnableSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets irq_enable[%s]
to value 0"]
impl crate::Resettable for IrqEnableSpec {
    const RESET_VALUE: u32 = 0;
}
