NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-6-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | top | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | BTN0_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | BTN0 | 5206 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | LD0_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD0_CPLD_MC.Q | 5211 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD0_CPLD_MC.Q | LD0_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD0_CPLD_MC.SI | LD0_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD0_CPLD_MC.D1 | 5209 | ? | 0 | 0 | LD0_CPLD_MC | NULL | NULL | LD0_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD0_CPLD_MC.D2 | 5208 | ? | 0 | 0 | LD0_CPLD_MC | NULL | NULL | LD0_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD0_CPLD_MC.REG | LD0_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD0_CPLD_MC.D | 5207 | ? | 0 | 0 | LD0_CPLD_MC | NULL | NULL | LD0_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD0_CPLD_MC.Q | 5210 | ? | 0 | 0 | LD0_CPLD_MC | NULL | NULL | LD0_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD0_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD0_CPLD_MC.Q | 5211 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD0_CPLD_MC.Q | LD0_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD0_CPLD | 5212 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD0_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD10_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD10_CPLD_MC.Q | 5217 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD10_CPLD_MC.Q | LD10_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD10_CPLD_MC.SI | LD10_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD10_CPLD_MC.D1 | 5215 | ? | 0 | 0 | LD10_CPLD_MC | NULL | NULL | LD10_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD10_CPLD_MC.D2 | 5214 | ? | 0 | 0 | LD10_CPLD_MC | NULL | NULL | LD10_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD10_CPLD_MC.REG | LD10_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD10_CPLD_MC.D | 5213 | ? | 0 | 0 | LD10_CPLD_MC | NULL | NULL | LD10_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD10_CPLD_MC.Q | 5216 | ? | 0 | 0 | LD10_CPLD_MC | NULL | NULL | LD10_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD10_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD10_CPLD_MC.Q | 5217 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD10_CPLD_MC.Q | LD10_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD10_CPLD | 5218 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD10_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD11_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD11_CPLD_MC.Q | 5223 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD11_CPLD_MC.Q | LD11_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD11_CPLD_MC.SI | LD11_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD11_CPLD_MC.D1 | 5221 | ? | 0 | 0 | LD11_CPLD_MC | NULL | NULL | LD11_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD11_CPLD_MC.D2 | 5220 | ? | 0 | 0 | LD11_CPLD_MC | NULL | NULL | LD11_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD11_CPLD_MC.REG | LD11_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD11_CPLD_MC.D | 5219 | ? | 0 | 0 | LD11_CPLD_MC | NULL | NULL | LD11_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD11_CPLD_MC.Q | 5222 | ? | 0 | 0 | LD11_CPLD_MC | NULL | NULL | LD11_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD11_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD11_CPLD_MC.Q | 5223 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD11_CPLD_MC.Q | LD11_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD11_CPLD | 5224 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD11_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD1_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD1_CPLD_MC.Q | 5229 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD1_CPLD_MC.Q | LD1_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD1_CPLD_MC.SI | LD1_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD1_CPLD_MC.D1 | 5227 | ? | 0 | 0 | LD1_CPLD_MC | NULL | NULL | LD1_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD1_CPLD_MC.D2 | 5226 | ? | 0 | 0 | LD1_CPLD_MC | NULL | NULL | LD1_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD1_CPLD_MC.REG | LD1_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD1_CPLD_MC.D | 5225 | ? | 0 | 0 | LD1_CPLD_MC | NULL | NULL | LD1_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD1_CPLD_MC.Q | 5228 | ? | 0 | 0 | LD1_CPLD_MC | NULL | NULL | LD1_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD1_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD1_CPLD_MC.Q | 5229 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD1_CPLD_MC.Q | LD1_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD1_CPLD | 5230 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD1_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD2_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD2_CPLD_MC.Q | 5235 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD2_CPLD_MC.Q | LD2_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD2_CPLD_MC.SI | LD2_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD2_CPLD_MC.D1 | 5233 | ? | 0 | 0 | LD2_CPLD_MC | NULL | NULL | LD2_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD2_CPLD_MC.D2 | 5232 | ? | 0 | 0 | LD2_CPLD_MC | NULL | NULL | LD2_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD2_CPLD_MC.REG | LD2_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD2_CPLD_MC.D | 5231 | ? | 0 | 0 | LD2_CPLD_MC | NULL | NULL | LD2_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD2_CPLD_MC.Q | 5234 | ? | 0 | 0 | LD2_CPLD_MC | NULL | NULL | LD2_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD2_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD2_CPLD_MC.Q | 5235 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD2_CPLD_MC.Q | LD2_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD2_CPLD | 5236 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD2_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD3_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD3_CPLD_MC.Q | 5241 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD3_CPLD_MC.Q | LD3_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD3_CPLD_MC.SI | LD3_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD3_CPLD_MC.D1 | 5239 | ? | 0 | 0 | LD3_CPLD_MC | NULL | NULL | LD3_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD3_CPLD_MC.D2 | 5238 | ? | 0 | 0 | LD3_CPLD_MC | NULL | NULL | LD3_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD3_CPLD_MC.REG | LD3_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD3_CPLD_MC.D | 5237 | ? | 0 | 0 | LD3_CPLD_MC | NULL | NULL | LD3_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD3_CPLD_MC.Q | 5240 | ? | 0 | 0 | LD3_CPLD_MC | NULL | NULL | LD3_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD3_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD3_CPLD_MC.Q | 5241 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD3_CPLD_MC.Q | LD3_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD3_CPLD | 5242 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD3_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD8_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD8_CPLD_MC.Q | 5247 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD8_CPLD_MC.Q | LD8_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD8_CPLD_MC.SI | LD8_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD8_CPLD_MC.D1 | 5245 | ? | 0 | 0 | LD8_CPLD_MC | NULL | NULL | LD8_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD8_CPLD_MC.D2 | 5244 | ? | 0 | 0 | LD8_CPLD_MC | NULL | NULL | LD8_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD8_CPLD_MC.REG | LD8_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD8_CPLD_MC.D | 5243 | ? | 0 | 0 | LD8_CPLD_MC | NULL | NULL | LD8_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD8_CPLD_MC.Q | 5246 | ? | 0 | 0 | LD8_CPLD_MC | NULL | NULL | LD8_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD8_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD8_CPLD_MC.Q | 5247 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD8_CPLD_MC.Q | LD8_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD8_CPLD | 5248 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD8_CPLD | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LD9_CPLD_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD9_CPLD_MC.Q | 5253 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD9_CPLD_MC.Q | LD9_CPLD_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD9_CPLD_MC.SI | LD9_CPLD_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD9_CPLD_MC.D1 | 5251 | ? | 0 | 0 | LD9_CPLD_MC | NULL | NULL | LD9_CPLD_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD9_CPLD_MC.D2 | 5250 | ? | 0 | 0 | LD9_CPLD_MC | NULL | NULL | LD9_CPLD_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD9_CPLD_MC.REG | LD9_CPLD_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD9_CPLD_MC.D | 5249 | ? | 0 | 0 | LD9_CPLD_MC | NULL | NULL | LD9_CPLD_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD9_CPLD_MC.Q | 5252 | ? | 0 | 0 | LD9_CPLD_MC | NULL | NULL | LD9_CPLD_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD9_CPLD | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD9_CPLD_MC.Q | 5253 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | LD9_CPLD_MC.Q | LD9_CPLD_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD9_CPLD | 5254 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | LD9_CPLD | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | clk_i_II | top_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_i | 5255 | PI | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | NULL | disp_dig_o<0>_MC | top_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<0>_MC.Q | 5260 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<0>_MC.Q | disp_dig_o<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<0>_MC.SI | disp_dig_o<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<0>_MC.D1 | 5258 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<0>_MC.D2 | 5257 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<0>_MC.REG | disp_dig_o<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<0>_MC.D | 5256 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<0>_MC.Q | 5259 | ? | 0 | 0 | disp_dig_o<0>_MC | NULL | NULL | disp_dig_o<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<0>_MC.Q | 5260 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<0>_MC.Q | disp_dig_o<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<0> | 5261 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<1>_MC | top_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<1>_MC.Q | 5266 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<1>_MC.Q | disp_dig_o<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<1>_MC.SI | disp_dig_o<1>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<1>_MC.D1 | 5264 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<1>_MC.D2 | 5263 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<1>_MC.REG | disp_dig_o<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<1>_MC.D | 5262 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<1>_MC.Q | 5265 | ? | 0 | 0 | disp_dig_o<1>_MC | NULL | NULL | disp_dig_o<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<1>_MC.Q | 5266 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<1>_MC.Q | disp_dig_o<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<1> | 5267 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<2>_MC | top_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<2>_MC.Q | 5272 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<2>_MC.Q | disp_dig_o<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<2>_MC.SI | disp_dig_o<2>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<2>_MC.D1 | 5270 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<2>_MC.D2 | 5269 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<2>_MC.REG | disp_dig_o<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<2>_MC.D | 5268 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<2>_MC.Q | 5271 | ? | 0 | 0 | disp_dig_o<2>_MC | NULL | NULL | disp_dig_o<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<2>_MC.Q | 5272 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<2>_MC.Q | disp_dig_o<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<2> | 5273 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | disp_dig_o<3>_MC | top_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_dig_o<3>_MC.Q | 5278 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<3>_MC.Q | disp_dig_o<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_dig_o<3>_MC.SI | disp_dig_o<3>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_dig_o<3>_MC.D1 | 5276 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_dig_o<3>_MC.D2 | 5275 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | disp_dig_o<3>_MC.REG | disp_dig_o<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_dig_o<3>_MC.D | 5274 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_dig_o<3>_MC.Q | 5277 | ? | 0 | 0 | disp_dig_o<3>_MC | NULL | NULL | disp_dig_o<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_dig_o<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_dig_o<3>_MC.Q | 5278 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_dig_o<3>_MC.Q | disp_dig_o<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_dig_o<3> | 5279 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_dig_o<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<0>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<0>_MC.Q | 5406 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<0>_MC.Q | disp_seg_o<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<0>_MC.SI | disp_seg_o<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<0>_MC.D1 | 5282 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<0>_MC.D2 | 5281 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_FALSE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<3>
SPPTERM | 4 | IV_TRUE | bity<2> | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_FALSE | bity<3>
SPPTERM | 4 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<0> | IV_TRUE | bity<3>

SRFF_INSTANCE | disp_seg_o<0>_MC.REG | disp_seg_o<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<0>_MC.D | 5280 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<0>_MC.Q | 5405 | ? | 0 | 0 | disp_seg_o<0>_MC | NULL | NULL | disp_seg_o<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | bity<2>_MC | top_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | bity<2>_MC.SI | bity<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | bity<2>_MC.D1 | 5287 | ? | 0 | 0 | bity<2>_MC | NULL | NULL | bity<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | bity<2>_MC.D2 | 5286 | ? | 0 | 0 | bity<2>_MC | NULL | NULL | bity<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | bity<2> | IV_FALSE | BTN0_II/UIM
SPPTERM | 4 | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_TRUE | s_e

SRFF_INSTANCE | bity<2>_MC.REG | bity<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | bity<2>_MC.D | 5285 | ? | 0 | 0 | bity<2>_MC | NULL | NULL | bity<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | bity<2>_MC.Q | 5284 | ? | 0 | 0 | bity<2>_MC | NULL | NULL | bity<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | bity<1>_MC | top_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | bity<1>_MC.SI | bity<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | bity<1>_MC.D1 | 5293 | ? | 0 | 0 | bity<1>_MC | NULL | NULL | bity<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | bity<1>_MC.D2 | 5292 | ? | 0 | 0 | bity<1>_MC | NULL | NULL | bity<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | bity<1>
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<0> | IV_TRUE | s_e

SRFF_INSTANCE | bity<1>_MC.REG | bity<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | bity<1>_MC.D | 5291 | ? | 0 | 0 | bity<1>_MC | NULL | NULL | bity<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | bity<1>_MC.Q | 5290 | ? | 0 | 0 | bity<1>_MC | NULL | NULL | bity<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | bity<0>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | bity<0>_MC.SI | bity<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | bity<0>_MC.D1 | 5298 | ? | 0 | 0 | bity<0>_MC | NULL | NULL | bity<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | bity<0>_MC.D2 | 5297 | ? | 0 | 0 | bity<0>_MC | NULL | NULL | bity<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<0> | IV_FALSE | s_e
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_FALSE | bity<0> | IV_TRUE | s_e

SRFF_INSTANCE | bity<0>_MC.REG | bity<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | bity<0>_MC.D | 5296 | ? | 0 | 0 | bity<0>_MC | NULL | NULL | bity<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | bity<0>_MC.Q | 5295 | ? | 0 | 0 | bity<0>_MC | NULL | NULL | bity<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | s_e_MC | top_COPY_0_COPY_0 | 1280 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<12> | 5319 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<12>_MC.Q | clock_enable/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<13> | 5325 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<13>_MC.Q | clock_enable/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<14> | 5330 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<14>_MC.Q | clock_enable/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<15> | 5335 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<15>_MC.Q | clock_enable/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_e_MC.SI | s_e_MC | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<12> | 5319 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<12>_MC.Q | clock_enable/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<13> | 5325 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<13>_MC.Q | clock_enable/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<14> | 5330 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<14>_MC.Q | clock_enable/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<15> | 5335 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<15>_MC.Q | clock_enable/s_cnt<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_e_MC.D1 | 5303 | ? | 0 | 0 | s_e_MC | NULL | NULL | s_e_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_e_MC.D2 | 5302 | ? | 0 | 0 | s_e_MC | NULL | NULL | s_e_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | BTN0_II/UIM
SPPTERM | 5 | IV_FALSE | clock_enable/s_cnt<11> | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15>
SPPTERM | 7 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<6> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 7 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<7> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 7 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<8> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 11 | IV_FALSE | clock_enable/s_cnt<0> | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<2> | IV_FALSE | clock_enable/s_cnt<3> | IV_FALSE | clock_enable/s_cnt<4> | IV_FALSE | clock_enable/s_cnt<5> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 11 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<1> | IV_FALSE | clock_enable/s_cnt<2> | IV_FALSE | clock_enable/s_cnt<3> | IV_FALSE | clock_enable/s_cnt<4> | IV_FALSE | clock_enable/s_cnt<5> | IV_FALSE | clock_enable/s_cnt<9>

SRFF_INSTANCE | s_e_MC.REG | s_e_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_e_MC.D | 5301 | ? | 0 | 0 | s_e_MC | NULL | NULL | s_e_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_e_MC.Q | 5300 | ? | 0 | 0 | s_e_MC | NULL | NULL | s_e_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<11>_MC | top_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<11>_MC.SI | clock_enable/s_cnt<11>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<11>_MC.D1 | 5308 | ? | 0 | 0 | clock_enable/s_cnt<11>_MC | NULL | NULL | clock_enable/s_cnt<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<11>_MC.D2 | 5307 | ? | 0 | 0 | clock_enable/s_cnt<11>_MC | NULL | NULL | clock_enable/s_cnt<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_FALSE | N_PZ_134
SPPTERM | 4 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_TRUE | N_PZ_134
SPPTERM | 4 | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_TRUE | N_PZ_134 | IV_FALSE | clock_enable/s_cnt<1>
SPPTERM | 12 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | clock_enable/s_cnt<10> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8> | IV_TRUE | clock_enable/s_cnt<9>

SRFF_INSTANCE | clock_enable/s_cnt<11>_MC.REG | clock_enable/s_cnt<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<11>_MC.D | 5306 | ? | 0 | 0 | clock_enable/s_cnt<11>_MC | NULL | NULL | clock_enable/s_cnt<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<11>_MC.Q | 5305 | ? | 0 | 0 | clock_enable/s_cnt<11>_MC | NULL | NULL | clock_enable/s_cnt<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<0>_MC | top_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<0>_MC.SI | clock_enable/s_cnt<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<0>_MC.D1 | 5312 | ? | 0 | 0 | clock_enable/s_cnt<0>_MC | NULL | NULL | clock_enable/s_cnt<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<0>_MC.D2 | 5313 | ? | 0 | 0 | clock_enable/s_cnt<0>_MC | NULL | NULL | clock_enable/s_cnt<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable/s_cnt<0>_MC.REG | clock_enable/s_cnt<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<0>_MC.D | 5311 | ? | 0 | 0 | clock_enable/s_cnt<0>_MC | NULL | NULL | clock_enable/s_cnt<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<0>_MC.Q | 5310 | ? | 0 | 0 | clock_enable/s_cnt<0>_MC | NULL | NULL | clock_enable/s_cnt<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_114_MC | top_COPY_0_COPY_0 | 0 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<12> | 5319 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<12>_MC.Q | clock_enable/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<13> | 5325 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<13>_MC.Q | clock_enable/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<14> | 5330 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<14>_MC.Q | clock_enable/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<15> | 5335 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<15>_MC.Q | clock_enable/s_cnt<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_114_MC.SI | N_PZ_114_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<12> | 5319 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<12>_MC.Q | clock_enable/s_cnt<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<13> | 5325 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<13>_MC.Q | clock_enable/s_cnt<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<14> | 5330 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<14>_MC.Q | clock_enable/s_cnt<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<15> | 5335 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<15>_MC.Q | clock_enable/s_cnt<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_114_MC.D1 | 5317 | ? | 0 | 0 | N_PZ_114_MC | NULL | NULL | N_PZ_114_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | BTN0_II/UIM | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_114_MC.D2 | 5318 | ? | 0 | 0 | N_PZ_114_MC | NULL | NULL | N_PZ_114_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_114_MC.REG | N_PZ_114_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_114_MC.D | 5316 | ? | 0 | 0 | N_PZ_114_MC | NULL | NULL | N_PZ_114_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_114_MC.Q | 5315 | ? | 0 | 0 | N_PZ_114_MC | NULL | NULL | N_PZ_114_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<12>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<12> | 5319 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<12>_MC.Q | clock_enable/s_cnt<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<12>_MC.SI | clock_enable/s_cnt<12>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<12>_MC.D1 | 5323 | ? | 0 | 0 | clock_enable/s_cnt<12>_MC | NULL | NULL | clock_enable/s_cnt<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<12>_MC.D2 | 5322 | ? | 0 | 0 | clock_enable/s_cnt<12>_MC | NULL | NULL | clock_enable/s_cnt<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable/s_cnt<12>_MC.REG | clock_enable/s_cnt<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<12>_MC.D | 5321 | ? | 0 | 0 | clock_enable/s_cnt<12>_MC | NULL | NULL | clock_enable/s_cnt<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<12>_MC.Q | 5320 | ? | 0 | 0 | clock_enable/s_cnt<12>_MC | NULL | NULL | clock_enable/s_cnt<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<13>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<13> | 5325 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<13>_MC.Q | clock_enable/s_cnt<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<13>_MC.SI | clock_enable/s_cnt<13>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<13>_MC.D1 | 5329 | ? | 0 | 0 | clock_enable/s_cnt<13>_MC | NULL | NULL | clock_enable/s_cnt<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<13>_MC.D2 | 5328 | ? | 0 | 0 | clock_enable/s_cnt<13>_MC | NULL | NULL | clock_enable/s_cnt<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable/s_cnt<13>_MC.REG | clock_enable/s_cnt<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<13>_MC.D | 5327 | ? | 0 | 0 | clock_enable/s_cnt<13>_MC | NULL | NULL | clock_enable/s_cnt<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<13>_MC.Q | 5326 | ? | 0 | 0 | clock_enable/s_cnt<13>_MC | NULL | NULL | clock_enable/s_cnt<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<14>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<14> | 5330 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<14>_MC.Q | clock_enable/s_cnt<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<14>_MC.SI | clock_enable/s_cnt<14>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<14>_MC.D1 | 5334 | ? | 0 | 0 | clock_enable/s_cnt<14>_MC | NULL | NULL | clock_enable/s_cnt<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<14>_MC.D2 | 5333 | ? | 0 | 0 | clock_enable/s_cnt<14>_MC | NULL | NULL | clock_enable/s_cnt<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable/s_cnt<14>_MC.REG | clock_enable/s_cnt<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<14>_MC.D | 5332 | ? | 0 | 0 | clock_enable/s_cnt<14>_MC | NULL | NULL | clock_enable/s_cnt<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<14>_MC.Q | 5331 | ? | 0 | 0 | clock_enable/s_cnt<14>_MC | NULL | NULL | clock_enable/s_cnt<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<15>_MC | top_COPY_0_COPY_0 | 1024 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<15> | 5335 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<15>_MC.Q | clock_enable/s_cnt<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<15>_MC.SI | clock_enable/s_cnt<15>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<15>_MC.D1 | 5339 | ? | 0 | 0 | clock_enable/s_cnt<15>_MC | NULL | NULL | clock_enable/s_cnt<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<15>_MC.D2 | 5338 | ? | 0 | 0 | clock_enable/s_cnt<15>_MC | NULL | NULL | clock_enable/s_cnt<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | clock_enable/s_cnt<15>_MC.REG | clock_enable/s_cnt<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<15>_MC.D | 5337 | ? | 0 | 0 | clock_enable/s_cnt<15>_MC | NULL | NULL | clock_enable/s_cnt<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<15>_MC.Q | 5336 | ? | 0 | 0 | clock_enable/s_cnt<15>_MC | NULL | NULL | clock_enable/s_cnt<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_120_MC | top_COPY_0_COPY_0 | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_120_MC.SI | N_PZ_120_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_120_MC.D1 | 5344 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_120_MC.D2 | 5343 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | clock_enable/s_cnt<11>
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<6> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<7> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<8> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 6 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<2> | IV_FALSE | clock_enable/s_cnt<3> | IV_FALSE | clock_enable/s_cnt<4> | IV_FALSE | clock_enable/s_cnt<5> | IV_FALSE | clock_enable/s_cnt<9>

SRFF_INSTANCE | N_PZ_120_MC.REG | N_PZ_120_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_120_MC.D | 5342 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_120_MC.Q | 5341 | ? | 0 | 0 | N_PZ_120_MC | NULL | NULL | N_PZ_120_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable/s_cnt<10>_MC | top_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<10>_MC.SI | clock_enable/s_cnt<10>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<10>_MC.D1 | 5349 | ? | 0 | 0 | clock_enable/s_cnt<10>_MC | NULL | NULL | clock_enable/s_cnt<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<10>_MC.D2 | 5348 | ? | 0 | 0 | clock_enable/s_cnt<10>_MC | NULL | NULL | clock_enable/s_cnt<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<10> | IV_TRUE | N_PZ_134
SPPTERM | 11 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8> | IV_TRUE | clock_enable/s_cnt<9>

SRFF_INSTANCE | clock_enable/s_cnt<10>_MC.REG | clock_enable/s_cnt<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<10>_MC.D | 5347 | ? | 0 | 0 | clock_enable/s_cnt<10>_MC | NULL | NULL | clock_enable/s_cnt<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<10>_MC.Q | 5346 | ? | 0 | 0 | clock_enable/s_cnt<10>_MC | NULL | NULL | clock_enable/s_cnt<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_134_MC | top_COPY_0_COPY_0 | 0 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_134_MC.SI | N_PZ_134_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_134_MC.D1 | 5354 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_134_MC.D2 | 5353 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | N_PZ_114
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<10>
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<9>
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8>

SRFF_INSTANCE | N_PZ_134_MC.REG | N_PZ_134_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_134_MC.D | 5352 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_134_MC.Q | 5351 | ? | 0 | 0 | N_PZ_134_MC | NULL | NULL | N_PZ_134_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable/s_cnt<6>_MC | top_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<6>_MC.SI | clock_enable/s_cnt<6>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<6>_MC.D1 | 5359 | ? | 0 | 0 | clock_enable/s_cnt<6>_MC | NULL | NULL | clock_enable/s_cnt<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<6>_MC.D2 | 5358 | ? | 0 | 0 | clock_enable/s_cnt<6>_MC | NULL | NULL | clock_enable/s_cnt<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<6>
SPPTERM | 2 | IV_FALSE | N_PZ_120 | IV_TRUE | clock_enable/s_cnt<6>
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1>
SPPTERM | 9 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5>

SRFF_INSTANCE | clock_enable/s_cnt<6>_MC.REG | clock_enable/s_cnt<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<6>_MC.D | 5357 | ? | 0 | 0 | clock_enable/s_cnt<6>_MC | NULL | NULL | clock_enable/s_cnt<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<6>_MC.Q | 5356 | ? | 0 | 0 | clock_enable/s_cnt<6>_MC | NULL | NULL | clock_enable/s_cnt<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<1>_MC | top_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<1>_MC.SI | clock_enable/s_cnt<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<1>_MC.D1 | 5364 | ? | 0 | 0 | clock_enable/s_cnt<1>_MC | NULL | NULL | clock_enable/s_cnt<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<1>_MC.D2 | 5363 | ? | 0 | 0 | clock_enable/s_cnt<1>_MC | NULL | NULL | clock_enable/s_cnt<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | clock_enable/s_cnt<1>
SPPTERM | 4 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_TRUE | clock_enable/s_cnt<1>

SRFF_INSTANCE | clock_enable/s_cnt<1>_MC.REG | clock_enable/s_cnt<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<1>_MC.D | 5362 | ? | 0 | 0 | clock_enable/s_cnt<1>_MC | NULL | NULL | clock_enable/s_cnt<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<1>_MC.Q | 5361 | ? | 0 | 0 | clock_enable/s_cnt<1>_MC | NULL | NULL | clock_enable/s_cnt<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<2>_MC | top_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<2>_MC.SI | clock_enable/s_cnt<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<2>_MC.D1 | 5368 | ? | 0 | 0 | clock_enable/s_cnt<2>_MC | NULL | NULL | clock_enable/s_cnt<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<2>_MC.D2 | 5369 | ? | 0 | 0 | clock_enable/s_cnt<2>_MC | NULL | NULL | clock_enable/s_cnt<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1>

SRFF_INSTANCE | clock_enable/s_cnt<2>_MC.REG | clock_enable/s_cnt<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<2>_MC.D | 5367 | ? | 0 | 0 | clock_enable/s_cnt<2>_MC | NULL | NULL | clock_enable/s_cnt<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<2>_MC.Q | 5366 | ? | 0 | 0 | clock_enable/s_cnt<2>_MC | NULL | NULL | clock_enable/s_cnt<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<3>_MC | top_COPY_0_COPY_0 | 1024 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<3>_MC.SI | clock_enable/s_cnt<3>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<3>_MC.D1 | 5373 | ? | 0 | 0 | clock_enable/s_cnt<3>_MC | NULL | NULL | clock_enable/s_cnt<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<3>_MC.D2 | 5374 | ? | 0 | 0 | clock_enable/s_cnt<3>_MC | NULL | NULL | clock_enable/s_cnt<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2>

SRFF_INSTANCE | clock_enable/s_cnt<3>_MC.REG | clock_enable/s_cnt<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<3>_MC.D | 5372 | ? | 0 | 0 | clock_enable/s_cnt<3>_MC | NULL | NULL | clock_enable/s_cnt<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<3>_MC.Q | 5371 | ? | 0 | 0 | clock_enable/s_cnt<3>_MC | NULL | NULL | clock_enable/s_cnt<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<4>_MC | top_COPY_0_COPY_0 | 1024 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<4>_MC.SI | clock_enable/s_cnt<4>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<4>_MC.D1 | 5378 | ? | 0 | 0 | clock_enable/s_cnt<4>_MC | NULL | NULL | clock_enable/s_cnt<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<4>_MC.D2 | 5379 | ? | 0 | 0 | clock_enable/s_cnt<4>_MC | NULL | NULL | clock_enable/s_cnt<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3>

SRFF_INSTANCE | clock_enable/s_cnt<4>_MC.REG | clock_enable/s_cnt<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<4>_MC.D | 5377 | ? | 0 | 0 | clock_enable/s_cnt<4>_MC | NULL | NULL | clock_enable/s_cnt<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<4>_MC.Q | 5376 | ? | 0 | 0 | clock_enable/s_cnt<4>_MC | NULL | NULL | clock_enable/s_cnt<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable/s_cnt<5>_MC | top_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<5>_MC.SI | clock_enable/s_cnt<5>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<5>_MC.D1 | 5384 | ? | 0 | 0 | clock_enable/s_cnt<5>_MC | NULL | NULL | clock_enable/s_cnt<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<5>_MC.D2 | 5383 | ? | 0 | 0 | clock_enable/s_cnt<5>_MC | NULL | NULL | clock_enable/s_cnt<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<5>
SPPTERM | 6 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4>

SRFF_INSTANCE | clock_enable/s_cnt<5>_MC.REG | clock_enable/s_cnt<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<5>_MC.D | 5382 | ? | 0 | 0 | clock_enable/s_cnt<5>_MC | NULL | NULL | clock_enable/s_cnt<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<5>_MC.Q | 5381 | ? | 0 | 0 | clock_enable/s_cnt<5>_MC | NULL | NULL | clock_enable/s_cnt<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable/s_cnt<7>_MC | top_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<7>_MC.SI | clock_enable/s_cnt<7>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<7>_MC.D1 | 5389 | ? | 0 | 0 | clock_enable/s_cnt<7>_MC | NULL | NULL | clock_enable/s_cnt<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<7>_MC.D2 | 5388 | ? | 0 | 0 | clock_enable/s_cnt<7>_MC | NULL | NULL | clock_enable/s_cnt<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<7>
SPPTERM | 2 | IV_FALSE | N_PZ_120 | IV_TRUE | clock_enable/s_cnt<7>
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<7>
SPPTERM | 8 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5>

SRFF_INSTANCE | clock_enable/s_cnt<7>_MC.REG | clock_enable/s_cnt<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<7>_MC.D | 5387 | ? | 0 | 0 | clock_enable/s_cnt<7>_MC | NULL | NULL | clock_enable/s_cnt<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<7>_MC.Q | 5386 | ? | 0 | 0 | clock_enable/s_cnt<7>_MC | NULL | NULL | clock_enable/s_cnt<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | clock_enable/s_cnt<8>_MC | top_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<8>_MC.SI | clock_enable/s_cnt<8>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_134 | 5350 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_134_MC.Q | N_PZ_134_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_120 | 5340 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_120_MC.Q | N_PZ_120_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<10> | 5345 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<10>_MC.Q | clock_enable/s_cnt<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<8>_MC.D1 | 5393 | ? | 0 | 0 | clock_enable/s_cnt<8>_MC | NULL | NULL | clock_enable/s_cnt<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<8>_MC.D2 | 5394 | ? | 0 | 0 | clock_enable/s_cnt<8>_MC | NULL | NULL | clock_enable/s_cnt<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | clock_enable/s_cnt<10> | IV_TRUE | N_PZ_134 | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 6 | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | clock_enable/s_cnt<10> | IV_TRUE | N_PZ_134 | IV_FALSE | clock_enable/s_cnt<1> | IV_FALSE | clock_enable/s_cnt<9>
SPPTERM | 9 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7>
SPPTERM | 9 | IV_FALSE | N_PZ_120 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8>

SRFF_INSTANCE | clock_enable/s_cnt<8>_MC.REG | clock_enable/s_cnt<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<8>_MC.D | 5392 | ? | 0 | 0 | clock_enable/s_cnt<8>_MC | NULL | NULL | clock_enable/s_cnt<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<8>_MC.Q | 5391 | ? | 0 | 0 | clock_enable/s_cnt<8>_MC | NULL | NULL | clock_enable/s_cnt<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | clock_enable/s_cnt<9>_MC | top_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clock_enable/s_cnt<9>_MC.SI | clock_enable/s_cnt<9>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<11> | 5304 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<11>_MC.Q | clock_enable/s_cnt<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<9> | 5395 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<9>_MC.Q | clock_enable/s_cnt<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_114 | 5314 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | N_PZ_114_MC.Q | N_PZ_114_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<0> | 5309 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<0>_MC.Q | clock_enable/s_cnt<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<6> | 5355 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<6>_MC.Q | clock_enable/s_cnt<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<1> | 5360 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<1>_MC.Q | clock_enable/s_cnt<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<2> | 5365 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<2>_MC.Q | clock_enable/s_cnt<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<3> | 5370 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<3>_MC.Q | clock_enable/s_cnt<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<4> | 5375 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<4>_MC.Q | clock_enable/s_cnt<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<5> | 5380 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<5>_MC.Q | clock_enable/s_cnt<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<7> | 5385 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<7>_MC.Q | clock_enable/s_cnt<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_enable/s_cnt<8> | 5390 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | clock_enable/s_cnt<8>_MC.Q | clock_enable/s_cnt<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clock_enable/s_cnt<9>_MC.D1 | 5399 | ? | 0 | 0 | clock_enable/s_cnt<9>_MC | NULL | NULL | clock_enable/s_cnt<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clock_enable/s_cnt<9>_MC.D2 | 5398 | ? | 0 | 0 | clock_enable/s_cnt<9>_MC | NULL | NULL | clock_enable/s_cnt<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<9>
SPPTERM | 2 | IV_FALSE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<9>
SPPTERM | 11 | IV_FALSE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8>

SRFF_INSTANCE | clock_enable/s_cnt<9>_MC.REG | clock_enable/s_cnt<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clock_enable/s_cnt<9>_MC.D | 5397 | ? | 0 | 0 | clock_enable/s_cnt<9>_MC | NULL | NULL | clock_enable/s_cnt<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clock_enable/s_cnt<9>_MC.Q | 5396 | ? | 0 | 0 | clock_enable/s_cnt<9>_MC | NULL | NULL | clock_enable/s_cnt<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | bity<3>_MC | top_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | bity<3>_MC.SI | bity<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN0_II/UIM | 5288 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | BTN0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_e | 5299 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | s_e_MC.Q | s_e_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | bity<3>_MC.D1 | 5404 | ? | 0 | 0 | bity<3>_MC | NULL | NULL | bity<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | bity<3>_MC.D2 | 5403 | ? | 0 | 0 | bity<3>_MC | NULL | NULL | bity<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | bity<3>
SPPTERM | 5 | IV_TRUE | bity<2> | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_TRUE | s_e

SRFF_INSTANCE | bity<3>_MC.REG | bity<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | bity<3>_MC.D | 5402 | ? | 0 | 0 | bity<3>_MC | NULL | NULL | bity<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_i_II/FCLK | 5324 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | clk_i_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | bity<3>_MC.Q | 5401 | ? | 0 | 0 | bity<3>_MC | NULL | NULL | bity<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<0> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<0>_MC.Q | 5406 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<0>_MC.Q | disp_seg_o<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<0> | 5407 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<1>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<1>_MC.Q | 5412 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<1>_MC.Q | disp_seg_o<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<1>_MC.SI | disp_seg_o<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<1>_MC.D1 | 5409 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | bity<0> | IV_FALSE | bity<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<1>_MC.D2 | 5410 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_TRUE | bity<0>
SPPTERM | 4 | IV_FALSE | bity<2> | IV_TRUE | bity<1> | IV_FALSE | bity<0> | IV_FALSE | bity<3>

SRFF_INSTANCE | disp_seg_o<1>_MC.REG | disp_seg_o<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<1>_MC.D | 5408 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<1>_MC.Q | 5411 | ? | 0 | 0 | disp_seg_o<1>_MC | NULL | NULL | disp_seg_o<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<1> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<1>_MC.Q | 5412 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<1>_MC.Q | disp_seg_o<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<1> | 5413 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<2>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<2>_MC.Q | 5418 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<2>_MC.Q | disp_seg_o<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<2>_MC.SI | disp_seg_o<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<2>_MC.D1 | 5416 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<2>_MC.D2 | 5415 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | bity<0> | IV_FALSE | bity<3>
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<3>
SPPTERM | 3 | IV_FALSE | bity<2> | IV_FALSE | bity<1> | IV_TRUE | bity<0>

SRFF_INSTANCE | disp_seg_o<2>_MC.REG | disp_seg_o<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<2>_MC.D | 5414 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<2>_MC.Q | 5417 | ? | 0 | 0 | disp_seg_o<2>_MC | NULL | NULL | disp_seg_o<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<2> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<2>_MC.Q | 5418 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<2>_MC.Q | disp_seg_o<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<2> | 5419 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<3>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<3>_MC.Q | 5424 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<3>_MC.Q | disp_seg_o<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<3>_MC.SI | disp_seg_o<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<3>_MC.D1 | 5422 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<3>_MC.D2 | 5421 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | bity<2> | IV_TRUE | bity<1> | IV_TRUE | bity<0>
SPPTERM | 4 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<0> | IV_FALSE | bity<3>
SPPTERM | 4 | IV_FALSE | bity<2> | IV_TRUE | bity<1> | IV_FALSE | bity<0> | IV_TRUE | bity<3>
SPPTERM | 4 | IV_FALSE | bity<2> | IV_FALSE | bity<1> | IV_TRUE | bity<0> | IV_FALSE | bity<3>

SRFF_INSTANCE | disp_seg_o<3>_MC.REG | disp_seg_o<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<3>_MC.D | 5420 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<3>_MC.Q | 5423 | ? | 0 | 0 | disp_seg_o<3>_MC | NULL | NULL | disp_seg_o<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<3> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<3>_MC.Q | 5424 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<3>_MC.Q | disp_seg_o<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<3> | 5425 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<4>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<4>_MC.Q | 5430 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<4>_MC.Q | disp_seg_o<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<4>_MC.SI | disp_seg_o<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<4>_MC.D1 | 5428 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<4>_MC.D2 | 5427 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | bity<2> | IV_TRUE | bity<1> | IV_TRUE | bity<3>
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<0> | IV_TRUE | bity<3>
SPPTERM | 4 | IV_FALSE | bity<2> | IV_TRUE | bity<1> | IV_FALSE | bity<0> | IV_FALSE | bity<3>

SRFF_INSTANCE | disp_seg_o<4>_MC.REG | disp_seg_o<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<4>_MC.D | 5426 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<4>_MC.Q | 5429 | ? | 0 | 0 | disp_seg_o<4>_MC | NULL | NULL | disp_seg_o<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<4> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<4>_MC.Q | 5430 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<4>_MC.Q | disp_seg_o<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<4> | 5431 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<5>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<5>_MC.Q | 5436 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<5>_MC.Q | disp_seg_o<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<5>_MC.SI | disp_seg_o<5>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<5>_MC.D1 | 5433 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | bity<2> | IV_FALSE | bity<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<5>_MC.D2 | 5434 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<3>
SPPTERM | 3 | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_TRUE | bity<3>

SRFF_INSTANCE | disp_seg_o<5>_MC.REG | disp_seg_o<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<5>_MC.D | 5432 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<5>_MC.Q | 5435 | ? | 0 | 0 | disp_seg_o<5>_MC | NULL | NULL | disp_seg_o<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<5> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<5>_MC.Q | 5436 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<5>_MC.Q | disp_seg_o<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<5> | 5437 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | disp_seg_o<6>_MC | top_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | disp_seg_o<6>_MC.Q | 5442 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<6>_MC.Q | disp_seg_o<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | disp_seg_o<6>_MC.SI | disp_seg_o<6>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<1> | 5289 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<1>_MC.Q | bity<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<0> | 5294 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<0>_MC.Q | bity<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<2> | 5283 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<2>_MC.Q | bity<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | bity<3> | 5400 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | bity<3>_MC.Q | bity<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | disp_seg_o<6>_MC.D1 | 5439 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | bity<1> | IV_TRUE | bity<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | disp_seg_o<6>_MC.D2 | 5440 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<3>
SPPTERM | 3 | IV_FALSE | bity<2> | IV_TRUE | bity<0> | IV_TRUE | bity<3>

SRFF_INSTANCE | disp_seg_o<6>_MC.REG | disp_seg_o<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | disp_seg_o<6>_MC.D | 5438 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | disp_seg_o<6>_MC.Q | 5441 | ? | 0 | 0 | disp_seg_o<6>_MC | NULL | NULL | disp_seg_o<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | disp_seg_o<6> | top_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | disp_seg_o<6>_MC.Q | 5442 | ? | 0 | 0 | top_COPY_0_COPY_0 | NULL | disp_seg_o<6>_MC.Q | disp_seg_o<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | disp_seg_o<6> | 5443 | PO | 0 | 0 | top_COPY_0_COPY_0 | NULL | NULL | disp_seg_o<6> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | clock_enable/s_cnt<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | clock_enable/s_cnt<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | clock_enable/s_cnt<4>_MC | 1 | BTN0_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | clock_enable/s_cnt<5>_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | clock_enable/s_cnt<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | N_PZ_120_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 7 | clock_enable/s_cnt<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | clock_enable/s_cnt<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | clock_enable/s_cnt<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | clock_enable/s_cnt<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | clock_enable/s_cnt<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | s_e_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 13 | clock_enable/s_cnt<9>_MC | 1 | NULL | 0 | NULL | 0 | 138 | 49152
FBPIN | 14 | clock_enable/s_cnt<10>_MC | 1 | NULL | 0 | NULL | 0 | 137 | 49152
FBPIN | 15 | clock_enable/s_cnt<13>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | clock_enable/s_cnt<12>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | disp_seg_o<1>_MC | 1 | NULL | 0 | disp_seg_o<1> | 1 | 2 | 53248
FBPIN | 2 | N_PZ_134_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | disp_seg_o<2>_MC | 1 | NULL | 0 | disp_seg_o<2> | 1 | 3 | 53248
FBPIN | 4 | disp_seg_o<5>_MC | 1 | NULL | 0 | disp_seg_o<5> | 1 | 4 | 49152
FBPIN | 5 | disp_seg_o<6>_MC | 1 | NULL | 0 | disp_seg_o<6> | 1 | 5 | 53248
FBPIN | 6 | N_PZ_114_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | clock_enable/s_cnt<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | clock_enable/s_cnt<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | bity<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | bity<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | bity<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | disp_seg_o<4>_MC | 1 | NULL | 0 | disp_seg_o<4> | 1 | 6 | 53248
FBPIN | 13 | disp_seg_o<0>_MC | 1 | NULL | 0 | disp_seg_o<0> | 1 | 7 | 49152
FBPIN | 14 | disp_seg_o<3>_MC | 1 | NULL | 0 | disp_seg_o<3> | 1 | 9 | 49152
FBPIN | 15 | disp_dig_o<1>_MC | 1 | NULL | 0 | disp_dig_o<1> | 1 | 10 | 49152
FBPIN | 16 | bity<3>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | disp_dig_o<2>_MC | 1 | NULL | 0 | disp_dig_o<2> | 1 | 136 | 49152
FBPIN | 2 | disp_dig_o<3>_MC | 1 | NULL | 0 | disp_dig_o<3> | 1 | 135 | 49152
FBPIN | 3 | LD0_CPLD_MC | 1 | NULL | 0 | LD0_CPLD | 1 | 134 | 49152
FBPIN | 5 | LD10_CPLD_MC | 1 | NULL | 0 | LD10_CPLD | 1 | 133 | 49152
FBPIN | 14 | LD11_CPLD_MC | 1 | NULL | 0 | LD11_CPLD | 1 | 132 | 49152
FBPIN | 16 | LD1_CPLD_MC | 1 | NULL | 0 | LD1_CPLD | 1 | 131 | 49152

FB_INSTANCE | FOOBAR4_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | LD2_CPLD_MC | 1 | NULL | 0 | LD2_CPLD | 1 | 11 | 49152
FBPIN | 2 | LD3_CPLD_MC | 1 | NULL | 0 | LD3_CPLD | 1 | 12 | 49152
FBPIN | 3 | LD8_CPLD_MC | 1 | NULL | 0 | LD8_CPLD | 1 | 13 | 49152
FBPIN | 4 | LD9_CPLD_MC | 1 | NULL | 0 | LD9_CPLD | 1 | 14 | 49152
FBPIN | 5 | disp_dig_o<0>_MC | 1 | NULL | 0 | disp_dig_o<0> | 1 | 15 | 49152

FB_INSTANCE | FOOBAR5_ | top_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | clk_i_II | 1 | NULL | 0 | 32 | 57344

FB_INSTANCE | FOOBAR6_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR7_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR12_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR15_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | top_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | INPUTPINS_FOOBAR17_ | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | top_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 41
PLA_TERM | 0 | 
SPPTERM | 4 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_TRUE | clock_enable/s_cnt<1>
PLA_TERM | 1 | 
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | clock_enable/s_cnt<1>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<6>
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | N_PZ_120 | IV_TRUE | clock_enable/s_cnt<6>
PLA_TERM | 4 | 
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1>
PLA_TERM | 5 | 
SPPTERM | 9 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_FALSE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<7>
PLA_TERM | 7 | 
SPPTERM | 2 | IV_FALSE | N_PZ_120 | IV_TRUE | clock_enable/s_cnt<7>
PLA_TERM | 8 | 
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<7>
PLA_TERM | 9 | 
SPPTERM | 8 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5>
PLA_TERM | 10 | 
SPPTERM | 6 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | clock_enable/s_cnt<10> | IV_TRUE | N_PZ_134 | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 11 | 
SPPTERM | 6 | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_FALSE | clock_enable/s_cnt<10> | IV_TRUE | N_PZ_134 | IV_FALSE | clock_enable/s_cnt<1> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 12 | 
SPPTERM | 9 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<8>
PLA_TERM | 14 | 
SPPTERM | 9 | IV_FALSE | N_PZ_120 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8>
PLA_TERM | 15 | 
SPPTERM | 4 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_TRUE | N_PZ_134
PLA_TERM | 16 | 
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<4>
PLA_TERM | 17 | 
SPPTERM | 4 | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120 | IV_TRUE | N_PZ_134 | IV_FALSE | clock_enable/s_cnt<1>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_FALSE | N_PZ_134
PLA_TERM | 19 | 
SPPTERM | 12 | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | clock_enable/s_cnt<10> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8> | IV_TRUE | clock_enable/s_cnt<9>
PLA_TERM | 20 | 
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<10> | IV_TRUE | N_PZ_134
PLA_TERM | 21 | 
SPPTERM | 11 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8> | IV_TRUE | clock_enable/s_cnt<9>
PLA_TERM | 22 | 
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<9>
PLA_TERM | 23 | 
SPPTERM | 11 | IV_FALSE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4> | IV_TRUE | clock_enable/s_cnt<5> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8>
PLA_TERM | 24 | 
SPPTERM | 2 | IV_FALSE | N_PZ_114 | IV_TRUE | clock_enable/s_cnt<9>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_FALSE | BTN0_II/UIM
PLA_TERM | 26 | 
SPPTERM | 5 | IV_FALSE | clock_enable/s_cnt<11> | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15>
PLA_TERM | 27 | 
SPPTERM | 11 | IV_FALSE | clock_enable/s_cnt<0> | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<2> | IV_FALSE | clock_enable/s_cnt<3> | IV_FALSE | clock_enable/s_cnt<4> | IV_FALSE | clock_enable/s_cnt<5> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 28 | 
SPPTERM | 11 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<1> | IV_FALSE | clock_enable/s_cnt<2> | IV_FALSE | clock_enable/s_cnt<3> | IV_FALSE | clock_enable/s_cnt<4> | IV_FALSE | clock_enable/s_cnt<5> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 29 | 
SPPTERM | 7 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<6> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 30 | 
SPPTERM | 7 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<7> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 31 | 
SPPTERM | 7 | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15> | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<8> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 32 | 
SPPTERM | 1 | IV_FALSE | clock_enable/s_cnt<11>
PLA_TERM | 33 | 
SPPTERM | 6 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<2> | IV_FALSE | clock_enable/s_cnt<3> | IV_FALSE | clock_enable/s_cnt<4> | IV_FALSE | clock_enable/s_cnt<5> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 34 | 
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<0> | IV_TRUE | N_PZ_114 | IV_TRUE | N_PZ_120
PLA_TERM | 35 | 
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<6> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 36 | 
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<7> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 37 | 
SPPTERM | 3 | IV_FALSE | clock_enable/s_cnt<10> | IV_FALSE | clock_enable/s_cnt<8> | IV_FALSE | clock_enable/s_cnt<9>
PLA_TERM | 38 | 
SPPTERM | 2 | IV_TRUE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<5>
PLA_TERM | 39 | 
SPPTERM | 6 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3> | IV_TRUE | clock_enable/s_cnt<4>
PLA_TERM | 40 | 
SPPTERM | 5 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2> | IV_TRUE | clock_enable/s_cnt<3>

PLA | FOOBAR2_ | 35
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<3>
PLA_TERM | 1 | 
SPPTERM | 4 | IV_TRUE | bity<2> | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_FALSE | bity<3>
PLA_TERM | 2 | 
SPPTERM | 4 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<0> | IV_TRUE | bity<3>
PLA_TERM | 3 | 
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_TRUE | bity<0>
PLA_TERM | 4 | 
SPPTERM | 4 | IV_FALSE | bity<2> | IV_TRUE | bity<1> | IV_FALSE | bity<0> | IV_FALSE | bity<3>
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<3>
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | bity<2> | IV_FALSE | bity<1> | IV_TRUE | bity<0>
PLA_TERM | 7 | 
SPPTERM | 3 | IV_TRUE | bity<2> | IV_TRUE | bity<1> | IV_TRUE | bity<0>
PLA_TERM | 8 | 
SPPTERM | 4 | IV_FALSE | bity<2> | IV_FALSE | bity<1> | IV_TRUE | bity<0> | IV_FALSE | bity<3>
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | bity<2> | IV_TRUE | bity<1> | IV_FALSE | bity<0> | IV_TRUE | bity<3>
PLA_TERM | 10 | 
SPPTERM | 2 | IV_TRUE | bity<0> | IV_FALSE | bity<3>
PLA_TERM | 11 | 
SPPTERM | 4 | IV_TRUE | bity<2> | IV_FALSE | bity<1> | IV_FALSE | bity<0> | IV_FALSE | bity<3>
PLA_TERM | 12 | 
SPPTERM | 3 | IV_TRUE | bity<2> | IV_TRUE | bity<1> | IV_TRUE | bity<3>
PLA_TERM | 13 | 
SPPTERM | 3 | IV_TRUE | bity<2> | IV_FALSE | bity<0> | IV_TRUE | bity<3>
PLA_TERM | 14 | 
SPPTERM | 3 | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_TRUE | bity<3>
PLA_TERM | 15 | 
SPPTERM | 3 | IV_FALSE | bity<2> | IV_TRUE | bity<0> | IV_TRUE | bity<3>
PLA_TERM | 16 | 
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | bity<3>
PLA_TERM | 17 | 
SPPTERM | 5 | IV_TRUE | bity<2> | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_TRUE | s_e
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | bity<2> | IV_FALSE | BTN0_II/UIM
PLA_TERM | 19 | 
SPPTERM | 2 | IV_TRUE | bity<2> | IV_FALSE | bity<0>
PLA_TERM | 20 | 
SPPTERM | 4 | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<1> | IV_TRUE | bity<0> | IV_TRUE | s_e
PLA_TERM | 21 | 
SPPTERM | 2 | IV_FALSE | BTN0_II/UIM | IV_TRUE | bity<1>
PLA_TERM | 22 | 
SPPTERM | 2 | IV_FALSE | bity<1> | IV_TRUE | bity<0>
PLA_TERM | 23 | 
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<0> | IV_TRUE | s_e
PLA_TERM | 24 | 
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_FALSE | bity<0> | IV_TRUE | s_e
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | BTN0_II/UIM | IV_FALSE | clock_enable/s_cnt<12> | IV_FALSE | clock_enable/s_cnt<13> | IV_FALSE | clock_enable/s_cnt<14> | IV_FALSE | clock_enable/s_cnt<15>
PLA_TERM | 26 | 
SPPTERM | 3 | IV_TRUE | BTN0_II/UIM | IV_TRUE | bity<0> | IV_FALSE | s_e
PLA_TERM | 27 | 
SPPTERM | 3 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<3>
PLA_TERM | 29 | 
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<0> | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<1> | IV_TRUE | clock_enable/s_cnt<2>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<10>
PLA_TERM | 31 | 
SPPTERM | 2 | IV_FALSE | N_PZ_134 | IV_TRUE | clock_enable/s_cnt<2>
PLA_TERM | 32 | 
SPPTERM | 4 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<6> | IV_TRUE | clock_enable/s_cnt<7> | IV_TRUE | clock_enable/s_cnt<8>
PLA_TERM | 33 | 
SPPTERM | 2 | IV_TRUE | clock_enable/s_cnt<11> | IV_TRUE | clock_enable/s_cnt<9>
PLA_TERM | 34 | 
SPPTERM | 1 | IV_FALSE | N_PZ_114

BUSINFO | DISP_DIG_O<3:0> | 4 | 0 | 1 | disp_dig_o<0> | 3 | disp_dig_o<1> | 2 | disp_dig_o<2> | 1 | disp_dig_o<3> | 0
BUSINFO | DISP_SEG_O<6:0> | 7 | 0 | 1 | disp_seg_o<0> | 6 | disp_seg_o<1> | 5 | disp_seg_o<2> | 4 | disp_seg_o<3> | 3 | disp_seg_o<4> | 2 | disp_seg_o<5> | 1 | disp_seg_o<6> | 0

IOSTD | LVCMOS18
BTN0 | LVCMOS18
LD0_CPLD | LVCMOS18
LD10_CPLD | LVCMOS18
LD11_CPLD | LVCMOS18
LD1_CPLD | LVCMOS18
LD2_CPLD | LVCMOS18
LD3_CPLD | LVCMOS18
LD8_CPLD | LVCMOS18
LD9_CPLD | LVCMOS18
clk_i | LVCMOS18
disp_dig_o<0> | LVCMOS18
disp_dig_o<1> | LVCMOS18
disp_dig_o<2> | LVCMOS18
disp_dig_o<3> | LVCMOS18
disp_seg_o<0> | LVCMOS18
disp_seg_o<1> | LVCMOS18
disp_seg_o<2> | LVCMOS18
disp_seg_o<3> | LVCMOS18
disp_seg_o<4> | LVCMOS18
disp_seg_o<5> | LVCMOS18
disp_seg_o<6> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | N_PZ_114 | NULL | 1 | clock_enable/s_cnt<5> | NULL | 2 | clock_enable/s_cnt<13> | NULL | 3 | clock_enable/s_cnt<9> | NULL | 5 | clock_enable/s_cnt<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 6 | clock_enable/s_cnt<14> | NULL | 7 | clock_enable/s_cnt<3> | NULL | 8 | clock_enable/s_cnt<10> | NULL | 9 | clock_enable/s_cnt<12> | NULL | 10 | N_PZ_134 | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 11 | clock_enable/s_cnt<6> | NULL | 12 | clock_enable/s_cnt<0> | NULL | 14 | clock_enable/s_cnt<1> | NULL | 15 | clock_enable/s_cnt<7> | NULL | 16 | clock_enable/s_cnt<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 18 | N_PZ_120 | NULL | 20 | BTN0 | 143 | 21 | clock_enable/s_cnt<15> | NULL | 22 | clock_enable/s_cnt<4> | NULL | 26 | clock_enable/s_cnt<8> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 205 | 187 | 198 | 196 | -1 | 207 | 194 | 206 | 197 | 199 | 201 | 190 | 192 | -1 | 191 | 188 | 184 | -1 | 189 | -1 | 2 | 193 | 186 | -1 | -1 | -1 | 185 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | N_PZ_114 | NULL | 2 | clock_enable/s_cnt<13> | NULL | 3 | bity<1> | NULL | 4 | bity<0> | NULL | 5 | bity<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 6 | clock_enable/s_cnt<14> | NULL | 7 | clock_enable/s_cnt<3> | NULL | 8 | clock_enable/s_cnt<10> | NULL | 9 | bity<3> | NULL | 10 | N_PZ_134 | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 11 | clock_enable/s_cnt<6> | NULL | 12 | clock_enable/s_cnt<0> | NULL | 14 | clock_enable/s_cnt<12> | NULL | 15 | clock_enable/s_cnt<7> | NULL | 16 | clock_enable/s_cnt<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 17 | clock_enable/s_cnt<9> | NULL | 20 | s_e | NULL | 21 | clock_enable/s_cnt<2> | NULL | 23 | BTN0 | 143 | 26 | clock_enable/s_cnt<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 28 | clock_enable/s_cnt<15> | NULL | 38 | clock_enable/s_cnt<8> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 205 | -1 | 198 | 209 | 208 | 210 | 194 | 206 | 197 | 215 | 201 | 190 | 192 | -1 | 199 | 188 | 184 | 196 | -1 | -1 | 195 | 207 | -1 | 2 | -1 | -1 | 191 | -1 | 193 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 185 | -1


GLOBAL_FCLK | clk_i | 1 | 1
