Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 23 18:15:48 2021
| Host         : Familia-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TOP_00_timing_summary_routed.rpt -pb TOP_00_timing_summary_routed.pb -rpx TOP_00_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_00
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.932        0.000                      0                  308        0.151        0.000                      0                  308        3.750        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.932        0.000                      0                  308        0.151        0.000                      0                  308        3.750        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/FZ_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.966ns (23.924%)  route 3.072ns (76.076%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.713     5.316    CONTROL_UNIT/CLK_i_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     5.735 r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[7]/Q
                         net (fo=17, routed)          1.205     6.940    CONTROL_UNIT/out[5]
    SLICE_X5Y71          LUT4 (Prop_lut4_I1_O)        0.299     7.239 r  CONTROL_UNIT/RAM_reg_0_15_2_2_i_2/O
                         net (fo=2, routed)           0.889     8.128    CONTROL_UNIT/RAM_reg_0_15_2_2_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.124     8.252 f  CONTROL_UNIT/RAM_reg_0_15_2_2_i_1/O
                         net (fo=4, routed)           0.978     9.230    CONTROL_UNIT/ALU_OUT[2]
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.124     9.354 r  CONTROL_UNIT/FZ_i_1/O
                         net (fo=1, routed)           0.000     9.354    DIDACOMP/FZ_reg_0
    SLICE_X0Y70          FDCE                                         r  DIDACOMP/FZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.594    15.017    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  DIDACOMP/FZ_reg/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.029    15.285    DIDACOMP/FZ_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/DATA_BUS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.995ns (24.896%)  route 3.002ns (75.104%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.713     5.316    CONTROL_UNIT/CLK_i_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/Q
                         net (fo=14, routed)          0.860     6.694    CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg_n_0_[10]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.818 r  CONTROL_UNIT/RAM_reg_0_15_0_0_i_2/O
                         net (fo=10, routed)          0.539     7.357    CONTROL_UNIT/CW[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.124     7.481 r  CONTROL_UNIT/RAM_reg_0_15_0_0_i_3/O
                         net (fo=5, routed)           1.141     8.622    DIDACOMP/RAM_reg_0_15_3_3/A0
    SLICE_X2Y70          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     8.727 r  DIDACOMP/RAM_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.461     9.188    CONTROL_UNIT/p_1_out[2]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     9.312 r  CONTROL_UNIT/DATA_BUS[3]_i_1/O
                         net (fo=1, routed)           0.000     9.312    DIDACOMP/D[2]
    SLICE_X4Y70          FDRE                                         r  DIDACOMP/DATA_BUS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.592    15.015    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  DIDACOMP/DATA_BUS_reg[3]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)        0.031    15.269    DIDACOMP/DATA_BUS_reg[3]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 CW_6/COUNTER_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW_6/COUNTER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.151ns (28.710%)  route 2.858ns (71.290%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.721     5.324    CW_6/CLK_i_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  CW_6/COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  CW_6/COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.666     6.467    CW_6/COUNTER_reg_n_0_[6]
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.301     6.768 r  CW_6/FSM_sequential_State[1]_i_6__1/O
                         net (fo=1, routed)           0.563     7.331    CW_6/FSM_sequential_State[1]_i_6__1_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  CW_6/FSM_sequential_State[1]_i_4__1/O
                         net (fo=1, routed)           0.574     8.029    CW_6/FSM_sequential_State[1]_i_4__1_n_0
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.153 f  CW_6/FSM_sequential_State[1]_i_2__1/O
                         net (fo=27, routed)          1.056     9.209    CW_6/FSM_sequential_State[1]_i_2__1_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     9.333 r  CW_6/COUNTER[20]_i_1/O
                         net (fo=1, routed)           0.000     9.333    CW_6/COUNTER__0[20]
    SLICE_X0Y64          FDCE                                         r  CW_6/COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.600    15.023    CW_6/CLK_i_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  CW_6/COUNTER_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.031    15.293    CW_6/COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 CW_6/COUNTER_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW_6/COUNTER_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.181ns (29.240%)  route 2.858ns (70.760%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.721     5.324    CW_6/CLK_i_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  CW_6/COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  CW_6/COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.666     6.467    CW_6/COUNTER_reg_n_0_[6]
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.301     6.768 r  CW_6/FSM_sequential_State[1]_i_6__1/O
                         net (fo=1, routed)           0.563     7.331    CW_6/FSM_sequential_State[1]_i_6__1_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.455 r  CW_6/FSM_sequential_State[1]_i_4__1/O
                         net (fo=1, routed)           0.574     8.029    CW_6/FSM_sequential_State[1]_i_4__1_n_0
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.153 f  CW_6/FSM_sequential_State[1]_i_2__1/O
                         net (fo=27, routed)          1.056     9.209    CW_6/FSM_sequential_State[1]_i_2__1_n_0
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.154     9.363 r  CW_6/COUNTER[24]_i_2/O
                         net (fo=1, routed)           0.000     9.363    CW_6/COUNTER__0[24]
    SLICE_X0Y64          FDCE                                         r  CW_6/COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.600    15.023    CW_6/CLK_i_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  CW_6/COUNTER_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.075    15.337    CW_6/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/DATA_BUS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.014ns (25.391%)  route 2.979ns (74.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.713     5.316    CONTROL_UNIT/CLK_i_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/Q
                         net (fo=14, routed)          0.860     6.694    CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg_n_0_[10]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.818 r  CONTROL_UNIT/RAM_reg_0_15_0_0_i_2/O
                         net (fo=10, routed)          0.539     7.357    CONTROL_UNIT/CW[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.124     7.481 r  CONTROL_UNIT/RAM_reg_0_15_0_0_i_3/O
                         net (fo=5, routed)           1.141     8.622    DIDACOMP/RAM_reg_0_15_0_0/A0
    SLICE_X2Y70          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     8.746 r  DIDACOMP/RAM_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.439     9.185    DIDACOMP/p_1_out[0]
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  DIDACOMP/DATA_BUS[0]_i_1/O
                         net (fo=1, routed)           0.000     9.309    DIDACOMP/DATA_BUS[0]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  DIDACOMP/DATA_BUS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.594    15.017    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  DIDACOMP/DATA_BUS_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y70          FDRE (Setup_fdre_C_D)        0.031    15.287    DIDACOMP/DATA_BUS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 DEBOUNCE_0/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_0/COUNTER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 2.103ns (53.525%)  route 1.826ns (46.475%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.717     5.320    DEBOUNCE_0/CLK_i_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDCE (Prop_fdce_C_Q)         0.518     5.838 r  DEBOUNCE_0/COUNTER_reg[0]/Q
                         net (fo=28, routed)          0.865     6.703    DEBOUNCE_0/COUNTER[0]
    SLICE_X7Y62          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  DEBOUNCE_0/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    DEBOUNCE_0/COUNTER0_carry_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  DEBOUNCE_0/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    DEBOUNCE_0/COUNTER0_carry__0_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  DEBOUNCE_0/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    DEBOUNCE_0/COUNTER0_carry__1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  DEBOUNCE_0/COUNTER0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.625    DEBOUNCE_0/COUNTER0_carry__2_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  DEBOUNCE_0/COUNTER0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.739    DEBOUNCE_0/COUNTER0_carry__3_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.961 r  DEBOUNCE_0/COUNTER0_carry__4/O[0]
                         net (fo=1, routed)           0.961     8.922    DEBOUNCE_0/data0[21]
    SLICE_X4Y66          LUT3 (Prop_lut3_I2_O)        0.327     9.249 r  DEBOUNCE_0/COUNTER[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.249    DEBOUNCE_0/COUNTER__0[21]
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.596    15.019    DEBOUNCE_0/CLK_i_IBUF_BUFG
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[21]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)        0.075    15.334    DEBOUNCE_0/COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 DEBOUNCE_0/COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_0/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.966ns (24.813%)  route 2.927ns (75.187%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.716     5.319    DEBOUNCE_0/CLK_i_IBUF_BUFG
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  DEBOUNCE_0/COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.675     6.413    DEBOUNCE_0/COUNTER[21]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.299     6.712 r  DEBOUNCE_0/FSM_sequential_State[1]_i_4/O
                         net (fo=1, routed)           1.078     7.790    DEBOUNCE_0/FSM_sequential_State[1]_i_4_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.914 r  DEBOUNCE_0/FSM_sequential_State[1]_i_2/O
                         net (fo=27, routed)          1.173     9.088    DEBOUNCE_0/FSM_sequential_State[1]_i_2_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     9.212 r  DEBOUNCE_0/COUNTER[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.212    DEBOUNCE_0/COUNTER__0[16]
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.596    15.019    DEBOUNCE_0/CLK_i_IBUF_BUFG
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[16]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)        0.031    15.314    DEBOUNCE_0/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/DATA_BUS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.715ns (18.575%)  route 3.134ns (81.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.713     5.316    CONTROL_UNIT/CLK_i_IBUF_BUFG
    SLICE_X2Y69          FDCE                                         r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.518     5.834 r  CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg[10]/Q
                         net (fo=14, routed)          0.860     6.694    CONTROL_UNIT/FSM_onehot_NEXT_STATE_reg_n_0_[10]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.818 r  CONTROL_UNIT/RAM_reg_0_15_0_0_i_2/O
                         net (fo=10, routed)          0.539     7.357    CONTROL_UNIT/CW[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.124     7.481 r  CONTROL_UNIT/RAM_reg_0_15_0_0_i_3/O
                         net (fo=5, routed)           1.141     8.622    DIDACOMP/RAM_reg_0_15_1_1/A0
    SLICE_X2Y70          RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.175     8.447 r  DIDACOMP/RAM_reg_0_15_1_1/SP/O
                         net (fo=1, routed)           0.593     9.040    CONTROL_UNIT/p_1_out[0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  CONTROL_UNIT/DATA_BUS[1]_i_1/O
                         net (fo=1, routed)           0.000     9.164    DIDACOMP/D[0]
    SLICE_X4Y70          FDRE                                         r  DIDACOMP/DATA_BUS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.592    15.015    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  DIDACOMP/DATA_BUS_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y70          FDRE (Setup_fdre_C_D)        0.029    15.267    DIDACOMP/DATA_BUS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 DEBOUNCE_0/COUNTER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_0/COUNTER_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.994ns (25.350%)  route 2.927ns (74.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.716     5.319    DEBOUNCE_0/CLK_i_IBUF_BUFG
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  DEBOUNCE_0/COUNTER_reg[21]/Q
                         net (fo=2, routed)           0.675     6.413    DEBOUNCE_0/COUNTER[21]
    SLICE_X5Y66          LUT4 (Prop_lut4_I1_O)        0.299     6.712 r  DEBOUNCE_0/FSM_sequential_State[1]_i_4/O
                         net (fo=1, routed)           1.078     7.790    DEBOUNCE_0/FSM_sequential_State[1]_i_4_n_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.914 r  DEBOUNCE_0/FSM_sequential_State[1]_i_2/O
                         net (fo=27, routed)          1.173     9.088    DEBOUNCE_0/FSM_sequential_State[1]_i_2_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.152     9.240 r  DEBOUNCE_0/COUNTER[23]_i_1__0/O
                         net (fo=1, routed)           0.000     9.240    DEBOUNCE_0/COUNTER__0[23]
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.596    15.019    DEBOUNCE_0/CLK_i_IBUF_BUFG
    SLICE_X4Y66          FDCE                                         r  DEBOUNCE_0/COUNTER_reg[23]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)        0.075    15.358    DEBOUNCE_0/COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 CW_6/COUNTER_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW_6/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.952ns (24.749%)  route 2.895ns (75.251%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.720     5.323    CW_6/CLK_i_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  CW_6/COUNTER_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 f  CW_6/COUNTER_reg[19]/Q
                         net (fo=2, routed)           0.879     6.658    CW_6/COUNTER_reg_n_0_[19]
    SLICE_X0Y63          LUT6 (Prop_lut6_I3_O)        0.124     6.782 r  CW_6/FSM_sequential_State[1]_i_6__1/O
                         net (fo=1, routed)           0.563     7.345    CW_6/FSM_sequential_State[1]_i_6__1_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.469 r  CW_6/FSM_sequential_State[1]_i_4__1/O
                         net (fo=1, routed)           0.574     8.042    CW_6/FSM_sequential_State[1]_i_4__1_n_0
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.124     8.166 f  CW_6/FSM_sequential_State[1]_i_2__1/O
                         net (fo=27, routed)          0.879     9.045    CW_6/FSM_sequential_State[1]_i_2__1_n_0
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.124     9.169 r  CW_6/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     9.169    CW_6/COUNTER__0[14]
    SLICE_X0Y63          FDCE                                         r  CW_6/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.600    15.023    CW_6/CLK_i_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  CW_6/COUNTER_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.031    15.293    CW_6/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  6.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CW_4/PUSH_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW_4/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.597     1.516    CW_4/CLK_i_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  CW_4/PUSH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  CW_4/PUSH_reg/Q
                         net (fo=2, routed)           0.098     1.756    CW_4/PUSH
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.045     1.801 r  CW_4/FSM_sequential_State[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.801    CW_4/FSM_sequential_State[1]_i_1__1_n_0
    SLICE_X2Y68          FDCE                                         r  CW_4/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.033    CW_4/CLK_i_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  CW_4/FSM_sequential_State_reg[1]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.120     1.649    CW_4/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CW_4/PUSH_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW_4/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.597     1.516    CW_4/CLK_i_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  CW_4/PUSH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  CW_4/PUSH_reg/Q
                         net (fo=2, routed)           0.102     1.760    CW_4/PUSH
    SLICE_X2Y68          LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  CW_4/FSM_sequential_State[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    CW_4/FSM_sequential_State[0]_i_1__1_n_0
    SLICE_X2Y68          FDCE                                         r  CW_4/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.868     2.033    CW_4/CLK_i_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  CW_4/FSM_sequential_State_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.121     1.650    CW_4/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.570     1.489    my_disp7seg_8on/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X9Y66          FDCE                                         r  my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDCE (Prop_fdce_C_Q)         0.141     1.630 f  my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[6]/Q
                         net (fo=5, routed)           0.121     1.752    my_disp7seg_8on/my_ce_n_hz/COUNTER_reg_n_0_[6]
    SLICE_X8Y66          LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  my_disp7seg_8on/my_ce_n_hz/COUNTER[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    my_disp7seg_8on/my_ce_n_hz/COUNTER[3]
    SLICE_X8Y66          FDCE                                         r  my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.839     2.004    my_disp7seg_8on/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X8Y66          FDCE                                         r  my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[3]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X8Y66          FDCE (Hold_fdce_C_D)         0.120     1.622    my_disp7seg_8on/my_ce_n_hz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DIDACOMP/DATA_ROM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/REG_INST_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  DIDACOMP/DATA_ROM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DIDACOMP/DATA_ROM_reg[0]/Q
                         net (fo=2, routed)           0.121     1.775    DIDACOMP/DATA_ROM[0]
    SLICE_X1Y72          FDCE                                         r  DIDACOMP/REG_INST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.864     2.029    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  DIDACOMP/REG_INST_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.070     1.596    DIDACOMP/REG_INST_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DIDACOMP/DATA_ROM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/REG_INST_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  DIDACOMP/DATA_ROM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DIDACOMP/DATA_ROM_reg[8]/Q
                         net (fo=2, routed)           0.125     1.780    DIDACOMP/DATA_ROM[8]
    SLICE_X1Y69          FDCE                                         r  DIDACOMP/REG_INST_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.867     2.032    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  DIDACOMP/REG_INST_reg[8]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.070     1.599    DIDACOMP/REG_INST_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DIDACOMP/DATA_ROM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/REG_INST_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  DIDACOMP/DATA_ROM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DIDACOMP/DATA_ROM_reg[0]/Q
                         net (fo=2, routed)           0.127     1.781    DIDACOMP/DATA_ROM[0]
    SLICE_X0Y72          FDCE                                         r  DIDACOMP/REG_INST_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.864     2.029    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  DIDACOMP/REG_INST_reg[0]_lopt_replica/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y72          FDCE (Hold_fdce_C_D)         0.070     1.596    DIDACOMP/REG_INST_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.551%)  route 0.145ns (43.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    my_disp7seg_8on/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.145     1.800    my_disp7seg_8on/my_counter_n_bits/CLK_N_Hz_o
    SLICE_X6Y70          LUT4 (Prop_lut4_I2_O)        0.048     1.848 r  my_disp7seg_8on/my_counter_n_bits/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    my_disp7seg_8on/my_counter_n_bits/COUNTER[2]_i_1_n_0
    SLICE_X6Y70          FDCE                                         r  my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.863     2.028    my_disp7seg_8on/my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.131     1.658    my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    my_disp7seg_8on/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.141     1.796    my_disp7seg_8on/my_counter_n_bits/CLK_N_Hz_o
    SLICE_X6Y70          LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  my_disp7seg_8on/my_counter_n_bits/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    my_disp7seg_8on/my_counter_n_bits/COUNTER[0]_i_1_n_0
    SLICE_X6Y70          FDCE                                         r  my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.863     2.028    my_disp7seg_8on/my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[0]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.120     1.647    my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    my_disp7seg_8on/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  my_disp7seg_8on/my_ce_n_hz/CLK_N_Hz_o_reg/Q
                         net (fo=3, routed)           0.145     1.800    my_disp7seg_8on/my_counter_n_bits/CLK_N_Hz_o
    SLICE_X6Y70          LUT3 (Prop_lut3_I1_O)        0.045     1.845 r  my_disp7seg_8on/my_counter_n_bits/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    my_disp7seg_8on/my_counter_n_bits/COUNTER[1]_i_1_n_0
    SLICE_X6Y70          FDCE                                         r  my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.863     2.028    my_disp7seg_8on/my_counter_n_bits/CLK_i_IBUF_BUFG
    SLICE_X6Y70          FDCE                                         r  my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    my_disp7seg_8on/my_counter_n_bits/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DIDACOMP/DATA_ROM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIDACOMP/REG_INST_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.594     1.513    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  DIDACOMP/DATA_ROM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DIDACOMP/DATA_ROM_reg[2]/Q
                         net (fo=1, routed)           0.144     1.798    DIDACOMP/DATA_ROM[2]
    SLICE_X1Y72          FDCE                                         r  DIDACOMP/REG_INST_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.864     2.029    DIDACOMP/CLK_i_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  DIDACOMP/REG_INST_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.066     1.592    DIDACOMP/REG_INST_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y64     CW_4/COUNTER_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y65     CW_4/COUNTER_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y65     CW_4/COUNTER_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y65     CW_4/COUNTER_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y66     CW_4/COUNTER_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67     CW_4/COUNTER_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67     CW_4/COUNTER_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67     CW_4/COUNTER_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y67     CW_4/COUNTER_reg[17]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y60     CW_6/COUNTER_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y60     CW_6/COUNTER_reg[3]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y70     DIDACOMP/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y65     CW_4/COUNTER_reg[10]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y65     CW_4/COUNTER_reg[11]/C



