read_verilog ../top.v
proc
 sat -show-inputs middle
