$comment
	File created using the following command:
		vcd file addsub.msim.vcd -direction
$end
$date
	Fri Nov 20 14:01:03 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module addsub_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 1 " addsub $end
$var reg 4 # B [3:0] $end
$var wire 1 $ C_OUT $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 C_OUT~output_o $end
$var wire 1 1 S[3]~output_o $end
$var wire 1 2 S[2]~output_o $end
$var wire 1 3 S[1]~output_o $end
$var wire 1 4 S[0]~output_o $end
$var wire 1 5 A[3]~input_o $end
$var wire 1 6 addsub~input_o $end
$var wire 1 7 B[3]~input_o $end
$var wire 1 8 A[2]~input_o $end
$var wire 1 9 B[2]~input_o $end
$var wire 1 : A[1]~input_o $end
$var wire 1 ; B[1]~input_o $end
$var wire 1 < A[0]~input_o $end
$var wire 1 = B[0]~input_o $end
$var wire 1 > inst|inst3|inst~combout $end
$var wire 1 ? inst|inst|inst~combout $end
$var wire 1 @ inst|inst|inst12~0_combout $end
$var wire 1 A inst|inst2|inst12~0_combout $end
$var wire 1 B inst|inst3|inst12~0_combout $end
$var wire 1 C inst|inst4|inst12~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
1"
b10 #
0$
1(
1'
1&
1%
x)
0*
1+
x,
1-
1.
1/
00
11
12
13
14
05
16
07
08
09
0:
1;
1<
0=
0>
0?
1@
1A
1B
1C
$end
#1000000
