

================================================================
== Vitis HLS Report for 'run_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Mon Sep 19 17:09:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.695 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 5 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln64"   --->   Operation 8 'read' 'sext_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln64_cast = sext i16 %sext_ln64_read"   --->   Operation 9 'sext' 'sext_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %idx"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 -1, i32 %score"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_69_2.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_eq  i32 %i_1, i32 %sext_ln64_cast"   --->   Operation 16 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%add_ln64 = add i32 %i_1, i32 1" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 17 'add' 'add_ln64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1073, void %VITIS_LOOP_69_2.i.split, void %_Z11find_regioniPf.exit.loopexit.exitStub" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 18 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%score_load = load i32 %score" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 19 'load' 'score_load' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %score_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 20 'fcmp' 'tmp_1' <Predicate = (!icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %add_ln64, i32 %i" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 21 'store' 'store_ln64' <Predicate = (!icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%idx_load_1 = load i32 %idx"   --->   Operation 39 'load' 'idx_load_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.69>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 22 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 23 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln85)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %idx_load, i32 31" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 24 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 25 'bitcast' 'bitcast_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 27 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln85 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 28 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (2.44ns)   --->   "%icmp_ln85_1 = icmp_eq  i23 %trunc_ln85, i23 0" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 29 'icmp' 'icmp_ln85_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln85)   --->   "%or_ln85_1 = or i1 %icmp_ln85_1, i1 %icmp_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 30 'or' 'or_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %score_load, i32 inf" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 31 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln85)   --->   "%and_ln85 = and i1 %or_ln85_1, i1 %tmp_1" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 32 'and' 'and_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln85 = or i1 %tmp_2, i1 %and_ln85" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 33 'or' 'or_ln85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.69ns)   --->   "%score_1 = select i1 %or_ln85, i32 inf, i32 %score_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 34 'select' 'score_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.69ns)   --->   "%idx_1 = select i1 %or_ln85, i32 %i_1, i32 %idx_load" [detector_solid/abs_solid_detector.cpp:85]   --->   Operation 35 'select' 'idx_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %idx_1, i32 %idx" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 36 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln64 = store i32 %score_1, i32 %score" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 37 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_69_2.i" [detector_solid/abs_solid_detector.cpp:64]   --->   Operation 38 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [8]  (1.59 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'load' operation ('score_load', detector_solid/abs_solid_detector.cpp:85) on local variable 'score' [19]  (0 ns)
	'fcmp' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:85) [29]  (5.43 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', detector_solid/abs_solid_detector.cpp:85) [29]  (5.43 ns)
	'and' operation ('and_ln85', detector_solid/abs_solid_detector.cpp:85) [30]  (0 ns)
	'or' operation ('or_ln85', detector_solid/abs_solid_detector.cpp:85) [31]  (0.978 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:85) [33]  (0.698 ns)
	'store' operation ('store_ln64', detector_solid/abs_solid_detector.cpp:64) of variable 'idx', detector_solid/abs_solid_detector.cpp:85 on local variable 'idx' [35]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
