Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1d434f6cbc8446aea8206dc5f5c88d28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_factorial_wrapper_behav xil_defaultlib.tb_factorial_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fact_decoder
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.MUL(WIDTH=32)
Compiling module xil_defaultlib.REG_D
Compiling module xil_defaultlib.CMP_GT
Compiling module xil_defaultlib.CNT_DOWN
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.dreg(DATA_WIDTH=1)
Compiling module xil_defaultlib.dreg_en(DATA_WIDTH=1)
Compiling module xil_defaultlib.dreg_en(DATA_WIDTH=4)
Compiling module xil_defaultlib.dreg_en
Compiling module xil_defaultlib.rsreg
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.factorial_wrapper
Compiling module xil_defaultlib.tb_factorial_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_factorial_wrapper_behav
