OpenROAD 1 v2.0-880-gd1c7001ad
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 437 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/tinyRocket/sram_1024x32.lef
[WARNING ODB-0176] error: undefined layer (OVERLAP) referenced
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/tinyRocket/sram_1024x32.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/tinyRocket/sram_64x32.lef
[WARNING ODB-0176] error: undefined layer (OVERLAP) referenced
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/tinyRocket/sram_64x32.lef
[INFO ODB-0127] Reading DEF file: ./results/sky130hd/tinyRocket/base/2_3_floorplan_tdms.def
[INFO ODB-0128] Design: RocketTile
[INFO ODB-0130]     Created 269 pins.
[INFO ODB-0131]     Created 23686 components and 134479 component-terminals.
[INFO ODB-0133]     Created 25163 nets and 87105 connections.
[INFO ODB-0134] Finished DEF file: ./results/sky130hd/tinyRocket/base/2_3_floorplan_tdms.def
[INFO MPL-0005] Found 2 macros.
[INFO MPL-0009] West pins 55.
[INFO MPL-0009] East pins 52.
[INFO MPL-0009] North pins 78.
[INFO MPL-0009] South pins 84.
[INFO MPL-0069] Initial weighted wire length 2.99178e+06.
Begin one level partition.
[INFO MPL-0076] Partition 2 macros.
[INFO MPL-0077] Using 2 cut lines.
[INFO MPL-0079] Cut line 7031.10.
[INFO MPL-0079] Cut line 7160.36.
End one level partition.
Begin horizontal partition.
Begin east partition.
[INFO MPL-0076] Partition 0 macros.
[INFO MPL-0077] Using 0 cut lines.
End east partition.
Begin west partition.
[INFO MPL-0076] Partition 2 macros.
[INFO MPL-0077] Using 2 cut lines.
[INFO MPL-0079] Cut line 5401.92.
[INFO MPL-0079] Cut line 5728.32.
End west partition.
End horizontal partition.
Begin horizontal partition.
Begin east partition.
[INFO MPL-0076] Partition 1 macros.
[INFO MPL-0077] Using 1 cut lines.
[INFO MPL-0079] Cut line 5401.92.
End east partition.
Begin west partition.
[INFO MPL-0076] Partition 1 macros.
[INFO MPL-0077] Using 1 cut lines.
[INFO MPL-0079] Cut line 5728.32.
End west partition.
End horizontal partition.
[INFO MPL-0070] Using 3 partition sets.
[INFO MPL-0071] Solution 1 weighted wire length 4.66357e+06.
[INFO MPL-0071] Solution 2 weighted wire length 4.66357e+06.
[INFO MPL-0071] Solution 3 weighted wire length 5.64796e+06.
[INFO MPL-0073] Best weighted wire length 5.64796e+06.
Elapsed time: 0:01.73[h:]min:sec. Average CPU: 96%. Peak memory: 171496KB.
