;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @42
	SLT @0, 0
	SLT @0, 0
	SUB -7, <-420
	MOV <130, 69
	JMZ 274, @401
	SLT 64, @2
	SLT 302, 40
	SLT 302, 40
	SUB #20, @92
	CMP @127, 100
	JMZ 130, 69
	SLT #270, <90
	SUB -7, <-420
	ADD 270, 1
	ADD 274, 401
	SLT 64, @2
	SUB -7, <-420
	SLT 302, 40
	SUB @127, 100
	SUB @127, 100
	JMZ 130, 69
	SUB #20, @92
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	JMZ 130, 69
	ADD 270, 1
	SUB @0, @2
	ADD 270, 1
	ADD 2, -1
	ADD 270, 1
	SLT 64, @2
	SLT 64, @2
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	MOV -7, <-20
	CMP -7, <-420
	SPL 0, #2
	SPL 0, #2
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
