<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond10410_fu_62_p2" SOURCE="" VARIABLE="exitcond10410" MODULE="sobel_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_68_p2" SOURCE="" VARIABLE="empty_46" MODULE="sobel_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="mask_fu_97_p2" SOURCE="" VARIABLE="mask" MODULE="sobel_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_fu_784_p2" SOURCE="" VARIABLE="icmp" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp145_not_fu_790_p2" SOURCE="" VARIABLE="cmp145_not" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_fu_804_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124" VARIABLE="or_ln124" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln45_fu_365_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="icmp_ln45" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_371_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="add_ln45" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln46_fu_380_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46" VARIABLE="icmp_ln46" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_fu_386_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="select_ln45" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_1_fu_529_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="select_ln45_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_810_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="add_ln45_2" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp34_fu_830_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="icmp34" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp145_not_mid1_fu_836_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="cmp145_not_mid1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_2_fu_850_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="select_ln45_2" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_869_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="add_ln45_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_2_fu_888_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124" VARIABLE="or_ln124_2" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_3_fu_894_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="select_ln45_3" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln45_4_fu_901_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="select_ln45_4" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln59_fu_407_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59" VARIABLE="icmp_ln59" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_fu_589_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73" VARIABLE="tmp" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="pix_h_sobel_3_fu_611_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79" VARIABLE="pix_h_sobel_3" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="pix_h_sobel_4_fu_621_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79" VARIABLE="pix_h_sobel_4" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="pix_h_sobel_fu_631_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79" VARIABLE="pix_h_sobel" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="pix_h_sobel_2_fu_728_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79" VARIABLE="pix_h_sobel_2" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp16_fu_649_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74" VARIABLE="tmp16" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="pix_v_sobel_4_fu_667_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86" VARIABLE="pix_v_sobel_4" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_677_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86" VARIABLE="add_ln86" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="pix_v_sobel_5_fu_683_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86" VARIABLE="pix_v_sobel_5" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="pix_v_sobel_fu_689_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86" VARIABLE="pix_v_sobel" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_22_4_1_U6" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90" VARIABLE="mul_ln90" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11s_11s_22_4_1_U5" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90" VARIABLE="mul_ln90_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_22s_22_4_1_U6" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90" VARIABLE="add_ln90" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitofp" ID="" IMPL="auto" LATENCY="4" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_5_no_dsp_1_U2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90" VARIABLE="x_assign" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsqrt" ID="" IMPL="fabric" LATENCY="11" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_12_no_dsp_1_U3" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8" VARIABLE="dc" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_951_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" VARIABLE="add_ln346" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_965_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_975_p3" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" VARIABLE="ush" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_991_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_1_fu_997_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1454" VARIABLE="r_V_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_1025_p3" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1513" VARIABLE="val" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_1048_p2" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" VARIABLE="result_V_2" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_1053_p3" SOURCE="/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln93_fu_1069_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:93" VARIABLE="icmp_ln93" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln99_fu_732_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:99" VARIABLE="icmp_ln99" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sdiv" ID="" IMPL="auto" LATENCY="23" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_20s_11s_20_24_1_U4" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100" VARIABLE="t_int" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln107_fu_1075_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107" VARIABLE="icmp_ln107" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln107_1_fu_1081_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107" VARIABLE="icmp_ln107_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln107_fu_1087_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107" VARIABLE="and_ln107" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln111_fu_1093_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="icmp_ln111" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln111_1_fu_1099_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="icmp_ln111_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln115_fu_1105_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:115" VARIABLE="icmp_ln115" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln115_1_fu_1111_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:115" VARIABLE="icmp_ln115_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_fu_1117_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:115" VARIABLE="and_ln115" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_1123_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107" VARIABLE="select_ln107" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln107_1_fu_1131_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107" VARIABLE="and_ln107_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln107_fu_1137_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107" VARIABLE="xor_ln107" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_fu_1143_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="and_ln111" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln111_1_fu_1149_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="and_ln111_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_fu_1155_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="select_ln111" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln111_fu_1163_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="or_ln111" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="grad_sobel_fu_1169_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111" VARIABLE="grad_sobel" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_417_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124" VARIABLE="add_ln124" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln124_fu_423_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124" VARIABLE="icmp_ln124" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_1_fu_1177_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124" VARIABLE="or_ln124_1" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln126_fu_1193_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:126" VARIABLE="select_ln126" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln124_fu_1209_p3" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124" VARIABLE="select_ln124" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_39_fu_441_p2" SOURCE="" VARIABLE="empty_39" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_447_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46" VARIABLE="add_ln46" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_41_fu_465_p2" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45" VARIABLE="empty_41" MODULE="sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2" LOOP="VITIS_LOOP_45_1_VITIS_LOOP_46_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:26" VARIABLE="line_buf" MODULE="sobel" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="sobel" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="sobel" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="sobel" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
