INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/8-7-16 V5/Build1/Build1.sim/sim_1/impl/func/TopModule_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUModule
INFO: [VRFC 10-311] analyzing module ALUbasic
INFO: [VRFC 10-311] analyzing module AddressSelector1
INFO: [VRFC 10-311] analyzing module AddressSelector2
INFO: [VRFC 10-311] analyzing module Bubble
INFO: [VRFC 10-311] analyzing module Buffer1
INFO: [VRFC 10-311] analyzing module Buffer2
INFO: [VRFC 10-311] analyzing module Buffer3
INFO: [VRFC 10-311] analyzing module ConditionalBranch
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator1Async
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator2
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator3
INFO: [VRFC 10-311] analyzing module ControlCodeGenerator4
INFO: [VRFC 10-311] analyzing module FlagRegister
INFO: [VRFC 10-311] analyzing module MultiPortMem
INFO: [VRFC 10-311] analyzing module OperandDecode1
INFO: [VRFC 10-311] analyzing module OperandDecode2
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterArray
INFO: [VRFC 10-311] analyzing module RegisterFlags
INFO: [VRFC 10-311] analyzing module StackPointer
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-311] analyzing module WBModule
INFO: [VRFC 10-311] analyzing module glbl
