{
    "name": "Polaris 3G",
    "target": "polaris_3g",
    "cc": "armgcc",
    "classes": [
        "polaris_3g.Polaris3G",
        "polaris_3g_dfu.Polaris3GDFU"
    ],
    "ram": 160,
    "flash": 512,
    "family_type": "armcmx",
    "family_name": "stm32l4",
    "chip_model": "stm32l452",
    "manual_reset": 0,
    "preferred_baud": 115200,
    "board_producer": "Fortebit",
    "chip_manifacturer": "STM",
    "architecture": "cortex-m4",
    "gccopts": {
        "arch": [
            "-mcpu=cortex-m4",
            "-mthumb"
        ],
        "cflags": [
            "-mcpu=cortex-m4",
            "-mthumb",
            "-O2",
            "-fomit-frame-pointer",
            "-falign-functions=16",
            "-ffunction-sections",
            "-fdata-sections",
            "-fno-common",
            "-Wall",
            "-Wextra",
            "-Wstrict-prototypes",
            "-nostdlib",
            "-std=c99"
        ],
        "defs": [
            "VM_DEFAULT_THREAD_SIZE=4096"
        ]
    },
    "relocator": "cortex-m",
    "vm_chunk": 256,
    "type": "board",
    "custom_actions": [
        ["put_dfu", "DFU mode"]
    ],
    "virtualizable": "Polaris3GDFU",
    "has_alter_ego": "Polaris3G",
    "uplink_reset": "reset",
    "reset_time": 2000,
    "jtag_target": "stm32l4x.cfg",
    "jtag_capable": 2,
    "jtag_class": "Polaris3G",
    "jtag_chipid_command": "reset halt; mdw 0x1fff7590; mdw 0x1fff7594; mdw 0x1fff7598",
    "jtag_chipid_len": 3,
    "jtag_chipid_prefix": "0x1fff7",
    "bytecode_offset": "0x8020000",
    "vmstore_offset": "0x801FC00",
    "connection": {
        "baudrate": 115200,
        "parity": "n",
        "bytesize": 8,
        "stopbits": 1,
        "dsrdtr": false,
        "rtscts": false
    }
}
