//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg
<Physical Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst
<Timing Constraints File>: D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc
<Version>: V1.9.8.11 Education
<Part Number>: GW2AR-LV18QN88C8/I7
<Device>: GW2AR-18
<Device Version>: C
<Created Time>: Sat Jul 15 16:36:54 2023


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 0.95V 85C C8/I7
<Hold Delay Model>:Fast 1.05V 0C C8/I7
<Numbers of Paths Analyzed>:13788
<Numbers of Endpoints Analyzed>:6894
<Numbers of Falling Endpoints>:3
<Numbers of Setup Violated Endpoints>:197
<Numbers of Hold Violated Endpoints>:23

2.2 Clock Summary
                      Clock Name                         Type       Period     Frequency    Rise      Fall        Source     Master                 Objects                
 ==================================================== =========== =========== ============ ======= =========== ============ ======== ===================================== 
  clk                                                  Base        37.037      27.000MHz    0.000   18.518                            clk                                  
  clk_50                                               Base        20.000      50.000MHz    0.000   10.000                            clk_50                               
  clk_135                                              Generated   7.407       135.000MHz   0.000   3.704       clk          clk      clk_135                              
  clk_audio                                            Generated   22666.643   0.044MHz     0.000   11333.321   clk          clk      clk_audio                            
  clk_sck                                              Generated   1111.110    0.900MHz     0.000   555.555     clk          clk      clk_sck                              
  clk_sdramp                                           Generated   9.259       108.000MHz   4.630   0.000       clk          clk      clk_sdramp                           
  clk_sdram                                            Generated   9.259       108.000MHz   0.000   4.630       clk          clk      clk_sdram                            
  clk_cpu                                              Generated   280.000     3.571MHz     0.000   140.000     clk_50       clk_50   clk_cpu                              
  clk_grom                                             Generated   2240.000    0.446MHz     0.000   1120.000    clk_50       clk_50   clk_grom                             
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       Generated   7.407       135.000MHz   0.000   3.704       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTP       
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       Generated   14.815      67.500MHz    0.000   7.407       clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD       
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      Generated   22.222      45.000MHz    0.000   11.111      clk_ibuf/I   clk      clk_135_inst/rpll_inst/CLKOUTD3      
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    Generated   18.518      54.000MHz    0.000   9.259       clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   Generated   27.778      36.000MHz    0.000   13.889      clk_ibuf/I   clk      clk_sdramp_inst/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.   Clock Name    Constraint    Actual Fmax    Level   Entity  
 ===== ============ ============== ============== ======= ======== 
  1     clk          27.000(MHz)    72.918(MHz)    11      TOP     
  2     clk_50       50.000(MHz)    319.095(MHz)   4       TOP     
  3     clk_135      135.000(MHz)   185.220(MHz)   8       TOP     
  4     clk_audio    0.044(MHz)     438.732(MHz)   3       TOP     
  5     clk_sdramp   108.000(MHz)   151.118(MHz)   6       TOP     
  6     clk_sdram    108.000(MHz)   353.159(MHz)   2       TOP     
No timing paths to get frequency of clk_sck!
No timing paths to get frequency of clk_cpu!
No timing paths to get frequency of clk_grom!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!
No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                      Clock Name                       Analysis Type   EndPoints TNS   Number of EndPoints  
 ==================================================== =============== =============== ===================== 
  clk                                                  setup           0.000           0                    
  clk                                                  hold            0.000           0                    
  clk_50                                               setup           0.000           0                    
  clk_50                                               hold            0.000           0                    
  clk_135                                              setup           0.000           0                    
  clk_135                                              hold            0.000           0                    
  clk_audio                                            setup           0.000           0                    
  clk_audio                                            hold            0.000           0                    
  clk_sck                                              setup           0.000           0                    
  clk_sck                                              hold            0.000           0                    
  clk_sdramp                                           setup           0.000           0                    
  clk_sdramp                                           hold            0.000           0                    
  clk_sdram                                            setup           0.000           0                    
  clk_sdram                                            hold            0.000           0                    
  clk_cpu                                              setup           0.000           0                    
  clk_cpu                                              hold            0.000           0                    
  clk_grom                                             setup           0.000           0                    
  clk_grom                                             hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk       hold            0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      setup           0.000           0                    
  clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk      hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack         From Node                          To Node                       From Clock     To Clock   Relation   Clock Skew   Data Delay  
 ============= ============ ======================= ============================================ ================ ========== ========== ============ ============ 
  1             -5.476       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_Y_TEST_EN_s0/CE          clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.689      
  2             -5.409       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.621      
  3             -5.298       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.511      
  4             -5.295       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.507      
  5             -5.238       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.451      
  6             -5.238       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.451      
  7             -5.235       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.447      
  8             -5.235       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.447      
  9             -5.153       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.365      
  10            -5.153       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.365      
  11            -5.144       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.356      
  12            -5.143       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.355      
  13            -5.143       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.355      
  14            -5.114       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.326      
  15            -5.114       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.326      
  16            -5.114       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.326      
  17            -5.111       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.323      
  18            -5.104       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.316      
  19            -5.104       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.316      
  20            -5.104       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.316      
  21            -5.104       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.316      
  22            -5.101       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.313      
  23            -4.930       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.142      
  24            -4.930       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.142      
  25            -4.871       vram/u_sdram/off_s0/Q   u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE   clk_sdramp:[R]   clk:[R]    4.630      -1.652       11.083      

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                 From Node                                           To Node                              From Clock      To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ======================================= ============================================================= =============== ============= ========== ============ ============ 
  1             -0.843       csrn_sdram_r_s0/Q                       CpuReq_s0/D                                                   clk_sdram:[R]   clk:[R]       0.000      -1.355       0.558       
  2             -0.841       LPF/FF_OUT_22_s0/Q                      audio_sample_word0[1]_6_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.560       
  3             -0.841       LPF/FF_OUT_28_s0/Q                      audio_sample_word0[1]_12_s0/D                                 clk_135:[R]     clk:[R]       0.000      -1.355       0.560       
  4             -0.719       LPF/FF_OUT_18_s0/Q                      audio_sample_word0[1]_2_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.682       
  5             -0.715       LPF/FF_OUT_16_s0/Q                      audio_sample_word0[1]_0_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.686       
  6             -0.715       LPF/FF_OUT_25_s0/Q                      audio_sample_word0[1]_9_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.686       
  7             -0.704       LPF/FF_OUT_23_s0/Q                      audio_sample_word0[1]_7_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.697       
  8             -0.704       LPF/FF_OUT_24_s0/Q                      audio_sample_word0[1]_8_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.697       
  9             -0.704       LPF/FF_OUT_27_s0/Q                      audio_sample_word0[1]_11_s0/D                                 clk_135:[R]     clk:[R]       0.000      -1.355       0.697       
  10            -0.704       LPF/FF_OUT_30_s0/Q                      audio_sample_word0[1]_14_s0/D                                 clk_135:[R]     clk:[R]       0.000      -1.355       0.697       
  11            -0.704       LPF/FF_OUT_31_s0/Q                      audio_sample_word0[1]_15_s0/D                                 clk_135:[R]     clk:[R]       0.000      -1.355       0.697       
  12            -0.700       cswn_sdram_r_s0/Q                       CpuWrt_s0/D                                                   clk_sdram:[R]   clk:[R]       0.000      -1.355       0.701       
  13            -0.671       n384_s0/I0                              clk_grom_s0/D                                                 clk_grom:[R]    clk_50:[R]    0.000      -0.860       0.234       
  14            -0.671       n357_s1/I0                              clk_cpu_s0/D                                                  clk_cpu:[R]     clk_50:[R]    0.000      -0.860       0.234       
  15            -0.593       LPF/FF_OUT_19_s0/Q                      audio_sample_word0[1]_3_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.808       
  16            -0.593       LPF/FF_OUT_20_s0/Q                      audio_sample_word0[1]_4_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.808       
  17            -0.593       LPF/FF_OUT_21_s0/Q                      audio_sample_word0[1]_5_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.808       
  18            -0.593       LPF/FF_OUT_29_s0/Q                      audio_sample_word0[1]_13_s0/D                                 clk_135:[R]     clk:[R]       0.000      -1.355       0.808       
  19            -0.582       LPF/FF_OUT_17_s0/Q                      audio_sample_word0[1]_1_s0/D                                  clk_135:[R]     clk:[R]       0.000      -1.355       0.819       
  20            -0.429       LPF/FF_OUT_26_s0/Q                      audio_sample_word0[1]_10_s0/D                                 clk_135:[R]     clk:[R]       0.000      -1.355       0.973       
  21            -0.404       cswn_sdram_r_s0/Q                       cs_latch_0_s0/D                                               clk_sdram:[R]   clk:[R]       0.000      -1.355       0.997       
  22            -0.402       csrn_sdram_r_s0/Q                       cs_latch_1_s0/D                                               clk_sdram:[R]   clk:[R]       0.000      -1.355       0.999       
  23            -0.278       cswn_sdram_r_s0/Q                       io_state_r_s5/D                                               clk_sdram:[R]   clk:[R]       0.000      -1.355       1.124       
  24            0.004        n728_s0/I0                              clk_sck_s0/D                                                  clk_sck:[R]     clk_135:[R]   0.000      -0.184       0.234       
  25            0.060        u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE   clk:[R]         clk:[R]       0.000      0.000        0.201       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node                  To Node                  From Clock      To Clock      Relation   Clock Skew   Data Delay  
 ============= ============ ============ ====================================== ============ ================ ========== ============ ============ 
  1             -0.271       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[F]      3.704      1.775        2.013       
  2             -0.271       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[F]      3.704      1.775        2.013       
  3             -0.271       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[F]      3.704      1.775        2.013       
  4             0.894        rst_n_s0/Q   vram/u_sdram/rst_cnt_0_s1/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  5             0.894        rst_n_s0/Q   vram/u_sdram/ff_busy_s2/PRESET         clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  6             0.894        rst_n_s0/Q   vram/u_sdram/state_0_s1/CLEAR          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  7             0.894        rst_n_s0/Q   vram/u_sdram/state_1_s1/CLEAR          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  8             0.894        rst_n_s0/Q   vram/u_sdram/state_2_s1/CLEAR          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  9             0.894        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_0_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  10            0.894        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  11            0.894        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_2_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  12            0.894        rst_n_s0/Q   vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR   clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  13            0.894        rst_n_s0/Q   vram/u_sdram/dq_oen_s1/PRESET          clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  14            0.894        rst_n_s0/Q   vram/u_sdram/rst_done_s0/CLEAR         clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  15            0.894        rst_n_s0/Q   vram/u_sdram/rst_cnt_1_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  16            0.894        rst_n_s0/Q   vram/u_sdram/rst_cnt_2_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  17            0.894        rst_n_s0/Q   vram/u_sdram/rst_cnt_3_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  18            0.894        rst_n_s0/Q   vram/u_sdram/rst_cnt_4_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  19            0.894        rst_n_s0/Q   vram/u_sdram/rst_cnt_5_s0/CLEAR        clk:[R]      clk_sdramp:[R]   4.630      1.652        2.013       
  20            3.425        rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk_135:[R]      7.407      1.781        2.013       
  21            3.425        rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk_135:[R]      7.407      1.781        2.013       
  22            3.425        rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk_135:[R]      7.407      1.781        2.013       
  23            34.871       rst_n_s0/Q   serializer/gwSer2/RESET                clk:[R]      clk:[R]          37.037     0.000        2.013       
  24            34.871       rst_n_s0/Q   serializer/gwSer1/RESET                clk:[R]      clk:[R]          37.037     0.000        2.013       
  25            34.871       rst_n_s0/Q   serializer/gwSer0/RESET                clk:[R]      clk:[R]          37.037     0.000        2.013       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack   From Node            To Node           From Clock    To Clock     Relation   Clock Skew   Data Delay  
 ============= ============ ============ ========================= ============ ============= ========== ============ ============ 
  1             1.282        rst_n_s0/Q   serializer/gwSer2/RESET   clk:[R]      clk:[R]       0.000      0.000        1.435       
  2             1.282        rst_n_s0/Q   serializer/gwSer1/RESET   clk:[R]      clk:[R]       0.000      0.000        1.435       
  3             1.282        rst_n_s0/Q   serializer/gwSer0/RESET   clk:[R]      clk:[R]       0.000      0.000        1.435       
  4             1.424        rst_n_s0/Q   io_state_r_s5/CLEAR       clk:[R]      clk:[R]       0.000      0.000        1.435       
  5             1.424        rst_n_s0/Q   ff_pal_mode_s0/CLEAR      clk:[R]      clk:[R]       0.000      0.000        1.435       
  6             1.424        rst_n_s0/Q   CpuReq_s0/CLEAR           clk:[R]      clk:[R]       0.000      0.000        1.435       
  7             1.424        rst_n_s0/Q   CpuWrt_s0/CLEAR           clk:[R]      clk:[R]       0.000      0.000        1.435       
  8             1.424        rst_n_s0/Q   CpuAdr_0_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  9             1.424        rst_n_s0/Q   CpuAdr_1_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  10            1.424        rst_n_s0/Q   CpuDbo_0_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  11            1.424        rst_n_s0/Q   CpuDbo_1_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  12            1.424        rst_n_s0/Q   CpuDbo_2_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  13            1.424        rst_n_s0/Q   CpuDbo_3_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  14            1.424        rst_n_s0/Q   CpuDbo_4_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  15            1.424        rst_n_s0/Q   CpuDbo_5_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  16            1.424        rst_n_s0/Q   CpuDbo_6_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  17            1.424        rst_n_s0/Q   CpuDbo_7_s0/CLEAR         clk:[R]      clk:[R]       0.000      0.000        1.435       
  18            2.702        rst_n_s0/Q   serializer/gwSer2/RESET   clk:[R]      clk_135:[R]   0.000      1.455        1.435       
  19            2.702        rst_n_s0/Q   serializer/gwSer1/RESET   clk:[R]      clk_135:[R]   0.000      1.455        1.435       
  20            2.702        rst_n_s0/Q   serializer/gwSer0/RESET   clk:[R]      clk_135:[R]   0.000      1.455        1.435       
  21            2.744        rst_n_s0/Q   LPF/FF_OUT_16_s0/CLEAR    clk:[R]      clk_135:[R]   0.000      1.355        1.435       
  22            2.744        rst_n_s0/Q   LPF/FF_OUT_17_s0/CLEAR    clk:[R]      clk_135:[R]   0.000      1.355        1.435       
  23            6.402        rst_n_s0/Q   serializer/gwSer2/RESET   clk:[R]      clk_135:[F]   -3.704     1.450        1.435       
  24            6.402        rst_n_s0/Q   serializer/gwSer1/RESET   clk:[R]      clk_135:[F]   -3.704     1.450        1.435       
  25            6.402        rst_n_s0/Q   serializer/gwSer0/RESET   clk:[R]      clk_135:[F]   -3.704     1.450        1.435       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type          Clock          Objects        
 ======== ======= ============== ================ ================= ========= ===================== 
  1        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_6_s0  
  2        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_5_s0  
  3        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_1_s0  
  4        2.627   3.627          1.000            Low Pulse Width   clk_135   sckclk_divider_0_s0  
  5        2.627   3.627          1.000            Low Pulse Width   clk_135   clk_sck_s0           
  6        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_D2_24_s0      
  7        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_D5_28_s0      
  8        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_OUT_24_s0     
  9        2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_OUT_16_s0     
  10       2.627   3.627          1.000            Low Pulse Width   clk_135   LPF/FF_OUT_23_s0     

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -5.476
Data Arrival Time : 44.339
Data Required Time: 38.863
From              : off_s0
To                : FF_Y_TEST_EN_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3            
  42.265   0.549    tINS   FR   2        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F             
  42.440   0.176    tNET   RR   1        R32C26[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I2             
  43.010   0.570    tINS   RR   1        R32C26[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F              
  43.183   0.172    tNET   RR   1        R32C25[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s4/I2             
  43.732   0.549    tINS   RR   1        R32C25[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s4/F              
  43.733   0.001    tNET   RR   1        R32C25[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s3/I0             
  44.195   0.462    tINS   RR   1        R32C25[3][B]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s3/F              
  44.339   0.144    tNET   RR   1        R32C25[1][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s0/CE             

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                  
 ======== ======== ====== ==== ======== ============== ====================================== 
  37.037   37.037                                       active clock edge time                
  37.037   0.000                                        clk                                   
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                            
  38.933   1.213    tNET   RR   1        R32C25[1][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_Y_TEST_EN_s0      
  38.863   -0.035   tSu         1        R32C25[1][A]   u_v9958/U_SPRITE/FF_Y_TEST_EN_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 12
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 5.276 45.138%, 
                    route: 6.181 52.877%, 
                    tC2Q: 0.232 1.985%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path2						
Path Summary:
Slack             : -5.409
Data Arrival Time : 44.272
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_2_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3            
  42.233   0.517    tINS   FF   2        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F             
  42.655   0.422    tNET   FF   1        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/I2            
  43.026   0.371    tINS   FF   2        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/F             
  43.035   0.009    tNET   FF   1        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/I2      
  43.584   0.549    tINS   FR   5        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/F       
  44.272   0.689    tNET   RR   1        R31C23[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C23[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1      
  38.863   -0.035   tSu         1        R31C23[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.583 39.436%, 
                    route: 6.806 58.568%, 
                    tC2Q: 0.232 1.996%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path3						
Path Summary:
Slack             : -5.298
Data Arrival Time : 44.161
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_3_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3            
  42.233   0.517    tINS   FF   2        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F             
  42.655   0.422    tNET   FF   1        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/I2            
  43.026   0.371    tINS   FF   2        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/F             
  43.035   0.009    tNET   FF   1        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/I2      
  43.584   0.549    tINS   FR   5        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/F       
  44.161   0.578    tNET   RR   1        R31C21[0][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C21[0][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1      
  38.863   -0.035   tSu         1        R31C21[0][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.583 39.816%, 
                    route: 6.696 58.169%, 
                    tC2Q: 0.232 2.016%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path4						
Path Summary:
Slack             : -5.295
Data Arrival Time : 44.158
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_4_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3            
  42.233   0.517    tINS   FF   2        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F             
  42.655   0.422    tNET   FF   1        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/I2            
  43.026   0.371    tINS   FF   2        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/F             
  43.035   0.009    tNET   FF   1        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/I2      
  43.584   0.549    tINS   FR   5        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/F       
  44.158   0.575    tNET   RR   1        R32C21[0][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C21[0][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1      
  38.863   -0.035   tSu         1        R32C21[0][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.583 39.827%, 
                    route: 6.692 58.157%, 
                    tC2Q: 0.232 2.016%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path5						
Path Summary:
Slack             : -5.238
Data Arrival Time : 44.101
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[5]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[1][B]   u_v9958/U_SPRITE/n2562_s0/I3                    
  43.376   0.462    tINS   FR   5        R32C26[1][B]   u_v9958/U_SPRITE/n2562_s0/F                     
  44.101   0.725    tNET   RR   1        R33C24[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R33C24[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0      
  38.863   -0.035   tSu         1        R33C24[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.610 40.260%, 
                    route: 6.609 57.714%, 
                    tC2Q: 0.232 2.026%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path6						
Path Summary:
Slack             : -5.238
Data Arrival Time : 44.101
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[5]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[1][B]   u_v9958/U_SPRITE/n2562_s0/I3                    
  43.376   0.462    tINS   FR   5        R32C26[1][B]   u_v9958/U_SPRITE/n2562_s0/F                     
  44.101   0.725    tNET   RR   1        R33C24[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R33C24[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0      
  38.863   -0.035   tSu         1        R33C24[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.610 40.260%, 
                    route: 6.609 57.714%, 
                    tC2Q: 0.232 2.026%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path7						
Path Summary:
Slack             : -5.235
Data Arrival Time : 44.098
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_0_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3            
  42.233   0.517    tINS   FF   2        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F             
  42.655   0.422    tNET   FF   1        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/I2            
  43.026   0.371    tINS   FF   2        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/F             
  43.035   0.009    tNET   FF   1        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/I2      
  43.584   0.549    tINS   FR   5        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/F       
  44.098   0.514    tNET   RR   1        R32C23[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C23[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1      
  38.863   -0.035   tSu         1        R32C23[2][A]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.583 40.037%, 
                    route: 6.632 57.937%, 
                    tC2Q: 0.232 2.027%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path8						
Path Summary:
Slack             : -5.235
Data Arrival Time : 44.098
Data Required Time: 38.863
From              : off_s0
To                : FF_SP_OVERMAP_NUM_1_s1
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3            
  42.233   0.517    tINS   FF   2        R33C26[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F             
  42.655   0.422    tNET   FF   1        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/I2            
  43.026   0.371    tINS   FF   2        R32C27[3][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_s4/F             
  43.035   0.009    tNET   FF   1        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/I2      
  43.584   0.549    tINS   FR   5        R32C27[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s3/F       
  44.098   0.514    tNET   RR   1        R32C23[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C23[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1      
  38.863   -0.035   tSu         1        R32C23[2][B]   u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.583 40.037%, 
                    route: 6.632 57.937%, 
                    tC2Q: 0.232 2.027%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path9						
Path Summary:
Slack             : -5.153
Data Arrival Time : 44.016
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/I0                    
  42.722   0.453    tINS   RF   4        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/F                     
  42.739   0.018    tNET   FF   1        R33C26[1][B]   u_v9958/U_SPRITE/n2547_s0/I2                    
  43.288   0.549    tINS   FR   5        R33C26[1][B]   u_v9958/U_SPRITE/n2547_s0/F                     
  44.016   0.727    tNET   RR   1        R33C23[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R33C23[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0      
  38.863   -0.035   tSu         1        R33C23[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.329%, 
                    route: 6.436 56.629%, 
                    tC2Q: 0.232 2.041%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path10						
Path Summary:
Slack             : -5.153
Data Arrival Time : 44.016
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/I0                    
  42.722   0.453    tINS   RF   4        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/F                     
  42.739   0.018    tNET   FF   1        R33C26[1][B]   u_v9958/U_SPRITE/n2547_s0/I2                    
  43.288   0.549    tINS   FR   5        R33C26[1][B]   u_v9958/U_SPRITE/n2547_s0/F                     
  44.016   0.727    tNET   RR   1        R33C23[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R33C23[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0      
  38.863   -0.035   tSu         1        R33C23[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.329%, 
                    route: 6.436 56.629%, 
                    tC2Q: 0.232 2.041%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path11						
Path Summary:
Slack             : -5.144
Data Arrival Time : 44.007
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[2]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/I0                    
  42.722   0.453    tINS   RF   4        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/F                     
  42.739   0.018    tNET   FF   1        R33C26[1][B]   u_v9958/U_SPRITE/n2547_s0/I2                    
  43.288   0.549    tINS   FR   5        R33C26[1][B]   u_v9958/U_SPRITE/n2547_s0/F                     
  44.007   0.719    tNET   RR   1        R33C22[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R33C22[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0      
  38.863   -0.035   tSu         1        R33C22[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.361%, 
                    route: 6.427 56.596%, 
                    tC2Q: 0.232 2.043%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path12						
Path Summary:
Slack             : -5.143
Data Arrival Time : 44.006
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/I0                    
  42.722   0.453    tINS   RF   4        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/F                     
  42.739   0.018    tNET   FF   1        R33C26[2][A]   u_v9958/U_SPRITE/n2537_s0/I2                    
  43.288   0.549    tINS   FR   5        R33C26[2][A]   u_v9958/U_SPRITE/n2537_s0/F                     
  44.006   0.717    tNET   RR   1        R32C23[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C23[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0      
  38.863   -0.035   tSu         1        R32C23[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.366%, 
                    route: 6.426 56.591%, 
                    tC2Q: 0.232 2.043%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path13						
Path Summary:
Slack             : -5.143
Data Arrival Time : 44.006
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/I0                    
  42.722   0.453    tINS   RF   4        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/F                     
  42.739   0.018    tNET   FF   1        R33C26[2][A]   u_v9958/U_SPRITE/n2537_s0/I2                    
  43.288   0.549    tINS   FR   5        R33C26[2][A]   u_v9958/U_SPRITE/n2537_s0/F                     
  44.006   0.717    tNET   RR   1        R32C23[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C23[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0      
  38.863   -0.035   tSu         1        R32C23[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.366%, 
                    route: 6.426 56.591%, 
                    tC2Q: 0.232 2.043%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path14						
Path Summary:
Slack             : -5.114
Data Arrival Time : 43.976
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/F                     
  43.976   0.513    tNET   RR   1        R31C28[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C28[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0      
  38.863   -0.035   tSu         1        R31C28[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.472%, 
                    route: 6.397 56.479%, 
                    tC2Q: 0.232 2.048%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path15						
Path Summary:
Slack             : -5.114
Data Arrival Time : 43.976
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/F                     
  43.976   0.513    tNET   RR   1        R31C25[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C25[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0      
  38.863   -0.035   tSu         1        R31C25[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.472%, 
                    route: 6.397 56.479%, 
                    tC2Q: 0.232 2.048%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path16						
Path Summary:
Slack             : -5.114
Data Arrival Time : 43.976
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/F                     
  43.976   0.513    tNET   RR   1        R31C25[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C25[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0      
  38.863   -0.035   tSu         1        R31C25[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.472%, 
                    route: 6.397 56.479%, 
                    tC2Q: 0.232 2.048%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path17						
Path Summary:
Slack             : -5.111
Data Arrival Time : 43.973
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[0]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/I0                    
  42.722   0.453    tINS   RF   4        R33C26[2][B]   u_v9958/U_SPRITE/n2537_s6/F                     
  42.739   0.018    tNET   FF   1        R33C26[2][A]   u_v9958/U_SPRITE/n2537_s0/I2                    
  43.288   0.549    tINS   FR   5        R33C26[2][A]   u_v9958/U_SPRITE/n2537_s0/F                     
  43.973   0.685    tNET   RR   1        R31C23[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C23[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0      
  38.863   -0.035   tSu         1        R31C23[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.483%, 
                    route: 6.394 56.468%, 
                    tC2Q: 0.232 2.049%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path18						
Path Summary:
Slack             : -5.104
Data Arrival Time : 43.967
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/F                     
  43.967   0.504    tNET   RR   1        R32C27[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C27[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0      
  38.863   -0.035   tSu         1        R32C27[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.507%, 
                    route: 6.387 56.443%, 
                    tC2Q: 0.232 2.050%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path19						
Path Summary:
Slack             : -5.104
Data Arrival Time : 43.967
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_1_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/F                     
  43.967   0.504    tNET   RR   1        R32C25[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C25[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0      
  38.863   -0.035   tSu         1        R32C25[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.507%, 
                    route: 6.387 56.443%, 
                    tC2Q: 0.232 2.050%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path20						
Path Summary:
Slack             : -5.104
Data Arrival Time : 43.967
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_3_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/F                     
  43.967   0.504    tNET   RR   1        R32C24[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C24[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0      
  38.863   -0.035   tSu         1        R32C24[0][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.507%, 
                    route: 6.387 56.443%, 
                    tC2Q: 0.232 2.050%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path21						
Path Summary:
Slack             : -5.104
Data Arrival Time : 43.967
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/F                     
  43.967   0.504    tNET   RR   1        R32C24[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C24[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0      
  38.863   -0.035   tSu         1        R32C24[0][A]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.507%, 
                    route: 6.387 56.443%, 
                    tC2Q: 0.232 2.050%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path22						
Path Summary:
Slack             : -5.101
Data Arrival Time : 43.964
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[1]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[3][A]   u_v9958/U_SPRITE/n2542_s0/F                     
  43.964   0.500    tNET   RR   1        R33C25[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R33C25[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0      
  38.863   -0.035   tSu         1        R33C25[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 41.518%, 
                    route: 6.384 56.431%, 
                    tC2Q: 0.232 2.051%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path23						
Path Summary:
Slack             : -4.930
Data Arrival Time : 43.793
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_2_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/F                     
  43.793   0.329    tNET   RR   1        R32C24[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C24[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0      
  38.863   -0.035   tSu         1        R32C24[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 42.156%, 
                    route: 6.213 55.762%, 
                    tC2Q: 0.232 2.082%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : -4.930
Data Arrival Time : 43.793
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[3]_4_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/I3                    
  43.463   0.549    tINS   FR   5        R32C26[2][B]   u_v9958/U_SPRITE/n2552_s0/F                     
  43.793   0.329    tNET   RR   1        R32C24[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R32C24[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0      
  38.863   -0.035   tSu         1        R32C24[1][A]   u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.697 42.156%, 
                    route: 6.213 55.762%, 
                    tC2Q: 0.232 2.082%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : -4.871
Data Arrival Time : 43.734
Data Required Time: 38.863
From              : off_s0
To                : SPRENDERPLANES[5]_0_s0
Launch Clk        : clk_sdramp:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                             NODE                       
 ======== ======== ====== ==== ======== ============== ================================================ 
  32.407   32.407                                       active clock edge time                          
  32.407   0.000                                        clk_sdramp                                      
  32.407   0.000    tCL    RR   101      PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUTP               
  32.651   0.243    tNET   RR   1        R9C27[0][A]    vram/u_sdram/off_s0/CLK                         
  32.883   0.232    tC2Q   RF   16       R9C27[0][A]    vram/u_sdram/off_s0/Q                           
  34.165   1.282    tNET   FF   1        R9C55[0][A]    vram/u_sdram/MemDout_11_s/I2                    
  34.536   0.371    tINS   FF   2        R9C55[0][A]    vram/u_sdram/MemDout_11_s/F                     
  35.601   1.065    tNET   FF   1        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/I0                         
  36.156   0.555    tINS   FF   3        R9C29[0][A]    u_v9958/PRAMDAT_3_s2/F                          
  37.068   0.912    tNET   FF   1        R12C26[3][A]   u_v9958/PRAMDAT_3_s0/I1                         
  37.623   0.555    tINS   FF   13       R12C26[3][A]   u_v9958/PRAMDAT_3_s0/F                          
  39.177   1.554    tNET   FF   2        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/I1             
  39.548   0.371    tINS   FF   1        R38C27[1][B]   u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT           
  39.548   0.000    tNET   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN            
  40.018   0.470    tINS   FF   2        R38C27[2][A]   u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM            
  40.197   0.179    tNET   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I1  
  40.568   0.371    tINS   FF   1        R38C28[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F   
  40.573   0.004    tNET   FF   1        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/I3  
  41.026   0.453    tINS   FF   2        R38C28[2][B]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s6/F   
  41.716   0.690    tNET   FF   1        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I3  
  42.265   0.549    tINS   FR   3        R33C26[3][A]   u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F   
  42.269   0.004    tNET   RR   1        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/I2                    
  42.722   0.453    tINS   RF   4        R33C26[0][A]   u_v9958/U_SPRITE/n2542_s1/F                     
  42.914   0.193    tNET   FF   1        R32C26[1][B]   u_v9958/U_SPRITE/n2562_s0/I3                    
  43.376   0.462    tINS   FR   5        R32C26[1][B]   u_v9958/U_SPRITE/n2562_s0/F                     
  43.734   0.357    tNET   RR   1        R31C27[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                           NODE                      
 ======== ======== ====== ==== ======== ============== ============================================= 
  37.037   37.037                                       active clock edge time                       
  37.037   0.000                                        clk                                          
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                                   
  37.719   0.683    tINS   RR   2526     IOL7[A]        clk_ibuf/O                                   
  38.933   1.213    tNET   RR   1        R31C27[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CLK  
  38.898   -0.035   tUnc                                u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0      
  38.863   -0.035   tSu         1        R31C27[1][B]   u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0      

Path Statistics:
Clock Skew: 1.652
Setup Relationship: 4.630
Logic Level: 11
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)
Arrival Data Path Delay: (cell: 4.610 41.594%, 
                    route: 6.241 56.312%, 
                    tC2Q: 0.232 2.093%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.843
Data Arrival Time : 37.779
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : CpuReq_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R29C11[0][A]   csrn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   3        R29C11[0][A]   csrn_sdram_r_s0/Q                 
  37.547   0.125    tNET   FF   1        R29C12[1][B]   n193_s1/I1                        
  37.779   0.232    tINS   FF   1        R29C12[1][B]   n193_s1/F                         
  37.779   0.000    tNET   FF   1        R29C12[1][B]   CpuReq_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R29C12[1][B]   CpuReq_s0/CLK           
  38.611   0.035    tUnc                                CpuReq_s0               
  38.622   0.011    tHld        1        R29C12[1][B]   CpuReq_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.232 41.564%, 
                    route: 0.125 22.426%, 
                    tC2Q: 0.201 36.010%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : -0.841
Data Arrival Time : 37.781
Data Required Time: 38.622
From              : FF_OUT_22_s0
To                : audio_sample_word0[1]_6_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C45[0][A]   LPF/FF_OUT_22_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C45[0][A]   LPF/FF_OUT_22_s0/Q             
  37.781   0.358    tNET   RR   1        R40C45[1][A]   audio_sample_word0[1]_6_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R40C45[1][A]   audio_sample_word0[1]_6_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_6_s0      
  38.622   0.011    tHld        1        R40C45[1][A]   audio_sample_word0[1]_6_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.358 63.943%, 
                    tC2Q: 0.202 36.057%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : -0.841
Data Arrival Time : 37.781
Data Required Time: 38.622
From              : FF_OUT_28_s0
To                : audio_sample_word0[1]_12_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C46[0][A]   LPF/FF_OUT_28_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C46[0][A]   LPF/FF_OUT_28_s0/Q             
  37.781   0.358    tNET   RR   1        R42C48[1][B]   audio_sample_word0[1]_12_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R42C48[1][B]   audio_sample_word0[1]_12_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_12_s0      
  38.622   0.011    tHld        1        R42C48[1][B]   audio_sample_word0[1]_12_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.358 63.943%, 
                    tC2Q: 0.202 36.057%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : -0.719
Data Arrival Time : 37.903
Data Required Time: 38.622
From              : FF_OUT_18_s0
To                : audio_sample_word0[1]_2_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C44[1][A]   LPF/FF_OUT_18_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C44[1][A]   LPF/FF_OUT_18_s0/Q             
  37.903   0.480    tNET   RR   1        R40C46[1][A]   audio_sample_word0[1]_2_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R40C46[1][A]   audio_sample_word0[1]_2_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_2_s0      
  38.622   0.011    tHld        1        R40C46[1][A]   audio_sample_word0[1]_2_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.480 70.391%, 
                    tC2Q: 0.202 29.609%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : -0.715
Data Arrival Time : 37.907
Data Required Time: 38.622
From              : FF_OUT_16_s0
To                : audio_sample_word0[1]_0_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R41C46[0][B]   LPF/FF_OUT_16_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R41C46[0][B]   LPF/FF_OUT_16_s0/Q             
  37.907   0.484    tNET   RR   1        R39C46[2][A]   audio_sample_word0[1]_0_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R39C46[2][A]   audio_sample_word0[1]_0_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_0_s0      
  38.622   0.011    tHld        1        R39C46[2][A]   audio_sample_word0[1]_0_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.484 70.562%, 
                    tC2Q: 0.202 29.438%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : -0.715
Data Arrival Time : 37.907
Data Required Time: 38.622
From              : FF_OUT_25_s0
To                : audio_sample_word0[1]_9_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C45[1][B]   LPF/FF_OUT_25_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C45[1][B]   LPF/FF_OUT_25_s0/Q             
  37.907   0.484    tNET   RR   1        R40C45[0][B]   audio_sample_word0[1]_9_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R40C45[0][B]   audio_sample_word0[1]_9_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_9_s0      
  38.622   0.011    tHld        1        R40C45[0][B]   audio_sample_word0[1]_9_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.484 70.562%, 
                    tC2Q: 0.202 29.438%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : -0.704
Data Arrival Time : 37.919
Data Required Time: 38.622
From              : FF_OUT_23_s0
To                : audio_sample_word0[1]_7_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C45[0][B]   LPF/FF_OUT_23_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C45[0][B]   LPF/FF_OUT_23_s0/Q             
  37.919   0.495    tNET   RR   1        R39C45[0][A]   audio_sample_word0[1]_7_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R39C45[0][A]   audio_sample_word0[1]_7_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_7_s0      
  38.622   0.011    tHld        1        R39C45[0][A]   audio_sample_word0[1]_7_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.495 71.035%, 
                    tC2Q: 0.202 28.965%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : -0.704
Data Arrival Time : 37.919
Data Required Time: 38.622
From              : FF_OUT_24_s0
To                : audio_sample_word0[1]_8_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C45[1][A]   LPF/FF_OUT_24_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C45[1][A]   LPF/FF_OUT_24_s0/Q             
  37.919   0.495    tNET   RR   1        R39C45[1][A]   audio_sample_word0[1]_8_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R39C45[1][A]   audio_sample_word0[1]_8_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_8_s0      
  38.622   0.011    tHld        1        R39C45[1][A]   audio_sample_word0[1]_8_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.495 71.035%, 
                    tC2Q: 0.202 28.965%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : -0.704
Data Arrival Time : 37.919
Data Required Time: 38.622
From              : FF_OUT_27_s0
To                : audio_sample_word0[1]_11_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C45[2][B]   LPF/FF_OUT_27_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C45[2][B]   LPF/FF_OUT_27_s0/Q             
  37.919   0.495    tNET   RR   1        R43C44[0][A]   audio_sample_word0[1]_11_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R43C44[0][A]   audio_sample_word0[1]_11_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_11_s0      
  38.622   0.011    tHld        1        R43C44[0][A]   audio_sample_word0[1]_11_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.495 71.035%, 
                    tC2Q: 0.202 28.965%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : -0.704
Data Arrival Time : 37.919
Data Required Time: 38.622
From              : FF_OUT_30_s0
To                : audio_sample_word0[1]_14_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C46[1][A]   LPF/FF_OUT_30_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C46[1][A]   LPF/FF_OUT_30_s0/Q             
  37.919   0.495    tNET   RR   1        R43C44[2][A]   audio_sample_word0[1]_14_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R43C44[2][A]   audio_sample_word0[1]_14_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_14_s0      
  38.622   0.011    tHld        1        R43C44[2][A]   audio_sample_word0[1]_14_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.495 71.035%, 
                    tC2Q: 0.202 28.965%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : -0.704
Data Arrival Time : 37.919
Data Required Time: 38.622
From              : FF_OUT_31_s0
To                : audio_sample_word0[1]_15_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C46[1][B]   LPF/FF_OUT_31_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C46[1][B]   LPF/FF_OUT_31_s0/Q             
  37.919   0.495    tNET   RR   1        R43C45[0][A]   audio_sample_word0[1]_15_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R43C45[0][A]   audio_sample_word0[1]_15_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_15_s0      
  38.622   0.011    tHld        1        R43C45[0][A]   audio_sample_word0[1]_15_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.495 71.035%, 
                    tC2Q: 0.202 28.965%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : -0.700
Data Arrival Time : 37.923
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : CpuWrt_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R29C11[2][A]   cswn_sdram_r_s0/CLK               
  37.422   0.201    tC2Q   RF   4        R29C11[2][A]   cswn_sdram_r_s0/Q                 
  37.559   0.136    tNET   FF   1        R29C12[1][A]   n194_s1/I0                        
  37.923   0.364    tINS   FF   1        R29C12[1][A]   n194_s1/F                         
  37.923   0.000    tNET   FF   1        R29C12[1][A]   CpuWrt_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R29C12[1][A]   CpuWrt_s0/CLK           
  38.611   0.035    tUnc                                CpuWrt_s0               
  38.622   0.011    tHld        1        R29C12[1][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.364 51.895%, 
                    route: 0.136 19.448%, 
                    tC2Q: 0.201 28.656%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n384_s0
To                : clk_grom_s0
Launch Clk        : clk_grom:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_grom                
  0.000   0.000   tCL    RR   2        R31C14[0][A]   clk_grom_s0/Q           
  0.002   0.002   tNET   RR   1        R31C14[0][A]   n384_s0/I0              
  0.234   0.232   tINS   RF   1        R31C14[0][A]   n384_s0/F               
  0.234   0.000   tNET   FF   1        R31C14[0][A]   clk_grom_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R31C14[0][A]   clk_grom_s0/CLK         
  0.895   0.035   tUnc                                clk_grom_s0             
  0.906   0.011   tHld        1        R31C14[0][A]   clk_grom_s0             

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path14						
Path Summary:
Slack             : -0.671
Data Arrival Time : 0.234
Data Required Time: 0.906
From              : n357_s1
To                : clk_cpu_s0
Launch Clk        : clk_cpu:[R]
Latch Clk         : clk_50:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_cpu                 
  0.000   0.000   tCL    RR   3        R52C14[0][A]   clk_cpu_s0/Q            
  0.002   0.002   tNET   RR   1        R52C14[0][A]   n357_s1/I0              
  0.234   0.232   tINS   RF   1        R52C14[0][A]   n357_s1/F               
  0.234   0.000   tNET   FF   1        R52C14[0][A]   clk_cpu_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_50                  
  0.000   0.000   tCL    RR   1        IOL29[A]       clk_50_ibuf/I           
  0.675   0.675   tINS   RR   11       IOL29[A]       clk_50_ibuf/O           
  0.860   0.184   tNET   RR   1        R52C14[0][A]   clk_cpu_s0/CLK          
  0.895   0.035   tUnc                                clk_cpu_s0              
  0.906   0.011   tHld        1        R52C14[0][A]   clk_cpu_s0              

Path Statistics:
Clock Skew: 0.860
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.675 78.568%, 
                     route: 0.184 21.432%)

						Path15						
Path Summary:
Slack             : -0.593
Data Arrival Time : 38.029
Data Required Time: 38.622
From              : FF_OUT_19_s0
To                : audio_sample_word0[1]_3_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C44[1][B]   LPF/FF_OUT_19_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C44[1][B]   LPF/FF_OUT_19_s0/Q             
  38.029   0.606    tNET   RR   1        R40C46[2][A]   audio_sample_word0[1]_3_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R40C46[2][A]   audio_sample_word0[1]_3_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_3_s0      
  38.622   0.011    tHld        1        R40C46[2][A]   audio_sample_word0[1]_3_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.606 75.006%, 
                    tC2Q: 0.202 24.994%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : -0.593
Data Arrival Time : 38.029
Data Required Time: 38.622
From              : FF_OUT_20_s0
To                : audio_sample_word0[1]_4_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C44[2][A]   LPF/FF_OUT_20_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C44[2][A]   LPF/FF_OUT_20_s0/Q             
  38.029   0.606    tNET   RR   1        R38C44[1][A]   audio_sample_word0[1]_4_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R38C44[1][A]   audio_sample_word0[1]_4_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_4_s0      
  38.622   0.011    tHld        1        R38C44[1][A]   audio_sample_word0[1]_4_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.606 75.006%, 
                    tC2Q: 0.202 24.994%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : -0.593
Data Arrival Time : 38.029
Data Required Time: 38.622
From              : FF_OUT_21_s0
To                : audio_sample_word0[1]_5_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C44[2][B]   LPF/FF_OUT_21_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C44[2][B]   LPF/FF_OUT_21_s0/Q             
  38.029   0.606    tNET   RR   1        R38C44[2][A]   audio_sample_word0[1]_5_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R38C44[2][A]   audio_sample_word0[1]_5_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_5_s0      
  38.622   0.011    tHld        1        R38C44[2][A]   audio_sample_word0[1]_5_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.606 75.006%, 
                    tC2Q: 0.202 24.994%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : -0.593
Data Arrival Time : 38.029
Data Required Time: 38.622
From              : FF_OUT_29_s0
To                : audio_sample_word0[1]_13_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C46[0][B]   LPF/FF_OUT_29_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C46[0][B]   LPF/FF_OUT_29_s0/Q             
  38.029   0.606    tNET   RR   1        R44C44[2][A]   audio_sample_word0[1]_13_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R44C44[2][A]   audio_sample_word0[1]_13_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_13_s0      
  38.622   0.011    tHld        1        R44C44[2][A]   audio_sample_word0[1]_13_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.606 75.006%, 
                    tC2Q: 0.202 24.994%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path19						
Path Summary:
Slack             : -0.582
Data Arrival Time : 38.041
Data Required Time: 38.622
From              : FF_OUT_17_s0
To                : audio_sample_word0[1]_1_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C44[0][B]   LPF/FF_OUT_17_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C44[0][B]   LPF/FF_OUT_17_s0/Q             
  38.041   0.617    tNET   RR   1        R39C46[1][A]   audio_sample_word0[1]_1_s0/D   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE               
 ======== ======== ====== ==== ======== ============== ================================ 
  37.037   37.037                                       active clock edge time          
  37.037   0.000                                        clk                             
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  38.576   0.864    tNET   RR   1        R39C46[1][A]   audio_sample_word0[1]_1_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_1_s0      
  38.622   0.011    tHld        1        R39C46[1][A]   audio_sample_word0[1]_1_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.617 75.347%, 
                    tC2Q: 0.202 24.653%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path20						
Path Summary:
Slack             : -0.429
Data Arrival Time : 38.194
Data Required Time: 38.622
From              : FF_OUT_26_s0
To                : audio_sample_word0[1]_10_s0
Launch Clk        : clk_135:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                    NODE               
 ======== ======== ====== ==== ======== ============== =============================== 
  37.037   37.037                                       active clock edge time         
  37.037   0.000                                        clk_135                        
  37.037   0.000    tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R42C45[2][A]   LPF/FF_OUT_26_s0/CLK           
  37.423   0.202    tC2Q   RR   1        R42C45[2][A]   LPF/FF_OUT_26_s0/Q             
  38.194   0.771    tNET   RR   1        R42C34[2][A]   audio_sample_word0[1]_10_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                
 ======== ======== ====== ==== ======== ============== ================================= 
  37.037   37.037                                       active clock edge time           
  37.037   0.000                                        clk                              
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  38.576   0.864    tNET   RR   1        R42C34[2][A]   audio_sample_word0[1]_10_s0/CLK  
  38.611   0.035    tUnc                                audio_sample_word0[1]_10_s0      
  38.622   0.011    tHld        1        R42C34[2][A]   audio_sample_word0[1]_10_s0      

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.771 79.231%, 
                    tC2Q: 0.202 20.769%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path21						
Path Summary:
Slack             : -0.404
Data Arrival Time : 38.218
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : cs_latch_0_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R29C11[2][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R29C11[2][A]   cswn_sdram_r_s0/Q                 
  38.218   0.795    tNET   RR   1        R29C27[2][B]   cs_latch_0_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R29C27[2][B]   cs_latch_0_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_0_s0           
  38.622   0.011    tHld        1        R29C27[2][B]   cs_latch_0_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.795 79.742%, 
                    tC2Q: 0.202 20.258%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path22						
Path Summary:
Slack             : -0.402
Data Arrival Time : 38.221
Data Required Time: 38.622
From              : csrn_sdram_r_s0
To                : cs_latch_1_s0
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R29C11[0][A]   csrn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   3        R29C11[0][A]   csrn_sdram_r_s0/Q                 
  38.221   0.797    tNET   RR   1        R29C27[2][A]   cs_latch_1_s0/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R29C27[2][A]   cs_latch_1_s0/CLK       
  38.611   0.035    tUnc                                cs_latch_1_s0           
  38.622   0.011    tHld        1        R29C27[2][A]   cs_latch_1_s0           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.797 79.787%, 
                    tC2Q: 0.202 20.213%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path23						
Path Summary:
Slack             : -0.278
Data Arrival Time : 38.345
Data Required Time: 38.622
From              : cswn_sdram_r_s0
To                : io_state_r_s5
Launch Clk        : clk_sdram:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                      NODE                
 ======== ======== ====== ==== ======== ============== ================================== 
  37.037   37.037                                       active clock edge time            
  37.037   0.000                                        clk_sdram                         
  37.037   0.000    tCL    RR   7        PLL_R[1]       clk_sdramp_inst/rpll_inst/CLKOUT  
  37.221   0.184    tNET   RR   1        R29C11[2][A]   cswn_sdram_r_s0/CLK               
  37.423   0.202    tC2Q   RR   4        R29C11[2][A]   cswn_sdram_r_s0/Q                 
  38.001   0.578    tNET   RR   1        R29C27[0][A]   CpuDbo_7_s4/I1                    
  38.345   0.344    tINS   RF   1        R29C27[0][A]   CpuDbo_7_s4/F                     
  38.345   0.000    tNET   FF   1        R29C27[0][A]   io_state_r_s5/D                   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                 NODE           
 ======== ======== ====== ==== ======== ============== ======================== 
  37.037   37.037                                       active clock edge time  
  37.037   0.000                                        clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]        clk_ibuf/I              
  37.712   0.675    tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  38.576   0.864    tNET   RR   1        R29C27[0][A]   io_state_r_s5/CLK       
  38.611   0.035    tUnc                                io_state_r_s5           
  38.622   0.011    tHld        1        R29C27[0][A]   io_state_r_s5           

Path Statistics:
Clock Skew: 1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)
Arrival Data Path Delay: (cell: 0.344 30.615%, 
                    route: 0.578 51.407%, 
                    tC2Q: 0.202 17.978%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path24						
Path Summary:
Slack             : 0.004
Data Arrival Time : 0.234
Data Required Time: 0.230
From              : n728_s0
To                : clk_sck_s0
Launch Clk        : clk_sck:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk_sck                 
  0.000   0.000   tCL    RR   2        R13C31[1][A]   clk_sck_s0/Q            
  0.002   0.002   tNET   RR   1        R13C31[1][A]   n728_s0/I0              
  0.234   0.232   tINS   RF   1        R13C31[1][A]   n728_s0/F               
  0.234   0.000   tNET   FF   1        R13C31[1][A]   clk_sck_s0/D            

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R13C31[1][A]   clk_sck_s0/CLK                 
  0.219   0.035   tUnc                                clk_sck_s0                     
  0.230   0.011   tHld        1        R13C31[1][A]   clk_sck_s0                     

Path Statistics:
Clock Skew: 0.184
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.000 0.000%)
Arrival Data Path Delay: (cell: 0.232 98.957%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.002 1.043%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path25						
Path Summary:
Slack             : 0.060
Data Arrival Time : 1.740
Data Required Time: 1.680
From              : FIFOIN_s1
To                : blkram_blkram_0_0_s
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        R14C17[1][B]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK                      
  1.740   0.201   tC2Q   RF   10       R14C17[1][B]   u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q                        
  1.740   0.000   tNET   FF   1        BSRAM_R10[3]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                                   NODE                              
 ======= ======= ====== ==== ======== ============== ============================================================= 
  0.000   0.000                                       active clock edge time                                       
  0.000   0.000                                       clk                                                          
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                                                   
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O                                                   
  1.539   0.864   tNET   RR   1        BSRAM_R10[3]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK  
  1.680   0.141   tHld        1        BSRAM_R10[3]   u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.000 0.000%, 
                    tC2Q: 0.201 100.000%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : -0.271
Data Arrival Time : 3.909
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer2              
  3.638   -0.151   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path2						
Path Summary:
Slack             : -0.271
Data Arrival Time : 3.909
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer1              
  3.638   -0.151   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path3						
Path Summary:
Slack             : -0.271
Data Arrival Time : 3.909
Data Required Time: 3.638
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  3.704   3.704                                    active clock edge time         
  3.704   0.000                                    clk_135                        
  3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  3.824   0.120    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  3.789   -0.035   tUnc                            serializer/gwSer0              
  3.638   -0.151   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.775
Setup Relationship: 3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.120 100.000%)

						Path4						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                       
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                    
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                     
  3.909   1.070   tNET   FF   1        R8C31[0][A]    vram/u_sdram/rst_cnt_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C31[0][A]   vram/u_sdram/rst_cnt_0_s1/CLK      
  4.838   -0.035   tUnc                               vram/u_sdram/rst_cnt_0_s1          
  4.803   -0.035   tSu         1        R8C31[0][A]   vram/u_sdram/rst_cnt_0_s1          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path5						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : ff_busy_s2
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       clk                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                    
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                      
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                   
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                    
  3.909   1.070   tNET   FF   1        R8C39[0][A]    vram/u_sdram/ff_busy_s2/PRESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C39[0][A]   vram/u_sdram/ff_busy_s2/CLK        
  4.838   -0.035   tUnc                               vram/u_sdram/ff_busy_s2            
  4.803   -0.035   tSu         1        R8C39[0][A]   vram/u_sdram/ff_busy_s2            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path6						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : state_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                     
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                  
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                   
  3.909   1.070   tNET   FF   1        R8C37[2][A]    vram/u_sdram/state_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C37[2][A]   vram/u_sdram/state_0_s1/CLK        
  4.838   -0.035   tUnc                               vram/u_sdram/state_0_s1            
  4.803   -0.035   tSu         1        R8C37[2][A]   vram/u_sdram/state_0_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path7						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : state_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                     
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                  
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                   
  3.909   1.070   tNET   FF   1        R8C37[0][B]    vram/u_sdram/state_1_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C37[0][B]   vram/u_sdram/state_1_s1/CLK        
  4.838   -0.035   tUnc                               vram/u_sdram/state_1_s1            
  4.803   -0.035   tSu         1        R8C37[0][B]   vram/u_sdram/state_1_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path8						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : state_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                     
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                  
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                   
  3.909   1.070   tNET   FF   1        R8C37[0][A]    vram/u_sdram/state_2_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C37[0][A]   vram/u_sdram/state_2_s1/CLK        
  4.838   -0.035   tUnc                               vram/u_sdram/state_2_s1            
  4.803   -0.035   tSu         1        R8C37[0][A]   vram/u_sdram/state_2_s1            

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path9						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_0_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                            
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                         
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                          
  3.909   1.070   tNET   FF   1        IOL12[A]       vram/u_sdram/FF_SDRAM_DQM_0_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOL12[A]   vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_0_s1      
  4.803   -0.035   tSu         1        IOL12[A]   vram/u_sdram/FF_SDRAM_DQM_0_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path10						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_1_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                            
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                         
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                          
  3.909   1.070   tNET   FF   1        IOR11[A]       vram/u_sdram/FF_SDRAM_DQM_1_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOR11[A]   vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_1_s1      
  4.803   -0.035   tSu         1        IOR11[A]   vram/u_sdram/FF_SDRAM_DQM_1_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path11						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_2_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                            
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                         
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                          
  3.909   1.070   tNET   FF   1        IOL18[A]       vram/u_sdram/FF_SDRAM_DQM_2_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOL18[A]   vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_2_s1      
  4.803   -0.035   tSu         1        IOL18[A]   vram/u_sdram/FF_SDRAM_DQM_2_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path12						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : FF_SDRAM_DQM_3_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                  
 ======= ======= ====== ==== ======== ============== ====================================== 
  0.000   0.000                                       active clock edge time                
  0.000   0.000                                       clk                                   
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                            
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                            
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                          
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                            
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                         
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                          
  3.909   1.070   tNET   FF   1        IOR15[B]       vram/u_sdram/FF_SDRAM_DQM_3_s1/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                     NODE                 
 ======= ======== ====== ==== ======== ========== ==================================== 
  4.630   4.630                                    active clock edge time              
  4.630   0.000                                    clk_sdramp                          
  4.630   0.000    tCL    RR   101      PLL_R[1]   clk_sdramp_inst/rpll_inst/CLKOUTP   
  4.873   0.243    tNET   RR   1        IOR15[B]   vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK  
  4.838   -0.035   tUnc                            vram/u_sdram/FF_SDRAM_DQM_3_s1      
  4.803   -0.035   tSu         1        IOR15[B]   vram/u_sdram/FF_SDRAM_DQM_3_s1      

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path13						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : dq_oen_s1
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk                            
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                     
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                     
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                   
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                     
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                  
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                   
  3.909   1.070   tNET   FF   1        R8C38[1][A]    vram/u_sdram/dq_oen_s1/PRESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C38[1][A]   vram/u_sdram/dq_oen_s1/CLK         
  4.838   -0.035   tUnc                               vram/u_sdram/dq_oen_s1             
  4.803   -0.035   tSu         1        R8C38[1][A]   vram/u_sdram/dq_oen_s1             

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path14						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_done_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE               
 ======= ======= ====== ==== ======== ============== ================================ 
  0.000   0.000                                       active clock edge time          
  0.000   0.000                                       clk                             
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                      
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                      
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                    
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                      
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                   
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                    
  3.909   1.070   tNET   FF   1        R8C31[0][B]    vram/u_sdram/rst_done_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R8C31[0][B]   vram/u_sdram/rst_done_s0/CLK       
  4.838   -0.035   tUnc                               vram/u_sdram/rst_done_s0           
  4.803   -0.035   tSu         1        R8C31[0][B]   vram/u_sdram/rst_done_s0           

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path15						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                       
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                    
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                     
  3.909   1.070   tNET   FF   1        R9C31[0][A]    vram/u_sdram/rst_cnt_1_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R9C31[0][A]   vram/u_sdram/rst_cnt_1_s0/CLK      
  4.838   -0.035   tUnc                               vram/u_sdram/rst_cnt_1_s0          
  4.803   -0.035   tSu         1        R9C31[0][A]   vram/u_sdram/rst_cnt_1_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path16						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                       
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                    
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                     
  3.909   1.070   tNET   FF   1        R9C31[0][B]    vram/u_sdram/rst_cnt_2_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R9C31[0][B]   vram/u_sdram/rst_cnt_2_s0/CLK      
  4.838   -0.035   tUnc                               vram/u_sdram/rst_cnt_2_s0          
  4.803   -0.035   tSu         1        R9C31[0][B]   vram/u_sdram/rst_cnt_2_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path17						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                       
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                    
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                     
  3.909   1.070   tNET   FF   1        R9C31[1][A]    vram/u_sdram/rst_cnt_3_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R9C31[1][A]   vram/u_sdram/rst_cnt_3_s0/CLK      
  4.838   -0.035   tUnc                               vram/u_sdram/rst_cnt_3_s0          
  4.803   -0.035   tSu         1        R9C31[1][A]   vram/u_sdram/rst_cnt_3_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path18						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                       
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                    
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                     
  3.909   1.070   tNET   FF   1        R9C31[1][B]    vram/u_sdram/rst_cnt_4_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R9C31[1][B]   vram/u_sdram/rst_cnt_4_s0/CLK      
  4.838   -0.035   tUnc                               vram/u_sdram/rst_cnt_4_s0          
  4.803   -0.035   tSu         1        R9C31[1][B]   vram/u_sdram/rst_cnt_4_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path19						
Path Summary:
Slack             : 0.894
Data Arrival Time : 3.909
Data Required Time: 4.803
From              : rst_n_s0
To                : rst_cnt_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_sdramp:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                     NODE                
 ======= ======= ====== ==== ======== ============== ================================= 
  0.000   0.000                                       active clock edge time           
  0.000   0.000                                       clk                              
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I                       
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O                       
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK                     
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q                       
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0                    
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F                     
  3.909   1.070   tNET   FF   1        R9C31[2][A]    vram/u_sdram/rst_cnt_5_s0/CLEAR  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT       LOC                     NODE                 
 ======= ======== ====== ==== ======== ============= =================================== 
  4.630   4.630                                       active clock edge time             
  4.630   0.000                                       clk_sdramp                         
  4.630   0.000    tCL    RR   101      PLL_R[1]      clk_sdramp_inst/rpll_inst/CLKOUTP  
  4.873   0.243    tNET   RR   1        R9C31[2][A]   vram/u_sdram/rst_cnt_5_s0/CLK      
  4.838   -0.035   tUnc                               vram/u_sdram/rst_cnt_5_s0          
  4.803   -0.035   tSu         1        R9C31[2][A]   vram/u_sdram/rst_cnt_5_s0          

Path Statistics:
Clock Skew: -1.652
Setup Relationship: 4.630
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.243 100.000%)

						Path20						
Path Summary:
Slack             : 3.425
Data Arrival Time : 3.909
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer2              
  7.334   -0.153   tSu         1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path21						
Path Summary:
Slack             : 3.425
Data Arrival Time : 3.909
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer1              
  7.334   -0.153   tSu         1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path22						
Path Summary:
Slack             : 3.425
Data Arrival Time : 3.909
Data Required Time: 7.334
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======== ====== ==== ======== ========== =============================== 
  7.407   7.407                                    active clock edge time         
  7.407   0.000                                    clk_135                        
  7.407   0.000    tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  7.522   0.114    tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  7.487   -0.035   tUnc                            serializer/gwSer0              
  7.334   -0.153   tSu         1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.781
Setup Relationship: 7.407
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.114 100.000%)

						Path23						
Path Summary:
Slack             : 34.871
Data Arrival Time : 3.909
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2526     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  38.780   -0.153   tSu         1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path24						
Path Summary:
Slack             : 34.871
Data Arrival Time : 3.909
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2526     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  38.780   -0.153   tSu         1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

						Path25						
Path Summary:
Slack             : 34.871
Data Arrival Time : 3.909
Data Required Time: 38.780
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.683   0.683   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.896   1.213   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  2.128   0.232   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  2.284   0.156   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.839   0.555   tINS   FF   126      R45C27[1][B]   reset_w_s2/F             
  3.909   1.070   tNET   FF   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC               NODE           
 ======== ======== ====== ==== ======== ========== ======================== 
  37.037   37.037                                   active clock edge time  
  37.037   0.000                                    clk                     
  37.037   0.000    tCL    RR   1        IOL7[A]    clk_ibuf/I              
  37.719   0.683    tINS   RR   2526     IOL7[A]    clk_ibuf/O              
  38.933   1.213    tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  38.780   -0.153   tSu         1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 37.037
Logic Level: 2
Arrival Clock Path delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)
Arrival Data Path Delay: (cell: 0.555 27.570%, 
                    route: 1.226 60.905%, 
                    tC2Q: 0.232 11.525%)
Required Clock Path Delay: (cell: 0.683 36.001%, 
                     route: 1.213 63.999%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 1.282
Data Arrival Time : 2.974
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB40[A]   serializer/gwSer2/PCLK  
  1.692   0.153   tHld        1        IOB40[A]   serializer/gwSer2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path2						
Path Summary:
Slack             : 1.282
Data Arrival Time : 2.974
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB34[A]   serializer/gwSer1/PCLK  
  1.692   0.153   tHld        1        IOB34[A]   serializer/gwSer1       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path3						
Path Summary:
Slack             : 1.282
Data Arrival Time : 2.974
Data Required Time: 1.692
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC               NODE           
 ======= ======= ====== ==== ======== ========== ======================== 
  0.000   0.000                                   active clock edge time  
  0.000   0.000                                   clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]    clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]    clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB30[A]   serializer/gwSer0/PCLK  
  1.692   0.153   tHld        1        IOB30[A]   serializer/gwSer0       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path4						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : io_state_r_s5
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R29C27[0][A]   io_state_r_s5/CLEAR     

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R29C27[0][A]   io_state_r_s5/CLK       
  1.550   0.011   tHld        1        R29C27[0][A]   io_state_r_s5           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path5						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : ff_pal_mode_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R14C31[0][A]   ff_pal_mode_s0/CLEAR    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R14C31[0][A]   ff_pal_mode_s0/CLK      
  1.550   0.011   tHld        1        R14C31[0][A]   ff_pal_mode_s0          

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path6						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuReq_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R29C12[1][B]   CpuReq_s0/CLEAR         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R29C12[1][B]   CpuReq_s0/CLK           
  1.550   0.011   tHld        1        R29C12[1][B]   CpuReq_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path7						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuWrt_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R29C12[1][A]   CpuWrt_s0/CLEAR         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R29C12[1][A]   CpuWrt_s0/CLK           
  1.550   0.011   tHld        1        R29C12[1][A]   CpuWrt_s0               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path8						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuAdr_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        IOB8[A]        CpuAdr_0_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC              NODE           
 ======= ======= ====== ==== ======== ========= ======================== 
  0.000   0.000                                  active clock edge time  
  0.000   0.000                                  clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]   clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]   clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOB8[A]   CpuAdr_0_s0/CLK         
  1.550   0.011   tHld        1        IOB8[A]   CpuAdr_0_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path9						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuAdr_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        IOT4[A]        CpuAdr_1_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC              NODE           
 ======= ======= ====== ==== ======== ========= ======================== 
  0.000   0.000                                  active clock edge time  
  0.000   0.000                                  clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]   clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]   clk_ibuf/O              
  1.539   0.864   tNET   RR   1        IOT4[A]   CpuAdr_1_s0/CLK         
  1.550   0.011   tHld        1        IOT4[A]   CpuAdr_1_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path10						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_0_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R33C27[1][A]   CpuDbo_0_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R33C27[1][A]   CpuDbo_0_s0/CLK         
  1.550   0.011   tHld        1        R33C27[1][A]   CpuDbo_0_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path11						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_1_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R33C27[1][B]   CpuDbo_1_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R33C27[1][B]   CpuDbo_1_s0/CLK         
  1.550   0.011   tHld        1        R33C27[1][B]   CpuDbo_1_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path12						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_2_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R45C27[2][A]   CpuDbo_2_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[2][A]   CpuDbo_2_s0/CLK         
  1.550   0.011   tHld        1        R45C27[2][A]   CpuDbo_2_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path13						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_3_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R32C19[1][B]   CpuDbo_3_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R32C19[1][B]   CpuDbo_3_s0/CLK         
  1.550   0.011   tHld        1        R32C19[1][B]   CpuDbo_3_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path14						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_4_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R31C20[2][A]   CpuDbo_4_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R31C20[2][A]   CpuDbo_4_s0/CLK         
  1.550   0.011   tHld        1        R31C20[2][A]   CpuDbo_4_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path15						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_5_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R31C20[2][B]   CpuDbo_5_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R31C20[2][B]   CpuDbo_5_s0/CLK         
  1.550   0.011   tHld        1        R31C20[2][B]   CpuDbo_5_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path16						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_6_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R32C19[1][A]   CpuDbo_6_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R32C19[1][A]   CpuDbo_6_s0/CLK         
  1.550   0.011   tHld        1        R32C19[1][A]   CpuDbo_6_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path17						
Path Summary:
Slack             : 1.424
Data Arrival Time : 2.974
Data Required Time: 1.550
From              : rst_n_s0
To                : CpuDbo_7_s0
Launch Clk        : clk:[R]
Latch Clk         : clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R31C20[0][A]   CpuDbo_7_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R31C20[0][A]   CpuDbo_7_s0/CLK         
  1.550   0.011   tHld        1        R31C20[0][A]   CpuDbo_7_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)

						Path18						
Path Summary:
Slack             : 2.702
Data Arrival Time : 2.974
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB40[A]   serializer/gwSer2/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer2              
  0.272   0.153   tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path19						
Path Summary:
Slack             : 2.702
Data Arrival Time : 2.974
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB34[A]   serializer/gwSer1/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer1              
  0.272   0.153   tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path20						
Path Summary:
Slack             : 2.702
Data Arrival Time : 2.974
Data Required Time: 0.272
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT     LOC                  NODE               
 ======= ======= ====== ==== ======== ========== =============================== 
  0.000   0.000                                   active clock edge time         
  0.000   0.000                                   clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  0.084   0.084   tNET   RR   1        IOB30[A]   serializer/gwSer0/FCLK         
  0.119   0.035   tUnc                            serializer/gwSer0              
  0.272   0.153   tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.455
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.084 100.000%)

						Path21						
Path Summary:
Slack             : 2.744
Data Arrival Time : 2.974
Data Required Time: 0.230
From              : rst_n_s0
To                : FF_OUT_16_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R41C46[0][B]   LPF/FF_OUT_16_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R41C46[0][B]   LPF/FF_OUT_16_s0/CLK           
  0.219   0.035   tUnc                                LPF/FF_OUT_16_s0               
  0.230   0.011   tHld        1        R41C46[0][B]   LPF/FF_OUT_16_s0               

Path Statistics:
Clock Skew: -1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path22						
Path Summary:
Slack             : 2.744
Data Arrival Time : 2.974
Data Required Time: 0.230
From              : rst_n_s0
To                : FF_OUT_17_s0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE           
 ======= ======= ====== ==== ======== ============== ======================== 
  0.000   0.000                                       active clock edge time  
  0.000   0.000                                       clk                     
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I              
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O              
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK            
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q              
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0           
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F            
  2.974   0.723   tNET   RR   1        R42C44[0][B]   LPF/FF_OUT_17_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                    NODE               
 ======= ======= ====== ==== ======== ============== =============================== 
  0.000   0.000                                       active clock edge time         
  0.000   0.000                                       clk_135                        
  0.000   0.000   tCL    RR   129      PLL_L[1]       clk_135_inst/rpll_inst/CLKOUT  
  0.184   0.184   tNET   RR   1        R42C44[0][B]   LPF/FF_OUT_17_s0/CLK           
  0.219   0.035   tUnc                                LPF/FF_OUT_17_s0               
  0.230   0.011   tHld        1        R42C44[0][B]   LPF/FF_OUT_17_s0               

Path Statistics:
Clock Skew: -1.355
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.184 100.000%)

						Path23						
Path Summary:
Slack             : 6.402
Data Arrival Time : 2.974
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer2
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB40[A]       serializer/gwSer2/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB40[A]   serializer/gwSer2/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer2              
  -3.428   0.151    tHld        1        IOB40[A]   serializer/gwSer2              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path24						
Path Summary:
Slack             : 6.402
Data Arrival Time : 2.974
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer1
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB34[A]       serializer/gwSer1/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB34[A]   serializer/gwSer1/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer1              
  -3.428   0.151    tHld        1        IOB34[A]   serializer/gwSer1              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

						Path25						
Path Summary:
Slack             : 6.402
Data Arrival Time : 2.974
Data Required Time: -3.428
From              : rst_n_s0
To                : gwSer0
Launch Clk        : clk:[R]
Latch Clk         : clk_135:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                 NODE            
 ======= ======= ====== ==== ======== ============== ========================= 
  0.000   0.000                                       active clock edge time   
  0.000   0.000                                       clk                      
  0.000   0.000   tCL    RR   1        IOL7[A]        clk_ibuf/I               
  0.675   0.675   tINS   RR   2526     IOL7[A]        clk_ibuf/O               
  1.539   0.864   tNET   RR   1        R45C27[1][A]   rst_n_s0/CLK             
  1.740   0.201   tC2Q   RF   3        R45C27[1][A]   rst_n_s0/Q               
  1.861   0.120   tNET   FF   1        R45C27[1][B]   reset_w_s2/I0            
  2.252   0.391   tINS   FR   126      R45C27[1][B]   reset_w_s2/F             
  2.974   0.723   tNET   RR   1        IOB30[A]       serializer/gwSer0/RESET  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                  NODE               
 ======== ======== ====== ==== ======== ========== =============================== 
  -3.704   -3.704                                   active clock edge time         
  -3.704   0.000                                    clk_135                        
  -3.704   0.000    tCL    FF   129      PLL_L[1]   clk_135_inst/rpll_inst/CLKOUT  
  -3.614   0.090    tNET   FF   1        IOB30[A]   serializer/gwSer0/FCLK         
  -3.579   0.035    tUnc                            serializer/gwSer0              
  -3.428   0.151    tHld        1        IOB30[A]   serializer/gwSer0              

Path Statistics:
Clock Skew: -1.450
Hold Relationship: -3.704
Logic Level: 2
Arrival Clock Path delay: (cell: 0.675 43.879%, 
                     route: 0.864 56.121%)
Arrival Data Path Delay: (cell: 0.391 27.251%, 
                    route: 0.843 58.741%, 
                    tC2Q: 0.201 14.009%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.090 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_6_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_6_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_6_s0/CLK        

								MPW2
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_5_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_5_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_5_s0/CLK        

								MPW3
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_1_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_1_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_1_s0/CLK        

								MPW4
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        sckclk_divider_0_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   sckclk_divider_0_s0/CLK        

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   sckclk_divider_0_s0/CLK        

								MPW5
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        clk_sck_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   clk_sck_s0/CLK                 

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   clk_sck_s0/CLK                 

								MPW6
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_D2_24_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_D2_24_s0/CLK            

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_D2_24_s0/CLK            

								MPW7
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_D5_28_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_D5_28_s0/CLK            

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_D5_28_s0/CLK            

								MPW8
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_OUT_24_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_OUT_24_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_OUT_24_s0/CLK           

								MPW9
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_OUT_16_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_OUT_16_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_OUT_16_s0/CLK           

								MPW10
MPW Summary:
Slack:          2.627
Actual Width:   3.627
Required Width: 1.000
Type:           Low Pulse Width
Clock:          clk_135
Objects:        LPF/FF_OUT_23_s0

Late clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  3.704   0.000               active clock edge time         
  3.704   0.000               clk_135                        
  3.704   0.000   tCL    FF   clk_135_inst/rpll_inst/CLKOUT  
  3.965   0.261   tNET   FF   LPF/FF_OUT_23_s0/CLK           

Early clock Path:
   AT     DELAY   TYPE   RF               NODE               
 ======= ======= ====== ==== =============================== 
  7.407   0.000               active clock edge time         
  7.407   0.000               clk_135                        
  7.407   0.000   tCL    RR   clk_135_inst/rpll_inst/CLKOUT  
  7.592   0.184   tNET   RR   LPF/FF_OUT_23_s0/CLK           

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT          NET NAME           WORST SLACK   MAX DELAY  
 ======== ========================= ============= =========== 
  2526     clk_d                     -3.564        1.621      
  963      n230_5                    2.902         1.628      
  265      sample_buffer_current_4   32.029        2.085      
  265      sample_buffer_current_4   31.810        1.449      
  129      clk_135                   2.008         0.261      
  128      n4054_4                   0.630         1.794      
  128      n4054_4                   0.262         1.341      
  126      reset_w                   -0.271        1.070      
  112      DOTSTATE[1]               31.243        2.777      
  112      hdmi_reset                0.262         1.605      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R40C41     0.903              
  R31C25     0.889              
  R39C32     0.875              
  R40C30     0.875              
  R27C22     0.875              
  R14C28     0.861              
  R25C46     0.861              
  R42C32     0.861              
  R42C41     0.861              
  R11C32     0.861              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
   SDC Command Type     State                                                                                Detail Command                                                                              
 ==================== ========= ======================================================================================================================================================================== 
  TC_CLOCK             Actived   create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add                                                                                       
  TC_CLOCK             Actived   create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add                                                                                         
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]                                  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]                            
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sck -source [get_ports {clk}] -master_clock clk -divide_by 150 -multiply_by 5 -add [get_nets {clk_sck}]                                
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]  
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {clk_sdram}]                              
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_cpu -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 14  -multiply_by 1 -add [get_nets {clk_cpu}]                          
  TC_GENERATED_CLOCK   Actived   create_generated_clock -name clk_grom -source [get_ports {clk_50}] -master_clock clk_50 -divide_by 112 -multiply_by 1 -add [get_nets {clk_grom}]                        

