verilog xil_defaultlib --include "G:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_fc2/sim/bias_ram_fc2.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_rd3/sim/bias_ram_rd3.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_weight_fc3/sim/bias_weight_fc3.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc2/sim/weight_ram_fc2.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc3/sim/weight_ram_fc3.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/sim/weight_ram_rd3.v" \
"../../../bd/design_1/ipshared/cf55/src/adder_tree.v" \
"../../../bd/design_1/ipshared/cf55/src/adder_tree3.v" \
"../../../bd/design_1/ipshared/cf55/src/asy_fifo.v" \
"../../../bd/design_1/ipshared/cf55/src/axis_rd_interface_fc.v" \
"../../../bd/design_1/ipshared/cf55/src/axis_wr_interface_fc.v" \
"../../../bd/design_1/ipshared/cf55/src/fc.v" \
"../../../bd/design_1/ipshared/cf55/src/fc_2.v" \
"../../../bd/design_1/ipshared/cf55/src/fc_3.v" \
"../../../bd/design_1/ipshared/cf55/src/fc_top_wrap.v" \
"../../../bd/design_1/ipshared/cf55/src/multi_array.v" \
"../../../bd/design_1/ipshared/cf55/src/top.v" \
"../../../bd/design_1/ipshared/cf55/src/pl_top_fc.v" \
"../../../bd/design_1/ip/design_1_pl_top_fc_0_0/sim/design_1_pl_top_fc_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
