<stg><name>pooling1d_cl<array,array<ap_fixed,32u>,config7></name>


<trans_list>

<trans id="616" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4517, i32 0, i32 0, [1 x i8]* @p_str4518, [1 x i8]* @p_str4519, [1 x i8]* @p_str4520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4521, [1 x i8]* @p_str4522)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4510, i32 0, i32 0, [1 x i8]* @p_str4511, [1 x i8]* @p_str4512, [1 x i8]* @p_str4513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4514, [1 x i8]* @p_str4515)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4503, i32 0, i32 0, [1 x i8]* @p_str4504, [1 x i8]* @p_str4505, [1 x i8]* @p_str4506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4507, [1 x i8]* @p_str4508)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4496, i32 0, i32 0, [1 x i8]* @p_str4497, [1 x i8]* @p_str4498, [1 x i8]* @p_str4499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4500, [1 x i8]* @p_str4501)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4489, i32 0, i32 0, [1 x i8]* @p_str4490, [1 x i8]* @p_str4491, [1 x i8]* @p_str4492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4493, [1 x i8]* @p_str4494)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4482, i32 0, i32 0, [1 x i8]* @p_str4483, [1 x i8]* @p_str4484, [1 x i8]* @p_str4485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4486, [1 x i8]* @p_str4487)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4475, i32 0, i32 0, [1 x i8]* @p_str4476, [1 x i8]* @p_str4477, [1 x i8]* @p_str4478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4479, [1 x i8]* @p_str4480)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4468, i32 0, i32 0, [1 x i8]* @p_str4469, [1 x i8]* @p_str4470, [1 x i8]* @p_str4471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4472, [1 x i8]* @p_str4473)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4461, i32 0, i32 0, [1 x i8]* @p_str4462, [1 x i8]* @p_str4463, [1 x i8]* @p_str4464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4465, [1 x i8]* @p_str4466)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4454, i32 0, i32 0, [1 x i8]* @p_str4455, [1 x i8]* @p_str4456, [1 x i8]* @p_str4457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4458, [1 x i8]* @p_str4459)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4447, i32 0, i32 0, [1 x i8]* @p_str4448, [1 x i8]* @p_str4449, [1 x i8]* @p_str4450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4451, [1 x i8]* @p_str4452)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4440, i32 0, i32 0, [1 x i8]* @p_str4441, [1 x i8]* @p_str4442, [1 x i8]* @p_str4443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4444, [1 x i8]* @p_str4445)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4433, i32 0, i32 0, [1 x i8]* @p_str4434, [1 x i8]* @p_str4435, [1 x i8]* @p_str4436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4437, [1 x i8]* @p_str4438)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4426, i32 0, i32 0, [1 x i8]* @p_str4427, [1 x i8]* @p_str4428, [1 x i8]* @p_str4429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4430, [1 x i8]* @p_str4431)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4419, i32 0, i32 0, [1 x i8]* @p_str4420, [1 x i8]* @p_str4421, [1 x i8]* @p_str4422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4423, [1 x i8]* @p_str4424)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4412, i32 0, i32 0, [1 x i8]* @p_str4413, [1 x i8]* @p_str4414, [1 x i8]* @p_str4415, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4416, [1 x i8]* @p_str4417)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4405, i32 0, i32 0, [1 x i8]* @p_str4406, [1 x i8]* @p_str4407, [1 x i8]* @p_str4408, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4409, [1 x i8]* @p_str4410)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4398, i32 0, i32 0, [1 x i8]* @p_str4399, [1 x i8]* @p_str4400, [1 x i8]* @p_str4401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4402, [1 x i8]* @p_str4403)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4391, i32 0, i32 0, [1 x i8]* @p_str4392, [1 x i8]* @p_str4393, [1 x i8]* @p_str4394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4395, [1 x i8]* @p_str4396)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4384, i32 0, i32 0, [1 x i8]* @p_str4385, [1 x i8]* @p_str4386, [1 x i8]* @p_str4387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4388, [1 x i8]* @p_str4389)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4377, i32 0, i32 0, [1 x i8]* @p_str4378, [1 x i8]* @p_str4379, [1 x i8]* @p_str4380, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4381, [1 x i8]* @p_str4382)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4370, i32 0, i32 0, [1 x i8]* @p_str4371, [1 x i8]* @p_str4372, [1 x i8]* @p_str4373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4374, [1 x i8]* @p_str4375)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4363, i32 0, i32 0, [1 x i8]* @p_str4364, [1 x i8]* @p_str4365, [1 x i8]* @p_str4366, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4367, [1 x i8]* @p_str4368)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4356, i32 0, i32 0, [1 x i8]* @p_str4357, [1 x i8]* @p_str4358, [1 x i8]* @p_str4359, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4360, [1 x i8]* @p_str4361)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4349, i32 0, i32 0, [1 x i8]* @p_str4350, [1 x i8]* @p_str4351, [1 x i8]* @p_str4352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4353, [1 x i8]* @p_str4354)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4342, i32 0, i32 0, [1 x i8]* @p_str4343, [1 x i8]* @p_str4344, [1 x i8]* @p_str4345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4346, [1 x i8]* @p_str4347)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4335, i32 0, i32 0, [1 x i8]* @p_str4336, [1 x i8]* @p_str4337, [1 x i8]* @p_str4338, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4339, [1 x i8]* @p_str4340)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4328, i32 0, i32 0, [1 x i8]* @p_str4329, [1 x i8]* @p_str4330, [1 x i8]* @p_str4331, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4332, [1 x i8]* @p_str4333)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4321, i32 0, i32 0, [1 x i8]* @p_str4322, [1 x i8]* @p_str4323, [1 x i8]* @p_str4324, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4325, [1 x i8]* @p_str4326)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4314, i32 0, i32 0, [1 x i8]* @p_str4315, [1 x i8]* @p_str4316, [1 x i8]* @p_str4317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4318, [1 x i8]* @p_str4319)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4307, i32 0, i32 0, [1 x i8]* @p_str4308, [1 x i8]* @p_str4309, [1 x i8]* @p_str4310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4311, [1 x i8]* @p_str4312)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4300, i32 0, i32 0, [1 x i8]* @p_str4301, [1 x i8]* @p_str4302, [1 x i8]* @p_str4303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4304, [1 x i8]* @p_str4305)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4293, i32 0, i32 0, [1 x i8]* @p_str4294, [1 x i8]* @p_str4295, [1 x i8]* @p_str4296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4297, [1 x i8]* @p_str4298)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4286, i32 0, i32 0, [1 x i8]* @p_str4287, [1 x i8]* @p_str4288, [1 x i8]* @p_str4289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4290, [1 x i8]* @p_str4291)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4279, i32 0, i32 0, [1 x i8]* @p_str4280, [1 x i8]* @p_str4281, [1 x i8]* @p_str4282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4283, [1 x i8]* @p_str4284)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4272, i32 0, i32 0, [1 x i8]* @p_str4273, [1 x i8]* @p_str4274, [1 x i8]* @p_str4275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4276, [1 x i8]* @p_str4277)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4265, i32 0, i32 0, [1 x i8]* @p_str4266, [1 x i8]* @p_str4267, [1 x i8]* @p_str4268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4269, [1 x i8]* @p_str4270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4258, i32 0, i32 0, [1 x i8]* @p_str4259, [1 x i8]* @p_str4260, [1 x i8]* @p_str4261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4262, [1 x i8]* @p_str4263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4251, i32 0, i32 0, [1 x i8]* @p_str4252, [1 x i8]* @p_str4253, [1 x i8]* @p_str4254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4255, [1 x i8]* @p_str4256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4244, i32 0, i32 0, [1 x i8]* @p_str4245, [1 x i8]* @p_str4246, [1 x i8]* @p_str4247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4248, [1 x i8]* @p_str4249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4237, i32 0, i32 0, [1 x i8]* @p_str4238, [1 x i8]* @p_str4239, [1 x i8]* @p_str4240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4241, [1 x i8]* @p_str4242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4230, i32 0, i32 0, [1 x i8]* @p_str4231, [1 x i8]* @p_str4232, [1 x i8]* @p_str4233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4234, [1 x i8]* @p_str4235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:42  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4223, i32 0, i32 0, [1 x i8]* @p_str4224, [1 x i8]* @p_str4225, [1 x i8]* @p_str4226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4227, [1 x i8]* @p_str4228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4216, i32 0, i32 0, [1 x i8]* @p_str4217, [1 x i8]* @p_str4218, [1 x i8]* @p_str4219, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4220, [1 x i8]* @p_str4221)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:44  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4209, i32 0, i32 0, [1 x i8]* @p_str4210, [1 x i8]* @p_str4211, [1 x i8]* @p_str4212, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4213, [1 x i8]* @p_str4214)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:45  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4202, i32 0, i32 0, [1 x i8]* @p_str4203, [1 x i8]* @p_str4204, [1 x i8]* @p_str4205, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4206, [1 x i8]* @p_str4207)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4195, i32 0, i32 0, [1 x i8]* @p_str4196, [1 x i8]* @p_str4197, [1 x i8]* @p_str4198, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4199, [1 x i8]* @p_str4200)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:47  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4188, i32 0, i32 0, [1 x i8]* @p_str4189, [1 x i8]* @p_str4190, [1 x i8]* @p_str4191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4192, [1 x i8]* @p_str4193)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:48  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4181, i32 0, i32 0, [1 x i8]* @p_str4182, [1 x i8]* @p_str4183, [1 x i8]* @p_str4184, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4185, [1 x i8]* @p_str4186)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:49  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4174, i32 0, i32 0, [1 x i8]* @p_str4175, [1 x i8]* @p_str4176, [1 x i8]* @p_str4177, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4178, [1 x i8]* @p_str4179)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:50  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4167, i32 0, i32 0, [1 x i8]* @p_str4168, [1 x i8]* @p_str4169, [1 x i8]* @p_str4170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4171, [1 x i8]* @p_str4172)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:51  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4160, i32 0, i32 0, [1 x i8]* @p_str4161, [1 x i8]* @p_str4162, [1 x i8]* @p_str4163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4164, [1 x i8]* @p_str4165)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:52  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4153, i32 0, i32 0, [1 x i8]* @p_str4154, [1 x i8]* @p_str4155, [1 x i8]* @p_str4156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4157, [1 x i8]* @p_str4158)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:53  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4146, i32 0, i32 0, [1 x i8]* @p_str4147, [1 x i8]* @p_str4148, [1 x i8]* @p_str4149, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4150, [1 x i8]* @p_str4151)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:54  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4139, i32 0, i32 0, [1 x i8]* @p_str4140, [1 x i8]* @p_str4141, [1 x i8]* @p_str4142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4143, [1 x i8]* @p_str4144)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:55  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4132, i32 0, i32 0, [1 x i8]* @p_str4133, [1 x i8]* @p_str4134, [1 x i8]* @p_str4135, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4136, [1 x i8]* @p_str4137)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:56  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4125, i32 0, i32 0, [1 x i8]* @p_str4126, [1 x i8]* @p_str4127, [1 x i8]* @p_str4128, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4129, [1 x i8]* @p_str4130)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:57  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4118, i32 0, i32 0, [1 x i8]* @p_str4119, [1 x i8]* @p_str4120, [1 x i8]* @p_str4121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4122, [1 x i8]* @p_str4123)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:58  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4111, i32 0, i32 0, [1 x i8]* @p_str4112, [1 x i8]* @p_str4113, [1 x i8]* @p_str4114, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4115, [1 x i8]* @p_str4116)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:59  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4104, i32 0, i32 0, [1 x i8]* @p_str4105, [1 x i8]* @p_str4106, [1 x i8]* @p_str4107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4108, [1 x i8]* @p_str4109)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:60  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4097, i32 0, i32 0, [1 x i8]* @p_str4098, [1 x i8]* @p_str4099, [1 x i8]* @p_str4100, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4101, [1 x i8]* @p_str4102)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:61  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4090, i32 0, i32 0, [1 x i8]* @p_str4091, [1 x i8]* @p_str4092, [1 x i8]* @p_str4093, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4094, [1 x i8]* @p_str4095)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:62  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4083, i32 0, i32 0, [1 x i8]* @p_str4084, [1 x i8]* @p_str4085, [1 x i8]* @p_str4086, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4087, [1 x i8]* @p_str4088)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:63  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4076, i32 0, i32 0, [1 x i8]* @p_str4077, [1 x i8]* @p_str4078, [1 x i8]* @p_str4079, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4080, [1 x i8]* @p_str4081)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:64  %data_window_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_0_V_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:65  %empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str246, [1 x i8]* @p_str246, i32 11, i32 11, i16* %data_window_0_V_V, i16* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:66  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str247, i32 0, i32 0, [1 x i8]* @p_str248, [1 x i8]* @p_str249, [1 x i8]* @p_str250, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str252)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:67  %data_window_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_1_V_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:68  %empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str253, [1 x i8]* @p_str253, i32 11, i32 11, i16* %data_window_1_V_V, i16* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:69  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str254, i32 0, i32 0, [1 x i8]* @p_str255, [1 x i8]* @p_str256, [1 x i8]* @p_str257, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str258, [1 x i8]* @p_str259)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:70  %data_window_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_2_V_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:71  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str260, [1 x i8]* @p_str260, i32 11, i32 11, i16* %data_window_2_V_V, i16* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:72  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str261, i32 0, i32 0, [1 x i8]* @p_str262, [1 x i8]* @p_str263, [1 x i8]* @p_str264, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str265, [1 x i8]* @p_str266)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:73  %data_window_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_3_V_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:74  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str267, [1 x i8]* @p_str267, i32 11, i32 11, i16* %data_window_3_V_V, i16* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:75  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str268, i32 0, i32 0, [1 x i8]* @p_str269, [1 x i8]* @p_str270, [1 x i8]* @p_str271, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str272, [1 x i8]* @p_str273)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:76  %data_window_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_4_V_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:77  %empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str274, [1 x i8]* @p_str274, i32 11, i32 11, i16* %data_window_4_V_V, i16* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:78  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str275, i32 0, i32 0, [1 x i8]* @p_str276, [1 x i8]* @p_str277, [1 x i8]* @p_str278, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str279, [1 x i8]* @p_str280)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:79  %data_window_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_5_V_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:80  %empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str281, [1 x i8]* @p_str281, i32 11, i32 11, i16* %data_window_5_V_V, i16* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:81  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str282, i32 0, i32 0, [1 x i8]* @p_str283, [1 x i8]* @p_str284, [1 x i8]* @p_str285, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str286, [1 x i8]* @p_str287)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:82  %data_window_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_6_V_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:83  %empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str288, [1 x i8]* @p_str288, i32 11, i32 11, i16* %data_window_6_V_V, i16* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:84  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str289, i32 0, i32 0, [1 x i8]* @p_str290, [1 x i8]* @p_str291, [1 x i8]* @p_str292, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str293, [1 x i8]* @p_str294)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:85  %data_window_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_7_V_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:86  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str295, [1 x i8]* @p_str295, i32 11, i32 11, i16* %data_window_7_V_V, i16* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:87  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str296, i32 0, i32 0, [1 x i8]* @p_str297, [1 x i8]* @p_str298, [1 x i8]* @p_str299, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str300, [1 x i8]* @p_str301)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:88  %data_window_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_8_V_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:89  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str302, [1 x i8]* @p_str302, i32 11, i32 11, i16* %data_window_8_V_V, i16* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:90  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str303, i32 0, i32 0, [1 x i8]* @p_str304, [1 x i8]* @p_str305, [1 x i8]* @p_str306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str307, [1 x i8]* @p_str308)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:91  %data_window_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_9_V_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:92  %empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str309, [1 x i8]* @p_str309, i32 11, i32 11, i16* %data_window_9_V_V, i16* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:93  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str310, i32 0, i32 0, [1 x i8]* @p_str311, [1 x i8]* @p_str312, [1 x i8]* @p_str313, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str314, [1 x i8]* @p_str315)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:94  %data_window_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_10_V_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:95  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str316, [1 x i8]* @p_str316, i32 11, i32 11, i16* %data_window_10_V_V, i16* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:96  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str317, i32 0, i32 0, [1 x i8]* @p_str318, [1 x i8]* @p_str319, [1 x i8]* @p_str320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str321, [1 x i8]* @p_str322)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:97  %data_window_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_11_V_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:98  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str323, [1 x i8]* @p_str323, i32 11, i32 11, i16* %data_window_11_V_V, i16* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:99  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:100  %data_window_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_12_V_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:101  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str330, [1 x i8]* @p_str330, i32 11, i32 11, i16* %data_window_12_V_V, i16* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:102  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str331, i32 0, i32 0, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str335, [1 x i8]* @p_str336)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:103  %data_window_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_13_V_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:104  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str337, [1 x i8]* @p_str337, i32 11, i32 11, i16* %data_window_13_V_V, i16* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:105  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str338, i32 0, i32 0, [1 x i8]* @p_str339, [1 x i8]* @p_str340, [1 x i8]* @p_str341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str342, [1 x i8]* @p_str343)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:106  %data_window_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_14_V_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:107  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str344, [1 x i8]* @p_str344, i32 11, i32 11, i16* %data_window_14_V_V, i16* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:108  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str345, i32 0, i32 0, [1 x i8]* @p_str346, [1 x i8]* @p_str347, [1 x i8]* @p_str348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str349, [1 x i8]* @p_str350)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:109  %data_window_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_15_V_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:110  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str351, [1 x i8]* @p_str351, i32 11, i32 11, i16* %data_window_15_V_V, i16* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:111  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str352, i32 0, i32 0, [1 x i8]* @p_str353, [1 x i8]* @p_str354, [1 x i8]* @p_str355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str356, [1 x i8]* @p_str357)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:112  %data_window_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_16_V_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:113  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str358, [1 x i8]* @p_str358, i32 11, i32 11, i16* %data_window_16_V_V, i16* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:114  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str359, i32 0, i32 0, [1 x i8]* @p_str360, [1 x i8]* @p_str361, [1 x i8]* @p_str362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str363, [1 x i8]* @p_str364)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:115  %data_window_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_17_V_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:116  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str365, [1 x i8]* @p_str365, i32 11, i32 11, i16* %data_window_17_V_V, i16* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:117  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str366, i32 0, i32 0, [1 x i8]* @p_str367, [1 x i8]* @p_str368, [1 x i8]* @p_str369, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str370, [1 x i8]* @p_str371)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:118  %data_window_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_18_V_V"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:119  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str372, [1 x i8]* @p_str372, i32 11, i32 11, i16* %data_window_18_V_V, i16* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:120  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str373, i32 0, i32 0, [1 x i8]* @p_str374, [1 x i8]* @p_str375, [1 x i8]* @p_str376, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str377, [1 x i8]* @p_str378)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:121  %data_window_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_19_V_V"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:122  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str379, [1 x i8]* @p_str379, i32 11, i32 11, i16* %data_window_19_V_V, i16* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:123  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str380, i32 0, i32 0, [1 x i8]* @p_str381, [1 x i8]* @p_str382, [1 x i8]* @p_str383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str384, [1 x i8]* @p_str385)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:124  %data_window_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_20_V_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:125  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str386, [1 x i8]* @p_str386, i32 11, i32 11, i16* %data_window_20_V_V, i16* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:126  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str387, i32 0, i32 0, [1 x i8]* @p_str388, [1 x i8]* @p_str389, [1 x i8]* @p_str390, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str391, [1 x i8]* @p_str392)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:127  %data_window_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_21_V_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:128  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str393, [1 x i8]* @p_str393, i32 11, i32 11, i16* %data_window_21_V_V, i16* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:129  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str394, i32 0, i32 0, [1 x i8]* @p_str395, [1 x i8]* @p_str396, [1 x i8]* @p_str397, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str398, [1 x i8]* @p_str399)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:130  %data_window_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_22_V_V"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:131  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str400, [1 x i8]* @p_str400, i32 11, i32 11, i16* %data_window_22_V_V, i16* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:132  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str401, i32 0, i32 0, [1 x i8]* @p_str402, [1 x i8]* @p_str403, [1 x i8]* @p_str404, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str405, [1 x i8]* @p_str406)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:133  %data_window_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_23_V_V"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:134  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str407, [1 x i8]* @p_str407, i32 11, i32 11, i16* %data_window_23_V_V, i16* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:135  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str408, i32 0, i32 0, [1 x i8]* @p_str409, [1 x i8]* @p_str410, [1 x i8]* @p_str411, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str412, [1 x i8]* @p_str413)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:136  %data_window_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_24_V_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:137  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str414, [1 x i8]* @p_str414, i32 11, i32 11, i16* %data_window_24_V_V, i16* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:138  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str415, i32 0, i32 0, [1 x i8]* @p_str416, [1 x i8]* @p_str417, [1 x i8]* @p_str418, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str419, [1 x i8]* @p_str420)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:139  %data_window_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_25_V_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:140  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str421, [1 x i8]* @p_str421, i32 11, i32 11, i16* %data_window_25_V_V, i16* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:141  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str422, i32 0, i32 0, [1 x i8]* @p_str423, [1 x i8]* @p_str424, [1 x i8]* @p_str425, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str426, [1 x i8]* @p_str427)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:142  %data_window_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_26_V_V"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:143  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str428, [1 x i8]* @p_str428, i32 11, i32 11, i16* %data_window_26_V_V, i16* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:144  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str429, i32 0, i32 0, [1 x i8]* @p_str430, [1 x i8]* @p_str431, [1 x i8]* @p_str432, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str433, [1 x i8]* @p_str434)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:145  %data_window_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_27_V_V"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:146  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str435, [1 x i8]* @p_str435, i32 11, i32 11, i16* %data_window_27_V_V, i16* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:147  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str436, i32 0, i32 0, [1 x i8]* @p_str437, [1 x i8]* @p_str438, [1 x i8]* @p_str439, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str440, [1 x i8]* @p_str441)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:148  %data_window_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_28_V_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:149  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str442, [1 x i8]* @p_str442, i32 11, i32 11, i16* %data_window_28_V_V, i16* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:150  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str443, i32 0, i32 0, [1 x i8]* @p_str444, [1 x i8]* @p_str445, [1 x i8]* @p_str446, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str447, [1 x i8]* @p_str448)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:151  %data_window_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_29_V_V"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:152  %empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str449, [1 x i8]* @p_str449, i32 11, i32 11, i16* %data_window_29_V_V, i16* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:153  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str450, i32 0, i32 0, [1 x i8]* @p_str451, [1 x i8]* @p_str452, [1 x i8]* @p_str453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str454, [1 x i8]* @p_str455)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:154  %data_window_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_30_V_V"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:155  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str456, [1 x i8]* @p_str456, i32 11, i32 11, i16* %data_window_30_V_V, i16* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:156  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str457, i32 0, i32 0, [1 x i8]* @p_str458, [1 x i8]* @p_str459, [1 x i8]* @p_str460, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str461, [1 x i8]* @p_str462)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:157  %data_window_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_31_V_V"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:158  %empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str463, [1 x i8]* @p_str463, i32 11, i32 11, i16* %data_window_31_V_V, i16* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:159  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str464, i32 0, i32 0, [1 x i8]* @p_str465, [1 x i8]* @p_str466, [1 x i8]* @p_str467, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str468, [1 x i8]* @p_str469)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:160  %data_window_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_32_V_V"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:161  %empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str470, [1 x i8]* @p_str470, i32 11, i32 11, i16* %data_window_32_V_V, i16* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:162  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str471, i32 0, i32 0, [1 x i8]* @p_str472, [1 x i8]* @p_str473, [1 x i8]* @p_str474, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str475, [1 x i8]* @p_str476)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:163  %data_window_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_33_V_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:164  %empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str477, [1 x i8]* @p_str477, i32 11, i32 11, i16* %data_window_33_V_V, i16* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:165  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str478, i32 0, i32 0, [1 x i8]* @p_str479, [1 x i8]* @p_str480, [1 x i8]* @p_str481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str482, [1 x i8]* @p_str483)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:166  %data_window_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_34_V_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:167  %empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str484, [1 x i8]* @p_str484, i32 11, i32 11, i16* %data_window_34_V_V, i16* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:168  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str485, i32 0, i32 0, [1 x i8]* @p_str486, [1 x i8]* @p_str487, [1 x i8]* @p_str488, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str489, [1 x i8]* @p_str490)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:169  %data_window_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_35_V_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:170  %empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str491, [1 x i8]* @p_str491, i32 11, i32 11, i16* %data_window_35_V_V, i16* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:171  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str492, i32 0, i32 0, [1 x i8]* @p_str493, [1 x i8]* @p_str494, [1 x i8]* @p_str495, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str496, [1 x i8]* @p_str497)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:172  %data_window_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_36_V_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:173  %empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str498, [1 x i8]* @p_str498, i32 11, i32 11, i16* %data_window_36_V_V, i16* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:174  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str499, i32 0, i32 0, [1 x i8]* @p_str500, [1 x i8]* @p_str501, [1 x i8]* @p_str502, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str503, [1 x i8]* @p_str504)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:175  %data_window_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_37_V_V"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:176  %empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str505, [1 x i8]* @p_str505, i32 11, i32 11, i16* %data_window_37_V_V, i16* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:177  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str506, i32 0, i32 0, [1 x i8]* @p_str507, [1 x i8]* @p_str508, [1 x i8]* @p_str509, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str510, [1 x i8]* @p_str511)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:178  %data_window_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_38_V_V"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:179  %empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str512, [1 x i8]* @p_str512, i32 11, i32 11, i16* %data_window_38_V_V, i16* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:180  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str513, i32 0, i32 0, [1 x i8]* @p_str514, [1 x i8]* @p_str515, [1 x i8]* @p_str516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str517, [1 x i8]* @p_str518)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:181  %data_window_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_39_V_V"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:182  %empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str519, [1 x i8]* @p_str519, i32 11, i32 11, i16* %data_window_39_V_V, i16* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:183  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str520, i32 0, i32 0, [1 x i8]* @p_str521, [1 x i8]* @p_str522, [1 x i8]* @p_str523, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str524, [1 x i8]* @p_str525)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:184  %data_window_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_40_V_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:185  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str526, [1 x i8]* @p_str526, i32 11, i32 11, i16* %data_window_40_V_V, i16* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:186  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str527, i32 0, i32 0, [1 x i8]* @p_str528, [1 x i8]* @p_str529, [1 x i8]* @p_str530, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str531, [1 x i8]* @p_str532)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:187  %data_window_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_41_V_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:188  %empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str533, [1 x i8]* @p_str533, i32 11, i32 11, i16* %data_window_41_V_V, i16* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:189  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str534, i32 0, i32 0, [1 x i8]* @p_str535, [1 x i8]* @p_str536, [1 x i8]* @p_str537, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str538, [1 x i8]* @p_str539)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:190  %data_window_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_42_V_V"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:191  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str540, [1 x i8]* @p_str540, i32 11, i32 11, i16* %data_window_42_V_V, i16* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:192  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str541, i32 0, i32 0, [1 x i8]* @p_str542, [1 x i8]* @p_str543, [1 x i8]* @p_str544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str545, [1 x i8]* @p_str546)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:193  %data_window_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_43_V_V"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:194  %empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str547, [1 x i8]* @p_str547, i32 11, i32 11, i16* %data_window_43_V_V, i16* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:195  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str548, i32 0, i32 0, [1 x i8]* @p_str549, [1 x i8]* @p_str550, [1 x i8]* @p_str551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str552, [1 x i8]* @p_str553)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:196  %data_window_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_44_V_V"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:197  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str554, [1 x i8]* @p_str554, i32 11, i32 11, i16* %data_window_44_V_V, i16* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:198  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str555, i32 0, i32 0, [1 x i8]* @p_str556, [1 x i8]* @p_str557, [1 x i8]* @p_str558, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str559, [1 x i8]* @p_str560)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:199  %data_window_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_45_V_V"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:200  %empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str561, [1 x i8]* @p_str561, i32 11, i32 11, i16* %data_window_45_V_V, i16* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:201  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str562, i32 0, i32 0, [1 x i8]* @p_str563, [1 x i8]* @p_str564, [1 x i8]* @p_str565, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str566, [1 x i8]* @p_str567)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:202  %data_window_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_46_V_V"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:203  %empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str568, [1 x i8]* @p_str568, i32 11, i32 11, i16* %data_window_46_V_V, i16* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:204  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str569, i32 0, i32 0, [1 x i8]* @p_str570, [1 x i8]* @p_str571, [1 x i8]* @p_str572, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str573, [1 x i8]* @p_str574)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:205  %data_window_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_47_V_V"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:206  %empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str575, [1 x i8]* @p_str575, i32 11, i32 11, i16* %data_window_47_V_V, i16* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:207  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str576, i32 0, i32 0, [1 x i8]* @p_str577, [1 x i8]* @p_str578, [1 x i8]* @p_str579, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str580, [1 x i8]* @p_str581)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:208  %data_window_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_48_V_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:209  %empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str582, [1 x i8]* @p_str582, i32 11, i32 11, i16* %data_window_48_V_V, i16* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:210  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str583, i32 0, i32 0, [1 x i8]* @p_str584, [1 x i8]* @p_str585, [1 x i8]* @p_str586, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str587, [1 x i8]* @p_str588)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:211  %data_window_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_49_V_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:212  %empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str589, [1 x i8]* @p_str589, i32 11, i32 11, i16* %data_window_49_V_V, i16* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:213  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str590, i32 0, i32 0, [1 x i8]* @p_str591, [1 x i8]* @p_str592, [1 x i8]* @p_str593, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str594, [1 x i8]* @p_str595)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:214  %data_window_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_50_V_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:215  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str596, [1 x i8]* @p_str596, i32 11, i32 11, i16* %data_window_50_V_V, i16* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:216  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str597, i32 0, i32 0, [1 x i8]* @p_str598, [1 x i8]* @p_str599, [1 x i8]* @p_str600, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str601, [1 x i8]* @p_str602)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:217  %data_window_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_51_V_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:218  %empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str603, [1 x i8]* @p_str603, i32 11, i32 11, i16* %data_window_51_V_V, i16* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:219  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str604, i32 0, i32 0, [1 x i8]* @p_str605, [1 x i8]* @p_str606, [1 x i8]* @p_str607, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str608, [1 x i8]* @p_str609)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:220  %data_window_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_52_V_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:221  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str610, [1 x i8]* @p_str610, i32 11, i32 11, i16* %data_window_52_V_V, i16* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:222  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str611, i32 0, i32 0, [1 x i8]* @p_str612, [1 x i8]* @p_str613, [1 x i8]* @p_str614, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str615, [1 x i8]* @p_str616)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:223  %data_window_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_53_V_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:224  %empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str617, [1 x i8]* @p_str617, i32 11, i32 11, i16* %data_window_53_V_V, i16* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:225  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str618, i32 0, i32 0, [1 x i8]* @p_str619, [1 x i8]* @p_str620, [1 x i8]* @p_str621, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str622, [1 x i8]* @p_str623)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:226  %data_window_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_54_V_V"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:227  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str624, [1 x i8]* @p_str624, i32 11, i32 11, i16* %data_window_54_V_V, i16* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:228  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str625, i32 0, i32 0, [1 x i8]* @p_str626, [1 x i8]* @p_str627, [1 x i8]* @p_str628, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str629, [1 x i8]* @p_str630)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:229  %data_window_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_55_V_V"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:230  %empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str631, [1 x i8]* @p_str631, i32 11, i32 11, i16* %data_window_55_V_V, i16* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:231  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str632, i32 0, i32 0, [1 x i8]* @p_str633, [1 x i8]* @p_str634, [1 x i8]* @p_str635, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str636, [1 x i8]* @p_str637)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:232  %data_window_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_56_V_V"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:233  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str638, [1 x i8]* @p_str638, i32 11, i32 11, i16* %data_window_56_V_V, i16* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:234  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str639, i32 0, i32 0, [1 x i8]* @p_str640, [1 x i8]* @p_str641, [1 x i8]* @p_str642, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str643, [1 x i8]* @p_str644)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:235  %data_window_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_57_V_V"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:236  %empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str645, [1 x i8]* @p_str645, i32 11, i32 11, i16* %data_window_57_V_V, i16* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:237  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str646, i32 0, i32 0, [1 x i8]* @p_str647, [1 x i8]* @p_str648, [1 x i8]* @p_str649, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str650, [1 x i8]* @p_str651)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:238  %data_window_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_58_V_V"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:239  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str652, [1 x i8]* @p_str652, i32 11, i32 11, i16* %data_window_58_V_V, i16* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:240  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str653, i32 0, i32 0, [1 x i8]* @p_str654, [1 x i8]* @p_str655, [1 x i8]* @p_str656, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str657, [1 x i8]* @p_str658)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:241  %data_window_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_59_V_V"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:242  %empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str659, [1 x i8]* @p_str659, i32 11, i32 11, i16* %data_window_59_V_V, i16* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:243  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str660, i32 0, i32 0, [1 x i8]* @p_str661, [1 x i8]* @p_str662, [1 x i8]* @p_str663, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str664, [1 x i8]* @p_str665)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:244  %data_window_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_60_V_V"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:245  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str666, [1 x i8]* @p_str666, i32 11, i32 11, i16* %data_window_60_V_V, i16* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:246  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str667, i32 0, i32 0, [1 x i8]* @p_str668, [1 x i8]* @p_str669, [1 x i8]* @p_str670, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str671, [1 x i8]* @p_str672)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:247  %data_window_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_61_V_V"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:248  %empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str673, [1 x i8]* @p_str673, i32 11, i32 11, i16* %data_window_61_V_V, i16* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:249  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str674, i32 0, i32 0, [1 x i8]* @p_str675, [1 x i8]* @p_str676, [1 x i8]* @p_str677, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str678, [1 x i8]* @p_str679)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:250  %data_window_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_62_V_V"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:251  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str680, [1 x i8]* @p_str680, i32 11, i32 11, i16* %data_window_62_V_V, i16* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:252  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str681, i32 0, i32 0, [1 x i8]* @p_str682, [1 x i8]* @p_str683, [1 x i8]* @p_str684, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str685, [1 x i8]* @p_str686)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:253  %data_window_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_63_V_V"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.preheader:254  %empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str687, [1 x i8]* @p_str687, i32 11, i32 11, i16* %data_window_63_V_V, i16* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.i.preheader:255  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str688, i32 0, i32 0, [1 x i8]* @p_str689, [1 x i8]* @p_str690, [1 x i8]* @p_str691, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str692, [1 x i8]* @p_str693)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:256  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %wp_idx = phi i5 [ %i_iw, %ReadInputWidth_end ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="wp_idx"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %icmp_ln358 = icmp eq i5 %wp_idx, -9

]]></Node>
<StgValue><ssdm name="icmp_ln358"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %i_iw = add i5 %wp_idx, 1

]]></Node>
<StgValue><ssdm name="i_iw"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln358, label %"pooling1d_encoded_cl<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config7>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_begin:39  %icmp_ln304 = icmp ult i5 %wp_idx, -10

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:40  %zext_ln305 = zext i5 %wp_idx to i64

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReadInputWidth_begin:41  %pool_table_width12_addr = getelementptr [23 x i1]* @pool_table_width12, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="pool_table_width12_addr"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:42  %pool_table_width12_load = load i1* %pool_table_width12_addr, align 1

]]></Node>
<StgValue><ssdm name="pool_table_width12_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str47, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln358" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_end:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="278" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:42  %pool_table_width12_load = load i1* %pool_table_width12_addr, align 1

]]></Node>
<StgValue><ssdm name="pool_table_width12_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="279" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
ReadInputWidth_begin:43  %filt_mask_V = select i1 %pool_table_width12_load, i2 -2, i2 1

]]></Node>
<StgValue><ssdm name="filt_mask_V"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
ReadInputWidth_begin:44  %select_ln304 = select i1 %icmp_ln304, i2 %filt_mask_V, i2 0

]]></Node>
<StgValue><ssdm name="select_ln304"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReadInputWidth_begin:45  %icmp_ln895 = icmp eq i2 %select_ln304, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_begin:46  br i1 %icmp_ln895, label %._crit_edge1.i.i.31, label %._crit_edge1.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge1.i.i.0:0  %icmp_ln177 = icmp eq i2 %select_ln304, 1

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.0:1  br i1 %icmp_ln177, label %branch1984, label %branch1985

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08682:0  br i1 %icmp_ln177, label %branch1922, label %branch1923

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08617:0  br i1 %icmp_ln177, label %branch1860, label %branch1861

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08552:0  br i1 %icmp_ln177, label %branch1798, label %branch1799

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08487:0  br i1 %icmp_ln177, label %branch1736, label %branch1737

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08422:0  br i1 %icmp_ln177, label %branch1674, label %branch1675

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08357:0  br i1 %icmp_ln177, label %branch1612, label %branch1613

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08292:0  br i1 %icmp_ln177, label %branch1550, label %branch1551

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08227:0  br i1 %icmp_ln177, label %branch1488, label %branch1489

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08162:0  br i1 %icmp_ln177, label %branch1426, label %branch1427

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08097:0  br i1 %icmp_ln177, label %branch1364, label %branch1365

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.08032:0  br i1 %icmp_ln177, label %branch1302, label %branch1303

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07967:0  br i1 %icmp_ln177, label %branch1240, label %branch1241

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07902:0  br i1 %icmp_ln177, label %branch1178, label %branch1179

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07837:0  br i1 %icmp_ln177, label %branch1116, label %branch1117

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07772:0  br i1 %icmp_ln177, label %branch1054, label %branch1055

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07707:0  br i1 %icmp_ln177, label %branch992, label %branch993

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07642:0  br i1 %icmp_ln177, label %branch930, label %branch931

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07577:0  br i1 %icmp_ln177, label %branch868, label %branch869

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07512:0  br i1 %icmp_ln177, label %branch806, label %branch807

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07447:0  br i1 %icmp_ln177, label %branch744, label %branch745

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07382:0  br i1 %icmp_ln177, label %branch682, label %branch683

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07317:0  br i1 %icmp_ln177, label %branch620, label %branch621

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07252:0  br i1 %icmp_ln177, label %branch558, label %branch559

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07187:0  br i1 %icmp_ln177, label %branch496, label %branch497

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07122:0  br i1 %icmp_ln177, label %branch434, label %branch435

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.07057:0  br i1 %icmp_ln177, label %branch372, label %branch373

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.06992:0  br i1 %icmp_ln177, label %branch310, label %branch311

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.06927:0  br i1 %icmp_ln177, label %branch248, label %branch249

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.06862:0  br i1 %icmp_ln177, label %branch186, label %branch187

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.06797:0  br i1 %icmp_ln177, label %branch124, label %branch125

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.06732:0  br i1 %icmp_ln177, label %branch62, label %branch63

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i.06667:0  br label %._crit_edge1.i.i.31

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge1.i.i.31:0  %icmp_ln879 = icmp eq i2 %select_ln304, -2

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i.i.31:1  br i1 %icmp_ln879, label %.preheader.i.i.0, label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln358"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:2  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str54)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln361"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_begin:4  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str54, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
ReadInputWidth_begin:5  %empty_95 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V, i16* %data_V_data_16_V, i16* %data_V_data_17_V, i16* %data_V_data_18_V, i16* %data_V_data_19_V, i16* %data_V_data_20_V, i16* %data_V_data_21_V, i16* %data_V_data_22_V, i16* %data_V_data_23_V, i16* %data_V_data_24_V, i16* %data_V_data_25_V, i16* %data_V_data_26_V, i16* %data_V_data_27_V, i16* %data_V_data_28_V, i16* %data_V_data_29_V, i16* %data_V_data_30_V, i16* %data_V_data_31_V)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:6  %tmp_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:7  %tmp_V_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 1

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:8  %tmp_V_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 2

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:9  %tmp_V_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 3

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:10  %tmp_V_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 4

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:11  %tmp_V_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 5

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:12  %tmp_V_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 6

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:13  %tmp_V_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 7

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:14  %tmp_V_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 8

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:15  %tmp_V_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 9

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:16  %tmp_V_10 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 10

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:17  %tmp_V_11 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 11

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:18  %tmp_V_12 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 12

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:19  %tmp_V_13 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 13

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:20  %tmp_V_14 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 14

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:21  %tmp_V_15 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 15

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:22  %tmp_V_16 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 16

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:23  %tmp_V_17 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 17

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:24  %tmp_V_18 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 18

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:25  %tmp_V_19 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 19

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:26  %tmp_V_20 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 20

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:27  %tmp_V_21 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 21

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:28  %tmp_V_22 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 22

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:29  %tmp_V_23 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 23

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:30  %tmp_V_24 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 24

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:31  %tmp_V_25 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 25

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:32  %tmp_V_26 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 26

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:33  %tmp_V_27 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 27

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:34  %tmp_V_28 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 28

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:35  %tmp_V_29 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 29

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:36  %tmp_V_30 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 30

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="512">
<![CDATA[
ReadInputWidth_begin:37  %tmp_V_31 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_95, 31

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:38  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str43) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1985:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch1985:1  br label %._crit_edge1.i.i.08682

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1984:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch1984:1  br label %._crit_edge1.i.i.08682

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1923:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch1923:1  br label %._crit_edge1.i.i.08617

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1922:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
branch1922:1  br label %._crit_edge1.i.i.08617

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1861:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_5_V_V, i16 %tmp_V_2)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch1861:1  br label %._crit_edge1.i.i.08552

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1860:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_4_V_V, i16 %tmp_V_2)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch1860:1  br label %._crit_edge1.i.i.08552

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1799:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_7_V_V, i16 %tmp_V_3)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch1799:1  br label %._crit_edge1.i.i.08487

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1798:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_6_V_V, i16 %tmp_V_3)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch1798:1  br label %._crit_edge1.i.i.08487

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1737:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_9_V_V, i16 %tmp_V_4)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch1737:1  br label %._crit_edge1.i.i.08422

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1736:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_8_V_V, i16 %tmp_V_4)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch1736:1  br label %._crit_edge1.i.i.08422

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1675:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_11_V_V, i16 %tmp_V_5)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch1675:1  br label %._crit_edge1.i.i.08357

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1674:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_10_V_V, i16 %tmp_V_5)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch1674:1  br label %._crit_edge1.i.i.08357

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1613:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_13_V_V, i16 %tmp_V_6)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch1613:1  br label %._crit_edge1.i.i.08292

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1612:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_12_V_V, i16 %tmp_V_6)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch1612:1  br label %._crit_edge1.i.i.08292

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1551:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_15_V_V, i16 %tmp_V_7)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch1551:1  br label %._crit_edge1.i.i.08227

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1550:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_14_V_V, i16 %tmp_V_7)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch1550:1  br label %._crit_edge1.i.i.08227

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1489:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_17_V_V, i16 %tmp_V_8)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch1489:1  br label %._crit_edge1.i.i.08162

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1488:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_16_V_V, i16 %tmp_V_8)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch1488:1  br label %._crit_edge1.i.i.08162

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1427:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_19_V_V, i16 %tmp_V_9)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch1427:1  br label %._crit_edge1.i.i.08097

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1426:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_18_V_V, i16 %tmp_V_9)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch1426:1  br label %._crit_edge1.i.i.08097

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1365:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_21_V_V, i16 %tmp_V_10)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch1365:1  br label %._crit_edge1.i.i.08032

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1364:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_20_V_V, i16 %tmp_V_10)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch1364:1  br label %._crit_edge1.i.i.08032

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1303:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_23_V_V, i16 %tmp_V_11)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch1303:1  br label %._crit_edge1.i.i.07967

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1302:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_22_V_V, i16 %tmp_V_11)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch1302:1  br label %._crit_edge1.i.i.07967

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1241:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_25_V_V, i16 %tmp_V_12)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch1241:1  br label %._crit_edge1.i.i.07902

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1240:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_24_V_V, i16 %tmp_V_12)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch1240:1  br label %._crit_edge1.i.i.07902

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1179:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_27_V_V, i16 %tmp_V_13)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch1179:1  br label %._crit_edge1.i.i.07837

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1178:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_26_V_V, i16 %tmp_V_13)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch1178:1  br label %._crit_edge1.i.i.07837

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1117:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_29_V_V, i16 %tmp_V_14)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch1117:1  br label %._crit_edge1.i.i.07772

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1116:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_28_V_V, i16 %tmp_V_14)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch1116:1  br label %._crit_edge1.i.i.07772

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1055:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_31_V_V, i16 %tmp_V_15)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch1055:1  br label %._crit_edge1.i.i.07707

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1054:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_30_V_V, i16 %tmp_V_15)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch1054:1  br label %._crit_edge1.i.i.07707

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch993:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_33_V_V, i16 %tmp_V_16)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
branch993:1  br label %._crit_edge1.i.i.07642

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch992:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_32_V_V, i16 %tmp_V_16)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch992:1  br label %._crit_edge1.i.i.07642

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch931:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_35_V_V, i16 %tmp_V_17)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch931:1  br label %._crit_edge1.i.i.07577

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch930:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_34_V_V, i16 %tmp_V_17)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch930:1  br label %._crit_edge1.i.i.07577

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch869:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_37_V_V, i16 %tmp_V_18)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
branch869:1  br label %._crit_edge1.i.i.07512

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch868:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_36_V_V, i16 %tmp_V_18)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch868:1  br label %._crit_edge1.i.i.07512

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch807:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_39_V_V, i16 %tmp_V_19)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
branch807:1  br label %._crit_edge1.i.i.07447

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch806:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_38_V_V, i16 %tmp_V_19)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch806:1  br label %._crit_edge1.i.i.07447

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch745:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_41_V_V, i16 %tmp_V_20)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch745:1  br label %._crit_edge1.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch744:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_40_V_V, i16 %tmp_V_20)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch744:1  br label %._crit_edge1.i.i.07382

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch683:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_43_V_V, i16 %tmp_V_21)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch683:1  br label %._crit_edge1.i.i.07317

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch682:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_42_V_V, i16 %tmp_V_21)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch682:1  br label %._crit_edge1.i.i.07317

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch621:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_45_V_V, i16 %tmp_V_22)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch621:1  br label %._crit_edge1.i.i.07252

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch620:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_44_V_V, i16 %tmp_V_22)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch620:1  br label %._crit_edge1.i.i.07252

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch559:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_47_V_V, i16 %tmp_V_23)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch559:1  br label %._crit_edge1.i.i.07187

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch558:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_46_V_V, i16 %tmp_V_23)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch558:1  br label %._crit_edge1.i.i.07187

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch497:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_49_V_V, i16 %tmp_V_24)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch497:1  br label %._crit_edge1.i.i.07122

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch496:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_48_V_V, i16 %tmp_V_24)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch496:1  br label %._crit_edge1.i.i.07122

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch435:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_51_V_V, i16 %tmp_V_25)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch435:1  br label %._crit_edge1.i.i.07057

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch434:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_50_V_V, i16 %tmp_V_25)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch434:1  br label %._crit_edge1.i.i.07057

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch373:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_53_V_V, i16 %tmp_V_26)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch373:1  br label %._crit_edge1.i.i.06992

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch372:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_52_V_V, i16 %tmp_V_26)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch372:1  br label %._crit_edge1.i.i.06992

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch311:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_55_V_V, i16 %tmp_V_27)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %._crit_edge1.i.i.06927

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch310:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_54_V_V, i16 %tmp_V_27)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %._crit_edge1.i.i.06927

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch249:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_57_V_V, i16 %tmp_V_28)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %._crit_edge1.i.i.06862

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch248:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_56_V_V, i16 %tmp_V_28)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %._crit_edge1.i.i.06862

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch187:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_59_V_V, i16 %tmp_V_29)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %._crit_edge1.i.i.06797

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch186:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_58_V_V, i16 %tmp_V_29)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %._crit_edge1.i.i.06797

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch125:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_61_V_V, i16 %tmp_V_30)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %._crit_edge1.i.i.06732

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch124:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_60_V_V, i16 %tmp_V_30)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %._crit_edge1.i.i.06732

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch63:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_63_V_V, i16 %tmp_V_31)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %._crit_edge1.i.i.06667

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch62:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_62_V_V, i16 %tmp_V_31)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %._crit_edge1.i.i.06667

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="485" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:0  %tmp_V_96 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_96"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:1  %tmp_V_97 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_97"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:2  %icmp_ln1496 = icmp slt i16 %tmp_V_96, %tmp_V_97

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:4  %tmp_V_98 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_98"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:5  %tmp_V_99 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_99"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:6  %icmp_ln1496_1 = icmp slt i16 %tmp_V_98, %tmp_V_99

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:8  %tmp_V_100 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_100"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:9  %tmp_V_101 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_101"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:10  %icmp_ln1496_2 = icmp slt i16 %tmp_V_100, %tmp_V_101

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:12  %tmp_V_102 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:13  %tmp_V_103 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_103"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:14  %icmp_ln1496_3 = icmp slt i16 %tmp_V_102, %tmp_V_103

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:16  %tmp_V_104 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:17  %tmp_V_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:18  %icmp_ln1496_4 = icmp slt i16 %tmp_V_104, %tmp_V_105

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:20  %tmp_V_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:21  %tmp_V_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:22  %icmp_ln1496_5 = icmp slt i16 %tmp_V_106, %tmp_V_107

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:24  %tmp_V_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:25  %tmp_V_109 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_109"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:26  %icmp_ln1496_6 = icmp slt i16 %tmp_V_108, %tmp_V_109

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:28  %tmp_V_110 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:29  %tmp_V_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:30  %icmp_ln1496_7 = icmp slt i16 %tmp_V_110, %tmp_V_111

]]></Node>
<StgValue><ssdm name="icmp_ln1496_7"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:32  %tmp_V_112 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:33  %tmp_V_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:34  %icmp_ln1496_8 = icmp slt i16 %tmp_V_112, %tmp_V_113

]]></Node>
<StgValue><ssdm name="icmp_ln1496_8"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:36  %tmp_V_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:37  %tmp_V_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:38  %icmp_ln1496_9 = icmp slt i16 %tmp_V_114, %tmp_V_115

]]></Node>
<StgValue><ssdm name="icmp_ln1496_9"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:40  %tmp_V_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:41  %tmp_V_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:42  %icmp_ln1496_10 = icmp slt i16 %tmp_V_116, %tmp_V_117

]]></Node>
<StgValue><ssdm name="icmp_ln1496_10"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:44  %tmp_V_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:45  %tmp_V_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_119"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:46  %icmp_ln1496_11 = icmp slt i16 %tmp_V_118, %tmp_V_119

]]></Node>
<StgValue><ssdm name="icmp_ln1496_11"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:48  %tmp_V_120 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_120"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:49  %tmp_V_121 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_121"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:50  %icmp_ln1496_12 = icmp slt i16 %tmp_V_120, %tmp_V_121

]]></Node>
<StgValue><ssdm name="icmp_ln1496_12"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:52  %tmp_V_122 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_122"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:53  %tmp_V_123 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_123"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:54  %icmp_ln1496_13 = icmp slt i16 %tmp_V_122, %tmp_V_123

]]></Node>
<StgValue><ssdm name="icmp_ln1496_13"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:56  %tmp_V_124 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_124"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:57  %tmp_V_125 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_125"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:58  %icmp_ln1496_14 = icmp slt i16 %tmp_V_124, %tmp_V_125

]]></Node>
<StgValue><ssdm name="icmp_ln1496_14"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:60  %tmp_V_126 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_126"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:61  %tmp_V_127 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_127"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:62  %icmp_ln1496_15 = icmp slt i16 %tmp_V_126, %tmp_V_127

]]></Node>
<StgValue><ssdm name="icmp_ln1496_15"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:64  %tmp_V_128 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_128"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:65  %tmp_V_129 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_129"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:66  %icmp_ln1496_16 = icmp slt i16 %tmp_V_128, %tmp_V_129

]]></Node>
<StgValue><ssdm name="icmp_ln1496_16"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:68  %tmp_V_130 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_130"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:69  %tmp_V_131 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_131"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:70  %icmp_ln1496_17 = icmp slt i16 %tmp_V_130, %tmp_V_131

]]></Node>
<StgValue><ssdm name="icmp_ln1496_17"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:72  %tmp_V_132 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_132"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:73  %tmp_V_133 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_133"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:74  %icmp_ln1496_18 = icmp slt i16 %tmp_V_132, %tmp_V_133

]]></Node>
<StgValue><ssdm name="icmp_ln1496_18"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:76  %tmp_V_134 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_134"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:77  %tmp_V_135 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_135"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:78  %icmp_ln1496_19 = icmp slt i16 %tmp_V_134, %tmp_V_135

]]></Node>
<StgValue><ssdm name="icmp_ln1496_19"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:80  %tmp_V_136 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_136"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:81  %tmp_V_137 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_137"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:82  %icmp_ln1496_20 = icmp slt i16 %tmp_V_136, %tmp_V_137

]]></Node>
<StgValue><ssdm name="icmp_ln1496_20"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:84  %tmp_V_138 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_138"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:85  %tmp_V_139 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_139"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:86  %icmp_ln1496_21 = icmp slt i16 %tmp_V_138, %tmp_V_139

]]></Node>
<StgValue><ssdm name="icmp_ln1496_21"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:88  %tmp_V_140 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_140"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:89  %tmp_V_141 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_141"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:90  %icmp_ln1496_22 = icmp slt i16 %tmp_V_140, %tmp_V_141

]]></Node>
<StgValue><ssdm name="icmp_ln1496_22"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:92  %tmp_V_142 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_142"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:93  %tmp_V_143 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_143"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:94  %icmp_ln1496_23 = icmp slt i16 %tmp_V_142, %tmp_V_143

]]></Node>
<StgValue><ssdm name="icmp_ln1496_23"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:96  %tmp_V_144 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_144"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:97  %tmp_V_145 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_145"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:98  %icmp_ln1496_24 = icmp slt i16 %tmp_V_144, %tmp_V_145

]]></Node>
<StgValue><ssdm name="icmp_ln1496_24"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:100  %tmp_V_146 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_146"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:101  %tmp_V_147 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_147"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:102  %icmp_ln1496_25 = icmp slt i16 %tmp_V_146, %tmp_V_147

]]></Node>
<StgValue><ssdm name="icmp_ln1496_25"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:104  %tmp_V_148 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_148"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:105  %tmp_V_149 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_149"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:106  %icmp_ln1496_26 = icmp slt i16 %tmp_V_148, %tmp_V_149

]]></Node>
<StgValue><ssdm name="icmp_ln1496_26"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:108  %tmp_V_150 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_150"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:109  %tmp_V_151 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_151"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:110  %icmp_ln1496_27 = icmp slt i16 %tmp_V_150, %tmp_V_151

]]></Node>
<StgValue><ssdm name="icmp_ln1496_27"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:112  %tmp_V_152 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_152"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:113  %tmp_V_153 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_153"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:114  %icmp_ln1496_28 = icmp slt i16 %tmp_V_152, %tmp_V_153

]]></Node>
<StgValue><ssdm name="icmp_ln1496_28"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:116  %tmp_V_154 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_154"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:117  %tmp_V_155 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_155"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:118  %icmp_ln1496_29 = icmp slt i16 %tmp_V_154, %tmp_V_155

]]></Node>
<StgValue><ssdm name="icmp_ln1496_29"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:120  %tmp_V_156 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_156"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:121  %tmp_V_157 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_157"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:122  %icmp_ln1496_30 = icmp slt i16 %tmp_V_156, %tmp_V_157

]]></Node>
<StgValue><ssdm name="icmp_ln1496_30"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:124  %tmp_V_158 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_158"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.preheader.i.i.0:125  %tmp_V_159 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_159"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i.i.0:126  %icmp_ln1496_31 = icmp slt i16 %tmp_V_158, %tmp_V_159

]]></Node>
<StgValue><ssdm name="icmp_ln1496_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="581" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:3  %tmp_data_0_V = select i1 %icmp_ln1496, i16 %tmp_V_97, i16 %tmp_V_96

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:7  %tmp_data_1_V = select i1 %icmp_ln1496_1, i16 %tmp_V_99, i16 %tmp_V_98

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:11  %tmp_data_2_V = select i1 %icmp_ln1496_2, i16 %tmp_V_101, i16 %tmp_V_100

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:15  %tmp_data_3_V = select i1 %icmp_ln1496_3, i16 %tmp_V_103, i16 %tmp_V_102

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:19  %tmp_data_4_V = select i1 %icmp_ln1496_4, i16 %tmp_V_105, i16 %tmp_V_104

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:23  %tmp_data_5_V = select i1 %icmp_ln1496_5, i16 %tmp_V_107, i16 %tmp_V_106

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:27  %tmp_data_6_V = select i1 %icmp_ln1496_6, i16 %tmp_V_109, i16 %tmp_V_108

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:31  %tmp_data_7_V = select i1 %icmp_ln1496_7, i16 %tmp_V_111, i16 %tmp_V_110

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:35  %tmp_data_8_V = select i1 %icmp_ln1496_8, i16 %tmp_V_113, i16 %tmp_V_112

]]></Node>
<StgValue><ssdm name="tmp_data_8_V"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:39  %tmp_data_9_V = select i1 %icmp_ln1496_9, i16 %tmp_V_115, i16 %tmp_V_114

]]></Node>
<StgValue><ssdm name="tmp_data_9_V"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:43  %tmp_data_10_V = select i1 %icmp_ln1496_10, i16 %tmp_V_117, i16 %tmp_V_116

]]></Node>
<StgValue><ssdm name="tmp_data_10_V"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:47  %tmp_data_11_V = select i1 %icmp_ln1496_11, i16 %tmp_V_119, i16 %tmp_V_118

]]></Node>
<StgValue><ssdm name="tmp_data_11_V"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:51  %tmp_data_12_V = select i1 %icmp_ln1496_12, i16 %tmp_V_121, i16 %tmp_V_120

]]></Node>
<StgValue><ssdm name="tmp_data_12_V"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:55  %tmp_data_13_V = select i1 %icmp_ln1496_13, i16 %tmp_V_123, i16 %tmp_V_122

]]></Node>
<StgValue><ssdm name="tmp_data_13_V"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:59  %tmp_data_14_V = select i1 %icmp_ln1496_14, i16 %tmp_V_125, i16 %tmp_V_124

]]></Node>
<StgValue><ssdm name="tmp_data_14_V"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:63  %tmp_data_15_V = select i1 %icmp_ln1496_15, i16 %tmp_V_127, i16 %tmp_V_126

]]></Node>
<StgValue><ssdm name="tmp_data_15_V"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:67  %tmp_data_16_V = select i1 %icmp_ln1496_16, i16 %tmp_V_129, i16 %tmp_V_128

]]></Node>
<StgValue><ssdm name="tmp_data_16_V"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:71  %tmp_data_17_V = select i1 %icmp_ln1496_17, i16 %tmp_V_131, i16 %tmp_V_130

]]></Node>
<StgValue><ssdm name="tmp_data_17_V"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:75  %tmp_data_18_V = select i1 %icmp_ln1496_18, i16 %tmp_V_133, i16 %tmp_V_132

]]></Node>
<StgValue><ssdm name="tmp_data_18_V"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:79  %tmp_data_19_V = select i1 %icmp_ln1496_19, i16 %tmp_V_135, i16 %tmp_V_134

]]></Node>
<StgValue><ssdm name="tmp_data_19_V"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:83  %tmp_data_20_V = select i1 %icmp_ln1496_20, i16 %tmp_V_137, i16 %tmp_V_136

]]></Node>
<StgValue><ssdm name="tmp_data_20_V"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:87  %tmp_data_21_V = select i1 %icmp_ln1496_21, i16 %tmp_V_139, i16 %tmp_V_138

]]></Node>
<StgValue><ssdm name="tmp_data_21_V"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:91  %tmp_data_22_V = select i1 %icmp_ln1496_22, i16 %tmp_V_141, i16 %tmp_V_140

]]></Node>
<StgValue><ssdm name="tmp_data_22_V"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:95  %tmp_data_23_V = select i1 %icmp_ln1496_23, i16 %tmp_V_143, i16 %tmp_V_142

]]></Node>
<StgValue><ssdm name="tmp_data_23_V"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:99  %tmp_data_24_V = select i1 %icmp_ln1496_24, i16 %tmp_V_145, i16 %tmp_V_144

]]></Node>
<StgValue><ssdm name="tmp_data_24_V"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:103  %tmp_data_25_V = select i1 %icmp_ln1496_25, i16 %tmp_V_147, i16 %tmp_V_146

]]></Node>
<StgValue><ssdm name="tmp_data_25_V"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:107  %tmp_data_26_V = select i1 %icmp_ln1496_26, i16 %tmp_V_149, i16 %tmp_V_148

]]></Node>
<StgValue><ssdm name="tmp_data_26_V"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:111  %tmp_data_27_V = select i1 %icmp_ln1496_27, i16 %tmp_V_151, i16 %tmp_V_150

]]></Node>
<StgValue><ssdm name="tmp_data_27_V"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:115  %tmp_data_28_V = select i1 %icmp_ln1496_28, i16 %tmp_V_153, i16 %tmp_V_152

]]></Node>
<StgValue><ssdm name="tmp_data_28_V"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:119  %tmp_data_29_V = select i1 %icmp_ln1496_29, i16 %tmp_V_155, i16 %tmp_V_154

]]></Node>
<StgValue><ssdm name="tmp_data_29_V"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:123  %tmp_data_30_V = select i1 %icmp_ln1496_30, i16 %tmp_V_157, i16 %tmp_V_156

]]></Node>
<StgValue><ssdm name="tmp_data_30_V"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.i.i.0:127  %tmp_data_31_V = select i1 %icmp_ln1496_31, i16 %tmp_V_159, i16 %tmp_V_158

]]></Node>
<StgValue><ssdm name="tmp_data_31_V"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
.preheader.i.i.0:128  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V, i16 %tmp_data_16_V, i16 %tmp_data_17_V, i16 %tmp_data_18_V, i16 %tmp_data_19_V, i16 %tmp_data_20_V, i16 %tmp_data_21_V, i16 %tmp_data_22_V, i16 %tmp_data_23_V, i16 %tmp_data_24_V, i16 %tmp_data_25_V, i16 %tmp_data_26_V, i16 %tmp_data_27_V, i16 %tmp_data_28_V, i16 %tmp_data_29_V, i16 %tmp_data_30_V, i16 %tmp_data_31_V)

]]></Node>
<StgValue><ssdm name="write_ln325"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.0:129  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0">
<![CDATA[
pooling1d_encoded_cl<array<ap_fixed<16, 6, 5, 3, 0>, 32u>, array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config7>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln453"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
