#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2691d60 .scope module, "ALU_4bit" "ALU_4bit" 2 31;
 .timescale 0 0;
L_0x2a85100 .functor NOT 1, L_0x2a85710, C4<0>, C4<0>, C4<0>;
L_0x2a87be0/d .functor NOR 1, L_0x2a87c80, L_0x2a87b20, L_0x2a87e90, L_0x2a87d70;
L_0x2a87be0 .delay (40,40,40) L_0x2a87be0/d;
v0x2991af0_0 .net *"_s31", 0 0, L_0x2a85710; 1 drivers
v0x2991b90_0 .net *"_s41", 0 0, L_0x2a87c80; 1 drivers
v0x2991c30_0 .net *"_s43", 0 0, L_0x2a87b20; 1 drivers
v0x2991cd0_0 .net *"_s45", 0 0, L_0x2a87e90; 1 drivers
v0x2991d50_0 .net *"_s47", 0 0, L_0x2a87d70; 1 drivers
v0x2991df0_0 .net "carryout", 0 0, L_0x2a80c70; 1 drivers
v0x2991e70_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7fa321fbb638 .resolv tri, L_0x2a739f0, L_0x2a796c0, L_0x2a7f1a0, C4<zzz>;
v0x2991ef0_0 .net8 "int_carryout", 2 0, RS_0x7fa321fbb638; 3 drivers
v0x2991f70_0 .net "invertB", 0 0, v0x29918e0_0; 1 drivers
v0x2991ff0_0 .net "muxIndex", 2 0, v0x2991960_0; 1 drivers
v0x2992070_0 .net "operandA", 3 0, C4<zzzz>; 0 drivers
v0x2992110_0 .net "operandB", 3 0, C4<zzzz>; 0 drivers
v0x29921b0_0 .net "othercontrolsignal", 0 0, v0x2991a70_0; 1 drivers
v0x2992230_0 .net "overflow", 0 0, L_0x2a85510; 1 drivers
RS_0x7fa321fbb6c8 .resolv tri, L_0x2a738c0, L_0x2a79550, L_0x2a84cf0, L_0x2a879f0;
v0x2992330_0 .net8 "result", 3 0, RS_0x7fa321fbb6c8; 4 drivers
v0x29923d0_0 .net "resultFirst", 0 0, L_0x2a7ed30; 1 drivers
v0x29922b0_0 .net "sltValue", 0 0, L_0x2a87110; 1 drivers
v0x2992570_0 .net "sub_b", 0 0, L_0x2a85100; 1 drivers
v0x2992450_0 .net "sub_carryout", 0 0, L_0x2a86920; 1 drivers
v0x2992690_0 .net "sub_sumleft", 0 0, L_0x2a86250; 1 drivers
v0x29925f0_0 .net "zero", 0 0, L_0x2a87be0; 1 drivers
L_0x2a738c0 .part/pv L_0x2a73380, 1, 1, 4;
L_0x2a739f0 .part/pv L_0x2a6f890, 1, 1, 3;
L_0x2a73a90 .part C4<zzzz>, 1, 1;
L_0x2a73b30 .part C4<zzzz>, 1, 1;
L_0x2a73bd0 .part RS_0x7fa321fbb638, 0, 1;
L_0x2a79550 .part/pv L_0x2a790e0, 2, 1, 4;
L_0x2a796c0 .part/pv L_0x2a755b0, 2, 1, 3;
L_0x2a79760 .part C4<zzzz>, 2, 1;
L_0x2a79800 .part C4<zzzz>, 2, 1;
L_0x2a798f0 .part RS_0x7fa321fbb638, 1, 1;
L_0x2a7f1a0 .part/pv L_0x2a7b200, 0, 1, 3;
L_0x2a7f240 .part C4<zzzz>, 0, 1;
L_0x2a7f350 .part C4<zzzz>, 0, 1;
L_0x2a84cf0 .part/pv L_0x2a84750, 3, 1, 4;
L_0x2a84ea0 .part C4<zzzz>, 3, 1;
L_0x2a84fd0 .part C4<zzzz>, 3, 1;
L_0x2a85190 .part RS_0x7fa321fbb638, 2, 1;
L_0x2a855d0 .part RS_0x7fa321fbb638, 2, 1;
L_0x2a85710 .part C4<zzzz>, 3, 1;
L_0x2a86ae0 .part C4<zzzz>, 3, 1;
L_0x2a85670 .part RS_0x7fa321fbb638, 2, 1;
L_0x2a879f0 .part/pv L_0x2a878e0, 0, 1, 4;
L_0x2a86b80 .part v0x2991960_0, 2, 1;
L_0x2a87c80 .part RS_0x7fa321fbb6c8, 0, 1;
L_0x2a87b20 .part RS_0x7fa321fbb6c8, 1, 1;
L_0x2a87e90 .part RS_0x7fa321fbb6c8, 2, 1;
L_0x2a87d70 .part RS_0x7fa321fbb6c8, 3, 1;
S_0x2991750 .scope module, "controlLUT" "ALUcontrolLUT" 2 45, 2 144, S_0x2691d60;
 .timescale 0 0;
v0x2991840_0 .alias "ALUcommand", 2 0, v0x2991e70_0;
v0x29918e0_0 .var "invertB", 0 0;
v0x2991960_0 .var "muxindex", 2 0;
v0x2991a70_0 .var "othercontrolsignal", 0 0;
E_0x2988140 .event edge, v0x2991840_0;
S_0x298ae50 .scope module, "aluFirst" "ALU_1bit" 2 50, 2 3, S_0x2691d60;
 .timescale 0 0;
L_0x2a79a80/d .functor NOT 1, L_0x2a7f350, C4<0>, C4<0>, C4<0>;
L_0x2a79a80 .delay (10,10,10) L_0x2a79a80/d;
v0x298a270_0 .alias "carryin", 0 0, v0x2991f70_0;
v0x2990d40_0 .net "carryout", 0 0, L_0x2a7b200; 1 drivers
v0x2990dc0_0 .alias "invertB", 0 0, v0x2991f70_0;
v0x2990e40_0 .alias "muxIndex", 2 0, v0x2991ff0_0;
v0x2990ec0_0 .net "notB", 0 0, L_0x2a79a80; 1 drivers
v0x2990f40_0 .net "operandA", 0 0, L_0x2a7f240; 1 drivers
v0x2990fc0_0 .net "operandB", 0 0, L_0x2a7f350; 1 drivers
v0x29910d0_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x2991150_0 .alias "result", 0 0, v0x29923d0_0;
v0x29911d0_0 .net "trueB", 0 0, L_0x2a7a160; 1 drivers
v0x29912b0_0 .net "wAddSub", 0 0, L_0x2a7ac40; 1 drivers
v0x29913c0_0 .net "wNandAnd", 0 0, L_0x2a7c1a0; 1 drivers
v0x2991540_0 .net "wNorOr", 0 0, L_0x2a7cda0; 1 drivers
v0x2991650_0 .net "wXor", 0 0, L_0x2a7b7c0; 1 drivers
L_0x2a7ee60 .part v0x2991960_0, 0, 1;
L_0x2a7ef00 .part v0x2991960_0, 1, 1;
L_0x2a7f030 .part v0x2991960_0, 2, 1;
S_0x2990440 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x298ae50;
 .timescale 0 0;
L_0x2a79b40/d .functor NAND 1, L_0x2a79a80, v0x29918e0_0, C4<1>, C4<1>;
L_0x2a79b40 .delay (20,20,20) L_0x2a79b40/d;
L_0x2a79c20/d .functor NOT 1, L_0x2a79b40, C4<0>, C4<0>, C4<0>;
L_0x2a79c20 .delay (10,10,10) L_0x2a79c20/d;
L_0x2a79d00/d .functor NOT 1, v0x29918e0_0, C4<0>, C4<0>, C4<0>;
L_0x2a79d00 .delay (10,10,10) L_0x2a79d00/d;
L_0x2a79dc0/d .functor NAND 1, L_0x2a7f350, L_0x2a79d00, C4<1>, C4<1>;
L_0x2a79dc0 .delay (20,20,20) L_0x2a79dc0/d;
L_0x2a79ed0/d .functor NOT 1, L_0x2a79dc0, C4<0>, C4<0>, C4<0>;
L_0x2a79ed0 .delay (10,10,10) L_0x2a79ed0/d;
L_0x2a79fc0/d .functor NOR 1, L_0x2a79ed0, L_0x2a79c20, C4<0>, C4<0>;
L_0x2a79fc0 .delay (20,20,20) L_0x2a79fc0/d;
L_0x2a7a160/d .functor NOT 1, L_0x2a79fc0, C4<0>, C4<0>, C4<0>;
L_0x2a7a160 .delay (10,10,10) L_0x2a7a160/d;
v0x2990530_0 .net "and_in0ncom", 0 0, L_0x2a79ed0; 1 drivers
v0x29905f0_0 .net "and_in1com", 0 0, L_0x2a79c20; 1 drivers
v0x2990690_0 .alias "in0", 0 0, v0x2990fc0_0;
v0x2990710_0 .alias "in1", 0 0, v0x2990ec0_0;
v0x2990790_0 .net "nand_in0ncom", 0 0, L_0x2a79dc0; 1 drivers
v0x2990830_0 .net "nand_in1com", 0 0, L_0x2a79b40; 1 drivers
v0x29908d0_0 .net "ncom", 0 0, L_0x2a79d00; 1 drivers
v0x2990970_0 .net "nor_wire", 0 0, L_0x2a79fc0; 1 drivers
v0x2990a60_0 .alias "result", 0 0, v0x29911d0_0;
v0x2990b30_0 .alias "sel0", 0 0, v0x2991f70_0;
S_0x298f150 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x298ae50;
 .timescale 0 0;
L_0x2a7ad50/d .functor NAND 1, L_0x2a7f240, L_0x2a7a160, C4<1>, C4<1>;
L_0x2a7ad50 .delay (20,20,20) L_0x2a7ad50/d;
L_0x2a7aec0/d .functor NOT 1, L_0x2a7ad50, C4<0>, C4<0>, C4<0>;
L_0x2a7aec0 .delay (10,10,10) L_0x2a7aec0/d;
L_0x2976cf0/d .functor NAND 1, v0x29918e0_0, L_0x2a7a6e0, C4<1>, C4<1>;
L_0x2976cf0 .delay (20,20,20) L_0x2976cf0/d;
L_0x2a7afd0/d .functor NOT 1, L_0x2976cf0, C4<0>, C4<0>, C4<0>;
L_0x2a7afd0 .delay (10,10,10) L_0x2a7afd0/d;
L_0x2a7b0c0/d .functor NOR 1, L_0x2a7afd0, L_0x2a7aec0, C4<0>, C4<0>;
L_0x2a7b0c0 .delay (20,20,20) L_0x2a7b0c0/d;
L_0x2a7b200/d .functor NOT 1, L_0x2a7b0c0, C4<0>, C4<0>, C4<0>;
L_0x2a7b200 .delay (10,10,10) L_0x2a7b200/d;
v0x298fd10_0 .alias "a", 0 0, v0x2990f40_0;
v0x298fe20_0 .net "and_ab", 0 0, L_0x2a7aec0; 1 drivers
v0x298fec0_0 .net "and_xor_ab_c", 0 0, L_0x2a7afd0; 1 drivers
v0x298ff60_0 .alias "b", 0 0, v0x29911d0_0;
v0x298ffe0_0 .alias "carryin", 0 0, v0x2991f70_0;
v0x2990060_0 .alias "carryout", 0 0, v0x2990d40_0;
v0x2990120_0 .net "nand_ab", 0 0, L_0x2a7ad50; 1 drivers
v0x29901a0_0 .net "nand_xor_ab_c", 0 0, L_0x2976cf0; 1 drivers
v0x2990240_0 .net "nco", 0 0, L_0x2a7b0c0; 1 drivers
v0x29902e0_0 .alias "sum", 0 0, v0x29912b0_0;
v0x29903c0_0 .net "xor_ab", 0 0, L_0x2a7a6e0; 1 drivers
S_0x298f7c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x298f150;
 .timescale 0 0;
L_0x2a7a2d0/d .functor NAND 1, L_0x2a7f240, L_0x2a7a160, C4<1>, C4<1>;
L_0x2a7a2d0 .delay (20,20,20) L_0x2a7a2d0/d;
L_0x2a7a390/d .functor NOR 1, L_0x2a7f240, L_0x2a7a160, C4<0>, C4<0>;
L_0x2a7a390 .delay (20,20,20) L_0x2a7a390/d;
L_0x2a7a470/d .functor NOT 1, L_0x2a7a390, C4<0>, C4<0>, C4<0>;
L_0x2a7a470 .delay (10,10,10) L_0x2a7a470/d;
L_0x2a7a580/d .functor NAND 1, L_0x2a7a470, L_0x2a7a2d0, C4<1>, C4<1>;
L_0x2a7a580 .delay (20,20,20) L_0x2a7a580/d;
L_0x2a7a6e0/d .functor NOT 1, L_0x2a7a580, C4<0>, C4<0>, C4<0>;
L_0x2a7a6e0 .delay (10,10,10) L_0x2a7a6e0/d;
v0x298f8b0_0 .alias "a", 0 0, v0x2990f40_0;
v0x298f950_0 .alias "b", 0 0, v0x29911d0_0;
v0x298f9f0_0 .net "nand_ab", 0 0, L_0x2a7a2d0; 1 drivers
v0x298fa90_0 .net "nor_ab", 0 0, L_0x2a7a390; 1 drivers
v0x298fb10_0 .net "nxor_ab", 0 0, L_0x2a7a580; 1 drivers
v0x298fbb0_0 .net "or_ab", 0 0, L_0x2a7a470; 1 drivers
v0x298fc90_0 .alias "result", 0 0, v0x29903c0_0;
S_0x298f240 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x298f150;
 .timescale 0 0;
L_0x2a7a7f0/d .functor NAND 1, L_0x2a7a6e0, v0x29918e0_0, C4<1>, C4<1>;
L_0x2a7a7f0 .delay (20,20,20) L_0x2a7a7f0/d;
L_0x2a7a940/d .functor NOR 1, L_0x2a7a6e0, v0x29918e0_0, C4<0>, C4<0>;
L_0x2a7a940 .delay (20,20,20) L_0x2a7a940/d;
L_0x2a7aa20/d .functor NOT 1, L_0x2a7a940, C4<0>, C4<0>, C4<0>;
L_0x2a7aa20 .delay (10,10,10) L_0x2a7aa20/d;
L_0x2a7aae0/d .functor NAND 1, L_0x2a7aa20, L_0x2a7a7f0, C4<1>, C4<1>;
L_0x2a7aae0 .delay (20,20,20) L_0x2a7aae0/d;
L_0x2a7ac40/d .functor NOT 1, L_0x2a7aae0, C4<0>, C4<0>, C4<0>;
L_0x2a7ac40 .delay (10,10,10) L_0x2a7ac40/d;
v0x298f330_0 .alias "a", 0 0, v0x29903c0_0;
v0x298f3d0_0 .alias "b", 0 0, v0x2991f70_0;
v0x298f450_0 .net "nand_ab", 0 0, L_0x2a7a7f0; 1 drivers
v0x298f4f0_0 .net "nor_ab", 0 0, L_0x2a7a940; 1 drivers
v0x298f570_0 .net "nxor_ab", 0 0, L_0x2a7aae0; 1 drivers
v0x298f610_0 .net "or_ab", 0 0, L_0x2a7aa20; 1 drivers
v0x298f6f0_0 .alias "result", 0 0, v0x29912b0_0;
S_0x298ec00 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x298ae50;
 .timescale 0 0;
L_0x2a7b380/d .functor NAND 1, L_0x2a7f240, L_0x2a7f350, C4<1>, C4<1>;
L_0x2a7b380 .delay (20,20,20) L_0x2a7b380/d;
L_0x2a7b420/d .functor NOR 1, L_0x2a7f240, L_0x2a7f350, C4<0>, C4<0>;
L_0x2a7b420 .delay (20,20,20) L_0x2a7b420/d;
L_0x2a7b590/d .functor NOT 1, L_0x2a7b420, C4<0>, C4<0>, C4<0>;
L_0x2a7b590 .delay (10,10,10) L_0x2a7b590/d;
L_0x2a7b680/d .functor NAND 1, L_0x2a7b590, L_0x2a7b380, C4<1>, C4<1>;
L_0x2a7b680 .delay (20,20,20) L_0x2a7b680/d;
L_0x2a7b7c0/d .functor NOT 1, L_0x2a7b680, C4<0>, C4<0>, C4<0>;
L_0x2a7b7c0 .delay (10,10,10) L_0x2a7b7c0/d;
v0x298ecf0_0 .alias "a", 0 0, v0x2990f40_0;
v0x298ed70_0 .alias "b", 0 0, v0x2990fc0_0;
v0x298ee40_0 .net "nand_ab", 0 0, L_0x2a7b380; 1 drivers
v0x298eec0_0 .net "nor_ab", 0 0, L_0x2a7b420; 1 drivers
v0x298ef40_0 .net "nxor_ab", 0 0, L_0x2a7b680; 1 drivers
v0x298efc0_0 .net "or_ab", 0 0, L_0x2a7b590; 1 drivers
v0x298f080_0 .alias "result", 0 0, v0x2991650_0;
S_0x298e0c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x298ae50;
 .timescale 0 0;
L_0x2a7b8f0/d .functor NAND 1, L_0x2a7f240, L_0x2a7f350, C4<1>, C4<1>;
L_0x2a7b8f0 .delay (20,20,20) L_0x2a7b8f0/d;
L_0x2a7b9e0/d .functor NOT 1, L_0x2a7b8f0, C4<0>, C4<0>, C4<0>;
L_0x2a7b9e0 .delay (10,10,10) L_0x2a7b9e0/d;
v0x298e8b0_0 .alias "a", 0 0, v0x2990f40_0;
v0x298e950_0 .net "and_ab", 0 0, L_0x2a7b9e0; 1 drivers
v0x298e9d0_0 .alias "b", 0 0, v0x2990fc0_0;
v0x298ea50_0 .net "nand_ab", 0 0, L_0x2a7b8f0; 1 drivers
v0x298eb00_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x298eb80_0 .alias "result", 0 0, v0x29913c0_0;
S_0x298e1b0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x298e0c0;
 .timescale 0 0;
L_0x2a7bb10/d .functor NAND 1, L_0x2a7b9e0, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a7bb10 .delay (20,20,20) L_0x2a7bb10/d;
L_0x2a7bbd0/d .functor NOT 1, L_0x2a7bb10, C4<0>, C4<0>, C4<0>;
L_0x2a7bbd0 .delay (10,10,10) L_0x2a7bbd0/d;
L_0x2a7bd00/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a7bd00 .delay (10,10,10) L_0x2a7bd00/d;
L_0x2a7bdc0/d .functor NAND 1, L_0x2a7b8f0, L_0x2a7bd00, C4<1>, C4<1>;
L_0x2a7bdc0 .delay (20,20,20) L_0x2a7bdc0/d;
L_0x2a7bf10/d .functor NOT 1, L_0x2a7bdc0, C4<0>, C4<0>, C4<0>;
L_0x2a7bf10 .delay (10,10,10) L_0x2a7bf10/d;
L_0x2a7c000/d .functor NOR 1, L_0x2a7bf10, L_0x2a7bbd0, C4<0>, C4<0>;
L_0x2a7c000 .delay (20,20,20) L_0x2a7c000/d;
L_0x2a7c1a0/d .functor NOT 1, L_0x2a7c000, C4<0>, C4<0>, C4<0>;
L_0x2a7c1a0 .delay (10,10,10) L_0x2a7c1a0/d;
v0x297f460_0 .net "and_in0ncom", 0 0, L_0x2a7bf10; 1 drivers
v0x298e2a0_0 .net "and_in1com", 0 0, L_0x2a7bbd0; 1 drivers
v0x298e320_0 .alias "in0", 0 0, v0x298ea50_0;
v0x298e3c0_0 .alias "in1", 0 0, v0x298e950_0;
v0x298e440_0 .net "nand_in0ncom", 0 0, L_0x2a7bdc0; 1 drivers
v0x298e4e0_0 .net "nand_in1com", 0 0, L_0x2a7bb10; 1 drivers
v0x298e5c0_0 .net "ncom", 0 0, L_0x2a7bd00; 1 drivers
v0x298e660_0 .net "nor_wire", 0 0, L_0x2a7c000; 1 drivers
v0x298e700_0 .alias "result", 0 0, v0x29913c0_0;
v0x298e7d0_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x298d470 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x298ae50;
 .timescale 0 0;
L_0x2a7c2d0/d .functor NOR 1, L_0x2a7f240, L_0x2a7f350, C4<0>, C4<0>;
L_0x2a7c2d0 .delay (20,20,20) L_0x2a7c2d0/d;
L_0x2a7c400/d .functor NOT 1, L_0x2a7c2d0, C4<0>, C4<0>, C4<0>;
L_0x2a7c400 .delay (10,10,10) L_0x2a7c400/d;
v0x298dbf0_0 .alias "a", 0 0, v0x2990f40_0;
v0x298dc90_0 .alias "b", 0 0, v0x2990fc0_0;
v0x298dd30_0 .net "nor_ab", 0 0, L_0x2a7c2d0; 1 drivers
v0x298ddb0_0 .net "or_ab", 0 0, L_0x2a7c400; 1 drivers
v0x298de30_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x297f3e0_0 .alias "result", 0 0, v0x2991540_0;
S_0x298d560 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x298d470;
 .timescale 0 0;
L_0x2a7c550/d .functor NAND 1, L_0x2a7c400, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a7c550 .delay (20,20,20) L_0x2a7c550/d;
L_0x298df10/d .functor NOT 1, L_0x2a7c550, C4<0>, C4<0>, C4<0>;
L_0x298df10 .delay (10,10,10) L_0x298df10/d;
L_0x298e040/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x298e040 .delay (10,10,10) L_0x298e040/d;
L_0x2a7ca00/d .functor NAND 1, L_0x2a7c2d0, L_0x298e040, C4<1>, C4<1>;
L_0x2a7ca00 .delay (20,20,20) L_0x2a7ca00/d;
L_0x2a7cb30/d .functor NOT 1, L_0x2a7ca00, C4<0>, C4<0>, C4<0>;
L_0x2a7cb30 .delay (10,10,10) L_0x2a7cb30/d;
L_0x2a7cc20/d .functor NOR 1, L_0x2a7cb30, L_0x298df10, C4<0>, C4<0>;
L_0x2a7cc20 .delay (20,20,20) L_0x2a7cc20/d;
L_0x2a7cda0/d .functor NOT 1, L_0x2a7cc20, C4<0>, C4<0>, C4<0>;
L_0x2a7cda0 .delay (10,10,10) L_0x2a7cda0/d;
v0x298d650_0 .net "and_in0ncom", 0 0, L_0x2a7cb30; 1 drivers
v0x298d6d0_0 .net "and_in1com", 0 0, L_0x298df10; 1 drivers
v0x298d750_0 .alias "in0", 0 0, v0x298dd30_0;
v0x298d7d0_0 .alias "in1", 0 0, v0x298ddb0_0;
v0x298d850_0 .net "nand_in0ncom", 0 0, L_0x2a7ca00; 1 drivers
v0x298d8d0_0 .net "nand_in1com", 0 0, L_0x2a7c550; 1 drivers
v0x298d950_0 .net "ncom", 0 0, L_0x298e040; 1 drivers
v0x298d9d0_0 .net "nor_wire", 0 0, L_0x2a7cc20; 1 drivers
v0x298daa0_0 .alias "result", 0 0, v0x2991540_0;
v0x298db70_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x298af40 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x298ae50;
 .timescale 0 0;
v0x298ccd0_0 .alias "in0", 0 0, v0x29912b0_0;
v0x298cd50_0 .alias "in1", 0 0, v0x2991650_0;
v0x298ce00_0 .alias "in2", 0 0, v0x29913c0_0;
v0x298ceb0_0 .alias "in3", 0 0, v0x2991540_0;
v0x298cf90_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x298d040_0 .alias "result", 0 0, v0x29923d0_0;
v0x298d0c0_0 .net "sel0", 0 0, L_0x2a7ee60; 1 drivers
v0x298d140_0 .net "sel1", 0 0, L_0x2a7ef00; 1 drivers
v0x298d1c0_0 .net "sel2", 0 0, L_0x2a7f030; 1 drivers
v0x298d240_0 .net "w0", 0 0, L_0x2a7d500; 1 drivers
v0x298d320_0 .net "w1", 0 0, L_0x2a7dc80; 1 drivers
v0x298d3a0_0 .net "w2", 0 0, L_0x2a7e4d0; 1 drivers
S_0x298c580 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x298af40;
 .timescale 0 0;
L_0x2a7ce90/d .functor NAND 1, L_0x2a7b7c0, L_0x2a7ee60, C4<1>, C4<1>;
L_0x2a7ce90 .delay (20,20,20) L_0x2a7ce90/d;
L_0x2a7cf30/d .functor NOT 1, L_0x2a7ce90, C4<0>, C4<0>, C4<0>;
L_0x2a7cf30 .delay (10,10,10) L_0x2a7cf30/d;
L_0x2a7d060/d .functor NOT 1, L_0x2a7ee60, C4<0>, C4<0>, C4<0>;
L_0x2a7d060 .delay (10,10,10) L_0x2a7d060/d;
L_0x2a7d1b0/d .functor NAND 1, L_0x2a7ac40, L_0x2a7d060, C4<1>, C4<1>;
L_0x2a7d1b0 .delay (20,20,20) L_0x2a7d1b0/d;
L_0x2a7d270/d .functor NOT 1, L_0x2a7d1b0, C4<0>, C4<0>, C4<0>;
L_0x2a7d270 .delay (10,10,10) L_0x2a7d270/d;
L_0x2a7d360/d .functor NOR 1, L_0x2a7d270, L_0x2a7cf30, C4<0>, C4<0>;
L_0x2a7d360 .delay (20,20,20) L_0x2a7d360/d;
L_0x2a7d500/d .functor NOT 1, L_0x2a7d360, C4<0>, C4<0>, C4<0>;
L_0x2a7d500 .delay (10,10,10) L_0x2a7d500/d;
v0x298c670_0 .net "and_in0ncom", 0 0, L_0x2a7d270; 1 drivers
v0x298c730_0 .net "and_in1com", 0 0, L_0x2a7cf30; 1 drivers
v0x298c7d0_0 .alias "in0", 0 0, v0x29912b0_0;
v0x298c870_0 .alias "in1", 0 0, v0x2991650_0;
v0x298c8f0_0 .net "nand_in0ncom", 0 0, L_0x2a7d1b0; 1 drivers
v0x298c990_0 .net "nand_in1com", 0 0, L_0x2a7ce90; 1 drivers
v0x298ca30_0 .net "ncom", 0 0, L_0x2a7d060; 1 drivers
v0x298cad0_0 .net "nor_wire", 0 0, L_0x2a7d360; 1 drivers
v0x298cb70_0 .alias "result", 0 0, v0x298d240_0;
v0x298cbf0_0 .alias "sel0", 0 0, v0x298d0c0_0;
S_0x298be30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x298af40;
 .timescale 0 0;
L_0x2a7d630/d .functor NAND 1, L_0x2a7cda0, L_0x2a7ee60, C4<1>, C4<1>;
L_0x2a7d630 .delay (20,20,20) L_0x2a7d630/d;
L_0x2a7d6f0/d .functor NOT 1, L_0x2a7d630, C4<0>, C4<0>, C4<0>;
L_0x2a7d6f0 .delay (10,10,10) L_0x2a7d6f0/d;
L_0x2a7d820/d .functor NOT 1, L_0x2a7ee60, C4<0>, C4<0>, C4<0>;
L_0x2a7d820 .delay (10,10,10) L_0x2a7d820/d;
L_0x2a7d8e0/d .functor NAND 1, L_0x2a7c1a0, L_0x2a7d820, C4<1>, C4<1>;
L_0x2a7d8e0 .delay (20,20,20) L_0x2a7d8e0/d;
L_0x2a7d9f0/d .functor NOT 1, L_0x2a7d8e0, C4<0>, C4<0>, C4<0>;
L_0x2a7d9f0 .delay (10,10,10) L_0x2a7d9f0/d;
L_0x2a7dae0/d .functor NOR 1, L_0x2a7d9f0, L_0x2a7d6f0, C4<0>, C4<0>;
L_0x2a7dae0 .delay (20,20,20) L_0x2a7dae0/d;
L_0x2a7dc80/d .functor NOT 1, L_0x2a7dae0, C4<0>, C4<0>, C4<0>;
L_0x2a7dc80 .delay (10,10,10) L_0x2a7dc80/d;
v0x298bf20_0 .net "and_in0ncom", 0 0, L_0x2a7d9f0; 1 drivers
v0x298bfe0_0 .net "and_in1com", 0 0, L_0x2a7d6f0; 1 drivers
v0x298c080_0 .alias "in0", 0 0, v0x29913c0_0;
v0x298c120_0 .alias "in1", 0 0, v0x2991540_0;
v0x298c1a0_0 .net "nand_in0ncom", 0 0, L_0x2a7d8e0; 1 drivers
v0x298c240_0 .net "nand_in1com", 0 0, L_0x2a7d630; 1 drivers
v0x298c2e0_0 .net "ncom", 0 0, L_0x2a7d820; 1 drivers
v0x298c380_0 .net "nor_wire", 0 0, L_0x2a7dae0; 1 drivers
v0x298c420_0 .alias "result", 0 0, v0x298d320_0;
v0x298c4a0_0 .alias "sel0", 0 0, v0x298d0c0_0;
S_0x298b6e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x298af40;
 .timescale 0 0;
L_0x2a7ddb0/d .functor NAND 1, L_0x2a7dc80, L_0x2a7ef00, C4<1>, C4<1>;
L_0x2a7ddb0 .delay (20,20,20) L_0x2a7ddb0/d;
L_0x2a7df00/d .functor NOT 1, L_0x2a7ddb0, C4<0>, C4<0>, C4<0>;
L_0x2a7df00 .delay (10,10,10) L_0x2a7df00/d;
L_0x2a7e030/d .functor NOT 1, L_0x2a7ef00, C4<0>, C4<0>, C4<0>;
L_0x2a7e030 .delay (10,10,10) L_0x2a7e030/d;
L_0x2a7e0f0/d .functor NAND 1, L_0x2a7d500, L_0x2a7e030, C4<1>, C4<1>;
L_0x2a7e0f0 .delay (20,20,20) L_0x2a7e0f0/d;
L_0x2a7e240/d .functor NOT 1, L_0x2a7e0f0, C4<0>, C4<0>, C4<0>;
L_0x2a7e240 .delay (10,10,10) L_0x2a7e240/d;
L_0x2a7e330/d .functor NOR 1, L_0x2a7e240, L_0x2a7df00, C4<0>, C4<0>;
L_0x2a7e330 .delay (20,20,20) L_0x2a7e330/d;
L_0x2a7e4d0/d .functor NOT 1, L_0x2a7e330, C4<0>, C4<0>, C4<0>;
L_0x2a7e4d0 .delay (10,10,10) L_0x2a7e4d0/d;
v0x298b7d0_0 .net "and_in0ncom", 0 0, L_0x2a7e240; 1 drivers
v0x298b890_0 .net "and_in1com", 0 0, L_0x2a7df00; 1 drivers
v0x298b930_0 .alias "in0", 0 0, v0x298d240_0;
v0x298b9d0_0 .alias "in1", 0 0, v0x298d320_0;
v0x298ba50_0 .net "nand_in0ncom", 0 0, L_0x2a7e0f0; 1 drivers
v0x298baf0_0 .net "nand_in1com", 0 0, L_0x2a7ddb0; 1 drivers
v0x298bb90_0 .net "ncom", 0 0, L_0x2a7e030; 1 drivers
v0x298bc30_0 .net "nor_wire", 0 0, L_0x2a7e330; 1 drivers
v0x298bcd0_0 .alias "result", 0 0, v0x298d3a0_0;
v0x298bd50_0 .alias "sel0", 0 0, v0x298d140_0;
S_0x298b030 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x298af40;
 .timescale 0 0;
L_0x2a7e600/d .functor NAND 1, C4<0>, L_0x2a7f030, C4<1>, C4<1>;
L_0x2a7e600 .delay (20,20,20) L_0x2a7e600/d;
L_0x2a7e760/d .functor NOT 1, L_0x2a7e600, C4<0>, C4<0>, C4<0>;
L_0x2a7e760 .delay (10,10,10) L_0x2a7e760/d;
L_0x2a7e890/d .functor NOT 1, L_0x2a7f030, C4<0>, C4<0>, C4<0>;
L_0x2a7e890 .delay (10,10,10) L_0x2a7e890/d;
L_0x2a7e950/d .functor NAND 1, L_0x2a7e4d0, L_0x2a7e890, C4<1>, C4<1>;
L_0x2a7e950 .delay (20,20,20) L_0x2a7e950/d;
L_0x2a7eaa0/d .functor NOT 1, L_0x2a7e950, C4<0>, C4<0>, C4<0>;
L_0x2a7eaa0 .delay (10,10,10) L_0x2a7eaa0/d;
L_0x2a7eb90/d .functor NOR 1, L_0x2a7eaa0, L_0x2a7e760, C4<0>, C4<0>;
L_0x2a7eb90 .delay (20,20,20) L_0x2a7eb90/d;
L_0x2a7ed30/d .functor NOT 1, L_0x2a7eb90, C4<0>, C4<0>, C4<0>;
L_0x2a7ed30 .delay (10,10,10) L_0x2a7ed30/d;
v0x298b120_0 .net "and_in0ncom", 0 0, L_0x2a7eaa0; 1 drivers
v0x298b1a0_0 .net "and_in1com", 0 0, L_0x2a7e760; 1 drivers
v0x298b240_0 .alias "in0", 0 0, v0x298d3a0_0;
v0x298b2e0_0 .alias "in1", 0 0, v0x298cf90_0;
v0x298b360_0 .net "nand_in0ncom", 0 0, L_0x2a7e950; 1 drivers
v0x298b400_0 .net "nand_in1com", 0 0, L_0x2a7e600; 1 drivers
v0x298b4a0_0 .net "ncom", 0 0, L_0x2a7e890; 1 drivers
v0x298b540_0 .net "nor_wire", 0 0, L_0x2a7eb90; 1 drivers
v0x298b5e0_0 .alias "result", 0 0, v0x29923d0_0;
v0x298b660_0 .alias "sel0", 0 0, v0x298d1c0_0;
S_0x29843e0 .scope module, "aluLast" "ALU_1bit" 2 62, 2 3, S_0x2691d60;
 .timescale 0 0;
L_0x2a79a20/d .functor NOT 1, L_0x2a84fd0, C4<0>, C4<0>, C4<0>;
L_0x2a79a20 .delay (10,10,10) L_0x2a79a20/d;
v0x298a300_0 .net "carryin", 0 0, L_0x2a85190; 1 drivers
v0x298a3a0_0 .alias "carryout", 0 0, v0x2991df0_0;
v0x298a420_0 .alias "invertB", 0 0, v0x2991f70_0;
v0x298a4a0_0 .alias "muxIndex", 2 0, v0x2991ff0_0;
v0x298a570_0 .net "notB", 0 0, L_0x2a79a20; 1 drivers
v0x298a5f0_0 .net "operandA", 0 0, L_0x2a84ea0; 1 drivers
v0x298a670_0 .net "operandB", 0 0, L_0x2a84fd0; 1 drivers
v0x298a780_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x298a800_0 .net "result", 0 0, L_0x2a84750; 1 drivers
v0x298a8d0_0 .net "trueB", 0 0, L_0x2a7fab0; 1 drivers
v0x298a9b0_0 .net "wAddSub", 0 0, L_0x2a805d0; 1 drivers
v0x298aac0_0 .net "wNandAnd", 0 0, L_0x2a81d20; 1 drivers
v0x298ac40_0 .net "wNorOr", 0 0, L_0x2a82760; 1 drivers
v0x298ad50_0 .net "wXor", 0 0, L_0x2a812c0; 1 drivers
L_0x2a84880 .part v0x2991960_0, 0, 1;
L_0x2a84920 .part v0x2991960_0, 1, 1;
L_0x2a737b0 .part v0x2991960_0, 2, 1;
S_0x2989ac0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29843e0;
 .timescale 0 0;
L_0x2a7f490/d .functor NAND 1, L_0x2a79a20, v0x29918e0_0, C4<1>, C4<1>;
L_0x2a7f490 .delay (20,20,20) L_0x2a7f490/d;
L_0x2a7f570/d .functor NOT 1, L_0x2a7f490, C4<0>, C4<0>, C4<0>;
L_0x2a7f570 .delay (10,10,10) L_0x2a7f570/d;
L_0x2a7f650/d .functor NOT 1, v0x29918e0_0, C4<0>, C4<0>, C4<0>;
L_0x2a7f650 .delay (10,10,10) L_0x2a7f650/d;
L_0x2a7f710/d .functor NAND 1, L_0x2a84fd0, L_0x2a7f650, C4<1>, C4<1>;
L_0x2a7f710 .delay (20,20,20) L_0x2a7f710/d;
L_0x2a7f820/d .functor NOT 1, L_0x2a7f710, C4<0>, C4<0>, C4<0>;
L_0x2a7f820 .delay (10,10,10) L_0x2a7f820/d;
L_0x2a7f910/d .functor NOR 1, L_0x2a7f820, L_0x2a7f570, C4<0>, C4<0>;
L_0x2a7f910 .delay (20,20,20) L_0x2a7f910/d;
L_0x2a7fab0/d .functor NOT 1, L_0x2a7f910, C4<0>, C4<0>, C4<0>;
L_0x2a7fab0 .delay (10,10,10) L_0x2a7fab0/d;
v0x2989bb0_0 .net "and_in0ncom", 0 0, L_0x2a7f820; 1 drivers
v0x2989c50_0 .net "and_in1com", 0 0, L_0x2a7f570; 1 drivers
v0x2989cf0_0 .alias "in0", 0 0, v0x298a670_0;
v0x2989d70_0 .alias "in1", 0 0, v0x298a570_0;
v0x2989df0_0 .net "nand_in0ncom", 0 0, L_0x2a7f710; 1 drivers
v0x2989e90_0 .net "nand_in1com", 0 0, L_0x2a7f490; 1 drivers
v0x2989f30_0 .net "ncom", 0 0, L_0x2a7f650; 1 drivers
v0x2989fd0_0 .net "nor_wire", 0 0, L_0x2a7f910; 1 drivers
v0x298a0c0_0 .alias "result", 0 0, v0x298a8d0_0;
v0x298a190_0 .alias "sel0", 0 0, v0x2991f70_0;
S_0x29887f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29843e0;
 .timescale 0 0;
L_0x2a806e0/d .functor NAND 1, L_0x2a84ea0, L_0x2a7fab0, C4<1>, C4<1>;
L_0x2a806e0 .delay (20,20,20) L_0x2a806e0/d;
L_0x2a80850/d .functor NOT 1, L_0x2a806e0, C4<0>, C4<0>, C4<0>;
L_0x2a80850 .delay (10,10,10) L_0x2a80850/d;
L_0x2a80960/d .functor NAND 1, L_0x2a85190, L_0x2a80030, C4<1>, C4<1>;
L_0x2a80960 .delay (20,20,20) L_0x2a80960/d;
L_0x2a80a20/d .functor NOT 1, L_0x2a80960, C4<0>, C4<0>, C4<0>;
L_0x2a80a20 .delay (10,10,10) L_0x2a80a20/d;
L_0x2a80b30/d .functor NOR 1, L_0x2a80a20, L_0x2a80850, C4<0>, C4<0>;
L_0x2a80b30 .delay (20,20,20) L_0x2a80b30/d;
L_0x2a80c70/d .functor NOT 1, L_0x2a80b30, C4<0>, C4<0>, C4<0>;
L_0x2a80c70 .delay (10,10,10) L_0x2a80c70/d;
v0x29893d0_0 .alias "a", 0 0, v0x298a5f0_0;
v0x29894e0_0 .net "and_ab", 0 0, L_0x2a80850; 1 drivers
v0x2989580_0 .net "and_xor_ab_c", 0 0, L_0x2a80a20; 1 drivers
v0x2989620_0 .alias "b", 0 0, v0x298a8d0_0;
v0x29896a0_0 .alias "carryin", 0 0, v0x298a300_0;
v0x2989720_0 .alias "carryout", 0 0, v0x2991df0_0;
v0x29897e0_0 .net "nand_ab", 0 0, L_0x2a806e0; 1 drivers
v0x2989860_0 .net "nand_xor_ab_c", 0 0, L_0x2a80960; 1 drivers
v0x29898e0_0 .net "nco", 0 0, L_0x2a80b30; 1 drivers
v0x2989960_0 .alias "sum", 0 0, v0x298a9b0_0;
v0x2989a40_0 .net "xor_ab", 0 0, L_0x2a80030; 1 drivers
S_0x2988e80 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29887f0;
 .timescale 0 0;
L_0x2a7fc20/d .functor NAND 1, L_0x2a84ea0, L_0x2a7fab0, C4<1>, C4<1>;
L_0x2a7fc20 .delay (20,20,20) L_0x2a7fc20/d;
L_0x2a7fce0/d .functor NOR 1, L_0x2a84ea0, L_0x2a7fab0, C4<0>, C4<0>;
L_0x2a7fce0 .delay (20,20,20) L_0x2a7fce0/d;
L_0x2a7fdc0/d .functor NOT 1, L_0x2a7fce0, C4<0>, C4<0>, C4<0>;
L_0x2a7fdc0 .delay (10,10,10) L_0x2a7fdc0/d;
L_0x2a7fed0/d .functor NAND 1, L_0x2a7fdc0, L_0x2a7fc20, C4<1>, C4<1>;
L_0x2a7fed0 .delay (20,20,20) L_0x2a7fed0/d;
L_0x2a80030/d .functor NOT 1, L_0x2a7fed0, C4<0>, C4<0>, C4<0>;
L_0x2a80030 .delay (10,10,10) L_0x2a80030/d;
v0x2988f70_0 .alias "a", 0 0, v0x298a5f0_0;
v0x2989010_0 .alias "b", 0 0, v0x298a8d0_0;
v0x29890b0_0 .net "nand_ab", 0 0, L_0x2a7fc20; 1 drivers
v0x2989150_0 .net "nor_ab", 0 0, L_0x2a7fce0; 1 drivers
v0x29891d0_0 .net "nxor_ab", 0 0, L_0x2a7fed0; 1 drivers
v0x2989270_0 .net "or_ab", 0 0, L_0x2a7fdc0; 1 drivers
v0x2989350_0 .alias "result", 0 0, v0x2989a40_0;
S_0x29888e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29887f0;
 .timescale 0 0;
L_0x2a80140/d .functor NAND 1, L_0x2a80030, L_0x2a85190, C4<1>, C4<1>;
L_0x2a80140 .delay (20,20,20) L_0x2a80140/d;
L_0x2a80290/d .functor NOR 1, L_0x2a80030, L_0x2a85190, C4<0>, C4<0>;
L_0x2a80290 .delay (20,20,20) L_0x2a80290/d;
L_0x2a80400/d .functor NOT 1, L_0x2a80290, C4<0>, C4<0>, C4<0>;
L_0x2a80400 .delay (10,10,10) L_0x2a80400/d;
L_0x2a804c0/d .functor NAND 1, L_0x2a80400, L_0x2a80140, C4<1>, C4<1>;
L_0x2a804c0 .delay (20,20,20) L_0x2a804c0/d;
L_0x2a805d0/d .functor NOT 1, L_0x2a804c0, C4<0>, C4<0>, C4<0>;
L_0x2a805d0 .delay (10,10,10) L_0x2a805d0/d;
v0x29889d0_0 .alias "a", 0 0, v0x2989a40_0;
v0x2988a70_0 .alias "b", 0 0, v0x298a300_0;
v0x2988b10_0 .net "nand_ab", 0 0, L_0x2a80140; 1 drivers
v0x2988bb0_0 .net "nor_ab", 0 0, L_0x2a80290; 1 drivers
v0x2988c30_0 .net "nxor_ab", 0 0, L_0x2a804c0; 1 drivers
v0x2988cd0_0 .net "or_ab", 0 0, L_0x2a80400; 1 drivers
v0x2988db0_0 .alias "result", 0 0, v0x298a9b0_0;
S_0x29882a0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29843e0;
 .timescale 0 0;
L_0x2a80e20/d .functor NAND 1, L_0x2a84ea0, L_0x2a84fd0, C4<1>, C4<1>;
L_0x2a80e20 .delay (20,20,20) L_0x2a80e20/d;
L_0x2a80ee0/d .functor NOR 1, L_0x2a84ea0, L_0x2a84fd0, C4<0>, C4<0>;
L_0x2a80ee0 .delay (20,20,20) L_0x2a80ee0/d;
L_0x2a81070/d .functor NOT 1, L_0x2a80ee0, C4<0>, C4<0>, C4<0>;
L_0x2a81070 .delay (10,10,10) L_0x2a81070/d;
L_0x2a81160/d .functor NAND 1, L_0x2a81070, L_0x2a80e20, C4<1>, C4<1>;
L_0x2a81160 .delay (20,20,20) L_0x2a81160/d;
L_0x2a812c0/d .functor NOT 1, L_0x2a81160, C4<0>, C4<0>, C4<0>;
L_0x2a812c0 .delay (10,10,10) L_0x2a812c0/d;
v0x2988390_0 .alias "a", 0 0, v0x298a5f0_0;
v0x2988410_0 .alias "b", 0 0, v0x298a670_0;
v0x29884e0_0 .net "nand_ab", 0 0, L_0x2a80e20; 1 drivers
v0x2988560_0 .net "nor_ab", 0 0, L_0x2a80ee0; 1 drivers
v0x29885e0_0 .net "nxor_ab", 0 0, L_0x2a81160; 1 drivers
v0x2988660_0 .net "or_ab", 0 0, L_0x2a81070; 1 drivers
v0x2988720_0 .alias "result", 0 0, v0x298ad50_0;
S_0x29876b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29843e0;
 .timescale 0 0;
L_0x2a81410/d .functor NAND 1, L_0x2a84ea0, L_0x2a84fd0, C4<1>, C4<1>;
L_0x2a81410 .delay (20,20,20) L_0x2a81410/d;
L_0x2a81540/d .functor NOT 1, L_0x2a81410, C4<0>, C4<0>, C4<0>;
L_0x2a81540 .delay (10,10,10) L_0x2a81540/d;
v0x2987f20_0 .alias "a", 0 0, v0x298a5f0_0;
v0x2987fc0_0 .net "and_ab", 0 0, L_0x2a81540; 1 drivers
v0x2988040_0 .alias "b", 0 0, v0x298a670_0;
v0x29880c0_0 .net "nand_ab", 0 0, L_0x2a81410; 1 drivers
v0x29881a0_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x2988220_0 .alias "result", 0 0, v0x298aac0_0;
S_0x29877a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29876b0;
 .timescale 0 0;
L_0x2a81690/d .functor NAND 1, L_0x2a81540, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a81690 .delay (20,20,20) L_0x2a81690/d;
L_0x2a81750/d .functor NOT 1, L_0x2a81690, C4<0>, C4<0>, C4<0>;
L_0x2a81750 .delay (10,10,10) L_0x2a81750/d;
L_0x2a81880/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a81880 .delay (10,10,10) L_0x2a81880/d;
L_0x2a81940/d .functor NAND 1, L_0x2a81410, L_0x2a81880, C4<1>, C4<1>;
L_0x2a81940 .delay (20,20,20) L_0x2a81940/d;
L_0x2a81a90/d .functor NOT 1, L_0x2a81940, C4<0>, C4<0>, C4<0>;
L_0x2a81a90 .delay (10,10,10) L_0x2a81a90/d;
L_0x2a81b80/d .functor NOR 1, L_0x2a81a90, L_0x2a81750, C4<0>, C4<0>;
L_0x2a81b80 .delay (20,20,20) L_0x2a81b80/d;
L_0x2a81d20/d .functor NOT 1, L_0x2a81b80, C4<0>, C4<0>, C4<0>;
L_0x2a81d20 .delay (10,10,10) L_0x2a81d20/d;
v0x2987890_0 .net "and_in0ncom", 0 0, L_0x2a81a90; 1 drivers
v0x2987910_0 .net "and_in1com", 0 0, L_0x2a81750; 1 drivers
v0x2987990_0 .alias "in0", 0 0, v0x29880c0_0;
v0x2987a30_0 .alias "in1", 0 0, v0x2987fc0_0;
v0x2987ab0_0 .net "nand_in0ncom", 0 0, L_0x2a81940; 1 drivers
v0x2987b50_0 .net "nand_in1com", 0 0, L_0x2a81690; 1 drivers
v0x2987c30_0 .net "ncom", 0 0, L_0x2a81880; 1 drivers
v0x2987cd0_0 .net "nor_wire", 0 0, L_0x2a81b80; 1 drivers
v0x2987d70_0 .alias "result", 0 0, v0x298aac0_0;
v0x2987e40_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x2986c10 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29843e0;
 .timescale 0 0;
L_0x2a81e50/d .functor NOR 1, L_0x2a84ea0, L_0x2a84fd0, C4<0>, C4<0>;
L_0x2a81e50 .delay (20,20,20) L_0x2a81e50/d;
L_0x2a81f80/d .functor NOT 1, L_0x2a81e50, C4<0>, C4<0>, C4<0>;
L_0x2a81f80 .delay (10,10,10) L_0x2a81f80/d;
v0x2987390_0 .alias "a", 0 0, v0x298a5f0_0;
v0x2987410_0 .alias "b", 0 0, v0x298a670_0;
v0x29874b0_0 .net "nor_ab", 0 0, L_0x2a81e50; 1 drivers
v0x2987530_0 .net "or_ab", 0 0, L_0x2a81f80; 1 drivers
v0x29875b0_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x2987630_0 .alias "result", 0 0, v0x298ac40_0;
S_0x2986d00 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2986c10;
 .timescale 0 0;
L_0x2a820d0/d .functor NAND 1, L_0x2a81f80, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a820d0 .delay (20,20,20) L_0x2a820d0/d;
L_0x2a82190/d .functor NOT 1, L_0x2a820d0, C4<0>, C4<0>, C4<0>;
L_0x2a82190 .delay (10,10,10) L_0x2a82190/d;
L_0x2a822c0/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a822c0 .delay (10,10,10) L_0x2a822c0/d;
L_0x2a82380/d .functor NAND 1, L_0x2a81e50, L_0x2a822c0, C4<1>, C4<1>;
L_0x2a82380 .delay (20,20,20) L_0x2a82380/d;
L_0x2a824d0/d .functor NOT 1, L_0x2a82380, C4<0>, C4<0>, C4<0>;
L_0x2a824d0 .delay (10,10,10) L_0x2a824d0/d;
L_0x2a825c0/d .functor NOR 1, L_0x2a824d0, L_0x2a82190, C4<0>, C4<0>;
L_0x2a825c0 .delay (20,20,20) L_0x2a825c0/d;
L_0x2a82760/d .functor NOT 1, L_0x2a825c0, C4<0>, C4<0>, C4<0>;
L_0x2a82760 .delay (10,10,10) L_0x2a82760/d;
v0x2986df0_0 .net "and_in0ncom", 0 0, L_0x2a824d0; 1 drivers
v0x2986e70_0 .net "and_in1com", 0 0, L_0x2a82190; 1 drivers
v0x2986ef0_0 .alias "in0", 0 0, v0x29874b0_0;
v0x2986f70_0 .alias "in1", 0 0, v0x2987530_0;
v0x2986ff0_0 .net "nand_in0ncom", 0 0, L_0x2a82380; 1 drivers
v0x2987070_0 .net "nand_in1com", 0 0, L_0x2a820d0; 1 drivers
v0x29870f0_0 .net "ncom", 0 0, L_0x2a822c0; 1 drivers
v0x2987170_0 .net "nor_wire", 0 0, L_0x2a825c0; 1 drivers
v0x2987240_0 .alias "result", 0 0, v0x298ac40_0;
v0x2987310_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x29844d0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29843e0;
 .timescale 0 0;
v0x29863c0_0 .alias "in0", 0 0, v0x298a9b0_0;
v0x2986470_0 .alias "in1", 0 0, v0x298ad50_0;
v0x2986520_0 .alias "in2", 0 0, v0x298aac0_0;
v0x29865d0_0 .alias "in3", 0 0, v0x298ac40_0;
v0x29866b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2986760_0 .alias "result", 0 0, v0x298a800_0;
v0x29867e0_0 .net "sel0", 0 0, L_0x2a84880; 1 drivers
v0x2986860_0 .net "sel1", 0 0, L_0x2a84920; 1 drivers
v0x29868e0_0 .net "sel2", 0 0, L_0x2a737b0; 1 drivers
v0x2986990_0 .net "w0", 0 0, L_0x2a82f20; 1 drivers
v0x2986a70_0 .net "w1", 0 0, L_0x2a836a0; 1 drivers
v0x2986b40_0 .net "w2", 0 0, L_0x2a83ef0; 1 drivers
S_0x2985c10 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29844d0;
 .timescale 0 0;
L_0x2a82890/d .functor NAND 1, L_0x2a812c0, L_0x2a84880, C4<1>, C4<1>;
L_0x2a82890 .delay (20,20,20) L_0x2a82890/d;
L_0x2a82950/d .functor NOT 1, L_0x2a82890, C4<0>, C4<0>, C4<0>;
L_0x2a82950 .delay (10,10,10) L_0x2a82950/d;
L_0x2a82a80/d .functor NOT 1, L_0x2a84880, C4<0>, C4<0>, C4<0>;
L_0x2a82a80 .delay (10,10,10) L_0x2a82a80/d;
L_0x2a82bd0/d .functor NAND 1, L_0x2a805d0, L_0x2a82a80, C4<1>, C4<1>;
L_0x2a82bd0 .delay (20,20,20) L_0x2a82bd0/d;
L_0x2a82c90/d .functor NOT 1, L_0x2a82bd0, C4<0>, C4<0>, C4<0>;
L_0x2a82c90 .delay (10,10,10) L_0x2a82c90/d;
L_0x2a82d80/d .functor NOR 1, L_0x2a82c90, L_0x2a82950, C4<0>, C4<0>;
L_0x2a82d80 .delay (20,20,20) L_0x2a82d80/d;
L_0x2a82f20/d .functor NOT 1, L_0x2a82d80, C4<0>, C4<0>, C4<0>;
L_0x2a82f20 .delay (10,10,10) L_0x2a82f20/d;
v0x2985d00_0 .net "and_in0ncom", 0 0, L_0x2a82c90; 1 drivers
v0x2985dc0_0 .net "and_in1com", 0 0, L_0x2a82950; 1 drivers
v0x2985e60_0 .alias "in0", 0 0, v0x298a9b0_0;
v0x2985f00_0 .alias "in1", 0 0, v0x298ad50_0;
v0x2985fb0_0 .net "nand_in0ncom", 0 0, L_0x2a82bd0; 1 drivers
v0x2986050_0 .net "nand_in1com", 0 0, L_0x2a82890; 1 drivers
v0x29860f0_0 .net "ncom", 0 0, L_0x2a82a80; 1 drivers
v0x2986190_0 .net "nor_wire", 0 0, L_0x2a82d80; 1 drivers
v0x2986230_0 .alias "result", 0 0, v0x2986990_0;
v0x29862b0_0 .alias "sel0", 0 0, v0x29867e0_0;
S_0x29854c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29844d0;
 .timescale 0 0;
L_0x2a83050/d .functor NAND 1, L_0x2a82760, L_0x2a84880, C4<1>, C4<1>;
L_0x2a83050 .delay (20,20,20) L_0x2a83050/d;
L_0x2a83110/d .functor NOT 1, L_0x2a83050, C4<0>, C4<0>, C4<0>;
L_0x2a83110 .delay (10,10,10) L_0x2a83110/d;
L_0x2a83240/d .functor NOT 1, L_0x2a84880, C4<0>, C4<0>, C4<0>;
L_0x2a83240 .delay (10,10,10) L_0x2a83240/d;
L_0x2a83300/d .functor NAND 1, L_0x2a81d20, L_0x2a83240, C4<1>, C4<1>;
L_0x2a83300 .delay (20,20,20) L_0x2a83300/d;
L_0x2a83410/d .functor NOT 1, L_0x2a83300, C4<0>, C4<0>, C4<0>;
L_0x2a83410 .delay (10,10,10) L_0x2a83410/d;
L_0x2a83500/d .functor NOR 1, L_0x2a83410, L_0x2a83110, C4<0>, C4<0>;
L_0x2a83500 .delay (20,20,20) L_0x2a83500/d;
L_0x2a836a0/d .functor NOT 1, L_0x2a83500, C4<0>, C4<0>, C4<0>;
L_0x2a836a0 .delay (10,10,10) L_0x2a836a0/d;
v0x29855b0_0 .net "and_in0ncom", 0 0, L_0x2a83410; 1 drivers
v0x2985670_0 .net "and_in1com", 0 0, L_0x2a83110; 1 drivers
v0x2985710_0 .alias "in0", 0 0, v0x298aac0_0;
v0x29857b0_0 .alias "in1", 0 0, v0x298ac40_0;
v0x2985830_0 .net "nand_in0ncom", 0 0, L_0x2a83300; 1 drivers
v0x29858d0_0 .net "nand_in1com", 0 0, L_0x2a83050; 1 drivers
v0x2985970_0 .net "ncom", 0 0, L_0x2a83240; 1 drivers
v0x2985a10_0 .net "nor_wire", 0 0, L_0x2a83500; 1 drivers
v0x2985ab0_0 .alias "result", 0 0, v0x2986a70_0;
v0x2985b30_0 .alias "sel0", 0 0, v0x29867e0_0;
S_0x2984d70 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29844d0;
 .timescale 0 0;
L_0x2a837d0/d .functor NAND 1, L_0x2a836a0, L_0x2a84920, C4<1>, C4<1>;
L_0x2a837d0 .delay (20,20,20) L_0x2a837d0/d;
L_0x2a83920/d .functor NOT 1, L_0x2a837d0, C4<0>, C4<0>, C4<0>;
L_0x2a83920 .delay (10,10,10) L_0x2a83920/d;
L_0x2a83a50/d .functor NOT 1, L_0x2a84920, C4<0>, C4<0>, C4<0>;
L_0x2a83a50 .delay (10,10,10) L_0x2a83a50/d;
L_0x2a83b10/d .functor NAND 1, L_0x2a82f20, L_0x2a83a50, C4<1>, C4<1>;
L_0x2a83b10 .delay (20,20,20) L_0x2a83b10/d;
L_0x2a83c60/d .functor NOT 1, L_0x2a83b10, C4<0>, C4<0>, C4<0>;
L_0x2a83c60 .delay (10,10,10) L_0x2a83c60/d;
L_0x2a83d50/d .functor NOR 1, L_0x2a83c60, L_0x2a83920, C4<0>, C4<0>;
L_0x2a83d50 .delay (20,20,20) L_0x2a83d50/d;
L_0x2a83ef0/d .functor NOT 1, L_0x2a83d50, C4<0>, C4<0>, C4<0>;
L_0x2a83ef0 .delay (10,10,10) L_0x2a83ef0/d;
v0x2984e60_0 .net "and_in0ncom", 0 0, L_0x2a83c60; 1 drivers
v0x2984f20_0 .net "and_in1com", 0 0, L_0x2a83920; 1 drivers
v0x2984fc0_0 .alias "in0", 0 0, v0x2986990_0;
v0x2985060_0 .alias "in1", 0 0, v0x2986a70_0;
v0x29850e0_0 .net "nand_in0ncom", 0 0, L_0x2a83b10; 1 drivers
v0x2985180_0 .net "nand_in1com", 0 0, L_0x2a837d0; 1 drivers
v0x2985220_0 .net "ncom", 0 0, L_0x2a83a50; 1 drivers
v0x29852c0_0 .net "nor_wire", 0 0, L_0x2a83d50; 1 drivers
v0x2985360_0 .alias "result", 0 0, v0x2986b40_0;
v0x29853e0_0 .alias "sel0", 0 0, v0x2986860_0;
S_0x29845c0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29844d0;
 .timescale 0 0;
L_0x2a84020/d .functor NAND 1, C4<0>, L_0x2a737b0, C4<1>, C4<1>;
L_0x2a84020 .delay (20,20,20) L_0x2a84020/d;
L_0x2a84180/d .functor NOT 1, L_0x2a84020, C4<0>, C4<0>, C4<0>;
L_0x2a84180 .delay (10,10,10) L_0x2a84180/d;
L_0x2a842b0/d .functor NOT 1, L_0x2a737b0, C4<0>, C4<0>, C4<0>;
L_0x2a842b0 .delay (10,10,10) L_0x2a842b0/d;
L_0x2a84370/d .functor NAND 1, L_0x2a83ef0, L_0x2a842b0, C4<1>, C4<1>;
L_0x2a84370 .delay (20,20,20) L_0x2a84370/d;
L_0x2a844c0/d .functor NOT 1, L_0x2a84370, C4<0>, C4<0>, C4<0>;
L_0x2a844c0 .delay (10,10,10) L_0x2a844c0/d;
L_0x2a845b0/d .functor NOR 1, L_0x2a844c0, L_0x2a84180, C4<0>, C4<0>;
L_0x2a845b0 .delay (20,20,20) L_0x2a845b0/d;
L_0x2a84750/d .functor NOT 1, L_0x2a845b0, C4<0>, C4<0>, C4<0>;
L_0x2a84750 .delay (10,10,10) L_0x2a84750/d;
v0x29846b0_0 .net "and_in0ncom", 0 0, L_0x2a844c0; 1 drivers
v0x2984750_0 .net "and_in1com", 0 0, L_0x2a84180; 1 drivers
v0x29847f0_0 .alias "in0", 0 0, v0x2986b40_0;
v0x2984890_0 .alias "in1", 0 0, v0x29866b0_0;
v0x2984910_0 .net "nand_in0ncom", 0 0, L_0x2a84370; 1 drivers
v0x29849b0_0 .net "nand_in1com", 0 0, L_0x2a84020; 1 drivers
v0x2984a90_0 .net "ncom", 0 0, L_0x2a842b0; 1 drivers
v0x2984b30_0 .net "nor_wire", 0 0, L_0x2a845b0; 1 drivers
v0x2984bd0_0 .alias "result", 0 0, v0x298a800_0;
v0x2984c70_0 .alias "sel0", 0 0, v0x29868e0_0;
S_0x2983eb0 .scope module, "xor_overflow" "xor_1bit" 2 65, 2 224, S_0x2691d60;
 .timescale 0 0;
L_0x2a85230/d .functor NAND 1, L_0x2a855d0, L_0x2a80c70, C4<1>, C4<1>;
L_0x2a85230 .delay (20,20,20) L_0x2a85230/d;
L_0x2a852d0/d .functor NOR 1, L_0x2a855d0, L_0x2a80c70, C4<0>, C4<0>;
L_0x2a852d0 .delay (20,20,20) L_0x2a852d0/d;
L_0x2a85390/d .functor NOT 1, L_0x2a852d0, C4<0>, C4<0>, C4<0>;
L_0x2a85390 .delay (10,10,10) L_0x2a85390/d;
L_0x2a85450/d .functor NAND 1, L_0x2a85390, L_0x2a85230, C4<1>, C4<1>;
L_0x2a85450 .delay (20,20,20) L_0x2a85450/d;
L_0x2a85510/d .functor NOT 1, L_0x2a85450, C4<0>, C4<0>, C4<0>;
L_0x2a85510 .delay (10,10,10) L_0x2a85510/d;
v0x2983fa0_0 .net "a", 0 0, L_0x2a855d0; 1 drivers
v0x2984060_0 .alias "b", 0 0, v0x2991df0_0;
v0x2984100_0 .net "nand_ab", 0 0, L_0x2a85230; 1 drivers
v0x29841a0_0 .net "nor_ab", 0 0, L_0x2a852d0; 1 drivers
v0x2984220_0 .net "nxor_ab", 0 0, L_0x2a85450; 1 drivers
v0x29842c0_0 .net "or_ab", 0 0, L_0x2a85390; 1 drivers
v0x2984360_0 .alias "result", 0 0, v0x2992230_0;
S_0x2982c30 .scope module, "aluSub" "adder_1bit" 2 70, 2 167, S_0x2691d60;
 .timescale 0 0;
L_0x2a863a0/d .functor NAND 1, L_0x2a86ae0, L_0x2a85100, C4<1>, C4<1>;
L_0x2a863a0 .delay (20,20,20) L_0x2a863a0/d;
L_0x2a864f0/d .functor NOT 1, L_0x2a863a0, C4<0>, C4<0>, C4<0>;
L_0x2a864f0 .delay (10,10,10) L_0x2a864f0/d;
L_0x2a865d0/d .functor NAND 1, L_0x2a85670, L_0x2a85ca0, C4<1>, C4<1>;
L_0x2a865d0 .delay (20,20,20) L_0x2a865d0/d;
L_0x2a86720/d .functor NOT 1, L_0x2a865d0, C4<0>, C4<0>, C4<0>;
L_0x2a86720 .delay (10,10,10) L_0x2a86720/d;
L_0x2a867e0/d .functor NOR 1, L_0x2a86720, L_0x2a864f0, C4<0>, C4<0>;
L_0x2a867e0 .delay (20,20,20) L_0x2a867e0/d;
L_0x2a86920/d .functor NOT 1, L_0x2a867e0, C4<0>, C4<0>, C4<0>;
L_0x2a86920 .delay (10,10,10) L_0x2a86920/d;
v0x29837c0_0 .net "a", 0 0, L_0x2a86ae0; 1 drivers
v0x2983840_0 .net "and_ab", 0 0, L_0x2a864f0; 1 drivers
v0x29838c0_0 .net "and_xor_ab_c", 0 0, L_0x2a86720; 1 drivers
v0x2983960_0 .alias "b", 0 0, v0x2992570_0;
v0x2983a40_0 .net "carryin", 0 0, L_0x2a85670; 1 drivers
v0x2983af0_0 .alias "carryout", 0 0, v0x2992450_0;
v0x2983bb0_0 .net "nand_ab", 0 0, L_0x2a863a0; 1 drivers
v0x2983c30_0 .net "nand_xor_ab_c", 0 0, L_0x2a865d0; 1 drivers
v0x2983cb0_0 .net "nco", 0 0, L_0x2a867e0; 1 drivers
v0x2983d50_0 .alias "sum", 0 0, v0x2992690_0;
v0x2983e30_0 .net "xor_ab", 0 0, L_0x2a85ca0; 1 drivers
S_0x2983270 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2982c30;
 .timescale 0 0;
L_0x2a85800/d .functor NAND 1, L_0x2a86ae0, L_0x2a85100, C4<1>, C4<1>;
L_0x2a85800 .delay (20,20,20) L_0x2a85800/d;
L_0x2a859a0/d .functor NOR 1, L_0x2a86ae0, L_0x2a85100, C4<0>, C4<0>;
L_0x2a859a0 .delay (20,20,20) L_0x2a859a0/d;
L_0x2a85a80/d .functor NOT 1, L_0x2a859a0, C4<0>, C4<0>, C4<0>;
L_0x2a85a80 .delay (10,10,10) L_0x2a85a80/d;
L_0x2a85b40/d .functor NAND 1, L_0x2a85a80, L_0x2a85800, C4<1>, C4<1>;
L_0x2a85b40 .delay (20,20,20) L_0x2a85b40/d;
L_0x2a85ca0/d .functor NOT 1, L_0x2a85b40, C4<0>, C4<0>, C4<0>;
L_0x2a85ca0 .delay (10,10,10) L_0x2a85ca0/d;
v0x2983360_0 .alias "a", 0 0, v0x29837c0_0;
v0x2983400_0 .alias "b", 0 0, v0x2992570_0;
v0x29834a0_0 .net "nand_ab", 0 0, L_0x2a85800; 1 drivers
v0x2983540_0 .net "nor_ab", 0 0, L_0x2a859a0; 1 drivers
v0x29835c0_0 .net "nxor_ab", 0 0, L_0x2a85b40; 1 drivers
v0x2983660_0 .net "or_ab", 0 0, L_0x2a85a80; 1 drivers
v0x2983740_0 .alias "result", 0 0, v0x2983e30_0;
S_0x2982d20 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2982c30;
 .timescale 0 0;
L_0x2a85db0/d .functor NAND 1, L_0x2a85ca0, L_0x2a85670, C4<1>, C4<1>;
L_0x2a85db0 .delay (20,20,20) L_0x2a85db0/d;
L_0x2a85f00/d .functor NOR 1, L_0x2a85ca0, L_0x2a85670, C4<0>, C4<0>;
L_0x2a85f00 .delay (20,20,20) L_0x2a85f00/d;
L_0x2a85fe0/d .functor NOT 1, L_0x2a85f00, C4<0>, C4<0>, C4<0>;
L_0x2a85fe0 .delay (10,10,10) L_0x2a85fe0/d;
L_0x2a860f0/d .functor NAND 1, L_0x2a85fe0, L_0x2a85db0, C4<1>, C4<1>;
L_0x2a860f0 .delay (20,20,20) L_0x2a860f0/d;
L_0x2a86250/d .functor NOT 1, L_0x2a860f0, C4<0>, C4<0>, C4<0>;
L_0x2a86250 .delay (10,10,10) L_0x2a86250/d;
v0x2982e10_0 .alias "a", 0 0, v0x2983e30_0;
v0x2982eb0_0 .alias "b", 0 0, v0x2983a40_0;
v0x2982f50_0 .net "nand_ab", 0 0, L_0x2a85db0; 1 drivers
v0x2982ff0_0 .net "nor_ab", 0 0, L_0x2a85f00; 1 drivers
v0x2983070_0 .net "nxor_ab", 0 0, L_0x2a860f0; 1 drivers
v0x2983110_0 .net "or_ab", 0 0, L_0x2a85fe0; 1 drivers
v0x29831f0_0 .alias "result", 0 0, v0x2992690_0;
S_0x2982700 .scope module, "xor_slt" "xor_1bit" 2 74, 2 224, S_0x2691d60;
 .timescale 0 0;
L_0x2a79990/d .functor NAND 1, L_0x2a86250, L_0x2a85510, C4<1>, C4<1>;
L_0x2a79990 .delay (20,20,20) L_0x2a79990/d;
L_0x2a86e10/d .functor NOR 1, L_0x2a86250, L_0x2a85510, C4<0>, C4<0>;
L_0x2a86e10 .delay (20,20,20) L_0x2a86e10/d;
L_0x2a86ef0/d .functor NOT 1, L_0x2a86e10, C4<0>, C4<0>, C4<0>;
L_0x2a86ef0 .delay (10,10,10) L_0x2a86ef0/d;
L_0x2a86fb0/d .functor NAND 1, L_0x2a86ef0, L_0x2a79990, C4<1>, C4<1>;
L_0x2a86fb0 .delay (20,20,20) L_0x2a86fb0/d;
L_0x2a87110/d .functor NOT 1, L_0x2a86fb0, C4<0>, C4<0>, C4<0>;
L_0x2a87110 .delay (10,10,10) L_0x2a87110/d;
v0x29827f0_0 .alias "a", 0 0, v0x2992690_0;
v0x29828b0_0 .alias "b", 0 0, v0x2992230_0;
v0x2982950_0 .net "nand_ab", 0 0, L_0x2a79990; 1 drivers
v0x29829f0_0 .net "nor_ab", 0 0, L_0x2a86e10; 1 drivers
v0x2982a70_0 .net "nxor_ab", 0 0, L_0x2a86fb0; 1 drivers
v0x2982b10_0 .net "or_ab", 0 0, L_0x2a86ef0; 1 drivers
v0x2982bb0_0 .alias "result", 0 0, v0x29922b0_0;
S_0x2982050 .scope module, "sltOut" "mux_1bit" 2 75, 3 2, S_0x2691d60;
 .timescale 0 0;
L_0x2a87220/d .functor NAND 1, L_0x2a87110, L_0x2a86b80, C4<1>, C4<1>;
L_0x2a87220 .delay (20,20,20) L_0x2a87220/d;
L_0x2a87350/d .functor NOT 1, L_0x2a87220, C4<0>, C4<0>, C4<0>;
L_0x2a87350 .delay (10,10,10) L_0x2a87350/d;
L_0x2a87430/d .functor NOT 1, L_0x2a86b80, C4<0>, C4<0>, C4<0>;
L_0x2a87430 .delay (10,10,10) L_0x2a87430/d;
L_0x2a87540/d .functor NAND 1, L_0x2a7ed30, L_0x2a87430, C4<1>, C4<1>;
L_0x2a87540 .delay (20,20,20) L_0x2a87540/d;
L_0x2a87650/d .functor NOT 1, L_0x2a87540, C4<0>, C4<0>, C4<0>;
L_0x2a87650 .delay (10,10,10) L_0x2a87650/d;
L_0x2a87740/d .functor NOR 1, L_0x2a87650, L_0x2a87350, C4<0>, C4<0>;
L_0x2a87740 .delay (20,20,20) L_0x2a87740/d;
L_0x2a878e0/d .functor NOT 1, L_0x2a87740, C4<0>, C4<0>, C4<0>;
L_0x2a878e0 .delay (10,10,10) L_0x2a878e0/d;
v0x2982140_0 .net "and_in0ncom", 0 0, L_0x2a87650; 1 drivers
v0x29821c0_0 .net "and_in1com", 0 0, L_0x2a87350; 1 drivers
v0x2982240_0 .alias "in0", 0 0, v0x29923d0_0;
v0x29822c0_0 .alias "in1", 0 0, v0x29922b0_0;
v0x2982340_0 .net "nand_in0ncom", 0 0, L_0x2a87540; 1 drivers
v0x29823e0_0 .net "nand_in1com", 0 0, L_0x2a87220; 1 drivers
v0x2982480_0 .net "ncom", 0 0, L_0x2a87430; 1 drivers
v0x2982520_0 .net "nor_wire", 0 0, L_0x2a87740; 1 drivers
v0x29825c0_0 .net "result", 0 0, L_0x2a878e0; 1 drivers
v0x2982660_0 .net "sel0", 0 0, L_0x2a86b80; 1 drivers
S_0x297b5c0 .scope generate, "ALU4[1]" "ALU4[1]" 2 55, 2 55, S_0x2691d60;
 .timescale 0 0;
P_0x2979f58 .param/l "i" 2 55, +C4<01>;
S_0x297b6f0 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x297b5c0;
 .timescale 0 0;
L_0x2a6df20/d .functor NOT 1, L_0x2a73b30, C4<0>, C4<0>, C4<0>;
L_0x2a6df20 .delay (10,10,10) L_0x2a6df20/d;
v0x2981500_0 .net "carryin", 0 0, L_0x2a73bd0; 1 drivers
v0x29815f0_0 .net "carryout", 0 0, L_0x2a6f890; 1 drivers
v0x2981670_0 .alias "invertB", 0 0, v0x2991f70_0;
v0x29816f0_0 .alias "muxIndex", 2 0, v0x2991ff0_0;
v0x2981770_0 .net "notB", 0 0, L_0x2a6df20; 1 drivers
v0x29817f0_0 .net "operandA", 0 0, L_0x2a73a90; 1 drivers
v0x2981870_0 .net "operandB", 0 0, L_0x2a73b30; 1 drivers
v0x2981980_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x2981a00_0 .net "result", 0 0, L_0x2a73380; 1 drivers
v0x2981ad0_0 .net "trueB", 0 0, L_0x2a6e670; 1 drivers
v0x2981bb0_0 .net "wAddSub", 0 0, L_0x2a6f190; 1 drivers
v0x2981cc0_0 .net "wNandAnd", 0 0, L_0x2a70950; 1 drivers
v0x2981e40_0 .net "wNorOr", 0 0, L_0x2a71390; 1 drivers
v0x2981f50_0 .net "wXor", 0 0, L_0x2a6fef0; 1 drivers
L_0x2a734b0 .part v0x2991960_0, 0, 1;
L_0x2a73550 .part v0x2991960_0, 1, 1;
L_0x2a73680 .part v0x2991960_0, 2, 1;
S_0x2980d30 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x297b6f0;
 .timescale 0 0;
L_0x2a6dfd0/d .functor NAND 1, L_0x2a6df20, v0x29918e0_0, C4<1>, C4<1>;
L_0x2a6dfd0 .delay (20,20,20) L_0x2a6dfd0/d;
L_0x2a6e070/d .functor NOT 1, L_0x2a6dfd0, C4<0>, C4<0>, C4<0>;
L_0x2a6e070 .delay (10,10,10) L_0x2a6e070/d;
L_0x2a6e1b0/d .functor NOT 1, v0x29918e0_0, C4<0>, C4<0>, C4<0>;
L_0x2a6e1b0 .delay (10,10,10) L_0x2a6e1b0/d;
L_0x2a6e270/d .functor NAND 1, L_0x2a73b30, L_0x2a6e1b0, C4<1>, C4<1>;
L_0x2a6e270 .delay (20,20,20) L_0x2a6e270/d;
L_0x2a6e3b0/d .functor NOT 1, L_0x2a6e270, C4<0>, C4<0>, C4<0>;
L_0x2a6e3b0 .delay (10,10,10) L_0x2a6e3b0/d;
L_0x2a6e4d0/d .functor NOR 1, L_0x2a6e3b0, L_0x2a6e070, C4<0>, C4<0>;
L_0x2a6e4d0 .delay (20,20,20) L_0x2a6e4d0/d;
L_0x2a6e670/d .functor NOT 1, L_0x2a6e4d0, C4<0>, C4<0>, C4<0>;
L_0x2a6e670 .delay (10,10,10) L_0x2a6e670/d;
v0x2980e20_0 .net "and_in0ncom", 0 0, L_0x2a6e3b0; 1 drivers
v0x2980ee0_0 .net "and_in1com", 0 0, L_0x2a6e070; 1 drivers
v0x2980f80_0 .alias "in0", 0 0, v0x2981870_0;
v0x2981000_0 .alias "in1", 0 0, v0x2981770_0;
v0x2981080_0 .net "nand_in0ncom", 0 0, L_0x2a6e270; 1 drivers
v0x2981120_0 .net "nand_in1com", 0 0, L_0x2a6dfd0; 1 drivers
v0x29811c0_0 .net "ncom", 0 0, L_0x2a6e1b0; 1 drivers
v0x2981260_0 .net "nor_wire", 0 0, L_0x2a6e4d0; 1 drivers
v0x2981350_0 .alias "result", 0 0, v0x2981ad0_0;
v0x2981420_0 .alias "sel0", 0 0, v0x2991f70_0;
S_0x297fa40 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x297b6f0;
 .timescale 0 0;
L_0x2a6f2a0/d .functor NAND 1, L_0x2a73a90, L_0x2a6e670, C4<1>, C4<1>;
L_0x2a6f2a0 .delay (20,20,20) L_0x2a6f2a0/d;
L_0x2a6f410/d .functor NOT 1, L_0x2a6f2a0, C4<0>, C4<0>, C4<0>;
L_0x2a6f410 .delay (10,10,10) L_0x2a6f410/d;
L_0x2a6f520/d .functor NAND 1, L_0x2a73bd0, L_0x2a6ebf0, C4<1>, C4<1>;
L_0x2a6f520 .delay (20,20,20) L_0x2a6f520/d;
L_0x2a6f5e0/d .functor NOT 1, L_0x2a6f520, C4<0>, C4<0>, C4<0>;
L_0x2a6f5e0 .delay (10,10,10) L_0x2a6f5e0/d;
L_0x2a6f720/d .functor NOR 1, L_0x2a6f5e0, L_0x2a6f410, C4<0>, C4<0>;
L_0x2a6f720 .delay (20,20,20) L_0x2a6f720/d;
L_0x2a6f890/d .functor NOT 1, L_0x2a6f720, C4<0>, C4<0>, C4<0>;
L_0x2a6f890 .delay (10,10,10) L_0x2a6f890/d;
v0x2980620_0 .alias "a", 0 0, v0x29817f0_0;
v0x2980730_0 .net "and_ab", 0 0, L_0x2a6f410; 1 drivers
v0x29807d0_0 .net "and_xor_ab_c", 0 0, L_0x2a6f5e0; 1 drivers
v0x2980870_0 .alias "b", 0 0, v0x2981ad0_0;
v0x29808f0_0 .alias "carryin", 0 0, v0x2981500_0;
v0x2980970_0 .alias "carryout", 0 0, v0x29815f0_0;
v0x2980a30_0 .net "nand_ab", 0 0, L_0x2a6f2a0; 1 drivers
v0x2980ab0_0 .net "nand_xor_ab_c", 0 0, L_0x2a6f520; 1 drivers
v0x2980b30_0 .net "nco", 0 0, L_0x2a6f720; 1 drivers
v0x2980bd0_0 .alias "sum", 0 0, v0x2981bb0_0;
v0x2980cb0_0 .net "xor_ab", 0 0, L_0x2a6ebf0; 1 drivers
S_0x29800d0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x297fa40;
 .timescale 0 0;
L_0x2a6e7e0/d .functor NAND 1, L_0x2a73a90, L_0x2a6e670, C4<1>, C4<1>;
L_0x2a6e7e0 .delay (20,20,20) L_0x2a6e7e0/d;
L_0x2a6e8a0/d .functor NOR 1, L_0x2a73a90, L_0x2a6e670, C4<0>, C4<0>;
L_0x2a6e8a0 .delay (20,20,20) L_0x2a6e8a0/d;
L_0x2a6e980/d .functor NOT 1, L_0x2a6e8a0, C4<0>, C4<0>, C4<0>;
L_0x2a6e980 .delay (10,10,10) L_0x2a6e980/d;
L_0x2a6ea90/d .functor NAND 1, L_0x2a6e980, L_0x2a6e7e0, C4<1>, C4<1>;
L_0x2a6ea90 .delay (20,20,20) L_0x2a6ea90/d;
L_0x2a6ebf0/d .functor NOT 1, L_0x2a6ea90, C4<0>, C4<0>, C4<0>;
L_0x2a6ebf0 .delay (10,10,10) L_0x2a6ebf0/d;
v0x29801c0_0 .alias "a", 0 0, v0x29817f0_0;
v0x2980260_0 .alias "b", 0 0, v0x2981ad0_0;
v0x2980300_0 .net "nand_ab", 0 0, L_0x2a6e7e0; 1 drivers
v0x29803a0_0 .net "nor_ab", 0 0, L_0x2a6e8a0; 1 drivers
v0x2980420_0 .net "nxor_ab", 0 0, L_0x2a6ea90; 1 drivers
v0x29804c0_0 .net "or_ab", 0 0, L_0x2a6e980; 1 drivers
v0x29805a0_0 .alias "result", 0 0, v0x2980cb0_0;
S_0x297fb30 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x297fa40;
 .timescale 0 0;
L_0x2a6ed00/d .functor NAND 1, L_0x2a6ebf0, L_0x2a73bd0, C4<1>, C4<1>;
L_0x2a6ed00 .delay (20,20,20) L_0x2a6ed00/d;
L_0x2a6ee50/d .functor NOR 1, L_0x2a6ebf0, L_0x2a73bd0, C4<0>, C4<0>;
L_0x2a6ee50 .delay (20,20,20) L_0x2a6ee50/d;
L_0x2a6efc0/d .functor NOT 1, L_0x2a6ee50, C4<0>, C4<0>, C4<0>;
L_0x2a6efc0 .delay (10,10,10) L_0x2a6efc0/d;
L_0x2a6f080/d .functor NAND 1, L_0x2a6efc0, L_0x2a6ed00, C4<1>, C4<1>;
L_0x2a6f080 .delay (20,20,20) L_0x2a6f080/d;
L_0x2a6f190/d .functor NOT 1, L_0x2a6f080, C4<0>, C4<0>, C4<0>;
L_0x2a6f190 .delay (10,10,10) L_0x2a6f190/d;
v0x297fc20_0 .alias "a", 0 0, v0x2980cb0_0;
v0x297fcc0_0 .alias "b", 0 0, v0x2981500_0;
v0x297fd60_0 .net "nand_ab", 0 0, L_0x2a6ed00; 1 drivers
v0x297fe00_0 .net "nor_ab", 0 0, L_0x2a6ee50; 1 drivers
v0x297fe80_0 .net "nxor_ab", 0 0, L_0x2a6f080; 1 drivers
v0x297ff20_0 .net "or_ab", 0 0, L_0x2a6efc0; 1 drivers
v0x2980000_0 .alias "result", 0 0, v0x2981bb0_0;
S_0x297f4f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x297b6f0;
 .timescale 0 0;
L_0x2a6fa50/d .functor NAND 1, L_0x2a73a90, L_0x2a73b30, C4<1>, C4<1>;
L_0x2a6fa50 .delay (20,20,20) L_0x2a6fa50/d;
L_0x2a6fb10/d .functor NOR 1, L_0x2a73a90, L_0x2a73b30, C4<0>, C4<0>;
L_0x2a6fb10 .delay (20,20,20) L_0x2a6fb10/d;
L_0x2a6fca0/d .functor NOT 1, L_0x2a6fb10, C4<0>, C4<0>, C4<0>;
L_0x2a6fca0 .delay (10,10,10) L_0x2a6fca0/d;
L_0x2a6fd90/d .functor NAND 1, L_0x2a6fca0, L_0x2a6fa50, C4<1>, C4<1>;
L_0x2a6fd90 .delay (20,20,20) L_0x2a6fd90/d;
L_0x2a6fef0/d .functor NOT 1, L_0x2a6fd90, C4<0>, C4<0>, C4<0>;
L_0x2a6fef0 .delay (10,10,10) L_0x2a6fef0/d;
v0x297f5e0_0 .alias "a", 0 0, v0x29817f0_0;
v0x297f660_0 .alias "b", 0 0, v0x2981870_0;
v0x297f730_0 .net "nand_ab", 0 0, L_0x2a6fa50; 1 drivers
v0x297f7b0_0 .net "nor_ab", 0 0, L_0x2a6fb10; 1 drivers
v0x297f830_0 .net "nxor_ab", 0 0, L_0x2a6fd90; 1 drivers
v0x297f8b0_0 .net "or_ab", 0 0, L_0x2a6fca0; 1 drivers
v0x297f970_0 .alias "result", 0 0, v0x2981f50_0;
S_0x297e870 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x297b6f0;
 .timescale 0 0;
L_0x2a70040/d .functor NAND 1, L_0x2a73a90, L_0x2a73b30, C4<1>, C4<1>;
L_0x2a70040 .delay (20,20,20) L_0x2a70040/d;
L_0x2a70170/d .functor NOT 1, L_0x2a70040, C4<0>, C4<0>, C4<0>;
L_0x2a70170 .delay (10,10,10) L_0x2a70170/d;
v0x297f0e0_0 .alias "a", 0 0, v0x29817f0_0;
v0x297f180_0 .net "and_ab", 0 0, L_0x2a70170; 1 drivers
v0x297f200_0 .alias "b", 0 0, v0x2981870_0;
v0x297f280_0 .net "nand_ab", 0 0, L_0x2a70040; 1 drivers
v0x297f360_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x297af30_0 .alias "result", 0 0, v0x2981cc0_0;
S_0x297e960 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x297e870;
 .timescale 0 0;
L_0x2a702c0/d .functor NAND 1, L_0x2a70170, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a702c0 .delay (20,20,20) L_0x2a702c0/d;
L_0x2a70380/d .functor NOT 1, L_0x2a702c0, C4<0>, C4<0>, C4<0>;
L_0x2a70380 .delay (10,10,10) L_0x2a70380/d;
L_0x2a704b0/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a704b0 .delay (10,10,10) L_0x2a704b0/d;
L_0x2a70570/d .functor NAND 1, L_0x2a70040, L_0x2a704b0, C4<1>, C4<1>;
L_0x2a70570 .delay (20,20,20) L_0x2a70570/d;
L_0x2a706c0/d .functor NOT 1, L_0x2a70570, C4<0>, C4<0>, C4<0>;
L_0x2a706c0 .delay (10,10,10) L_0x2a706c0/d;
L_0x2a707b0/d .functor NOR 1, L_0x2a706c0, L_0x2a70380, C4<0>, C4<0>;
L_0x2a707b0 .delay (20,20,20) L_0x2a707b0/d;
L_0x2a70950/d .functor NOT 1, L_0x2a707b0, C4<0>, C4<0>, C4<0>;
L_0x2a70950 .delay (10,10,10) L_0x2a70950/d;
v0x297ea50_0 .net "and_in0ncom", 0 0, L_0x2a706c0; 1 drivers
v0x297ead0_0 .net "and_in1com", 0 0, L_0x2a70380; 1 drivers
v0x297eb50_0 .alias "in0", 0 0, v0x297f280_0;
v0x297ebf0_0 .alias "in1", 0 0, v0x297f180_0;
v0x297ec70_0 .net "nand_in0ncom", 0 0, L_0x2a70570; 1 drivers
v0x297ed10_0 .net "nand_in1com", 0 0, L_0x2a702c0; 1 drivers
v0x297edf0_0 .net "ncom", 0 0, L_0x2a704b0; 1 drivers
v0x297ee90_0 .net "nor_wire", 0 0, L_0x2a707b0; 1 drivers
v0x297ef30_0 .alias "result", 0 0, v0x2981cc0_0;
v0x297f000_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x297ddd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x297b6f0;
 .timescale 0 0;
L_0x2a70a80/d .functor NOR 1, L_0x2a73a90, L_0x2a73b30, C4<0>, C4<0>;
L_0x2a70a80 .delay (20,20,20) L_0x2a70a80/d;
L_0x2a70bb0/d .functor NOT 1, L_0x2a70a80, C4<0>, C4<0>, C4<0>;
L_0x2a70bb0 .delay (10,10,10) L_0x2a70bb0/d;
v0x297e550_0 .alias "a", 0 0, v0x29817f0_0;
v0x297e5d0_0 .alias "b", 0 0, v0x2981870_0;
v0x297e670_0 .net "nor_ab", 0 0, L_0x2a70a80; 1 drivers
v0x297e6f0_0 .net "or_ab", 0 0, L_0x2a70bb0; 1 drivers
v0x297e770_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x297e7f0_0 .alias "result", 0 0, v0x2981e40_0;
S_0x297dec0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x297ddd0;
 .timescale 0 0;
L_0x2a70d00/d .functor NAND 1, L_0x2a70bb0, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a70d00 .delay (20,20,20) L_0x2a70d00/d;
L_0x2a70dc0/d .functor NOT 1, L_0x2a70d00, C4<0>, C4<0>, C4<0>;
L_0x2a70dc0 .delay (10,10,10) L_0x2a70dc0/d;
L_0x2a70ef0/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a70ef0 .delay (10,10,10) L_0x2a70ef0/d;
L_0x2a70fb0/d .functor NAND 1, L_0x2a70a80, L_0x2a70ef0, C4<1>, C4<1>;
L_0x2a70fb0 .delay (20,20,20) L_0x2a70fb0/d;
L_0x2a71100/d .functor NOT 1, L_0x2a70fb0, C4<0>, C4<0>, C4<0>;
L_0x2a71100 .delay (10,10,10) L_0x2a71100/d;
L_0x2a711f0/d .functor NOR 1, L_0x2a71100, L_0x2a70dc0, C4<0>, C4<0>;
L_0x2a711f0 .delay (20,20,20) L_0x2a711f0/d;
L_0x2a71390/d .functor NOT 1, L_0x2a711f0, C4<0>, C4<0>, C4<0>;
L_0x2a71390 .delay (10,10,10) L_0x2a71390/d;
v0x297dfb0_0 .net "and_in0ncom", 0 0, L_0x2a71100; 1 drivers
v0x297e030_0 .net "and_in1com", 0 0, L_0x2a70dc0; 1 drivers
v0x297e0b0_0 .alias "in0", 0 0, v0x297e670_0;
v0x297e130_0 .alias "in1", 0 0, v0x297e6f0_0;
v0x297e1b0_0 .net "nand_in0ncom", 0 0, L_0x2a70fb0; 1 drivers
v0x297e230_0 .net "nand_in1com", 0 0, L_0x2a70d00; 1 drivers
v0x297e2b0_0 .net "ncom", 0 0, L_0x2a70ef0; 1 drivers
v0x297e330_0 .net "nor_wire", 0 0, L_0x2a711f0; 1 drivers
v0x297e400_0 .alias "result", 0 0, v0x2981e40_0;
v0x297e4d0_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x297b7e0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x297b6f0;
 .timescale 0 0;
v0x297d620_0 .alias "in0", 0 0, v0x2981bb0_0;
v0x297d6d0_0 .alias "in1", 0 0, v0x2981f50_0;
v0x297d780_0 .alias "in2", 0 0, v0x2981cc0_0;
v0x297d830_0 .alias "in3", 0 0, v0x2981e40_0;
v0x297d910_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x297d9c0_0 .alias "result", 0 0, v0x2981a00_0;
v0x297da40_0 .net "sel0", 0 0, L_0x2a734b0; 1 drivers
v0x297dac0_0 .net "sel1", 0 0, L_0x2a73550; 1 drivers
v0x297db40_0 .net "sel2", 0 0, L_0x2a73680; 1 drivers
v0x297dbf0_0 .net "w0", 0 0, L_0x2a71b50; 1 drivers
v0x297dcd0_0 .net "w1", 0 0, L_0x2a722d0; 1 drivers
v0x297dd50_0 .net "w2", 0 0, L_0x2a72b20; 1 drivers
S_0x297cea0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x297b7e0;
 .timescale 0 0;
L_0x2a714c0/d .functor NAND 1, L_0x2a6fef0, L_0x2a734b0, C4<1>, C4<1>;
L_0x2a714c0 .delay (20,20,20) L_0x2a714c0/d;
L_0x2a71580/d .functor NOT 1, L_0x2a714c0, C4<0>, C4<0>, C4<0>;
L_0x2a71580 .delay (10,10,10) L_0x2a71580/d;
L_0x2a716b0/d .functor NOT 1, L_0x2a734b0, C4<0>, C4<0>, C4<0>;
L_0x2a716b0 .delay (10,10,10) L_0x2a716b0/d;
L_0x2a71800/d .functor NAND 1, L_0x2a6f190, L_0x2a716b0, C4<1>, C4<1>;
L_0x2a71800 .delay (20,20,20) L_0x2a71800/d;
L_0x2a718c0/d .functor NOT 1, L_0x2a71800, C4<0>, C4<0>, C4<0>;
L_0x2a718c0 .delay (10,10,10) L_0x2a718c0/d;
L_0x2a719b0/d .functor NOR 1, L_0x2a718c0, L_0x2a71580, C4<0>, C4<0>;
L_0x2a719b0 .delay (20,20,20) L_0x2a719b0/d;
L_0x2a71b50/d .functor NOT 1, L_0x2a719b0, C4<0>, C4<0>, C4<0>;
L_0x2a71b50 .delay (10,10,10) L_0x2a71b50/d;
v0x297cf90_0 .net "and_in0ncom", 0 0, L_0x2a718c0; 1 drivers
v0x297d050_0 .net "and_in1com", 0 0, L_0x2a71580; 1 drivers
v0x297d0f0_0 .alias "in0", 0 0, v0x2981bb0_0;
v0x297d190_0 .alias "in1", 0 0, v0x2981f50_0;
v0x297d210_0 .net "nand_in0ncom", 0 0, L_0x2a71800; 1 drivers
v0x297d2b0_0 .net "nand_in1com", 0 0, L_0x2a714c0; 1 drivers
v0x297d350_0 .net "ncom", 0 0, L_0x2a716b0; 1 drivers
v0x297d3f0_0 .net "nor_wire", 0 0, L_0x2a719b0; 1 drivers
v0x297d490_0 .alias "result", 0 0, v0x297dbf0_0;
v0x297d510_0 .alias "sel0", 0 0, v0x297da40_0;
S_0x297c750 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x297b7e0;
 .timescale 0 0;
L_0x2a71c80/d .functor NAND 1, L_0x2a71390, L_0x2a734b0, C4<1>, C4<1>;
L_0x2a71c80 .delay (20,20,20) L_0x2a71c80/d;
L_0x2a71d40/d .functor NOT 1, L_0x2a71c80, C4<0>, C4<0>, C4<0>;
L_0x2a71d40 .delay (10,10,10) L_0x2a71d40/d;
L_0x2a71e70/d .functor NOT 1, L_0x2a734b0, C4<0>, C4<0>, C4<0>;
L_0x2a71e70 .delay (10,10,10) L_0x2a71e70/d;
L_0x2a71f30/d .functor NAND 1, L_0x2a70950, L_0x2a71e70, C4<1>, C4<1>;
L_0x2a71f30 .delay (20,20,20) L_0x2a71f30/d;
L_0x2a72040/d .functor NOT 1, L_0x2a71f30, C4<0>, C4<0>, C4<0>;
L_0x2a72040 .delay (10,10,10) L_0x2a72040/d;
L_0x2a72130/d .functor NOR 1, L_0x2a72040, L_0x2a71d40, C4<0>, C4<0>;
L_0x2a72130 .delay (20,20,20) L_0x2a72130/d;
L_0x2a722d0/d .functor NOT 1, L_0x2a72130, C4<0>, C4<0>, C4<0>;
L_0x2a722d0 .delay (10,10,10) L_0x2a722d0/d;
v0x297c840_0 .net "and_in0ncom", 0 0, L_0x2a72040; 1 drivers
v0x297c900_0 .net "and_in1com", 0 0, L_0x2a71d40; 1 drivers
v0x297c9a0_0 .alias "in0", 0 0, v0x2981cc0_0;
v0x297ca40_0 .alias "in1", 0 0, v0x2981e40_0;
v0x297cac0_0 .net "nand_in0ncom", 0 0, L_0x2a71f30; 1 drivers
v0x297cb60_0 .net "nand_in1com", 0 0, L_0x2a71c80; 1 drivers
v0x297cc00_0 .net "ncom", 0 0, L_0x2a71e70; 1 drivers
v0x297cca0_0 .net "nor_wire", 0 0, L_0x2a72130; 1 drivers
v0x297cd40_0 .alias "result", 0 0, v0x297dcd0_0;
v0x297cdc0_0 .alias "sel0", 0 0, v0x297da40_0;
S_0x297c000 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x297b7e0;
 .timescale 0 0;
L_0x2a72400/d .functor NAND 1, L_0x2a722d0, L_0x2a73550, C4<1>, C4<1>;
L_0x2a72400 .delay (20,20,20) L_0x2a72400/d;
L_0x2a72550/d .functor NOT 1, L_0x2a72400, C4<0>, C4<0>, C4<0>;
L_0x2a72550 .delay (10,10,10) L_0x2a72550/d;
L_0x2a72680/d .functor NOT 1, L_0x2a73550, C4<0>, C4<0>, C4<0>;
L_0x2a72680 .delay (10,10,10) L_0x2a72680/d;
L_0x2a72740/d .functor NAND 1, L_0x2a71b50, L_0x2a72680, C4<1>, C4<1>;
L_0x2a72740 .delay (20,20,20) L_0x2a72740/d;
L_0x2a72890/d .functor NOT 1, L_0x2a72740, C4<0>, C4<0>, C4<0>;
L_0x2a72890 .delay (10,10,10) L_0x2a72890/d;
L_0x2a72980/d .functor NOR 1, L_0x2a72890, L_0x2a72550, C4<0>, C4<0>;
L_0x2a72980 .delay (20,20,20) L_0x2a72980/d;
L_0x2a72b20/d .functor NOT 1, L_0x2a72980, C4<0>, C4<0>, C4<0>;
L_0x2a72b20 .delay (10,10,10) L_0x2a72b20/d;
v0x297c0f0_0 .net "and_in0ncom", 0 0, L_0x2a72890; 1 drivers
v0x297c1b0_0 .net "and_in1com", 0 0, L_0x2a72550; 1 drivers
v0x297c250_0 .alias "in0", 0 0, v0x297dbf0_0;
v0x297c2f0_0 .alias "in1", 0 0, v0x297dcd0_0;
v0x297c370_0 .net "nand_in0ncom", 0 0, L_0x2a72740; 1 drivers
v0x297c410_0 .net "nand_in1com", 0 0, L_0x2a72400; 1 drivers
v0x297c4b0_0 .net "ncom", 0 0, L_0x2a72680; 1 drivers
v0x297c550_0 .net "nor_wire", 0 0, L_0x2a72980; 1 drivers
v0x297c5f0_0 .alias "result", 0 0, v0x297dd50_0;
v0x297c670_0 .alias "sel0", 0 0, v0x297dac0_0;
S_0x297b8d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x297b7e0;
 .timescale 0 0;
L_0x2a72c50/d .functor NAND 1, C4<0>, L_0x2a73680, C4<1>, C4<1>;
L_0x2a72c50 .delay (20,20,20) L_0x2a72c50/d;
L_0x2a72db0/d .functor NOT 1, L_0x2a72c50, C4<0>, C4<0>, C4<0>;
L_0x2a72db0 .delay (10,10,10) L_0x2a72db0/d;
L_0x2a72ee0/d .functor NOT 1, L_0x2a73680, C4<0>, C4<0>, C4<0>;
L_0x2a72ee0 .delay (10,10,10) L_0x2a72ee0/d;
L_0x2a72fa0/d .functor NAND 1, L_0x2a72b20, L_0x2a72ee0, C4<1>, C4<1>;
L_0x2a72fa0 .delay (20,20,20) L_0x2a72fa0/d;
L_0x2a730f0/d .functor NOT 1, L_0x2a72fa0, C4<0>, C4<0>, C4<0>;
L_0x2a730f0 .delay (10,10,10) L_0x2a730f0/d;
L_0x2a731e0/d .functor NOR 1, L_0x2a730f0, L_0x2a72db0, C4<0>, C4<0>;
L_0x2a731e0 .delay (20,20,20) L_0x2a731e0/d;
L_0x2a73380/d .functor NOT 1, L_0x2a731e0, C4<0>, C4<0>, C4<0>;
L_0x2a73380 .delay (10,10,10) L_0x2a73380/d;
v0x297b9c0_0 .net "and_in0ncom", 0 0, L_0x2a730f0; 1 drivers
v0x297ba40_0 .net "and_in1com", 0 0, L_0x2a72db0; 1 drivers
v0x297bae0_0 .alias "in0", 0 0, v0x297dd50_0;
v0x297bb80_0 .alias "in1", 0 0, v0x297d910_0;
v0x297bc00_0 .net "nand_in0ncom", 0 0, L_0x2a72fa0; 1 drivers
v0x297bca0_0 .net "nand_in1com", 0 0, L_0x2a72c50; 1 drivers
v0x297bd80_0 .net "ncom", 0 0, L_0x2a72ee0; 1 drivers
v0x297be20_0 .net "nor_wire", 0 0, L_0x2a731e0; 1 drivers
v0x297bec0_0 .alias "result", 0 0, v0x2981a00_0;
v0x297bf60_0 .alias "sel0", 0 0, v0x297db40_0;
S_0x2951540 .scope generate, "ALU4[2]" "ALU4[2]" 2 55, 2 55, S_0x2691d60;
 .timescale 0 0;
P_0x25e2c48 .param/l "i" 2 55, +C4<010>;
S_0x29512d0 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x2951540;
 .timescale 0 0;
L_0x2a73c70/d .functor NOT 1, L_0x2a79800, C4<0>, C4<0>, C4<0>;
L_0x2a73c70 .delay (10,10,10) L_0x2a73c70/d;
v0x297aa80_0 .net "carryin", 0 0, L_0x2a798f0; 1 drivers
v0x297ab20_0 .net "carryout", 0 0, L_0x2a755b0; 1 drivers
v0x297aba0_0 .alias "invertB", 0 0, v0x2991f70_0;
v0x297ac20_0 .alias "muxIndex", 2 0, v0x2991ff0_0;
v0x297aca0_0 .net "notB", 0 0, L_0x2a73c70; 1 drivers
v0x297ad20_0 .net "operandA", 0 0, L_0x2a79760; 1 drivers
v0x297ada0_0 .net "operandB", 0 0, L_0x2a79800; 1 drivers
v0x297aeb0_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x297afc0_0 .net "result", 0 0, L_0x2a790e0; 1 drivers
v0x297b040_0 .net "trueB", 0 0, L_0x2a743f0; 1 drivers
v0x297b120_0 .net "wAddSub", 0 0, L_0x2a74f10; 1 drivers
v0x297b230_0 .net "wNandAnd", 0 0, L_0x2a76670; 1 drivers
v0x297b3b0_0 .net "wNorOr", 0 0, L_0x2a770b0; 1 drivers
v0x297b4c0_0 .net "wXor", 0 0, L_0x2a75c10; 1 drivers
L_0x2a79210 .part v0x2991960_0, 0, 1;
L_0x2a792b0 .part v0x2991960_0, 1, 1;
L_0x2a793e0 .part v0x2991960_0, 2, 1;
S_0x297a290 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29512d0;
 .timescale 0 0;
L_0x2a73d10/d .functor NAND 1, L_0x2a73c70, v0x29918e0_0, C4<1>, C4<1>;
L_0x2a73d10 .delay (20,20,20) L_0x2a73d10/d;
L_0x2a73db0/d .functor NOT 1, L_0x2a73d10, C4<0>, C4<0>, C4<0>;
L_0x2a73db0 .delay (10,10,10) L_0x2a73db0/d;
L_0x2a73e90/d .functor NOT 1, v0x29918e0_0, C4<0>, C4<0>, C4<0>;
L_0x2a73e90 .delay (10,10,10) L_0x2a73e90/d;
L_0x2990c70/d .functor NAND 1, L_0x2a79800, L_0x2a73e90, C4<1>, C4<1>;
L_0x2990c70 .delay (20,20,20) L_0x2990c70/d;
L_0x2a74160/d .functor NOT 1, L_0x2990c70, C4<0>, C4<0>, C4<0>;
L_0x2a74160 .delay (10,10,10) L_0x2a74160/d;
L_0x2a74250/d .functor NOR 1, L_0x2a74160, L_0x2a73db0, C4<0>, C4<0>;
L_0x2a74250 .delay (20,20,20) L_0x2a74250/d;
L_0x2a743f0/d .functor NOT 1, L_0x2a74250, C4<0>, C4<0>, C4<0>;
L_0x2a743f0 .delay (10,10,10) L_0x2a743f0/d;
v0x297a380_0 .net "and_in0ncom", 0 0, L_0x2a74160; 1 drivers
v0x297a440_0 .net "and_in1com", 0 0, L_0x2a73db0; 1 drivers
v0x297a4e0_0 .alias "in0", 0 0, v0x297ada0_0;
v0x297a560_0 .alias "in1", 0 0, v0x297aca0_0;
v0x297a5e0_0 .net "nand_in0ncom", 0 0, L_0x2990c70; 1 drivers
v0x297a680_0 .net "nand_in1com", 0 0, L_0x2a73d10; 1 drivers
v0x297a720_0 .net "ncom", 0 0, L_0x2a73e90; 1 drivers
v0x297a7c0_0 .net "nor_wire", 0 0, L_0x2a74250; 1 drivers
v0x297a8b0_0 .alias "result", 0 0, v0x297b040_0;
v0x297a980_0 .alias "sel0", 0 0, v0x2991f70_0;
S_0x2978fa0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29512d0;
 .timescale 0 0;
L_0x2a75020/d .functor NAND 1, L_0x2a79760, L_0x2a743f0, C4<1>, C4<1>;
L_0x2a75020 .delay (20,20,20) L_0x2a75020/d;
L_0x2a75190/d .functor NOT 1, L_0x2a75020, C4<0>, C4<0>, C4<0>;
L_0x2a75190 .delay (10,10,10) L_0x2a75190/d;
L_0x2a752a0/d .functor NAND 1, L_0x2a798f0, L_0x2a74970, C4<1>, C4<1>;
L_0x2a752a0 .delay (20,20,20) L_0x2a752a0/d;
L_0x2a75360/d .functor NOT 1, L_0x2a752a0, C4<0>, C4<0>, C4<0>;
L_0x2a75360 .delay (10,10,10) L_0x2a75360/d;
L_0x2a75470/d .functor NOR 1, L_0x2a75360, L_0x2a75190, C4<0>, C4<0>;
L_0x2a75470 .delay (20,20,20) L_0x2a75470/d;
L_0x2a755b0/d .functor NOT 1, L_0x2a75470, C4<0>, C4<0>, C4<0>;
L_0x2a755b0 .delay (10,10,10) L_0x2a755b0/d;
v0x2979b80_0 .alias "a", 0 0, v0x297ad20_0;
v0x2979c90_0 .net "and_ab", 0 0, L_0x2a75190; 1 drivers
v0x2979d30_0 .net "and_xor_ab_c", 0 0, L_0x2a75360; 1 drivers
v0x2979dd0_0 .alias "b", 0 0, v0x297b040_0;
v0x2979e50_0 .alias "carryin", 0 0, v0x297aa80_0;
v0x2979ed0_0 .alias "carryout", 0 0, v0x297ab20_0;
v0x2979f90_0 .net "nand_ab", 0 0, L_0x2a75020; 1 drivers
v0x297a010_0 .net "nand_xor_ab_c", 0 0, L_0x2a752a0; 1 drivers
v0x297a090_0 .net "nco", 0 0, L_0x2a75470; 1 drivers
v0x297a130_0 .alias "sum", 0 0, v0x297b120_0;
v0x297a210_0 .net "xor_ab", 0 0, L_0x2a74970; 1 drivers
S_0x2979630 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2978fa0;
 .timescale 0 0;
L_0x2a74560/d .functor NAND 1, L_0x2a79760, L_0x2a743f0, C4<1>, C4<1>;
L_0x2a74560 .delay (20,20,20) L_0x2a74560/d;
L_0x2a74620/d .functor NOR 1, L_0x2a79760, L_0x2a743f0, C4<0>, C4<0>;
L_0x2a74620 .delay (20,20,20) L_0x2a74620/d;
L_0x2a74700/d .functor NOT 1, L_0x2a74620, C4<0>, C4<0>, C4<0>;
L_0x2a74700 .delay (10,10,10) L_0x2a74700/d;
L_0x2a74810/d .functor NAND 1, L_0x2a74700, L_0x2a74560, C4<1>, C4<1>;
L_0x2a74810 .delay (20,20,20) L_0x2a74810/d;
L_0x2a74970/d .functor NOT 1, L_0x2a74810, C4<0>, C4<0>, C4<0>;
L_0x2a74970 .delay (10,10,10) L_0x2a74970/d;
v0x2979720_0 .alias "a", 0 0, v0x297ad20_0;
v0x29797c0_0 .alias "b", 0 0, v0x297b040_0;
v0x2979860_0 .net "nand_ab", 0 0, L_0x2a74560; 1 drivers
v0x2979900_0 .net "nor_ab", 0 0, L_0x2a74620; 1 drivers
v0x2979980_0 .net "nxor_ab", 0 0, L_0x2a74810; 1 drivers
v0x2979a20_0 .net "or_ab", 0 0, L_0x2a74700; 1 drivers
v0x2979b00_0 .alias "result", 0 0, v0x297a210_0;
S_0x2979090 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2978fa0;
 .timescale 0 0;
L_0x2a74a80/d .functor NAND 1, L_0x2a74970, L_0x2a798f0, C4<1>, C4<1>;
L_0x2a74a80 .delay (20,20,20) L_0x2a74a80/d;
L_0x2a74bd0/d .functor NOR 1, L_0x2a74970, L_0x2a798f0, C4<0>, C4<0>;
L_0x2a74bd0 .delay (20,20,20) L_0x2a74bd0/d;
L_0x2a74d40/d .functor NOT 1, L_0x2a74bd0, C4<0>, C4<0>, C4<0>;
L_0x2a74d40 .delay (10,10,10) L_0x2a74d40/d;
L_0x2a74e00/d .functor NAND 1, L_0x2a74d40, L_0x2a74a80, C4<1>, C4<1>;
L_0x2a74e00 .delay (20,20,20) L_0x2a74e00/d;
L_0x2a74f10/d .functor NOT 1, L_0x2a74e00, C4<0>, C4<0>, C4<0>;
L_0x2a74f10 .delay (10,10,10) L_0x2a74f10/d;
v0x2979180_0 .alias "a", 0 0, v0x297a210_0;
v0x2979220_0 .alias "b", 0 0, v0x297aa80_0;
v0x29792c0_0 .net "nand_ab", 0 0, L_0x2a74a80; 1 drivers
v0x2979360_0 .net "nor_ab", 0 0, L_0x2a74bd0; 1 drivers
v0x29793e0_0 .net "nxor_ab", 0 0, L_0x2a74e00; 1 drivers
v0x2979480_0 .net "or_ab", 0 0, L_0x2a74d40; 1 drivers
v0x2979560_0 .alias "result", 0 0, v0x297b120_0;
S_0x2978a00 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29512d0;
 .timescale 0 0;
L_0x2a75770/d .functor NAND 1, L_0x2a79760, L_0x2a79800, C4<1>, C4<1>;
L_0x2a75770 .delay (20,20,20) L_0x2a75770/d;
L_0x2a75830/d .functor NOR 1, L_0x2a79760, L_0x2a79800, C4<0>, C4<0>;
L_0x2a75830 .delay (20,20,20) L_0x2a75830/d;
L_0x2a759c0/d .functor NOT 1, L_0x2a75830, C4<0>, C4<0>, C4<0>;
L_0x2a759c0 .delay (10,10,10) L_0x2a759c0/d;
L_0x2a75ab0/d .functor NAND 1, L_0x2a759c0, L_0x2a75770, C4<1>, C4<1>;
L_0x2a75ab0 .delay (20,20,20) L_0x2a75ab0/d;
L_0x2a75c10/d .functor NOT 1, L_0x2a75ab0, C4<0>, C4<0>, C4<0>;
L_0x2a75c10 .delay (10,10,10) L_0x2a75c10/d;
v0x2978af0_0 .alias "a", 0 0, v0x297ad20_0;
v0x2978bc0_0 .alias "b", 0 0, v0x297ada0_0;
v0x2978c90_0 .net "nand_ab", 0 0, L_0x2a75770; 1 drivers
v0x2978d10_0 .net "nor_ab", 0 0, L_0x2a75830; 1 drivers
v0x2978d90_0 .net "nxor_ab", 0 0, L_0x2a75ab0; 1 drivers
v0x2978e10_0 .net "or_ab", 0 0, L_0x2a759c0; 1 drivers
v0x2978ed0_0 .alias "result", 0 0, v0x297b4c0_0;
S_0x2977e30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29512d0;
 .timescale 0 0;
L_0x2a75d60/d .functor NAND 1, L_0x2a79760, L_0x2a79800, C4<1>, C4<1>;
L_0x2a75d60 .delay (20,20,20) L_0x2a75d60/d;
L_0x2a75e90/d .functor NOT 1, L_0x2a75d60, C4<0>, C4<0>, C4<0>;
L_0x2a75e90 .delay (10,10,10) L_0x2a75e90/d;
v0x2978680_0 .alias "a", 0 0, v0x297ad20_0;
v0x2978720_0 .net "and_ab", 0 0, L_0x2a75e90; 1 drivers
v0x29787a0_0 .alias "b", 0 0, v0x297ada0_0;
v0x2978820_0 .net "nand_ab", 0 0, L_0x2a75d60; 1 drivers
v0x2978900_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x2978980_0 .alias "result", 0 0, v0x297b230_0;
S_0x2977f20 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2977e30;
 .timescale 0 0;
L_0x2a75fe0/d .functor NAND 1, L_0x2a75e90, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a75fe0 .delay (20,20,20) L_0x2a75fe0/d;
L_0x2a760a0/d .functor NOT 1, L_0x2a75fe0, C4<0>, C4<0>, C4<0>;
L_0x2a760a0 .delay (10,10,10) L_0x2a760a0/d;
L_0x2a761d0/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a761d0 .delay (10,10,10) L_0x2a761d0/d;
L_0x2a76290/d .functor NAND 1, L_0x2a75d60, L_0x2a761d0, C4<1>, C4<1>;
L_0x2a76290 .delay (20,20,20) L_0x2a76290/d;
L_0x2a763e0/d .functor NOT 1, L_0x2a76290, C4<0>, C4<0>, C4<0>;
L_0x2a763e0 .delay (10,10,10) L_0x2a763e0/d;
L_0x2a764d0/d .functor NOR 1, L_0x2a763e0, L_0x2a760a0, C4<0>, C4<0>;
L_0x2a764d0 .delay (20,20,20) L_0x2a764d0/d;
L_0x2a76670/d .functor NOT 1, L_0x2a764d0, C4<0>, C4<0>, C4<0>;
L_0x2a76670 .delay (10,10,10) L_0x2a76670/d;
v0x2978010_0 .net "and_in0ncom", 0 0, L_0x2a763e0; 1 drivers
v0x2978090_0 .net "and_in1com", 0 0, L_0x2a760a0; 1 drivers
v0x2978110_0 .alias "in0", 0 0, v0x2978820_0;
v0x2978190_0 .alias "in1", 0 0, v0x2978720_0;
v0x2978210_0 .net "nand_in0ncom", 0 0, L_0x2a76290; 1 drivers
v0x29782b0_0 .net "nand_in1com", 0 0, L_0x2a75fe0; 1 drivers
v0x2978390_0 .net "ncom", 0 0, L_0x2a761d0; 1 drivers
v0x2978430_0 .net "nor_wire", 0 0, L_0x2a764d0; 1 drivers
v0x29784d0_0 .alias "result", 0 0, v0x297b230_0;
v0x29785a0_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x2977370 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29512d0;
 .timescale 0 0;
L_0x2a767a0/d .functor NOR 1, L_0x2a79760, L_0x2a79800, C4<0>, C4<0>;
L_0x2a767a0 .delay (20,20,20) L_0x2a767a0/d;
L_0x2a768d0/d .functor NOT 1, L_0x2a767a0, C4<0>, C4<0>, C4<0>;
L_0x2a768d0 .delay (10,10,10) L_0x2a768d0/d;
v0x2977af0_0 .alias "a", 0 0, v0x297ad20_0;
v0x2977b90_0 .alias "b", 0 0, v0x297ada0_0;
v0x2977c30_0 .net "nor_ab", 0 0, L_0x2a767a0; 1 drivers
v0x2977cb0_0 .net "or_ab", 0 0, L_0x2a768d0; 1 drivers
v0x2977d30_0 .alias "othercontrolsignal", 0 0, v0x29921b0_0;
v0x2977db0_0 .alias "result", 0 0, v0x297b3b0_0;
S_0x2977460 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2977370;
 .timescale 0 0;
L_0x2a76a20/d .functor NAND 1, L_0x2a768d0, v0x2991a70_0, C4<1>, C4<1>;
L_0x2a76a20 .delay (20,20,20) L_0x2a76a20/d;
L_0x2a76ae0/d .functor NOT 1, L_0x2a76a20, C4<0>, C4<0>, C4<0>;
L_0x2a76ae0 .delay (10,10,10) L_0x2a76ae0/d;
L_0x2a76c10/d .functor NOT 1, v0x2991a70_0, C4<0>, C4<0>, C4<0>;
L_0x2a76c10 .delay (10,10,10) L_0x2a76c10/d;
L_0x2a76cd0/d .functor NAND 1, L_0x2a767a0, L_0x2a76c10, C4<1>, C4<1>;
L_0x2a76cd0 .delay (20,20,20) L_0x2a76cd0/d;
L_0x2a76e20/d .functor NOT 1, L_0x2a76cd0, C4<0>, C4<0>, C4<0>;
L_0x2a76e20 .delay (10,10,10) L_0x2a76e20/d;
L_0x2a76f10/d .functor NOR 1, L_0x2a76e20, L_0x2a76ae0, C4<0>, C4<0>;
L_0x2a76f10 .delay (20,20,20) L_0x2a76f10/d;
L_0x2a770b0/d .functor NOT 1, L_0x2a76f10, C4<0>, C4<0>, C4<0>;
L_0x2a770b0 .delay (10,10,10) L_0x2a770b0/d;
v0x2977550_0 .net "and_in0ncom", 0 0, L_0x2a76e20; 1 drivers
v0x29775d0_0 .net "and_in1com", 0 0, L_0x2a76ae0; 1 drivers
v0x2977650_0 .alias "in0", 0 0, v0x2977c30_0;
v0x29776d0_0 .alias "in1", 0 0, v0x2977cb0_0;
v0x2977750_0 .net "nand_in0ncom", 0 0, L_0x2a76cd0; 1 drivers
v0x29777d0_0 .net "nand_in1com", 0 0, L_0x2a76a20; 1 drivers
v0x2977850_0 .net "ncom", 0 0, L_0x2a76c10; 1 drivers
v0x29778d0_0 .net "nor_wire", 0 0, L_0x2a76f10; 1 drivers
v0x29779a0_0 .alias "result", 0 0, v0x297b3b0_0;
v0x2977a70_0 .alias "sel0", 0 0, v0x29921b0_0;
S_0x2951030 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29512d0;
 .timescale 0 0;
v0x2976a60_0 .alias "in0", 0 0, v0x297b120_0;
v0x2976b10_0 .alias "in1", 0 0, v0x297b4c0_0;
v0x2976bc0_0 .alias "in2", 0 0, v0x297b230_0;
v0x2976c70_0 .alias "in3", 0 0, v0x297b3b0_0;
v0x2976d50_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2976e00_0 .alias "result", 0 0, v0x297afc0_0;
v0x2976e80_0 .net "sel0", 0 0, L_0x2a79210; 1 drivers
v0x2976f00_0 .net "sel1", 0 0, L_0x2a792b0; 1 drivers
v0x2976fd0_0 .net "sel2", 0 0, L_0x2a793e0; 1 drivers
v0x2977080_0 .net "w0", 0 0, L_0x2a77870; 1 drivers
v0x2977160_0 .net "w1", 0 0, L_0x2a78030; 1 drivers
v0x2977230_0 .net "w2", 0 0, L_0x2a78880; 1 drivers
S_0x29763a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2951030;
 .timescale 0 0;
L_0x2a771e0/d .functor NAND 1, L_0x2a75c10, L_0x2a79210, C4<1>, C4<1>;
L_0x2a771e0 .delay (20,20,20) L_0x2a771e0/d;
L_0x2a772a0/d .functor NOT 1, L_0x2a771e0, C4<0>, C4<0>, C4<0>;
L_0x2a772a0 .delay (10,10,10) L_0x2a772a0/d;
L_0x2a773d0/d .functor NOT 1, L_0x2a79210, C4<0>, C4<0>, C4<0>;
L_0x2a773d0 .delay (10,10,10) L_0x2a773d0/d;
L_0x2a77520/d .functor NAND 1, L_0x2a74f10, L_0x2a773d0, C4<1>, C4<1>;
L_0x2a77520 .delay (20,20,20) L_0x2a77520/d;
L_0x2a775e0/d .functor NOT 1, L_0x2a77520, C4<0>, C4<0>, C4<0>;
L_0x2a775e0 .delay (10,10,10) L_0x2a775e0/d;
L_0x2a776d0/d .functor NOR 1, L_0x2a775e0, L_0x2a772a0, C4<0>, C4<0>;
L_0x2a776d0 .delay (20,20,20) L_0x2a776d0/d;
L_0x2a77870/d .functor NOT 1, L_0x2a776d0, C4<0>, C4<0>, C4<0>;
L_0x2a77870 .delay (10,10,10) L_0x2a77870/d;
v0x2976490_0 .net "and_in0ncom", 0 0, L_0x2a775e0; 1 drivers
v0x2976510_0 .net "and_in1com", 0 0, L_0x2a772a0; 1 drivers
v0x2976590_0 .alias "in0", 0 0, v0x297b120_0;
v0x2976610_0 .alias "in1", 0 0, v0x297b4c0_0;
v0x2976690_0 .net "nand_in0ncom", 0 0, L_0x2a77520; 1 drivers
v0x2976710_0 .net "nand_in1com", 0 0, L_0x2a771e0; 1 drivers
v0x2976790_0 .net "ncom", 0 0, L_0x2a773d0; 1 drivers
v0x2976830_0 .net "nor_wire", 0 0, L_0x2a776d0; 1 drivers
v0x29768d0_0 .alias "result", 0 0, v0x2977080_0;
v0x2976950_0 .alias "sel0", 0 0, v0x2976e80_0;
S_0x25f6db0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2951030;
 .timescale 0 0;
L_0x2a779a0/d .functor NAND 1, L_0x2a770b0, L_0x2a79210, C4<1>, C4<1>;
L_0x2a779a0 .delay (20,20,20) L_0x2a779a0/d;
L_0x2a77a60/d .functor NOT 1, L_0x2a779a0, C4<0>, C4<0>, C4<0>;
L_0x2a77a60 .delay (10,10,10) L_0x2a77a60/d;
L_0x2a77b90/d .functor NOT 1, L_0x2a79210, C4<0>, C4<0>, C4<0>;
L_0x2a77b90 .delay (10,10,10) L_0x2a77b90/d;
L_0x2a77c50/d .functor NAND 1, L_0x2a76670, L_0x2a77b90, C4<1>, C4<1>;
L_0x2a77c50 .delay (20,20,20) L_0x2a77c50/d;
L_0x2a77d80/d .functor NOT 1, L_0x2a77c50, C4<0>, C4<0>, C4<0>;
L_0x2a77d80 .delay (10,10,10) L_0x2a77d80/d;
L_0x2a77e90/d .functor NOR 1, L_0x2a77d80, L_0x2a77a60, C4<0>, C4<0>;
L_0x2a77e90 .delay (20,20,20) L_0x2a77e90/d;
L_0x2a78030/d .functor NOT 1, L_0x2a77e90, C4<0>, C4<0>, C4<0>;
L_0x2a78030 .delay (10,10,10) L_0x2a78030/d;
v0x25f6ea0_0 .net "and_in0ncom", 0 0, L_0x2a77d80; 1 drivers
v0x25faf10_0 .net "and_in1com", 0 0, L_0x2a77a60; 1 drivers
v0x25fafb0_0 .alias "in0", 0 0, v0x297b230_0;
v0x25fb050_0 .alias "in1", 0 0, v0x297b3b0_0;
v0x25fb0f0_0 .net "nand_in0ncom", 0 0, L_0x2a77c50; 1 drivers
v0x25f9570_0 .net "nand_in1com", 0 0, L_0x2a779a0; 1 drivers
v0x25f9610_0 .net "ncom", 0 0, L_0x2a77b90; 1 drivers
v0x25f96b0_0 .net "nor_wire", 0 0, L_0x2a77e90; 1 drivers
v0x25f9750_0 .alias "result", 0 0, v0x2977160_0;
v0x29762c0_0 .alias "sel0", 0 0, v0x2976e80_0;
S_0x25d1fc0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2951030;
 .timescale 0 0;
L_0x2a78160/d .functor NAND 1, L_0x2a78030, L_0x2a792b0, C4<1>, C4<1>;
L_0x2a78160 .delay (20,20,20) L_0x2a78160/d;
L_0x2a782b0/d .functor NOT 1, L_0x2a78160, C4<0>, C4<0>, C4<0>;
L_0x2a782b0 .delay (10,10,10) L_0x2a782b0/d;
L_0x2a783e0/d .functor NOT 1, L_0x2a792b0, C4<0>, C4<0>, C4<0>;
L_0x2a783e0 .delay (10,10,10) L_0x2a783e0/d;
L_0x2a784a0/d .functor NAND 1, L_0x2a77870, L_0x2a783e0, C4<1>, C4<1>;
L_0x2a784a0 .delay (20,20,20) L_0x2a784a0/d;
L_0x2a785f0/d .functor NOT 1, L_0x2a784a0, C4<0>, C4<0>, C4<0>;
L_0x2a785f0 .delay (10,10,10) L_0x2a785f0/d;
L_0x2a786e0/d .functor NOR 1, L_0x2a785f0, L_0x2a782b0, C4<0>, C4<0>;
L_0x2a786e0 .delay (20,20,20) L_0x2a786e0/d;
L_0x2a78880/d .functor NOT 1, L_0x2a786e0, C4<0>, C4<0>, C4<0>;
L_0x2a78880 .delay (10,10,10) L_0x2a78880/d;
v0x25d20b0_0 .net "and_in0ncom", 0 0, L_0x2a785f0; 1 drivers
v0x25d4280_0 .net "and_in1com", 0 0, L_0x2a782b0; 1 drivers
v0x25d4320_0 .alias "in0", 0 0, v0x2977080_0;
v0x25d43c0_0 .alias "in1", 0 0, v0x2977160_0;
v0x25d4440_0 .net "nand_in0ncom", 0 0, L_0x2a784a0; 1 drivers
v0x25f8140_0 .net "nand_in1com", 0 0, L_0x2a78160; 1 drivers
v0x25f81e0_0 .net "ncom", 0 0, L_0x2a783e0; 1 drivers
v0x25f8280_0 .net "nor_wire", 0 0, L_0x2a786e0; 1 drivers
v0x25f8320_0 .alias "result", 0 0, v0x2977230_0;
v0x25f6cd0_0 .alias "sel0", 0 0, v0x2976f00_0;
S_0x2948ab0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2951030;
 .timescale 0 0;
L_0x2a789b0/d .functor NAND 1, C4<0>, L_0x2a793e0, C4<1>, C4<1>;
L_0x2a789b0 .delay (20,20,20) L_0x2a789b0/d;
L_0x2a78b10/d .functor NOT 1, L_0x2a789b0, C4<0>, C4<0>, C4<0>;
L_0x2a78b10 .delay (10,10,10) L_0x2a78b10/d;
L_0x2a78c40/d .functor NOT 1, L_0x2a793e0, C4<0>, C4<0>, C4<0>;
L_0x2a78c40 .delay (10,10,10) L_0x2a78c40/d;
L_0x2a78d00/d .functor NAND 1, L_0x2a78880, L_0x2a78c40, C4<1>, C4<1>;
L_0x2a78d00 .delay (20,20,20) L_0x2a78d00/d;
L_0x2a78e50/d .functor NOT 1, L_0x2a78d00, C4<0>, C4<0>, C4<0>;
L_0x2a78e50 .delay (10,10,10) L_0x2a78e50/d;
L_0x2a78f40/d .functor NOR 1, L_0x2a78e50, L_0x2a78b10, C4<0>, C4<0>;
L_0x2a78f40 .delay (20,20,20) L_0x2a78f40/d;
L_0x2a790e0/d .functor NOT 1, L_0x2a78f40, C4<0>, C4<0>, C4<0>;
L_0x2a790e0 .delay (10,10,10) L_0x2a790e0/d;
v0x25e4d70_0 .net "and_in0ncom", 0 0, L_0x2a78e50; 1 drivers
v0x25f4760_0 .net "and_in1com", 0 0, L_0x2a78b10; 1 drivers
v0x25f4800_0 .alias "in0", 0 0, v0x2977230_0;
v0x25d6400_0 .alias "in1", 0 0, v0x2976d50_0;
v0x25d64b0_0 .net "nand_in0ncom", 0 0, L_0x2a78d00; 1 drivers
v0x25d6550_0 .net "nand_in1com", 0 0, L_0x2a789b0; 1 drivers
v0x25d7040_0 .net "ncom", 0 0, L_0x2a78c40; 1 drivers
v0x25d70e0_0 .net "nor_wire", 0 0, L_0x2a78f40; 1 drivers
v0x25d71d0_0 .alias "result", 0 0, v0x297afc0_0;
v0x25d1f20_0 .alias "sel0", 0 0, v0x2976fd0_0;
S_0x2955a60 .scope module, "mux32to1by1" "mux32to1by1" 3 44;
 .timescale 0 0;
v0x29927c0_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x2992860_0 .net "inputs", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992900_0 .net "out", 0 0, L_0x2a881c0; 1 drivers
L_0x2a881c0 .part/v C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzz>, 1;
S_0x2954220 .scope module, "mux32to1by32" "mux32to1by32" 3 56;
 .timescale 0 0;
L_0x2a87a90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88260 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a882c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88320 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88380 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88440 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88510 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a885a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88680 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88710 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88800 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88890 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a887a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88980 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88a40 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88b00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88c50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88d10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88bc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88dd0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a89010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a88f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a891c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a890d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a89350 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a89280 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a894c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a893e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a89640 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a89550 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a897d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2a89940 .functor BUFZ 32, L_0x2a896d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x29929a0_0 .net *"_s96", 31 0, L_0x2a896d0; 1 drivers
v0x2992a60_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x2992b00_0 .net "input0", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992ba0_0 .net "input1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992c20_0 .net "input10", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992cc0_0 .net "input11", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992d60_0 .net "input12", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992e00_0 .net "input13", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992ea0_0 .net "input14", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992f40_0 .net "input15", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2992fe0_0 .net "input16", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993080_0 .net "input17", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993120_0 .net "input18", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29931c0_0 .net "input19", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29932e0_0 .net "input2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993380_0 .net "input20", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993240_0 .net "input21", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29934d0_0 .net "input22", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29935f0_0 .net "input23", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993670_0 .net "input24", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993550_0 .net "input25", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29937a0_0 .net "input26", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29936f0_0 .net "input27", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x29938e0_0 .net "input28", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993840_0 .net "input29", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993a30_0 .net "input3", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993980_0 .net "input30", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993b90_0 .net "input31", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993ad0_0 .net "input4", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993d00_0 .net "input5", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993c10_0 .net "input6", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993e80_0 .net "input7", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993d80_0 .net "input8", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2994010_0 .net "input9", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2993f00 .array "mux", 0 31;
v0x2993f00_0 .net v0x2993f00 0, 31 0, L_0x2a87a90; 1 drivers
v0x2993f00_1 .net v0x2993f00 1, 31 0, L_0x2a88260; 1 drivers
v0x2993f00_2 .net v0x2993f00 2, 31 0, L_0x2a882c0; 1 drivers
v0x2993f00_3 .net v0x2993f00 3, 31 0, L_0x2a88320; 1 drivers
v0x2993f00_4 .net v0x2993f00 4, 31 0, L_0x2a88380; 1 drivers
v0x2993f00_5 .net v0x2993f00 5, 31 0, L_0x2a88440; 1 drivers
v0x2993f00_6 .net v0x2993f00 6, 31 0, L_0x2a88510; 1 drivers
v0x2993f00_7 .net v0x2993f00 7, 31 0, L_0x2a885a0; 1 drivers
v0x2993f00_8 .net v0x2993f00 8, 31 0, L_0x2a88680; 1 drivers
v0x2993f00_9 .net v0x2993f00 9, 31 0, L_0x2a88710; 1 drivers
v0x2993f00_10 .net v0x2993f00 10, 31 0, L_0x2a88800; 1 drivers
v0x2993f00_11 .net v0x2993f00 11, 31 0, L_0x2a88890; 1 drivers
v0x2993f00_12 .net v0x2993f00 12, 31 0, L_0x2a887a0; 1 drivers
v0x2993f00_13 .net v0x2993f00 13, 31 0, L_0x2a88980; 1 drivers
v0x2993f00_14 .net v0x2993f00 14, 31 0, L_0x2a88a40; 1 drivers
v0x2993f00_15 .net v0x2993f00 15, 31 0, L_0x2a88b00; 1 drivers
v0x2993f00_16 .net v0x2993f00 16, 31 0, L_0x2a88c50; 1 drivers
v0x2993f00_17 .net v0x2993f00 17, 31 0, L_0x2a88d10; 1 drivers
v0x2993f00_18 .net v0x2993f00 18, 31 0, L_0x2a88bc0; 1 drivers
v0x2993f00_19 .net v0x2993f00 19, 31 0, L_0x2a88ea0; 1 drivers
v0x2993f00_20 .net v0x2993f00 20, 31 0, L_0x2a88dd0; 1 drivers
v0x2993f00_21 .net v0x2993f00 21, 31 0, L_0x2a89010; 1 drivers
v0x2993f00_22 .net v0x2993f00 22, 31 0, L_0x2a88f60; 1 drivers
v0x2993f00_23 .net v0x2993f00 23, 31 0, L_0x2a891c0; 1 drivers
v0x2993f00_24 .net v0x2993f00 24, 31 0, L_0x2a890d0; 1 drivers
v0x2993f00_25 .net v0x2993f00 25, 31 0, L_0x2a89350; 1 drivers
v0x2993f00_26 .net v0x2993f00 26, 31 0, L_0x2a89280; 1 drivers
v0x2993f00_27 .net v0x2993f00 27, 31 0, L_0x2a894c0; 1 drivers
v0x2993f00_28 .net v0x2993f00 28, 31 0, L_0x2a893e0; 1 drivers
v0x2993f00_29 .net v0x2993f00 29, 31 0, L_0x2a89640; 1 drivers
v0x2993f00_30 .net v0x2993f00 30, 31 0, L_0x2a89550; 1 drivers
v0x2993f00_31 .net v0x2993f00 31, 31 0, L_0x2a897d0; 1 drivers
v0x29943a0_0 .net "out", 31 0, L_0x2a89940; 1 drivers
L_0x2a896d0 .array/port v0x2993f00, C4<zzzzz>;
S_0x2951fb0 .scope module, "test_alu_32bit" "test_alu_32bit" 4 6;
 .timescale 0 0;
v0x2a6da00_0 .net "carryout", 0 0, L_0x2b3de00; 1 drivers
v0x2a6db10_0 .var "command", 2 0;
v0x2a6db90_0 .var "dutpassed", 0 0;
v0x2a6dc10_0 .var "operandA", 31 0;
v0x2a6dc90_0 .var "operandB", 31 0;
v0x2a6dd10_0 .net "overflow", 0 0, L_0x2b3c750; 1 drivers
RS_0x7fa321fdbeb8/0/0 .resolv tri, L_0x2a8ef60, L_0x2a94c60, L_0x2a9a8a0, L_0x2aa0130;
RS_0x7fa321fdbeb8/0/4 .resolv tri, L_0x2aa5e30, L_0x2aaba80, L_0x2ab1620, L_0x2ab7400;
RS_0x7fa321fdbeb8/0/8 .resolv tri, L_0x2abd050, L_0x2ac26f0, L_0x2a6baf0, L_0x2ace120;
RS_0x7fa321fdbeb8/0/12 .resolv tri, L_0x2ad3d10, L_0x2ad9980, L_0x2adf110, L_0x2ad98e0;
RS_0x7fa321fdbeb8/0/16 .resolv tri, L_0x2aead30, L_0x2ae5010, L_0x2af6520, L_0x2af0920;
RS_0x7fa321fdbeb8/0/20 .resolv tri, L_0x2b01890, L_0x2afc0e0, L_0x2b0d080, L_0x2b07460;
RS_0x7fa321fdbeb8/0/24 .resolv tri, L_0x2b195c0, L_0x2b139a0, L_0x2b24b30, L_0x2b1f190;
RS_0x7fa321fdbeb8/0/28 .resolv tri, L_0x2b30170, L_0x2b2a650, L_0x2ac8300, L_0x2b45620;
RS_0x7fa321fdbeb8/1/0 .resolv tri, RS_0x7fa321fdbeb8/0/0, RS_0x7fa321fdbeb8/0/4, RS_0x7fa321fdbeb8/0/8, RS_0x7fa321fdbeb8/0/12;
RS_0x7fa321fdbeb8/1/4 .resolv tri, RS_0x7fa321fdbeb8/0/16, RS_0x7fa321fdbeb8/0/20, RS_0x7fa321fdbeb8/0/24, RS_0x7fa321fdbeb8/0/28;
RS_0x7fa321fdbeb8 .resolv tri, RS_0x7fa321fdbeb8/1/0, RS_0x7fa321fdbeb8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x2a6ddd0_0 .net8 "result", 31 0, RS_0x7fa321fdbeb8; 32 drivers
v0x2a6de50_0 .net "zero", 0 0, L_0x2b44510; 1 drivers
S_0x29940b0 .scope module, "test" "ALU" 4 15, 2 81, S_0x2951fb0;
 .timescale 0 0;
L_0x2b3c940 .functor NOT 1, L_0x2b43010, C4<0>, C4<0>, C4<0>;
L_0x2b44510/0/0 .functor OR 1, L_0x2b45d90, L_0x2b45710, L_0x2b45800, L_0x2b458f0;
L_0x2b44510/0/4 .functor OR 1, L_0x2b459e0, L_0x2b45ad0, L_0x2b463d0, L_0x2b45e80;
L_0x2b44510/0/8 .functor OR 1, L_0x2b45f20, L_0x2b46010, L_0x2b46100, L_0x2b461f0;
L_0x2b44510/0/12 .functor OR 1, L_0x2b462e0, L_0x2b46a00, L_0x2b46aa0, L_0x2b446d0;
L_0x2b44510/0/16 .functor OR 1, L_0x2b46470, L_0x2b46510, L_0x2b465b0, L_0x2b46650;
L_0x2b44510/0/20 .functor OR 1, L_0x2b46740, L_0x2b46830, L_0x2b46920, L_0x2b47170;
L_0x2b44510/0/24 .functor OR 1, L_0x2b47260, L_0x2b447c0, L_0x2b46b90, L_0x2b46c80;
L_0x2b44510/0/28 .functor OR 1, L_0x2b46d70, L_0x2b46e60, L_0x2b46f50, L_0x2b448b0;
L_0x2b44510/1/0 .functor OR 1, L_0x2b44510/0/0, L_0x2b44510/0/4, L_0x2b44510/0/8, L_0x2b44510/0/12;
L_0x2b44510/1/4 .functor OR 1, L_0x2b44510/0/16, L_0x2b44510/0/20, L_0x2b44510/0/24, L_0x2b44510/0/28;
L_0x2b44510/d .functor NOR 1, L_0x2b44510/1/0, L_0x2b44510/1/4, C4<0>, C4<0>;
L_0x2b44510 .delay (320,320,320) L_0x2b44510/d;
v0x2a05030_0 .net *"_s227", 0 0, L_0x2b43010; 1 drivers
v0x2a050d0_0 .net *"_s237", 0 0, L_0x2b45d90; 1 drivers
v0x2a6bc60_0 .net *"_s239", 0 0, L_0x2b45710; 1 drivers
v0x2a6bce0_0 .net *"_s241", 0 0, L_0x2b45800; 1 drivers
v0x2a6bd60_0 .net *"_s243", 0 0, L_0x2b458f0; 1 drivers
v0x2a6bde0_0 .net *"_s245", 0 0, L_0x2b459e0; 1 drivers
v0x2a6be60_0 .net *"_s247", 0 0, L_0x2b45ad0; 1 drivers
v0x2a6bee0_0 .net *"_s249", 0 0, L_0x2b463d0; 1 drivers
v0x2a6bf60_0 .net *"_s251", 0 0, L_0x2b45e80; 1 drivers
v0x2a6bfe0_0 .net *"_s253", 0 0, L_0x2b45f20; 1 drivers
v0x2a6c060_0 .net *"_s255", 0 0, L_0x2b46010; 1 drivers
v0x2a6c0e0_0 .net *"_s257", 0 0, L_0x2b46100; 1 drivers
v0x2a6c160_0 .net *"_s259", 0 0, L_0x2b461f0; 1 drivers
v0x2a6c1e0_0 .net *"_s261", 0 0, L_0x2b462e0; 1 drivers
v0x2a6c2e0_0 .net *"_s263", 0 0, L_0x2b46a00; 1 drivers
v0x2a6c360_0 .net *"_s265", 0 0, L_0x2b46aa0; 1 drivers
v0x2a6c260_0 .net *"_s267", 0 0, L_0x2b446d0; 1 drivers
v0x2a6c4b0_0 .net *"_s269", 0 0, L_0x2b46470; 1 drivers
v0x2a6c5d0_0 .net *"_s271", 0 0, L_0x2b46510; 1 drivers
v0x2a6c650_0 .net *"_s273", 0 0, L_0x2b465b0; 1 drivers
v0x2a6c530_0 .net *"_s275", 0 0, L_0x2b46650; 1 drivers
v0x2a6c780_0 .net *"_s277", 0 0, L_0x2b46740; 1 drivers
v0x2a6c6d0_0 .net *"_s279", 0 0, L_0x2b46830; 1 drivers
v0x2a6c8c0_0 .net *"_s281", 0 0, L_0x2b46920; 1 drivers
v0x2a6c820_0 .net *"_s283", 0 0, L_0x2b47170; 1 drivers
v0x2a6ca10_0 .net *"_s285", 0 0, L_0x2b47260; 1 drivers
v0x2a6c960_0 .net *"_s287", 0 0, L_0x2b447c0; 1 drivers
v0x2a6cb70_0 .net *"_s289", 0 0, L_0x2b46b90; 1 drivers
v0x2a6cab0_0 .net *"_s291", 0 0, L_0x2b46c80; 1 drivers
v0x2a6cce0_0 .net *"_s293", 0 0, L_0x2b46d70; 1 drivers
v0x2a6cbf0_0 .net *"_s295", 0 0, L_0x2b46e60; 1 drivers
v0x2a6ce60_0 .net *"_s297", 0 0, L_0x2b46f50; 1 drivers
v0x2a6cd60_0 .net *"_s299", 0 0, L_0x2b448b0; 1 drivers
v0x2a6cff0_0 .alias "carryout", 0 0, v0x2a6da00_0;
v0x2a6cee0_0 .net "command", 2 0, v0x2a6db10_0; 1 drivers
RS_0x7fa321fdbe28/0/0 .resolv tri, L_0x2a8f0b0, L_0x2a94dd0, L_0x2a9aa60, L_0x2aa02f0;
RS_0x7fa321fdbe28/0/4 .resolv tri, L_0x2aa5f60, L_0x2aa6160, L_0x2ab17d0, L_0x2ab1c40;
RS_0x7fa321fdbe28/0/8 .resolv tri, L_0x2abd180, L_0x2abd220, L_0x2ac8870, L_0x2ac8910;
RS_0x7fa321fdbe28/0/12 .resolv tri, L_0x2ad3e40, L_0x2ad3ee0, L_0x2adf3c0, L_0x2adfad0;
RS_0x7fa321fdbe28/0/16 .resolv tri, L_0x2aeae60, L_0x2aeaf00, L_0x2af6650, L_0x2af66f0;
RS_0x7fa321fdbe28/0/20 .resolv tri, L_0x2b019c0, L_0x2b01a60, L_0x2b0d1b0, L_0x2b0d250;
RS_0x7fa321fdbe28/0/24 .resolv tri, L_0x2b196f0, L_0x2b19790, L_0x2b24c60, L_0x2b24d00;
RS_0x7fa321fdbe28/0/28 .resolv tri, L_0x2b302a0, L_0x2b30340, L_0x2b3bfe0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fa321fdbe28/1/0 .resolv tri, RS_0x7fa321fdbe28/0/0, RS_0x7fa321fdbe28/0/4, RS_0x7fa321fdbe28/0/8, RS_0x7fa321fdbe28/0/12;
RS_0x7fa321fdbe28/1/4 .resolv tri, RS_0x7fa321fdbe28/0/16, RS_0x7fa321fdbe28/0/20, RS_0x7fa321fdbe28/0/24, RS_0x7fa321fdbe28/0/28;
RS_0x7fa321fdbe28 .resolv tri, RS_0x7fa321fdbe28/1/0, RS_0x7fa321fdbe28/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x2a6cf60_0 .net8 "int_carryout", 30 0, RS_0x7fa321fdbe28; 31 drivers
v0x2a6d1a0_0 .net "invertB", 0 0, v0x2a6b750_0; 1 drivers
v0x2a6d220_0 .net "muxIndex", 2 0, v0x2a6b7d0_0; 1 drivers
v0x2a6d070_0 .net "operandA", 31 0, v0x2a6dc10_0; 1 drivers
v0x2a6d110_0 .net "operandB", 31 0, v0x2a6dc90_0; 1 drivers
v0x2a6d3f0_0 .net "othercontrolsignal", 0 0, v0x2a04fb0_0; 1 drivers
v0x2a6d470_0 .alias "overflow", 0 0, v0x2a6dd10_0;
v0x2a6d2a0_0 .alias "result", 31 0, v0x2a6ddd0_0;
v0x2a6d320_0 .net "resultFirst", 0 0, L_0x2b3bb70; 1 drivers
v0x2a6d6f0_0 .net "sltValue", 0 0, L_0x2b42bb0; 1 drivers
v0x2a6d770_0 .net "sub_b", 0 0, L_0x2b3c940; 1 drivers
v0x2a6d4f0_0 .net "sub_carryout", 0 0, L_0x2b44210; 1 drivers
v0x2a6d570_0 .net "sub_sumleft", 0 0, L_0x2b43ae0; 1 drivers
v0x2a6d980_0 .alias "zero", 0 0, v0x2a6de50_0;
L_0x2a8ef60 .part/pv L_0x2a8eaf0, 1, 1, 32;
L_0x2a8f0b0 .part/pv L_0x2a8b000, 1, 1, 31;
L_0x2a8f150 .part v0x2a6dc10_0, 1, 1;
L_0x2a8f1f0 .part v0x2a6dc90_0, 1, 1;
L_0x2a8f290 .part RS_0x7fa321fdbe28, 0, 1;
L_0x2a94c60 .part/pv L_0x2a947b0, 2, 1, 32;
L_0x2a94dd0 .part/pv L_0x2a90cc0, 2, 1, 31;
L_0x2a94e70 .part v0x2a6dc10_0, 2, 1;
L_0x2a94f10 .part v0x2a6dc90_0, 2, 1;
L_0x2a94fb0 .part RS_0x7fa321fdbe28, 1, 1;
L_0x2a9a8a0 .part/pv L_0x2a9a430, 3, 1, 32;
L_0x2a9aa60 .part/pv L_0x2a96940, 3, 1, 31;
L_0x2a9ab00 .part v0x2a6dc10_0, 3, 1;
L_0x2a9ac30 .part v0x2a6dc90_0, 3, 1;
L_0x2a9ad60 .part RS_0x7fa321fdbe28, 2, 1;
L_0x2aa0130 .part/pv L_0x2a9fcc0, 4, 1, 32;
L_0x2aa02f0 .part/pv L_0x2a9c330, 4, 1, 31;
L_0x2aa0390 .part v0x2a6dc10_0, 4, 1;
L_0x2aa04d0 .part v0x2a6dc90_0, 4, 1;
L_0x2aa0570 .part RS_0x7fa321fdbe28, 3, 1;
L_0x2aa5e30 .part/pv L_0x2aa59c0, 5, 1, 32;
L_0x2aa5f60 .part/pv L_0x2aa1ed0, 5, 1, 31;
L_0x2aa0720 .part v0x2a6dc10_0, 5, 1;
L_0x2aa60c0 .part v0x2a6dc90_0, 5, 1;
L_0x2aa6000 .part RS_0x7fa321fdbe28, 4, 1;
L_0x2aaba80 .part/pv L_0x2aab5b0, 6, 1, 32;
L_0x2aa6160 .part/pv L_0x2aa7ac0, 6, 1, 31;
L_0x2aabc90 .part v0x2a6dc10_0, 6, 1;
L_0x2aabbb0 .part v0x2a6dc90_0, 6, 1;
L_0x2aabe20 .part RS_0x7fa321fdbe28, 5, 1;
L_0x2ab1620 .part/pv L_0x2ab11b0, 7, 1, 32;
L_0x2ab17d0 .part/pv L_0x2aad6c0, 7, 1, 31;
L_0x2aabec0 .part v0x2a6dc10_0, 7, 1;
L_0x2ab1a90 .part v0x2a6dc90_0, 7, 1;
L_0x2ab1870 .part RS_0x7fa321fdbe28, 6, 1;
L_0x2ab7400 .part/pv L_0x2ab6f20, 8, 1, 32;
L_0x2ab1c40 .part/pv L_0x2ab3430, 8, 1, 31;
L_0x2ab7660 .part v0x2a6dc10_0, 8, 1;
L_0x2ab7530 .part v0x2a6dc90_0, 8, 1;
L_0x2ab7840 .part RS_0x7fa321fdbe28, 7, 1;
L_0x2abd050 .part/pv L_0x2abcc20, 9, 1, 32;
L_0x2abd180 .part/pv L_0x2ab9130, 9, 1, 31;
L_0x2ab7af0 .part v0x2a6dc10_0, 9, 1;
L_0x2ab7b90 .part v0x2a6dc90_0, 9, 1;
L_0x2abd390 .part RS_0x7fa321fdbe28, 8, 1;
L_0x2ac26f0 .part/pv L_0x2ac2200, 10, 1, 32;
L_0x2abd220 .part/pv L_0x2abe790, 10, 1, 31;
L_0x2abd2c0 .part v0x2a6dc10_0, 10, 1;
L_0x2ac29b0 .part v0x2a6dc90_0, 10, 1;
L_0x2ac2a50 .part RS_0x7fa321fdbe28, 9, 1;
L_0x2a6baf0 .part/pv L_0x2ac7e90, 11, 1, 32;
L_0x2ac8870 .part/pv L_0x2ac43a0, 11, 1, 31;
L_0x2ac2af0 .part v0x2a6dc10_0, 11, 1;
L_0x2ac2b90 .part v0x2a6dc90_0, 11, 1;
L_0x2ac8ad0 .part RS_0x7fa321fdbe28, 10, 1;
L_0x2ace120 .part/pv L_0x2acdc20, 12, 1, 32;
L_0x2ac8910 .part/pv L_0x2aca130, 12, 1, 31;
L_0x2ac89b0 .part v0x2a6dc10_0, 12, 1;
L_0x2ace430 .part v0x2a6dc90_0, 12, 1;
L_0x2ace4d0 .part RS_0x7fa321fdbe28, 11, 1;
L_0x2ad3d10 .part/pv L_0x2ad38a0, 13, 1, 32;
L_0x2ad3e40 .part/pv L_0x2acfd90, 13, 1, 31;
L_0x2ace570 .part v0x2a6dc10_0, 13, 1;
L_0x2ace610 .part v0x2a6dc90_0, 13, 1;
L_0x2ace6b0 .part RS_0x7fa321fdbe28, 12, 1;
L_0x2ad9980 .part/pv L_0x2ad9470, 14, 1, 32;
L_0x2ad3ee0 .part/pv L_0x2ad5980, 14, 1, 31;
L_0x2ad3f80 .part v0x2a6dc10_0, 14, 1;
L_0x2ad4020 .part v0x2a6dc90_0, 14, 1;
L_0x2ad9c50 .part RS_0x7fa321fdbe28, 13, 1;
L_0x2adf110 .part/pv L_0x2adeca0, 15, 1, 32;
L_0x2adf3c0 .part/pv L_0x2adb580, 15, 1, 31;
L_0x2ad9cf0 .part v0x2a6dc10_0, 15, 1;
L_0x2ab1980 .part v0x2a6dc90_0, 15, 1;
L_0x2ab1b30 .part RS_0x7fa321fdbe28, 14, 1;
L_0x2ad98e0 .part/pv L_0x2ae4ba0, 16, 1, 32;
L_0x2adfad0 .part/pv L_0x2ae10b0, 16, 1, 31;
L_0x2adfb70 .part v0x2a6dc10_0, 16, 1;
L_0x2adfc10 .part v0x2a6dc90_0, 16, 1;
L_0x2ae53d0 .part RS_0x7fa321fdbe28, 15, 1;
L_0x2aead30 .part/pv L_0x2aea8c0, 17, 1, 32;
L_0x2aeae60 .part/pv L_0x2ae6d90, 17, 1, 31;
L_0x2ae5880 .part v0x2a6dc10_0, 17, 1;
L_0x2ae5920 .part v0x2a6dc90_0, 17, 1;
L_0x2ae59c0 .part RS_0x7fa321fdbe28, 16, 1;
L_0x2ae5010 .part/pv L_0x2af04b0, 18, 1, 32;
L_0x2aeaf00 .part/pv L_0x2aec9c0, 18, 1, 31;
L_0x2aeafa0 .part v0x2a6dc10_0, 18, 1;
L_0x2aeb040 .part v0x2a6dc90_0, 18, 1;
L_0x2aeb0e0 .part RS_0x7fa321fdbe28, 17, 1;
L_0x2af6520 .part/pv L_0x2af60b0, 19, 1, 32;
L_0x2af6650 .part/pv L_0x2af25c0, 19, 1, 31;
L_0x2af0a70 .part v0x2a6dc10_0, 19, 1;
L_0x2af0b10 .part v0x2a6dc90_0, 19, 1;
L_0x2af0bb0 .part RS_0x7fa321fdbe28, 18, 1;
L_0x2af0920 .part/pv L_0x2afbc70, 20, 1, 32;
L_0x2af66f0 .part/pv L_0x2af8180, 20, 1, 31;
L_0x2af6790 .part v0x2a6dc10_0, 20, 1;
L_0x2af6830 .part v0x2a6dc90_0, 20, 1;
L_0x2af68d0 .part RS_0x7fa321fdbe28, 19, 1;
L_0x2b01890 .part/pv L_0x2b01420, 21, 1, 32;
L_0x2b019c0 .part/pv L_0x2afdda0, 21, 1, 31;
L_0x2afc240 .part v0x2a6dc10_0, 21, 1;
L_0x2afc2e0 .part v0x2a6dc90_0, 21, 1;
L_0x2afc380 .part RS_0x7fa321fdbe28, 20, 1;
L_0x2afc0e0 .part/pv L_0x2b06ff0, 22, 1, 32;
L_0x2b01a60 .part/pv L_0x2b03500, 22, 1, 31;
L_0x2b01b00 .part v0x2a6dc10_0, 22, 1;
L_0x2b01ba0 .part v0x2a6dc90_0, 22, 1;
L_0x2b01c40 .part RS_0x7fa321fdbe28, 21, 1;
L_0x2b0d080 .part/pv L_0x2b0cc10, 23, 1, 32;
L_0x2b0d1b0 .part/pv L_0x2b09120, 23, 1, 31;
L_0x2b075d0 .part v0x2a6dc10_0, 23, 1;
L_0x2b07670 .part v0x2a6dc90_0, 23, 1;
L_0x2b07710 .part RS_0x7fa321fdbe28, 22, 1;
L_0x2b07460 .part/pv L_0x2b13530, 24, 1, 32;
L_0x2b0d250 .part/pv L_0x2b0ece0, 24, 1, 31;
L_0x2b0d2f0 .part v0x2a6dc10_0, 24, 1;
L_0x2b0d390 .part v0x2a6dc90_0, 24, 1;
L_0x2b0d430 .part RS_0x7fa321fdbe28, 23, 1;
L_0x2b195c0 .part/pv L_0x2b19150, 25, 1, 32;
L_0x2b196f0 .part/pv L_0x2b15620, 25, 1, 31;
L_0x2b13b20 .part v0x2a6dc10_0, 25, 1;
L_0x2b13bc0 .part v0x2a6dc90_0, 25, 1;
L_0x2b13c60 .part RS_0x7fa321fdbe28, 24, 1;
L_0x2b139a0 .part/pv L_0x2b1ed20, 26, 1, 32;
L_0x2b19790 .part/pv L_0x2b1b230, 26, 1, 31;
L_0x2b19830 .part v0x2a6dc10_0, 26, 1;
L_0x2b198d0 .part v0x2a6dc90_0, 26, 1;
L_0x2b19970 .part RS_0x7fa321fdbe28, 25, 1;
L_0x2b24b30 .part/pv L_0x2b246c0, 27, 1, 32;
L_0x2b24c60 .part/pv L_0x2b20bd0, 27, 1, 31;
L_0x2b1f320 .part v0x2a6dc10_0, 27, 1;
L_0x2b1f3c0 .part v0x2a6dc90_0, 27, 1;
L_0x2b1f460 .part RS_0x7fa321fdbe28, 26, 1;
L_0x2b1f190 .part/pv L_0x2b2a1e0, 28, 1, 32;
L_0x2b24d00 .part/pv L_0x2b266f0, 28, 1, 31;
L_0x2b24da0 .part v0x2a6dc10_0, 28, 1;
L_0x2b24e40 .part v0x2a6dc90_0, 28, 1;
L_0x2b24ee0 .part RS_0x7fa321fdbe28, 27, 1;
L_0x2b30170 .part/pv L_0x2b2fd00, 29, 1, 32;
L_0x2b302a0 .part/pv L_0x2b2c210, 29, 1, 31;
L_0x2b2a7f0 .part v0x2a6dc10_0, 29, 1;
L_0x2b2a890 .part v0x2a6dc90_0, 29, 1;
L_0x2b2a930 .part RS_0x7fa321fdbe28, 28, 1;
L_0x2b2a650 .part/pv L_0x2b36050, 30, 1, 32;
L_0x2b30340 .part/pv L_0x2b32560, 30, 1, 31;
L_0x2b303e0 .part v0x2a6dc10_0, 30, 1;
L_0x2b30480 .part v0x2a6dc90_0, 30, 1;
L_0x2b30520 .part RS_0x7fa321fdbe28, 29, 1;
L_0x2b3bfe0 .part/pv L_0x2b38080, 0, 1, 31;
L_0x2b3c080 .part v0x2a6dc10_0, 0, 1;
L_0x2adf6b0 .part v0x2a6dc90_0, 0, 1;
L_0x2ac8300 .part/pv L_0x2b41800, 31, 1, 32;
L_0x2b364c0 .part v0x2a6dc10_0, 31, 1;
L_0x2adf1b0 .part v0x2a6dc90_0, 31, 1;
L_0x2adf250 .part RS_0x7fa321fdbe28, 30, 1;
L_0x2b3c8a0 .part RS_0x7fa321fdbe28, 30, 1;
L_0x2b43010 .part v0x2a6dc90_0, 31, 1;
L_0x2b443d0 .part v0x2a6dc10_0, 31, 1;
L_0x2b42b10 .part RS_0x7fa321fdbe28, 30, 1;
L_0x2b45620 .part/pv L_0x2b45510, 0, 1, 32;
L_0x2b44470 .part v0x2a6b7d0_0, 2, 1;
L_0x2b45d90 .part RS_0x7fa321fdbeb8, 0, 1;
L_0x2b45710 .part RS_0x7fa321fdbeb8, 1, 1;
L_0x2b45800 .part RS_0x7fa321fdbeb8, 2, 1;
L_0x2b458f0 .part RS_0x7fa321fdbeb8, 3, 1;
L_0x2b459e0 .part RS_0x7fa321fdbeb8, 4, 1;
L_0x2b45ad0 .part RS_0x7fa321fdbeb8, 5, 1;
L_0x2b463d0 .part RS_0x7fa321fdbeb8, 6, 1;
L_0x2b45e80 .part RS_0x7fa321fdbeb8, 7, 1;
L_0x2b45f20 .part RS_0x7fa321fdbeb8, 8, 1;
L_0x2b46010 .part RS_0x7fa321fdbeb8, 9, 1;
L_0x2b46100 .part RS_0x7fa321fdbeb8, 10, 1;
L_0x2b461f0 .part RS_0x7fa321fdbeb8, 11, 1;
L_0x2b462e0 .part RS_0x7fa321fdbeb8, 12, 1;
L_0x2b46a00 .part RS_0x7fa321fdbeb8, 13, 1;
L_0x2b46aa0 .part RS_0x7fa321fdbeb8, 14, 1;
L_0x2b446d0 .part RS_0x7fa321fdbeb8, 15, 1;
L_0x2b46470 .part RS_0x7fa321fdbeb8, 16, 1;
L_0x2b46510 .part RS_0x7fa321fdbeb8, 17, 1;
L_0x2b465b0 .part RS_0x7fa321fdbeb8, 18, 1;
L_0x2b46650 .part RS_0x7fa321fdbeb8, 19, 1;
L_0x2b46740 .part RS_0x7fa321fdbeb8, 20, 1;
L_0x2b46830 .part RS_0x7fa321fdbeb8, 21, 1;
L_0x2b46920 .part RS_0x7fa321fdbeb8, 22, 1;
L_0x2b47170 .part RS_0x7fa321fdbeb8, 23, 1;
L_0x2b47260 .part RS_0x7fa321fdbeb8, 24, 1;
L_0x2b447c0 .part RS_0x7fa321fdbeb8, 25, 1;
L_0x2b46b90 .part RS_0x7fa321fdbeb8, 26, 1;
L_0x2b46c80 .part RS_0x7fa321fdbeb8, 27, 1;
L_0x2b46d70 .part RS_0x7fa321fdbeb8, 28, 1;
L_0x2b46e60 .part RS_0x7fa321fdbeb8, 29, 1;
L_0x2b46f50 .part RS_0x7fa321fdbeb8, 30, 1;
L_0x2b448b0 .part RS_0x7fa321fdbeb8, 31, 1;
S_0x2a6b5e0 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x29940b0;
 .timescale 0 0;
v0x2a6b6d0_0 .alias "ALUcommand", 2 0, v0x2a6cee0_0;
v0x2a6b750_0 .var "invertB", 0 0;
v0x2a6b7d0_0 .var "muxindex", 2 0;
v0x2a04fb0_0 .var "othercontrolsignal", 0 0;
E_0x2a669b0 .event edge, v0x2a6b6d0_0;
S_0x2a64ab0 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x29940b0;
 .timescale 0 0;
L_0x2b305c0/d .functor NOT 1, L_0x2adf6b0, C4<0>, C4<0>, C4<0>;
L_0x2b305c0 .delay (10,10,10) L_0x2b305c0/d;
v0x2a04b20_0 .alias "carryin", 0 0, v0x2a6d1a0_0;
v0x2a04bc0_0 .net "carryout", 0 0, L_0x2b38080; 1 drivers
v0x2a04c40_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a04cc0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a04d40_0 .net "notB", 0 0, L_0x2b305c0; 1 drivers
v0x2a04dc0_0 .net "operandA", 0 0, L_0x2b3c080; 1 drivers
v0x2a04e40_0 .net "operandB", 0 0, L_0x2adf6b0; 1 drivers
v0x2a6b030_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a6b0b0_0 .alias "result", 0 0, v0x2a6d320_0;
v0x2a6b130_0 .net "trueB", 0 0, L_0x2b36f30; 1 drivers
v0x2a6b1b0_0 .net "wAddSub", 0 0, L_0x2b379b0; 1 drivers
v0x2a6b2c0_0 .net "wNandAnd", 0 0, L_0x2b39140; 1 drivers
v0x2a6b3d0_0 .net "wNorOr", 0 0, L_0x2b39b80; 1 drivers
v0x2a6b4e0_0 .net "wXor", 0 0, L_0x2b386e0; 1 drivers
L_0x2b3bca0 .part v0x2a6b7d0_0, 0, 1;
L_0x2b3bd40 .part v0x2a6b7d0_0, 1, 1;
L_0x2b3be70 .part v0x2a6b7d0_0, 2, 1;
S_0x2a69fc0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a64ab0;
 .timescale 0 0;
L_0x2b306c0/d .functor NAND 1, L_0x2b305c0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b306c0 .delay (20,20,20) L_0x2b306c0/d;
L_0x2b2a6f0/d .functor NOT 1, L_0x2b306c0, C4<0>, C4<0>, C4<0>;
L_0x2b2a6f0 .delay (10,10,10) L_0x2b2a6f0/d;
L_0x2b36b30/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b36b30 .delay (10,10,10) L_0x2b36b30/d;
L_0x2b36bd0/d .functor NAND 1, L_0x2adf6b0, L_0x2b36b30, C4<1>, C4<1>;
L_0x2b36bd0 .delay (20,20,20) L_0x2b36bd0/d;
L_0x2b36cc0/d .functor NOT 1, L_0x2b36bd0, C4<0>, C4<0>, C4<0>;
L_0x2b36cc0 .delay (10,10,10) L_0x2b36cc0/d;
L_0x2b36db0/d .functor NOR 1, L_0x2b36cc0, L_0x2b2a6f0, C4<0>, C4<0>;
L_0x2b36db0 .delay (20,20,20) L_0x2b36db0/d;
L_0x2b36f30/d .functor NOT 1, L_0x2b36db0, C4<0>, C4<0>, C4<0>;
L_0x2b36f30 .delay (10,10,10) L_0x2b36f30/d;
v0x2a6a0b0_0 .net "and_in0ncom", 0 0, L_0x2b36cc0; 1 drivers
v0x2a6a170_0 .net "and_in1com", 0 0, L_0x2b2a6f0; 1 drivers
v0x2a6a210_0 .alias "in0", 0 0, v0x2a04e40_0;
v0x2a6a290_0 .alias "in1", 0 0, v0x2a04d40_0;
v0x2a6a310_0 .net "nand_in0ncom", 0 0, L_0x2b36bd0; 1 drivers
v0x2a6a3b0_0 .net "nand_in1com", 0 0, L_0x2b306c0; 1 drivers
v0x2a6a450_0 .net "ncom", 0 0, L_0x2b36b30; 1 drivers
v0x2a6a4f0_0 .net "nor_wire", 0 0, L_0x2b36db0; 1 drivers
v0x2a6a5e0_0 .alias "result", 0 0, v0x2a6b130_0;
v0x2a6a6b0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a68cd0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a64ab0;
 .timescale 0 0;
L_0x2b37ac0/d .functor NAND 1, L_0x2b3c080, L_0x2b36f30, C4<1>, C4<1>;
L_0x2b37ac0 .delay (20,20,20) L_0x2b37ac0/d;
L_0x2b37c30/d .functor NOT 1, L_0x2b37ac0, C4<0>, C4<0>, C4<0>;
L_0x2b37c30 .delay (10,10,10) L_0x2b37c30/d;
L_0x2b37d40/d .functor NAND 1, v0x2a6b750_0, L_0x2b37450, C4<1>, C4<1>;
L_0x2b37d40 .delay (20,20,20) L_0x2b37d40/d;
L_0x2b37e00/d .functor NOT 1, L_0x2b37d40, C4<0>, C4<0>, C4<0>;
L_0x2b37e00 .delay (10,10,10) L_0x2b37e00/d;
L_0x2b37f10/d .functor NOR 1, L_0x2b37e00, L_0x2b37c30, C4<0>, C4<0>;
L_0x2b37f10 .delay (20,20,20) L_0x2b37f10/d;
L_0x2b38080/d .functor NOT 1, L_0x2b37f10, C4<0>, C4<0>, C4<0>;
L_0x2b38080 .delay (10,10,10) L_0x2b38080/d;
v0x2a69890_0 .alias "a", 0 0, v0x2a04dc0_0;
v0x2a699a0_0 .net "and_ab", 0 0, L_0x2b37c30; 1 drivers
v0x2a69a40_0 .net "and_xor_ab_c", 0 0, L_0x2b37e00; 1 drivers
v0x2a69ae0_0 .alias "b", 0 0, v0x2a6b130_0;
v0x2a69b60_0 .alias "carryin", 0 0, v0x2a6d1a0_0;
v0x2a69be0_0 .alias "carryout", 0 0, v0x2a04bc0_0;
v0x2a69ca0_0 .net "nand_ab", 0 0, L_0x2b37ac0; 1 drivers
v0x2a69d20_0 .net "nand_xor_ab_c", 0 0, L_0x2b37d40; 1 drivers
v0x2a69dc0_0 .net "nco", 0 0, L_0x2b37f10; 1 drivers
v0x2a69e60_0 .alias "sum", 0 0, v0x2a6b1b0_0;
v0x2a69f40_0 .net "xor_ab", 0 0, L_0x2b37450; 1 drivers
S_0x2a69340 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a68cd0;
 .timescale 0 0;
L_0x2b37060/d .functor NAND 1, L_0x2b3c080, L_0x2b36f30, C4<1>, C4<1>;
L_0x2b37060 .delay (20,20,20) L_0x2b37060/d;
L_0x2b37100/d .functor NOR 1, L_0x2b3c080, L_0x2b36f30, C4<0>, C4<0>;
L_0x2b37100 .delay (20,20,20) L_0x2b37100/d;
L_0x2b371e0/d .functor NOT 1, L_0x2b37100, C4<0>, C4<0>, C4<0>;
L_0x2b371e0 .delay (10,10,10) L_0x2b371e0/d;
L_0x2b372f0/d .functor NAND 1, L_0x2b371e0, L_0x2b37060, C4<1>, C4<1>;
L_0x2b372f0 .delay (20,20,20) L_0x2b372f0/d;
L_0x2b37450/d .functor NOT 1, L_0x2b372f0, C4<0>, C4<0>, C4<0>;
L_0x2b37450 .delay (10,10,10) L_0x2b37450/d;
v0x2a69430_0 .alias "a", 0 0, v0x2a04dc0_0;
v0x2a694d0_0 .alias "b", 0 0, v0x2a6b130_0;
v0x2a69570_0 .net "nand_ab", 0 0, L_0x2b37060; 1 drivers
v0x2a69610_0 .net "nor_ab", 0 0, L_0x2b37100; 1 drivers
v0x2a69690_0 .net "nxor_ab", 0 0, L_0x2b372f0; 1 drivers
v0x2a69730_0 .net "or_ab", 0 0, L_0x2b371e0; 1 drivers
v0x2a69810_0 .alias "result", 0 0, v0x2a69f40_0;
S_0x2a68dc0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a68cd0;
 .timescale 0 0;
L_0x2b37560/d .functor NAND 1, L_0x2b37450, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b37560 .delay (20,20,20) L_0x2b37560/d;
L_0x2b376b0/d .functor NOR 1, L_0x2b37450, v0x2a6b750_0, C4<0>, C4<0>;
L_0x2b376b0 .delay (20,20,20) L_0x2b376b0/d;
L_0x2b37790/d .functor NOT 1, L_0x2b376b0, C4<0>, C4<0>, C4<0>;
L_0x2b37790 .delay (10,10,10) L_0x2b37790/d;
L_0x2b37850/d .functor NAND 1, L_0x2b37790, L_0x2b37560, C4<1>, C4<1>;
L_0x2b37850 .delay (20,20,20) L_0x2b37850/d;
L_0x2b379b0/d .functor NOT 1, L_0x2b37850, C4<0>, C4<0>, C4<0>;
L_0x2b379b0 .delay (10,10,10) L_0x2b379b0/d;
v0x2a68eb0_0 .alias "a", 0 0, v0x2a69f40_0;
v0x2a68f50_0 .alias "b", 0 0, v0x2a6d1a0_0;
v0x2a68fd0_0 .net "nand_ab", 0 0, L_0x2b37560; 1 drivers
v0x2a69070_0 .net "nor_ab", 0 0, L_0x2b376b0; 1 drivers
v0x2a690f0_0 .net "nxor_ab", 0 0, L_0x2b37850; 1 drivers
v0x2a69190_0 .net "or_ab", 0 0, L_0x2b37790; 1 drivers
v0x2a69270_0 .alias "result", 0 0, v0x2a6b1b0_0;
S_0x2a68780 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a64ab0;
 .timescale 0 0;
L_0x2b38240/d .functor NAND 1, L_0x2b3c080, L_0x2adf6b0, C4<1>, C4<1>;
L_0x2b38240 .delay (20,20,20) L_0x2b38240/d;
L_0x2b38300/d .functor NOR 1, L_0x2b3c080, L_0x2adf6b0, C4<0>, C4<0>;
L_0x2b38300 .delay (20,20,20) L_0x2b38300/d;
L_0x2b38490/d .functor NOT 1, L_0x2b38300, C4<0>, C4<0>, C4<0>;
L_0x2b38490 .delay (10,10,10) L_0x2b38490/d;
L_0x2b38580/d .functor NAND 1, L_0x2b38490, L_0x2b38240, C4<1>, C4<1>;
L_0x2b38580 .delay (20,20,20) L_0x2b38580/d;
L_0x2b386e0/d .functor NOT 1, L_0x2b38580, C4<0>, C4<0>, C4<0>;
L_0x2b386e0 .delay (10,10,10) L_0x2b386e0/d;
v0x2a68870_0 .alias "a", 0 0, v0x2a04dc0_0;
v0x2a688f0_0 .alias "b", 0 0, v0x2a04e40_0;
v0x2a689c0_0 .net "nand_ab", 0 0, L_0x2b38240; 1 drivers
v0x2a68a40_0 .net "nor_ab", 0 0, L_0x2b38300; 1 drivers
v0x2a68ac0_0 .net "nxor_ab", 0 0, L_0x2b38580; 1 drivers
v0x2a68b40_0 .net "or_ab", 0 0, L_0x2b38490; 1 drivers
v0x2a68c00_0 .alias "result", 0 0, v0x2a6b4e0_0;
S_0x2a67bc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a64ab0;
 .timescale 0 0;
L_0x2b38830/d .functor NAND 1, L_0x2b3c080, L_0x2adf6b0, C4<1>, C4<1>;
L_0x2b38830 .delay (20,20,20) L_0x2b38830/d;
L_0x2b38960/d .functor NOT 1, L_0x2b38830, C4<0>, C4<0>, C4<0>;
L_0x2b38960 .delay (10,10,10) L_0x2b38960/d;
v0x2a68430_0 .alias "a", 0 0, v0x2a04dc0_0;
v0x2a684d0_0 .net "and_ab", 0 0, L_0x2b38960; 1 drivers
v0x2a68550_0 .alias "b", 0 0, v0x2a04e40_0;
v0x2a685d0_0 .net "nand_ab", 0 0, L_0x2b38830; 1 drivers
v0x2a68680_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a68700_0 .alias "result", 0 0, v0x2a6b2c0_0;
S_0x2a67cb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a67bc0;
 .timescale 0 0;
L_0x2b38ab0/d .functor NAND 1, L_0x2b38960, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b38ab0 .delay (20,20,20) L_0x2b38ab0/d;
L_0x2b38b70/d .functor NOT 1, L_0x2b38ab0, C4<0>, C4<0>, C4<0>;
L_0x2b38b70 .delay (10,10,10) L_0x2b38b70/d;
L_0x2b38ca0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b38ca0 .delay (10,10,10) L_0x2b38ca0/d;
L_0x2b38d60/d .functor NAND 1, L_0x2b38830, L_0x2b38ca0, C4<1>, C4<1>;
L_0x2b38d60 .delay (20,20,20) L_0x2b38d60/d;
L_0x2b38eb0/d .functor NOT 1, L_0x2b38d60, C4<0>, C4<0>, C4<0>;
L_0x2b38eb0 .delay (10,10,10) L_0x2b38eb0/d;
L_0x2b38fa0/d .functor NOR 1, L_0x2b38eb0, L_0x2b38b70, C4<0>, C4<0>;
L_0x2b38fa0 .delay (20,20,20) L_0x2b38fa0/d;
L_0x2b39140/d .functor NOT 1, L_0x2b38fa0, C4<0>, C4<0>, C4<0>;
L_0x2b39140 .delay (10,10,10) L_0x2b39140/d;
v0x2a67da0_0 .net "and_in0ncom", 0 0, L_0x2b38eb0; 1 drivers
v0x2a67e20_0 .net "and_in1com", 0 0, L_0x2b38b70; 1 drivers
v0x2a67ea0_0 .alias "in0", 0 0, v0x2a685d0_0;
v0x2a67f40_0 .alias "in1", 0 0, v0x2a684d0_0;
v0x2a67fc0_0 .net "nand_in0ncom", 0 0, L_0x2b38d60; 1 drivers
v0x2a68060_0 .net "nand_in1com", 0 0, L_0x2b38ab0; 1 drivers
v0x2a68140_0 .net "ncom", 0 0, L_0x2b38ca0; 1 drivers
v0x2a681e0_0 .net "nor_wire", 0 0, L_0x2b38fa0; 1 drivers
v0x2a68280_0 .alias "result", 0 0, v0x2a6b2c0_0;
v0x2a68350_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a67100 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a64ab0;
 .timescale 0 0;
L_0x2b39270/d .functor NOR 1, L_0x2b3c080, L_0x2adf6b0, C4<0>, C4<0>;
L_0x2b39270 .delay (20,20,20) L_0x2b39270/d;
L_0x2b393a0/d .functor NOT 1, L_0x2b39270, C4<0>, C4<0>, C4<0>;
L_0x2b393a0 .delay (10,10,10) L_0x2b393a0/d;
v0x2a67880_0 .alias "a", 0 0, v0x2a04dc0_0;
v0x2a67920_0 .alias "b", 0 0, v0x2a04e40_0;
v0x2a679c0_0 .net "nor_ab", 0 0, L_0x2b39270; 1 drivers
v0x2a67a40_0 .net "or_ab", 0 0, L_0x2b393a0; 1 drivers
v0x2a67ac0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a67b40_0 .alias "result", 0 0, v0x2a6b3d0_0;
S_0x2a671f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a67100;
 .timescale 0 0;
L_0x2b394f0/d .functor NAND 1, L_0x2b393a0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b394f0 .delay (20,20,20) L_0x2b394f0/d;
L_0x2b395b0/d .functor NOT 1, L_0x2b394f0, C4<0>, C4<0>, C4<0>;
L_0x2b395b0 .delay (10,10,10) L_0x2b395b0/d;
L_0x2b396e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b396e0 .delay (10,10,10) L_0x2b396e0/d;
L_0x2b397a0/d .functor NAND 1, L_0x2b39270, L_0x2b396e0, C4<1>, C4<1>;
L_0x2b397a0 .delay (20,20,20) L_0x2b397a0/d;
L_0x2b398f0/d .functor NOT 1, L_0x2b397a0, C4<0>, C4<0>, C4<0>;
L_0x2b398f0 .delay (10,10,10) L_0x2b398f0/d;
L_0x2b399e0/d .functor NOR 1, L_0x2b398f0, L_0x2b395b0, C4<0>, C4<0>;
L_0x2b399e0 .delay (20,20,20) L_0x2b399e0/d;
L_0x2b39b80/d .functor NOT 1, L_0x2b399e0, C4<0>, C4<0>, C4<0>;
L_0x2b39b80 .delay (10,10,10) L_0x2b39b80/d;
v0x2a672e0_0 .net "and_in0ncom", 0 0, L_0x2b398f0; 1 drivers
v0x2a67360_0 .net "and_in1com", 0 0, L_0x2b395b0; 1 drivers
v0x2a673e0_0 .alias "in0", 0 0, v0x2a679c0_0;
v0x2a67460_0 .alias "in1", 0 0, v0x2a67a40_0;
v0x2a674e0_0 .net "nand_in0ncom", 0 0, L_0x2b397a0; 1 drivers
v0x2a67560_0 .net "nand_in1com", 0 0, L_0x2b394f0; 1 drivers
v0x2a675e0_0 .net "ncom", 0 0, L_0x2b396e0; 1 drivers
v0x2a67660_0 .net "nor_wire", 0 0, L_0x2b399e0; 1 drivers
v0x2a67730_0 .alias "result", 0 0, v0x2a6b3d0_0;
v0x2a67800_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a64ba0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a64ab0;
 .timescale 0 0;
v0x2a66930_0 .alias "in0", 0 0, v0x2a6b1b0_0;
v0x2a669e0_0 .alias "in1", 0 0, v0x2a6b4e0_0;
v0x2a66a90_0 .alias "in2", 0 0, v0x2a6b2c0_0;
v0x2a66b40_0 .alias "in3", 0 0, v0x2a6b3d0_0;
v0x2a66c20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a66cd0_0 .alias "result", 0 0, v0x2a6d320_0;
v0x2a66d50_0 .net "sel0", 0 0, L_0x2b3bca0; 1 drivers
v0x2a66dd0_0 .net "sel1", 0 0, L_0x2b3bd40; 1 drivers
v0x2a66e50_0 .net "sel2", 0 0, L_0x2b3be70; 1 drivers
v0x2a66ed0_0 .net "w0", 0 0, L_0x2b3a340; 1 drivers
v0x2a66fb0_0 .net "w1", 0 0, L_0x2b3aac0; 1 drivers
v0x2a67030_0 .net "w2", 0 0, L_0x2b3b310; 1 drivers
S_0x2a661e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a64ba0;
 .timescale 0 0;
L_0x2b39cb0/d .functor NAND 1, L_0x2b386e0, L_0x2b3bca0, C4<1>, C4<1>;
L_0x2b39cb0 .delay (20,20,20) L_0x2b39cb0/d;
L_0x2b39d70/d .functor NOT 1, L_0x2b39cb0, C4<0>, C4<0>, C4<0>;
L_0x2b39d70 .delay (10,10,10) L_0x2b39d70/d;
L_0x2b39ea0/d .functor NOT 1, L_0x2b3bca0, C4<0>, C4<0>, C4<0>;
L_0x2b39ea0 .delay (10,10,10) L_0x2b39ea0/d;
L_0x2b39ff0/d .functor NAND 1, L_0x2b379b0, L_0x2b39ea0, C4<1>, C4<1>;
L_0x2b39ff0 .delay (20,20,20) L_0x2b39ff0/d;
L_0x2b3a0b0/d .functor NOT 1, L_0x2b39ff0, C4<0>, C4<0>, C4<0>;
L_0x2b3a0b0 .delay (10,10,10) L_0x2b3a0b0/d;
L_0x2b3a1a0/d .functor NOR 1, L_0x2b3a0b0, L_0x2b39d70, C4<0>, C4<0>;
L_0x2b3a1a0 .delay (20,20,20) L_0x2b3a1a0/d;
L_0x2b3a340/d .functor NOT 1, L_0x2b3a1a0, C4<0>, C4<0>, C4<0>;
L_0x2b3a340 .delay (10,10,10) L_0x2b3a340/d;
v0x2a662d0_0 .net "and_in0ncom", 0 0, L_0x2b3a0b0; 1 drivers
v0x2a66390_0 .net "and_in1com", 0 0, L_0x2b39d70; 1 drivers
v0x2a66430_0 .alias "in0", 0 0, v0x2a6b1b0_0;
v0x2a664d0_0 .alias "in1", 0 0, v0x2a6b4e0_0;
v0x2a66550_0 .net "nand_in0ncom", 0 0, L_0x2b39ff0; 1 drivers
v0x2a665f0_0 .net "nand_in1com", 0 0, L_0x2b39cb0; 1 drivers
v0x2a66690_0 .net "ncom", 0 0, L_0x2b39ea0; 1 drivers
v0x2a66730_0 .net "nor_wire", 0 0, L_0x2b3a1a0; 1 drivers
v0x2a667d0_0 .alias "result", 0 0, v0x2a66ed0_0;
v0x2a66850_0 .alias "sel0", 0 0, v0x2a66d50_0;
S_0x2a65a90 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a64ba0;
 .timescale 0 0;
L_0x2b3a470/d .functor NAND 1, L_0x2b39b80, L_0x2b3bca0, C4<1>, C4<1>;
L_0x2b3a470 .delay (20,20,20) L_0x2b3a470/d;
L_0x2b3a530/d .functor NOT 1, L_0x2b3a470, C4<0>, C4<0>, C4<0>;
L_0x2b3a530 .delay (10,10,10) L_0x2b3a530/d;
L_0x2b3a660/d .functor NOT 1, L_0x2b3bca0, C4<0>, C4<0>, C4<0>;
L_0x2b3a660 .delay (10,10,10) L_0x2b3a660/d;
L_0x2b3a720/d .functor NAND 1, L_0x2b39140, L_0x2b3a660, C4<1>, C4<1>;
L_0x2b3a720 .delay (20,20,20) L_0x2b3a720/d;
L_0x2b3a830/d .functor NOT 1, L_0x2b3a720, C4<0>, C4<0>, C4<0>;
L_0x2b3a830 .delay (10,10,10) L_0x2b3a830/d;
L_0x2b3a920/d .functor NOR 1, L_0x2b3a830, L_0x2b3a530, C4<0>, C4<0>;
L_0x2b3a920 .delay (20,20,20) L_0x2b3a920/d;
L_0x2b3aac0/d .functor NOT 1, L_0x2b3a920, C4<0>, C4<0>, C4<0>;
L_0x2b3aac0 .delay (10,10,10) L_0x2b3aac0/d;
v0x2a65b80_0 .net "and_in0ncom", 0 0, L_0x2b3a830; 1 drivers
v0x2a65c40_0 .net "and_in1com", 0 0, L_0x2b3a530; 1 drivers
v0x2a65ce0_0 .alias "in0", 0 0, v0x2a6b2c0_0;
v0x2a65d80_0 .alias "in1", 0 0, v0x2a6b3d0_0;
v0x2a65e00_0 .net "nand_in0ncom", 0 0, L_0x2b3a720; 1 drivers
v0x2a65ea0_0 .net "nand_in1com", 0 0, L_0x2b3a470; 1 drivers
v0x2a65f40_0 .net "ncom", 0 0, L_0x2b3a660; 1 drivers
v0x2a65fe0_0 .net "nor_wire", 0 0, L_0x2b3a920; 1 drivers
v0x2a66080_0 .alias "result", 0 0, v0x2a66fb0_0;
v0x2a66100_0 .alias "sel0", 0 0, v0x2a66d50_0;
S_0x2a65340 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a64ba0;
 .timescale 0 0;
L_0x2b3abf0/d .functor NAND 1, L_0x2b3aac0, L_0x2b3bd40, C4<1>, C4<1>;
L_0x2b3abf0 .delay (20,20,20) L_0x2b3abf0/d;
L_0x2b3ad40/d .functor NOT 1, L_0x2b3abf0, C4<0>, C4<0>, C4<0>;
L_0x2b3ad40 .delay (10,10,10) L_0x2b3ad40/d;
L_0x2b3ae70/d .functor NOT 1, L_0x2b3bd40, C4<0>, C4<0>, C4<0>;
L_0x2b3ae70 .delay (10,10,10) L_0x2b3ae70/d;
L_0x2b3af30/d .functor NAND 1, L_0x2b3a340, L_0x2b3ae70, C4<1>, C4<1>;
L_0x2b3af30 .delay (20,20,20) L_0x2b3af30/d;
L_0x2b3b080/d .functor NOT 1, L_0x2b3af30, C4<0>, C4<0>, C4<0>;
L_0x2b3b080 .delay (10,10,10) L_0x2b3b080/d;
L_0x2b3b170/d .functor NOR 1, L_0x2b3b080, L_0x2b3ad40, C4<0>, C4<0>;
L_0x2b3b170 .delay (20,20,20) L_0x2b3b170/d;
L_0x2b3b310/d .functor NOT 1, L_0x2b3b170, C4<0>, C4<0>, C4<0>;
L_0x2b3b310 .delay (10,10,10) L_0x2b3b310/d;
v0x2a65430_0 .net "and_in0ncom", 0 0, L_0x2b3b080; 1 drivers
v0x2a654f0_0 .net "and_in1com", 0 0, L_0x2b3ad40; 1 drivers
v0x2a65590_0 .alias "in0", 0 0, v0x2a66ed0_0;
v0x2a65630_0 .alias "in1", 0 0, v0x2a66fb0_0;
v0x2a656b0_0 .net "nand_in0ncom", 0 0, L_0x2b3af30; 1 drivers
v0x2a65750_0 .net "nand_in1com", 0 0, L_0x2b3abf0; 1 drivers
v0x2a657f0_0 .net "ncom", 0 0, L_0x2b3ae70; 1 drivers
v0x2a65890_0 .net "nor_wire", 0 0, L_0x2b3b170; 1 drivers
v0x2a65930_0 .alias "result", 0 0, v0x2a67030_0;
v0x2a659b0_0 .alias "sel0", 0 0, v0x2a66dd0_0;
S_0x2a64c90 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a64ba0;
 .timescale 0 0;
L_0x2b3b440/d .functor NAND 1, C4<0>, L_0x2b3be70, C4<1>, C4<1>;
L_0x2b3b440 .delay (20,20,20) L_0x2b3b440/d;
L_0x2b3b5a0/d .functor NOT 1, L_0x2b3b440, C4<0>, C4<0>, C4<0>;
L_0x2b3b5a0 .delay (10,10,10) L_0x2b3b5a0/d;
L_0x2b3b6d0/d .functor NOT 1, L_0x2b3be70, C4<0>, C4<0>, C4<0>;
L_0x2b3b6d0 .delay (10,10,10) L_0x2b3b6d0/d;
L_0x2b3b790/d .functor NAND 1, L_0x2b3b310, L_0x2b3b6d0, C4<1>, C4<1>;
L_0x2b3b790 .delay (20,20,20) L_0x2b3b790/d;
L_0x2b3b8e0/d .functor NOT 1, L_0x2b3b790, C4<0>, C4<0>, C4<0>;
L_0x2b3b8e0 .delay (10,10,10) L_0x2b3b8e0/d;
L_0x2b3b9d0/d .functor NOR 1, L_0x2b3b8e0, L_0x2b3b5a0, C4<0>, C4<0>;
L_0x2b3b9d0 .delay (20,20,20) L_0x2b3b9d0/d;
L_0x2b3bb70/d .functor NOT 1, L_0x2b3b9d0, C4<0>, C4<0>, C4<0>;
L_0x2b3bb70 .delay (10,10,10) L_0x2b3bb70/d;
v0x2a64d80_0 .net "and_in0ncom", 0 0, L_0x2b3b8e0; 1 drivers
v0x2a64e00_0 .net "and_in1com", 0 0, L_0x2b3b5a0; 1 drivers
v0x2a64ea0_0 .alias "in0", 0 0, v0x2a67030_0;
v0x2a64f40_0 .alias "in1", 0 0, v0x2a66c20_0;
v0x2a64fc0_0 .net "nand_in0ncom", 0 0, L_0x2b3b790; 1 drivers
v0x2a65060_0 .net "nand_in1com", 0 0, L_0x2b3b440; 1 drivers
v0x2a65100_0 .net "ncom", 0 0, L_0x2b3b6d0; 1 drivers
v0x2a651a0_0 .net "nor_wire", 0 0, L_0x2b3b9d0; 1 drivers
v0x2a65240_0 .alias "result", 0 0, v0x2a6d320_0;
v0x2a652c0_0 .alias "sel0", 0 0, v0x2a66e50_0;
S_0x2a5e0d0 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x29940b0;
 .timescale 0 0;
L_0x2adf750/d .functor NOT 1, L_0x2adf1b0, C4<0>, C4<0>, C4<0>;
L_0x2adf750 .delay (10,10,10) L_0x2adf750/d;
v0x2a63f60_0 .net "carryin", 0 0, L_0x2adf250; 1 drivers
v0x2a64000_0 .alias "carryout", 0 0, v0x2a6da00_0;
v0x2a640d0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a64150_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a641d0_0 .net "notB", 0 0, L_0x2adf750; 1 drivers
v0x2a64250_0 .net "operandA", 0 0, L_0x2b364c0; 1 drivers
v0x2a642d0_0 .net "operandB", 0 0, L_0x2adf1b0; 1 drivers
v0x2a643e0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a64460_0 .net "result", 0 0, L_0x2b41800; 1 drivers
v0x2a64530_0 .net "trueB", 0 0, L_0x2b3ccb0; 1 drivers
v0x2a64610_0 .net "wAddSub", 0 0, L_0x2b3d730; 1 drivers
v0x2a64720_0 .net "wNandAnd", 0 0, L_0x2b3ee70; 1 drivers
v0x2a648a0_0 .net "wNorOr", 0 0, L_0x2b3f8b0; 1 drivers
v0x2a649b0_0 .net "wXor", 0 0, L_0x2b3e410; 1 drivers
L_0x2b41930 .part v0x2a6b7d0_0, 0, 1;
L_0x2b419d0 .part v0x2a6b7d0_0, 1, 1;
L_0x2ac8060 .part v0x2a6b7d0_0, 2, 1;
S_0x2a637b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a5e0d0;
 .timescale 0 0;
L_0x2adf850/d .functor NAND 1, L_0x2adf750, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2adf850 .delay (20,20,20) L_0x2adf850/d;
L_0x2adf930/d .functor NOT 1, L_0x2adf850, C4<0>, C4<0>, C4<0>;
L_0x2adf930 .delay (10,10,10) L_0x2adf930/d;
L_0x2adfa10/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2adfa10 .delay (10,10,10) L_0x2adfa10/d;
L_0x2b36a80/d .functor NAND 1, L_0x2adf1b0, L_0x2adfa10, C4<1>, C4<1>;
L_0x2b36a80 .delay (20,20,20) L_0x2b36a80/d;
L_0x2b3ca40/d .functor NOT 1, L_0x2b36a80, C4<0>, C4<0>, C4<0>;
L_0x2b3ca40 .delay (10,10,10) L_0x2b3ca40/d;
L_0x2b3cb30/d .functor NOR 1, L_0x2b3ca40, L_0x2adf930, C4<0>, C4<0>;
L_0x2b3cb30 .delay (20,20,20) L_0x2b3cb30/d;
L_0x2b3ccb0/d .functor NOT 1, L_0x2b3cb30, C4<0>, C4<0>, C4<0>;
L_0x2b3ccb0 .delay (10,10,10) L_0x2b3ccb0/d;
v0x2a638a0_0 .net "and_in0ncom", 0 0, L_0x2b3ca40; 1 drivers
v0x2a63940_0 .net "and_in1com", 0 0, L_0x2adf930; 1 drivers
v0x2a639e0_0 .alias "in0", 0 0, v0x2a642d0_0;
v0x2a63a60_0 .alias "in1", 0 0, v0x2a641d0_0;
v0x2a63ae0_0 .net "nand_in0ncom", 0 0, L_0x2b36a80; 1 drivers
v0x2a63b80_0 .net "nand_in1com", 0 0, L_0x2adf850; 1 drivers
v0x2a63c20_0 .net "ncom", 0 0, L_0x2adfa10; 1 drivers
v0x2a63cc0_0 .net "nor_wire", 0 0, L_0x2b3cb30; 1 drivers
v0x2a63db0_0 .alias "result", 0 0, v0x2a64530_0;
v0x2a63e80_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a624e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a5e0d0;
 .timescale 0 0;
L_0x2b3d840/d .functor NAND 1, L_0x2b364c0, L_0x2b3ccb0, C4<1>, C4<1>;
L_0x2b3d840 .delay (20,20,20) L_0x2b3d840/d;
L_0x2b3d9b0/d .functor NOT 1, L_0x2b3d840, C4<0>, C4<0>, C4<0>;
L_0x2b3d9b0 .delay (10,10,10) L_0x2b3d9b0/d;
L_0x2b3dac0/d .functor NAND 1, L_0x2adf250, L_0x2b3d190, C4<1>, C4<1>;
L_0x2b3dac0 .delay (20,20,20) L_0x2b3dac0/d;
L_0x2b3db80/d .functor NOT 1, L_0x2b3dac0, C4<0>, C4<0>, C4<0>;
L_0x2b3db80 .delay (10,10,10) L_0x2b3db80/d;
L_0x2b3dc90/d .functor NOR 1, L_0x2b3db80, L_0x2b3d9b0, C4<0>, C4<0>;
L_0x2b3dc90 .delay (20,20,20) L_0x2b3dc90/d;
L_0x2b3de00/d .functor NOT 1, L_0x2b3dc90, C4<0>, C4<0>, C4<0>;
L_0x2b3de00 .delay (10,10,10) L_0x2b3de00/d;
v0x2a630c0_0 .alias "a", 0 0, v0x2a64250_0;
v0x2a631d0_0 .net "and_ab", 0 0, L_0x2b3d9b0; 1 drivers
v0x2a63270_0 .net "and_xor_ab_c", 0 0, L_0x2b3db80; 1 drivers
v0x2a63310_0 .alias "b", 0 0, v0x2a64530_0;
v0x2a63390_0 .alias "carryin", 0 0, v0x2a63f60_0;
v0x2a63410_0 .alias "carryout", 0 0, v0x2a6da00_0;
v0x2a634d0_0 .net "nand_ab", 0 0, L_0x2b3d840; 1 drivers
v0x2a63550_0 .net "nand_xor_ab_c", 0 0, L_0x2b3dac0; 1 drivers
v0x2a635d0_0 .net "nco", 0 0, L_0x2b3dc90; 1 drivers
v0x2a63650_0 .alias "sum", 0 0, v0x2a64610_0;
v0x2a63730_0 .net "xor_ab", 0 0, L_0x2b3d190; 1 drivers
S_0x2a62b70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a624e0;
 .timescale 0 0;
L_0x2b3cde0/d .functor NAND 1, L_0x2b364c0, L_0x2b3ccb0, C4<1>, C4<1>;
L_0x2b3cde0 .delay (20,20,20) L_0x2b3cde0/d;
L_0x2b3ce80/d .functor NOR 1, L_0x2b364c0, L_0x2b3ccb0, C4<0>, C4<0>;
L_0x2b3ce80 .delay (20,20,20) L_0x2b3ce80/d;
L_0x2b3cf20/d .functor NOT 1, L_0x2b3ce80, C4<0>, C4<0>, C4<0>;
L_0x2b3cf20 .delay (10,10,10) L_0x2b3cf20/d;
L_0x2b3d030/d .functor NAND 1, L_0x2b3cf20, L_0x2b3cde0, C4<1>, C4<1>;
L_0x2b3d030 .delay (20,20,20) L_0x2b3d030/d;
L_0x2b3d190/d .functor NOT 1, L_0x2b3d030, C4<0>, C4<0>, C4<0>;
L_0x2b3d190 .delay (10,10,10) L_0x2b3d190/d;
v0x2a62c60_0 .alias "a", 0 0, v0x2a64250_0;
v0x2a62d00_0 .alias "b", 0 0, v0x2a64530_0;
v0x2a62da0_0 .net "nand_ab", 0 0, L_0x2b3cde0; 1 drivers
v0x2a62e40_0 .net "nor_ab", 0 0, L_0x2b3ce80; 1 drivers
v0x2a62ec0_0 .net "nxor_ab", 0 0, L_0x2b3d030; 1 drivers
v0x2a62f60_0 .net "or_ab", 0 0, L_0x2b3cf20; 1 drivers
v0x2a63040_0 .alias "result", 0 0, v0x2a63730_0;
S_0x2a625d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a624e0;
 .timescale 0 0;
L_0x2b3d2a0/d .functor NAND 1, L_0x2b3d190, L_0x2adf250, C4<1>, C4<1>;
L_0x2b3d2a0 .delay (20,20,20) L_0x2b3d2a0/d;
L_0x2b3d3f0/d .functor NOR 1, L_0x2b3d190, L_0x2adf250, C4<0>, C4<0>;
L_0x2b3d3f0 .delay (20,20,20) L_0x2b3d3f0/d;
L_0x2b3d560/d .functor NOT 1, L_0x2b3d3f0, C4<0>, C4<0>, C4<0>;
L_0x2b3d560 .delay (10,10,10) L_0x2b3d560/d;
L_0x2b3d620/d .functor NAND 1, L_0x2b3d560, L_0x2b3d2a0, C4<1>, C4<1>;
L_0x2b3d620 .delay (20,20,20) L_0x2b3d620/d;
L_0x2b3d730/d .functor NOT 1, L_0x2b3d620, C4<0>, C4<0>, C4<0>;
L_0x2b3d730 .delay (10,10,10) L_0x2b3d730/d;
v0x2a626c0_0 .alias "a", 0 0, v0x2a63730_0;
v0x2a62760_0 .alias "b", 0 0, v0x2a63f60_0;
v0x2a62800_0 .net "nand_ab", 0 0, L_0x2b3d2a0; 1 drivers
v0x2a628a0_0 .net "nor_ab", 0 0, L_0x2b3d3f0; 1 drivers
v0x2a62920_0 .net "nxor_ab", 0 0, L_0x2b3d620; 1 drivers
v0x2a629c0_0 .net "or_ab", 0 0, L_0x2b3d560; 1 drivers
v0x2a62aa0_0 .alias "result", 0 0, v0x2a64610_0;
S_0x2a61f90 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a5e0d0;
 .timescale 0 0;
L_0x2b3df70/d .functor NAND 1, L_0x2b364c0, L_0x2adf1b0, C4<1>, C4<1>;
L_0x2b3df70 .delay (20,20,20) L_0x2b3df70/d;
L_0x2b3e030/d .functor NOR 1, L_0x2b364c0, L_0x2adf1b0, C4<0>, C4<0>;
L_0x2b3e030 .delay (20,20,20) L_0x2b3e030/d;
L_0x2b3e1c0/d .functor NOT 1, L_0x2b3e030, C4<0>, C4<0>, C4<0>;
L_0x2b3e1c0 .delay (10,10,10) L_0x2b3e1c0/d;
L_0x2b3e2b0/d .functor NAND 1, L_0x2b3e1c0, L_0x2b3df70, C4<1>, C4<1>;
L_0x2b3e2b0 .delay (20,20,20) L_0x2b3e2b0/d;
L_0x2b3e410/d .functor NOT 1, L_0x2b3e2b0, C4<0>, C4<0>, C4<0>;
L_0x2b3e410 .delay (10,10,10) L_0x2b3e410/d;
v0x2a62080_0 .alias "a", 0 0, v0x2a64250_0;
v0x2a62100_0 .alias "b", 0 0, v0x2a642d0_0;
v0x2a621d0_0 .net "nand_ab", 0 0, L_0x2b3df70; 1 drivers
v0x2a62250_0 .net "nor_ab", 0 0, L_0x2b3e030; 1 drivers
v0x2a622d0_0 .net "nxor_ab", 0 0, L_0x2b3e2b0; 1 drivers
v0x2a62350_0 .net "or_ab", 0 0, L_0x2b3e1c0; 1 drivers
v0x2a62410_0 .alias "result", 0 0, v0x2a649b0_0;
S_0x2a613a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a5e0d0;
 .timescale 0 0;
L_0x2b3e560/d .functor NAND 1, L_0x2b364c0, L_0x2adf1b0, C4<1>, C4<1>;
L_0x2b3e560 .delay (20,20,20) L_0x2b3e560/d;
L_0x2b3e690/d .functor NOT 1, L_0x2b3e560, C4<0>, C4<0>, C4<0>;
L_0x2b3e690 .delay (10,10,10) L_0x2b3e690/d;
v0x2a61c10_0 .alias "a", 0 0, v0x2a64250_0;
v0x2a61cb0_0 .net "and_ab", 0 0, L_0x2b3e690; 1 drivers
v0x2a61d30_0 .alias "b", 0 0, v0x2a642d0_0;
v0x2a61db0_0 .net "nand_ab", 0 0, L_0x2b3e560; 1 drivers
v0x2a61e90_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a61f10_0 .alias "result", 0 0, v0x2a64720_0;
S_0x2a61490 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a613a0;
 .timescale 0 0;
L_0x2b3e7e0/d .functor NAND 1, L_0x2b3e690, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b3e7e0 .delay (20,20,20) L_0x2b3e7e0/d;
L_0x2b3e8a0/d .functor NOT 1, L_0x2b3e7e0, C4<0>, C4<0>, C4<0>;
L_0x2b3e8a0 .delay (10,10,10) L_0x2b3e8a0/d;
L_0x2b3e9d0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b3e9d0 .delay (10,10,10) L_0x2b3e9d0/d;
L_0x2b3ea90/d .functor NAND 1, L_0x2b3e560, L_0x2b3e9d0, C4<1>, C4<1>;
L_0x2b3ea90 .delay (20,20,20) L_0x2b3ea90/d;
L_0x2b3ebe0/d .functor NOT 1, L_0x2b3ea90, C4<0>, C4<0>, C4<0>;
L_0x2b3ebe0 .delay (10,10,10) L_0x2b3ebe0/d;
L_0x2b3ecd0/d .functor NOR 1, L_0x2b3ebe0, L_0x2b3e8a0, C4<0>, C4<0>;
L_0x2b3ecd0 .delay (20,20,20) L_0x2b3ecd0/d;
L_0x2b3ee70/d .functor NOT 1, L_0x2b3ecd0, C4<0>, C4<0>, C4<0>;
L_0x2b3ee70 .delay (10,10,10) L_0x2b3ee70/d;
v0x2a61580_0 .net "and_in0ncom", 0 0, L_0x2b3ebe0; 1 drivers
v0x2a61600_0 .net "and_in1com", 0 0, L_0x2b3e8a0; 1 drivers
v0x2a61680_0 .alias "in0", 0 0, v0x2a61db0_0;
v0x2a61720_0 .alias "in1", 0 0, v0x2a61cb0_0;
v0x2a617a0_0 .net "nand_in0ncom", 0 0, L_0x2b3ea90; 1 drivers
v0x2a61840_0 .net "nand_in1com", 0 0, L_0x2b3e7e0; 1 drivers
v0x2a61920_0 .net "ncom", 0 0, L_0x2b3e9d0; 1 drivers
v0x2a619c0_0 .net "nor_wire", 0 0, L_0x2b3ecd0; 1 drivers
v0x2a61a60_0 .alias "result", 0 0, v0x2a64720_0;
v0x2a61b30_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a60900 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a5e0d0;
 .timescale 0 0;
L_0x2b3efa0/d .functor NOR 1, L_0x2b364c0, L_0x2adf1b0, C4<0>, C4<0>;
L_0x2b3efa0 .delay (20,20,20) L_0x2b3efa0/d;
L_0x2b3f0d0/d .functor NOT 1, L_0x2b3efa0, C4<0>, C4<0>, C4<0>;
L_0x2b3f0d0 .delay (10,10,10) L_0x2b3f0d0/d;
v0x2a61080_0 .alias "a", 0 0, v0x2a64250_0;
v0x2a61100_0 .alias "b", 0 0, v0x2a642d0_0;
v0x2a611a0_0 .net "nor_ab", 0 0, L_0x2b3efa0; 1 drivers
v0x2a61220_0 .net "or_ab", 0 0, L_0x2b3f0d0; 1 drivers
v0x2a612a0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a61320_0 .alias "result", 0 0, v0x2a648a0_0;
S_0x2a609f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a60900;
 .timescale 0 0;
L_0x2b3f220/d .functor NAND 1, L_0x2b3f0d0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b3f220 .delay (20,20,20) L_0x2b3f220/d;
L_0x2b3f2e0/d .functor NOT 1, L_0x2b3f220, C4<0>, C4<0>, C4<0>;
L_0x2b3f2e0 .delay (10,10,10) L_0x2b3f2e0/d;
L_0x2b3f410/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b3f410 .delay (10,10,10) L_0x2b3f410/d;
L_0x2b3f4d0/d .functor NAND 1, L_0x2b3efa0, L_0x2b3f410, C4<1>, C4<1>;
L_0x2b3f4d0 .delay (20,20,20) L_0x2b3f4d0/d;
L_0x2b3f620/d .functor NOT 1, L_0x2b3f4d0, C4<0>, C4<0>, C4<0>;
L_0x2b3f620 .delay (10,10,10) L_0x2b3f620/d;
L_0x2b3f710/d .functor NOR 1, L_0x2b3f620, L_0x2b3f2e0, C4<0>, C4<0>;
L_0x2b3f710 .delay (20,20,20) L_0x2b3f710/d;
L_0x2b3f8b0/d .functor NOT 1, L_0x2b3f710, C4<0>, C4<0>, C4<0>;
L_0x2b3f8b0 .delay (10,10,10) L_0x2b3f8b0/d;
v0x2a60ae0_0 .net "and_in0ncom", 0 0, L_0x2b3f620; 1 drivers
v0x2a60b60_0 .net "and_in1com", 0 0, L_0x2b3f2e0; 1 drivers
v0x2a60be0_0 .alias "in0", 0 0, v0x2a611a0_0;
v0x2a60c60_0 .alias "in1", 0 0, v0x2a61220_0;
v0x2a60ce0_0 .net "nand_in0ncom", 0 0, L_0x2b3f4d0; 1 drivers
v0x2a60d60_0 .net "nand_in1com", 0 0, L_0x2b3f220; 1 drivers
v0x2a60de0_0 .net "ncom", 0 0, L_0x2b3f410; 1 drivers
v0x2a60e60_0 .net "nor_wire", 0 0, L_0x2b3f710; 1 drivers
v0x2a60f30_0 .alias "result", 0 0, v0x2a648a0_0;
v0x2a61000_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a5e1c0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a5e0d0;
 .timescale 0 0;
v0x2a600b0_0 .alias "in0", 0 0, v0x2a64610_0;
v0x2a60160_0 .alias "in1", 0 0, v0x2a649b0_0;
v0x2a60210_0 .alias "in2", 0 0, v0x2a64720_0;
v0x2a602c0_0 .alias "in3", 0 0, v0x2a648a0_0;
v0x2a603a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a60450_0 .alias "result", 0 0, v0x2a64460_0;
v0x2a604d0_0 .net "sel0", 0 0, L_0x2b41930; 1 drivers
v0x2a60550_0 .net "sel1", 0 0, L_0x2b419d0; 1 drivers
v0x2a605d0_0 .net "sel2", 0 0, L_0x2ac8060; 1 drivers
v0x2a60680_0 .net "w0", 0 0, L_0x2b40070; 1 drivers
v0x2a60760_0 .net "w1", 0 0, L_0x2b407f0; 1 drivers
v0x2a60830_0 .net "w2", 0 0, L_0x2b41020; 1 drivers
S_0x2a5f900 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a5e1c0;
 .timescale 0 0;
L_0x2b3f9e0/d .functor NAND 1, L_0x2b3e410, L_0x2b41930, C4<1>, C4<1>;
L_0x2b3f9e0 .delay (20,20,20) L_0x2b3f9e0/d;
L_0x2b3faa0/d .functor NOT 1, L_0x2b3f9e0, C4<0>, C4<0>, C4<0>;
L_0x2b3faa0 .delay (10,10,10) L_0x2b3faa0/d;
L_0x2b3fbd0/d .functor NOT 1, L_0x2b41930, C4<0>, C4<0>, C4<0>;
L_0x2b3fbd0 .delay (10,10,10) L_0x2b3fbd0/d;
L_0x2b3fd20/d .functor NAND 1, L_0x2b3d730, L_0x2b3fbd0, C4<1>, C4<1>;
L_0x2b3fd20 .delay (20,20,20) L_0x2b3fd20/d;
L_0x2b3fde0/d .functor NOT 1, L_0x2b3fd20, C4<0>, C4<0>, C4<0>;
L_0x2b3fde0 .delay (10,10,10) L_0x2b3fde0/d;
L_0x2b3fed0/d .functor NOR 1, L_0x2b3fde0, L_0x2b3faa0, C4<0>, C4<0>;
L_0x2b3fed0 .delay (20,20,20) L_0x2b3fed0/d;
L_0x2b40070/d .functor NOT 1, L_0x2b3fed0, C4<0>, C4<0>, C4<0>;
L_0x2b40070 .delay (10,10,10) L_0x2b40070/d;
v0x2a5f9f0_0 .net "and_in0ncom", 0 0, L_0x2b3fde0; 1 drivers
v0x2a5fab0_0 .net "and_in1com", 0 0, L_0x2b3faa0; 1 drivers
v0x2a5fb50_0 .alias "in0", 0 0, v0x2a64610_0;
v0x2a5fbf0_0 .alias "in1", 0 0, v0x2a649b0_0;
v0x2a5fca0_0 .net "nand_in0ncom", 0 0, L_0x2b3fd20; 1 drivers
v0x2a5fd40_0 .net "nand_in1com", 0 0, L_0x2b3f9e0; 1 drivers
v0x2a5fde0_0 .net "ncom", 0 0, L_0x2b3fbd0; 1 drivers
v0x2a5fe80_0 .net "nor_wire", 0 0, L_0x2b3fed0; 1 drivers
v0x2a5ff20_0 .alias "result", 0 0, v0x2a60680_0;
v0x2a5ffa0_0 .alias "sel0", 0 0, v0x2a604d0_0;
S_0x2a5f1b0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a5e1c0;
 .timescale 0 0;
L_0x2b401a0/d .functor NAND 1, L_0x2b3f8b0, L_0x2b41930, C4<1>, C4<1>;
L_0x2b401a0 .delay (20,20,20) L_0x2b401a0/d;
L_0x2b40260/d .functor NOT 1, L_0x2b401a0, C4<0>, C4<0>, C4<0>;
L_0x2b40260 .delay (10,10,10) L_0x2b40260/d;
L_0x2b40390/d .functor NOT 1, L_0x2b41930, C4<0>, C4<0>, C4<0>;
L_0x2b40390 .delay (10,10,10) L_0x2b40390/d;
L_0x2b40450/d .functor NAND 1, L_0x2b3ee70, L_0x2b40390, C4<1>, C4<1>;
L_0x2b40450 .delay (20,20,20) L_0x2b40450/d;
L_0x2b40560/d .functor NOT 1, L_0x2b40450, C4<0>, C4<0>, C4<0>;
L_0x2b40560 .delay (10,10,10) L_0x2b40560/d;
L_0x2b40650/d .functor NOR 1, L_0x2b40560, L_0x2b40260, C4<0>, C4<0>;
L_0x2b40650 .delay (20,20,20) L_0x2b40650/d;
L_0x2b407f0/d .functor NOT 1, L_0x2b40650, C4<0>, C4<0>, C4<0>;
L_0x2b407f0 .delay (10,10,10) L_0x2b407f0/d;
v0x2a5f2a0_0 .net "and_in0ncom", 0 0, L_0x2b40560; 1 drivers
v0x2a5f360_0 .net "and_in1com", 0 0, L_0x2b40260; 1 drivers
v0x2a5f400_0 .alias "in0", 0 0, v0x2a64720_0;
v0x2a5f4a0_0 .alias "in1", 0 0, v0x2a648a0_0;
v0x2a5f520_0 .net "nand_in0ncom", 0 0, L_0x2b40450; 1 drivers
v0x2a5f5c0_0 .net "nand_in1com", 0 0, L_0x2b401a0; 1 drivers
v0x2a5f660_0 .net "ncom", 0 0, L_0x2b40390; 1 drivers
v0x2a5f700_0 .net "nor_wire", 0 0, L_0x2b40650; 1 drivers
v0x2a5f7a0_0 .alias "result", 0 0, v0x2a60760_0;
v0x2a5f820_0 .alias "sel0", 0 0, v0x2a604d0_0;
S_0x2a5ea60 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a5e1c0;
 .timescale 0 0;
L_0x2b40920/d .functor NAND 1, L_0x2b407f0, L_0x2b419d0, C4<1>, C4<1>;
L_0x2b40920 .delay (20,20,20) L_0x2b40920/d;
L_0x2b40a70/d .functor NOT 1, L_0x2b40920, C4<0>, C4<0>, C4<0>;
L_0x2b40a70 .delay (10,10,10) L_0x2b40a70/d;
L_0x2b40ba0/d .functor NOT 1, L_0x2b419d0, C4<0>, C4<0>, C4<0>;
L_0x2b40ba0 .delay (10,10,10) L_0x2b40ba0/d;
L_0x2b40c60/d .functor NAND 1, L_0x2b40070, L_0x2b40ba0, C4<1>, C4<1>;
L_0x2b40c60 .delay (20,20,20) L_0x2b40c60/d;
L_0x2b40db0/d .functor NOT 1, L_0x2b40c60, C4<0>, C4<0>, C4<0>;
L_0x2b40db0 .delay (10,10,10) L_0x2b40db0/d;
L_0x2b40ea0/d .functor NOR 1, L_0x2b40db0, L_0x2b40a70, C4<0>, C4<0>;
L_0x2b40ea0 .delay (20,20,20) L_0x2b40ea0/d;
L_0x2b41020/d .functor NOT 1, L_0x2b40ea0, C4<0>, C4<0>, C4<0>;
L_0x2b41020 .delay (10,10,10) L_0x2b41020/d;
v0x2a5eb50_0 .net "and_in0ncom", 0 0, L_0x2b40db0; 1 drivers
v0x2a5ec10_0 .net "and_in1com", 0 0, L_0x2b40a70; 1 drivers
v0x2a5ecb0_0 .alias "in0", 0 0, v0x2a60680_0;
v0x2a5ed50_0 .alias "in1", 0 0, v0x2a60760_0;
v0x2a5edd0_0 .net "nand_in0ncom", 0 0, L_0x2b40c60; 1 drivers
v0x2a5ee70_0 .net "nand_in1com", 0 0, L_0x2b40920; 1 drivers
v0x2a5ef10_0 .net "ncom", 0 0, L_0x2b40ba0; 1 drivers
v0x2a5efb0_0 .net "nor_wire", 0 0, L_0x2b40ea0; 1 drivers
v0x2a5f050_0 .alias "result", 0 0, v0x2a60830_0;
v0x2a5f0d0_0 .alias "sel0", 0 0, v0x2a60550_0;
S_0x2a5e2b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a5e1c0;
 .timescale 0 0;
L_0x2b41110/d .functor NAND 1, C4<0>, L_0x2ac8060, C4<1>, C4<1>;
L_0x2b41110 .delay (20,20,20) L_0x2b41110/d;
L_0x2b41250/d .functor NOT 1, L_0x2b41110, C4<0>, C4<0>, C4<0>;
L_0x2b41250 .delay (10,10,10) L_0x2b41250/d;
L_0x2b41360/d .functor NOT 1, L_0x2ac8060, C4<0>, C4<0>, C4<0>;
L_0x2b41360 .delay (10,10,10) L_0x2b41360/d;
L_0x2b41420/d .functor NAND 1, L_0x2b41020, L_0x2b41360, C4<1>, C4<1>;
L_0x2b41420 .delay (20,20,20) L_0x2b41420/d;
L_0x2b41570/d .functor NOT 1, L_0x2b41420, C4<0>, C4<0>, C4<0>;
L_0x2b41570 .delay (10,10,10) L_0x2b41570/d;
L_0x2b41660/d .functor NOR 1, L_0x2b41570, L_0x2b41250, C4<0>, C4<0>;
L_0x2b41660 .delay (20,20,20) L_0x2b41660/d;
L_0x2b41800/d .functor NOT 1, L_0x2b41660, C4<0>, C4<0>, C4<0>;
L_0x2b41800 .delay (10,10,10) L_0x2b41800/d;
v0x2a5e3a0_0 .net "and_in0ncom", 0 0, L_0x2b41570; 1 drivers
v0x2a5e440_0 .net "and_in1com", 0 0, L_0x2b41250; 1 drivers
v0x2a5e4e0_0 .alias "in0", 0 0, v0x2a60830_0;
v0x2a5e580_0 .alias "in1", 0 0, v0x2a603a0_0;
v0x2a5e600_0 .net "nand_in0ncom", 0 0, L_0x2b41420; 1 drivers
v0x2a5e6a0_0 .net "nand_in1com", 0 0, L_0x2b41110; 1 drivers
v0x2a5e780_0 .net "ncom", 0 0, L_0x2b41360; 1 drivers
v0x2a5e820_0 .net "nor_wire", 0 0, L_0x2b41660; 1 drivers
v0x2a5e8c0_0 .alias "result", 0 0, v0x2a64460_0;
v0x2a5e960_0 .alias "sel0", 0 0, v0x2a605d0_0;
S_0x2a5dba0 .scope module, "xor_overflow" "xor_1bit" 2 115, 2 224, S_0x29940b0;
 .timescale 0 0;
L_0x2adf2f0/d .functor NAND 1, L_0x2b3c8a0, L_0x2b3de00, C4<1>, C4<1>;
L_0x2adf2f0 .delay (20,20,20) L_0x2adf2f0/d;
L_0x2b36560/d .functor NOR 1, L_0x2b3c8a0, L_0x2b3de00, C4<0>, C4<0>;
L_0x2b36560 .delay (20,20,20) L_0x2b36560/d;
L_0x2b3c530/d .functor NOT 1, L_0x2b36560, C4<0>, C4<0>, C4<0>;
L_0x2b3c530 .delay (10,10,10) L_0x2b3c530/d;
L_0x2b3c5f0/d .functor NAND 1, L_0x2b3c530, L_0x2adf2f0, C4<1>, C4<1>;
L_0x2b3c5f0 .delay (20,20,20) L_0x2b3c5f0/d;
L_0x2b3c750/d .functor NOT 1, L_0x2b3c5f0, C4<0>, C4<0>, C4<0>;
L_0x2b3c750 .delay (10,10,10) L_0x2b3c750/d;
v0x2a5dc90_0 .net "a", 0 0, L_0x2b3c8a0; 1 drivers
v0x2a5dd50_0 .alias "b", 0 0, v0x2a6da00_0;
v0x2a5ddf0_0 .net "nand_ab", 0 0, L_0x2adf2f0; 1 drivers
v0x2a5de90_0 .net "nor_ab", 0 0, L_0x2b36560; 1 drivers
v0x2a5df10_0 .net "nxor_ab", 0 0, L_0x2b3c5f0; 1 drivers
v0x2a5dfb0_0 .net "or_ab", 0 0, L_0x2b3c530; 1 drivers
v0x2a5e050_0 .alias "result", 0 0, v0x2a6dd10_0;
S_0x2a5c8f0 .scope module, "aluSub" "adder_1bit" 2 120, 2 167, S_0x29940b0;
 .timescale 0 0;
L_0x2b43c30/d .functor NAND 1, L_0x2b443d0, L_0x2b3c940, C4<1>, C4<1>;
L_0x2b43c30 .delay (20,20,20) L_0x2b43c30/d;
L_0x2b43d80/d .functor NOT 1, L_0x2b43c30, C4<0>, C4<0>, C4<0>;
L_0x2b43d80 .delay (10,10,10) L_0x2b43d80/d;
L_0x2b43e60/d .functor NAND 1, L_0x2b42b10, L_0x2b43530, C4<1>, C4<1>;
L_0x2b43e60 .delay (20,20,20) L_0x2b43e60/d;
L_0x2b43fb0/d .functor NOT 1, L_0x2b43e60, C4<0>, C4<0>, C4<0>;
L_0x2b43fb0 .delay (10,10,10) L_0x2b43fb0/d;
L_0x2b440a0/d .functor NOR 1, L_0x2b43fb0, L_0x2b43d80, C4<0>, C4<0>;
L_0x2b440a0 .delay (20,20,20) L_0x2b440a0/d;
L_0x2b44210/d .functor NOT 1, L_0x2b440a0, C4<0>, C4<0>, C4<0>;
L_0x2b44210 .delay (10,10,10) L_0x2b44210/d;
v0x2a5d480_0 .net "a", 0 0, L_0x2b443d0; 1 drivers
v0x2a5d530_0 .net "and_ab", 0 0, L_0x2b43d80; 1 drivers
v0x2a5d5b0_0 .net "and_xor_ab_c", 0 0, L_0x2b43fb0; 1 drivers
v0x2a5d650_0 .alias "b", 0 0, v0x2a6d770_0;
v0x2a5d730_0 .net "carryin", 0 0, L_0x2b42b10; 1 drivers
v0x2a5d7e0_0 .alias "carryout", 0 0, v0x2a6d4f0_0;
v0x2a5d8a0_0 .net "nand_ab", 0 0, L_0x2b43c30; 1 drivers
v0x2a5d920_0 .net "nand_xor_ab_c", 0 0, L_0x2b43e60; 1 drivers
v0x2a5d9a0_0 .net "nco", 0 0, L_0x2b440a0; 1 drivers
v0x2a5da40_0 .alias "sum", 0 0, v0x2a6d570_0;
v0x2a5db20_0 .net "xor_ab", 0 0, L_0x2b43530; 1 drivers
S_0x2a5cf30 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a5c8f0;
 .timescale 0 0;
L_0x2b430b0/d .functor NAND 1, L_0x2b443d0, L_0x2b3c940, C4<1>, C4<1>;
L_0x2b430b0 .delay (20,20,20) L_0x2b430b0/d;
L_0x2b43230/d .functor NOR 1, L_0x2b443d0, L_0x2b3c940, C4<0>, C4<0>;
L_0x2b43230 .delay (20,20,20) L_0x2b43230/d;
L_0x2b43310/d .functor NOT 1, L_0x2b43230, C4<0>, C4<0>, C4<0>;
L_0x2b43310 .delay (10,10,10) L_0x2b43310/d;
L_0x2b433d0/d .functor NAND 1, L_0x2b43310, L_0x2b430b0, C4<1>, C4<1>;
L_0x2b433d0 .delay (20,20,20) L_0x2b433d0/d;
L_0x2b43530/d .functor NOT 1, L_0x2b433d0, C4<0>, C4<0>, C4<0>;
L_0x2b43530 .delay (10,10,10) L_0x2b43530/d;
v0x2a5d020_0 .alias "a", 0 0, v0x2a5d480_0;
v0x2a5d0c0_0 .alias "b", 0 0, v0x2a6d770_0;
v0x2a5d160_0 .net "nand_ab", 0 0, L_0x2b430b0; 1 drivers
v0x2a5d200_0 .net "nor_ab", 0 0, L_0x2b43230; 1 drivers
v0x2a5d280_0 .net "nxor_ab", 0 0, L_0x2b433d0; 1 drivers
v0x2a5d320_0 .net "or_ab", 0 0, L_0x2b43310; 1 drivers
v0x2a5d400_0 .alias "result", 0 0, v0x2a5db20_0;
S_0x2a5c9e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a5c8f0;
 .timescale 0 0;
L_0x2b43640/d .functor NAND 1, L_0x2b43530, L_0x2b42b10, C4<1>, C4<1>;
L_0x2b43640 .delay (20,20,20) L_0x2b43640/d;
L_0x2b43790/d .functor NOR 1, L_0x2b43530, L_0x2b42b10, C4<0>, C4<0>;
L_0x2b43790 .delay (20,20,20) L_0x2b43790/d;
L_0x2b43870/d .functor NOT 1, L_0x2b43790, C4<0>, C4<0>, C4<0>;
L_0x2b43870 .delay (10,10,10) L_0x2b43870/d;
L_0x2b43980/d .functor NAND 1, L_0x2b43870, L_0x2b43640, C4<1>, C4<1>;
L_0x2b43980 .delay (20,20,20) L_0x2b43980/d;
L_0x2b43ae0/d .functor NOT 1, L_0x2b43980, C4<0>, C4<0>, C4<0>;
L_0x2b43ae0 .delay (10,10,10) L_0x2b43ae0/d;
v0x2a5cad0_0 .alias "a", 0 0, v0x2a5db20_0;
v0x2a5cb70_0 .alias "b", 0 0, v0x2a5d730_0;
v0x2a5cc10_0 .net "nand_ab", 0 0, L_0x2b43640; 1 drivers
v0x2a5ccb0_0 .net "nor_ab", 0 0, L_0x2b43790; 1 drivers
v0x2a5cd30_0 .net "nxor_ab", 0 0, L_0x2b43980; 1 drivers
v0x2a5cdd0_0 .net "or_ab", 0 0, L_0x2b43870; 1 drivers
v0x2a5ceb0_0 .alias "result", 0 0, v0x2a6d570_0;
S_0x2a5c3c0 .scope module, "xor_slt" "xor_1bit" 2 124, 2 224, S_0x29940b0;
 .timescale 0 0;
L_0x2ae5470/d .functor NAND 1, L_0x2b43ae0, L_0x2b3c750, C4<1>, C4<1>;
L_0x2ae5470 .delay (20,20,20) L_0x2ae5470/d;
L_0x2ae5530/d .functor NOR 1, L_0x2b43ae0, L_0x2b3c750, C4<0>, C4<0>;
L_0x2ae5530 .delay (20,20,20) L_0x2ae5530/d;
L_0x2ae5610/d .functor NOT 1, L_0x2ae5530, C4<0>, C4<0>, C4<0>;
L_0x2ae5610 .delay (10,10,10) L_0x2ae5610/d;
L_0x2ae5720/d .functor NAND 1, L_0x2ae5610, L_0x2ae5470, C4<1>, C4<1>;
L_0x2ae5720 .delay (20,20,20) L_0x2ae5720/d;
L_0x2b42bb0/d .functor NOT 1, L_0x2ae5720, C4<0>, C4<0>, C4<0>;
L_0x2b42bb0 .delay (10,10,10) L_0x2b42bb0/d;
v0x2a5c4b0_0 .alias "a", 0 0, v0x2a6d570_0;
v0x2a5c570_0 .alias "b", 0 0, v0x2a6dd10_0;
v0x2a5c610_0 .net "nand_ab", 0 0, L_0x2ae5470; 1 drivers
v0x2a5c6b0_0 .net "nor_ab", 0 0, L_0x2ae5530; 1 drivers
v0x2a5c730_0 .net "nxor_ab", 0 0, L_0x2ae5720; 1 drivers
v0x2a5c7d0_0 .net "or_ab", 0 0, L_0x2ae5610; 1 drivers
v0x2a5c870_0 .alias "result", 0 0, v0x2a6d6f0_0;
S_0x2a5bcf0 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x29940b0;
 .timescale 0 0;
L_0x2b42cc0/d .functor NAND 1, L_0x2b42bb0, L_0x2b44470, C4<1>, C4<1>;
L_0x2b42cc0 .delay (20,20,20) L_0x2b42cc0/d;
L_0x2b42df0/d .functor NOT 1, L_0x2b42cc0, C4<0>, C4<0>, C4<0>;
L_0x2b42df0 .delay (10,10,10) L_0x2b42df0/d;
L_0x2b42ed0/d .functor NOT 1, L_0x2b44470, C4<0>, C4<0>, C4<0>;
L_0x2b42ed0 .delay (10,10,10) L_0x2b42ed0/d;
L_0x2b45190/d .functor NAND 1, L_0x2b3bb70, L_0x2b42ed0, C4<1>, C4<1>;
L_0x2b45190 .delay (20,20,20) L_0x2b45190/d;
L_0x2b45280/d .functor NOT 1, L_0x2b45190, C4<0>, C4<0>, C4<0>;
L_0x2b45280 .delay (10,10,10) L_0x2b45280/d;
L_0x2b45370/d .functor NOR 1, L_0x2b45280, L_0x2b42df0, C4<0>, C4<0>;
L_0x2b45370 .delay (20,20,20) L_0x2b45370/d;
L_0x2b45510/d .functor NOT 1, L_0x2b45370, C4<0>, C4<0>, C4<0>;
L_0x2b45510 .delay (10,10,10) L_0x2b45510/d;
v0x2a5bde0_0 .net "and_in0ncom", 0 0, L_0x2b45280; 1 drivers
v0x2a5be60_0 .net "and_in1com", 0 0, L_0x2b42df0; 1 drivers
v0x2a5bee0_0 .alias "in0", 0 0, v0x2a6d320_0;
v0x2a5bf80_0 .alias "in1", 0 0, v0x2a6d6f0_0;
v0x2a5c000_0 .net "nand_in0ncom", 0 0, L_0x2b45190; 1 drivers
v0x2a5c0a0_0 .net "nand_in1com", 0 0, L_0x2b42cc0; 1 drivers
v0x2a5c140_0 .net "ncom", 0 0, L_0x2b42ed0; 1 drivers
v0x2a5c1e0_0 .net "nor_wire", 0 0, L_0x2b45370; 1 drivers
v0x2a5c280_0 .net "result", 0 0, L_0x2b45510; 1 drivers
v0x2a5c320_0 .net "sel0", 0 0, L_0x2b44470; 1 drivers
S_0x2a55360 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a53d58 .param/l "i" 2 105, +C4<01>;
S_0x2a55490 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a55360;
 .timescale 0 0;
L_0x2a899d0/d .functor NOT 1, L_0x2a8f1f0, C4<0>, C4<0>, C4<0>;
L_0x2a899d0 .delay (10,10,10) L_0x2a899d0/d;
v0x2a5b1f0_0 .net "carryin", 0 0, L_0x2a8f290; 1 drivers
v0x2a5b290_0 .net "carryout", 0 0, L_0x2a8b000; 1 drivers
v0x2a5b310_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a5b390_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a5b410_0 .net "notB", 0 0, L_0x2a899d0; 1 drivers
v0x2a5b490_0 .net "operandA", 0 0, L_0x2a8f150; 1 drivers
v0x2a5b510_0 .net "operandB", 0 0, L_0x2a8f1f0; 1 drivers
v0x2a5b620_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a5b6a0_0 .net "result", 0 0, L_0x2a8eaf0; 1 drivers
v0x2a5b770_0 .net "trueB", 0 0, L_0x2a8a070; 1 drivers
v0x2a5b850_0 .net "wAddSub", 0 0, L_0x2a8a9f0; 1 drivers
v0x2a5b960_0 .net "wNandAnd", 0 0, L_0x2a8c0c0; 1 drivers
v0x2a5bae0_0 .net "wNorOr", 0 0, L_0x2a8cb00; 1 drivers
v0x2a5bbf0_0 .net "wXor", 0 0, L_0x2a8b660; 1 drivers
L_0x2a8ec20 .part v0x2a6b7d0_0, 0, 1;
L_0x2a8ecc0 .part v0x2a6b7d0_0, 1, 1;
L_0x2a8edf0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a5aa20 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a55490;
 .timescale 0 0;
L_0x2a89a80/d .functor NAND 1, L_0x2a899d0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2a89a80 .delay (20,20,20) L_0x2a89a80/d;
L_0x2a89b20/d .functor NOT 1, L_0x2a89a80, C4<0>, C4<0>, C4<0>;
L_0x2a89b20 .delay (10,10,10) L_0x2a89b20/d;
L_0x2a89c10/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2a89c10 .delay (10,10,10) L_0x2a89c10/d;
L_0x2a89cb0/d .functor NAND 1, L_0x2a8f1f0, L_0x2a89c10, C4<1>, C4<1>;
L_0x2a89cb0 .delay (20,20,20) L_0x2a89cb0/d;
L_0x2a89dd0/d .functor NOT 1, L_0x2a89cb0, C4<0>, C4<0>, C4<0>;
L_0x2a89dd0 .delay (10,10,10) L_0x2a89dd0/d;
L_0x2a89ef0/d .functor NOR 1, L_0x2a89dd0, L_0x2a89b20, C4<0>, C4<0>;
L_0x2a89ef0 .delay (20,20,20) L_0x2a89ef0/d;
L_0x2a8a070/d .functor NOT 1, L_0x2a89ef0, C4<0>, C4<0>, C4<0>;
L_0x2a8a070 .delay (10,10,10) L_0x2a8a070/d;
v0x2a5ab10_0 .net "and_in0ncom", 0 0, L_0x2a89dd0; 1 drivers
v0x2a5abd0_0 .net "and_in1com", 0 0, L_0x2a89b20; 1 drivers
v0x2a5ac70_0 .alias "in0", 0 0, v0x2a5b510_0;
v0x2a5acf0_0 .alias "in1", 0 0, v0x2a5b410_0;
v0x2a5ad70_0 .net "nand_in0ncom", 0 0, L_0x2a89cb0; 1 drivers
v0x2a5ae10_0 .net "nand_in1com", 0 0, L_0x2a89a80; 1 drivers
v0x2a5aeb0_0 .net "ncom", 0 0, L_0x2a89c10; 1 drivers
v0x2a5af50_0 .net "nor_wire", 0 0, L_0x2a89ef0; 1 drivers
v0x2a5b040_0 .alias "result", 0 0, v0x2a5b770_0;
v0x2a5b110_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a59720 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a55490;
 .timescale 0 0;
L_0x2a8aae0/d .functor NAND 1, L_0x2a8f150, L_0x2a8a070, C4<1>, C4<1>;
L_0x2a8aae0 .delay (20,20,20) L_0x2a8aae0/d;
L_0x2a8ac50/d .functor NOT 1, L_0x2a8aae0, C4<0>, C4<0>, C4<0>;
L_0x2a8ac50 .delay (10,10,10) L_0x2a8ac50/d;
L_0x2a8acf0/d .functor NAND 1, L_0x2a8f290, L_0x2a8a510, C4<1>, C4<1>;
L_0x2a8acf0 .delay (20,20,20) L_0x2a8acf0/d;
L_0x2a8adb0/d .functor NOT 1, L_0x2a8acf0, C4<0>, C4<0>, C4<0>;
L_0x2a8adb0 .delay (10,10,10) L_0x2a8adb0/d;
L_0x2a8aec0/d .functor NOR 1, L_0x2a8adb0, L_0x2a8ac50, C4<0>, C4<0>;
L_0x2a8aec0 .delay (20,20,20) L_0x2a8aec0/d;
L_0x2a8b000/d .functor NOT 1, L_0x2a8aec0, C4<0>, C4<0>, C4<0>;
L_0x2a8b000 .delay (10,10,10) L_0x2a8b000/d;
v0x2a5a2a0_0 .alias "a", 0 0, v0x2a5b490_0;
v0x2a5a3b0_0 .net "and_ab", 0 0, L_0x2a8ac50; 1 drivers
v0x2a5a430_0 .net "and_xor_ab_c", 0 0, L_0x2a8adb0; 1 drivers
v0x2a5a4d0_0 .alias "b", 0 0, v0x2a5b770_0;
v0x2a5a5b0_0 .alias "carryin", 0 0, v0x2a5b1f0_0;
v0x2a5a660_0 .alias "carryout", 0 0, v0x2a5b290_0;
v0x2a5a720_0 .net "nand_ab", 0 0, L_0x2a8aae0; 1 drivers
v0x2a5a7a0_0 .net "nand_xor_ab_c", 0 0, L_0x2a8acf0; 1 drivers
v0x2a5a820_0 .net "nco", 0 0, L_0x2a8aec0; 1 drivers
v0x2a5a8c0_0 .alias "sum", 0 0, v0x2a5b850_0;
v0x2a5a9a0_0 .net "xor_ab", 0 0, L_0x2a8a510; 1 drivers
S_0x2a59db0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a59720;
 .timescale 0 0;
L_0x2a8a1a0/d .functor NAND 1, L_0x2a8f150, L_0x2a8a070, C4<1>, C4<1>;
L_0x2a8a1a0 .delay (20,20,20) L_0x2a8a1a0/d;
L_0x2a8a240/d .functor NOR 1, L_0x2a8f150, L_0x2a8a070, C4<0>, C4<0>;
L_0x2a8a240 .delay (20,20,20) L_0x2a8a240/d;
L_0x2a8a2e0/d .functor NOT 1, L_0x2a8a240, C4<0>, C4<0>, C4<0>;
L_0x2a8a2e0 .delay (10,10,10) L_0x2a8a2e0/d;
L_0x2a8a3d0/d .functor NAND 1, L_0x2a8a2e0, L_0x2a8a1a0, C4<1>, C4<1>;
L_0x2a8a3d0 .delay (20,20,20) L_0x2a8a3d0/d;
L_0x2a8a510/d .functor NOT 1, L_0x2a8a3d0, C4<0>, C4<0>, C4<0>;
L_0x2a8a510 .delay (10,10,10) L_0x2a8a510/d;
v0x2a59ea0_0 .alias "a", 0 0, v0x2a5b490_0;
v0x2a59f40_0 .alias "b", 0 0, v0x2a5b770_0;
v0x2a59fe0_0 .net "nand_ab", 0 0, L_0x2a8a1a0; 1 drivers
v0x2a5a060_0 .net "nor_ab", 0 0, L_0x2a8a240; 1 drivers
v0x2a5a0e0_0 .net "nxor_ab", 0 0, L_0x2a8a3d0; 1 drivers
v0x2a5a160_0 .net "or_ab", 0 0, L_0x2a8a2e0; 1 drivers
v0x2a5a220_0 .alias "result", 0 0, v0x2a5a9a0_0;
S_0x2a59810 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a59720;
 .timescale 0 0;
L_0x2a8a600/d .functor NAND 1, L_0x2a8a510, L_0x2a8f290, C4<1>, C4<1>;
L_0x2a8a600 .delay (20,20,20) L_0x2a8a600/d;
L_0x2a8a730/d .functor NOR 1, L_0x2a8a510, L_0x2a8f290, C4<0>, C4<0>;
L_0x2a8a730 .delay (20,20,20) L_0x2a8a730/d;
L_0x2a8a860/d .functor NOT 1, L_0x2a8a730, C4<0>, C4<0>, C4<0>;
L_0x2a8a860 .delay (10,10,10) L_0x2a8a860/d;
L_0x2a8a900/d .functor NAND 1, L_0x2a8a860, L_0x2a8a600, C4<1>, C4<1>;
L_0x2a8a900 .delay (20,20,20) L_0x2a8a900/d;
L_0x2a8a9f0/d .functor NOT 1, L_0x2a8a900, C4<0>, C4<0>, C4<0>;
L_0x2a8a9f0 .delay (10,10,10) L_0x2a8a9f0/d;
v0x2a59900_0 .alias "a", 0 0, v0x2a5a9a0_0;
v0x2a599a0_0 .alias "b", 0 0, v0x2a5b1f0_0;
v0x2a59a40_0 .net "nand_ab", 0 0, L_0x2a8a600; 1 drivers
v0x2a59ae0_0 .net "nor_ab", 0 0, L_0x2a8a730; 1 drivers
v0x2a59b60_0 .net "nxor_ab", 0 0, L_0x2a8a900; 1 drivers
v0x2a59c00_0 .net "or_ab", 0 0, L_0x2a8a860; 1 drivers
v0x2a59ce0_0 .alias "result", 0 0, v0x2a5b850_0;
S_0x2a591d0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a55490;
 .timescale 0 0;
L_0x2a8b1c0/d .functor NAND 1, L_0x2a8f150, L_0x2a8f1f0, C4<1>, C4<1>;
L_0x2a8b1c0 .delay (20,20,20) L_0x2a8b1c0/d;
L_0x2a8b280/d .functor NOR 1, L_0x2a8f150, L_0x2a8f1f0, C4<0>, C4<0>;
L_0x2a8b280 .delay (20,20,20) L_0x2a8b280/d;
L_0x2a8b410/d .functor NOT 1, L_0x2a8b280, C4<0>, C4<0>, C4<0>;
L_0x2a8b410 .delay (10,10,10) L_0x2a8b410/d;
L_0x2a8b500/d .functor NAND 1, L_0x2a8b410, L_0x2a8b1c0, C4<1>, C4<1>;
L_0x2a8b500 .delay (20,20,20) L_0x2a8b500/d;
L_0x2a8b660/d .functor NOT 1, L_0x2a8b500, C4<0>, C4<0>, C4<0>;
L_0x2a8b660 .delay (10,10,10) L_0x2a8b660/d;
v0x2a592c0_0 .alias "a", 0 0, v0x2a5b490_0;
v0x2a59340_0 .alias "b", 0 0, v0x2a5b510_0;
v0x2a59410_0 .net "nand_ab", 0 0, L_0x2a8b1c0; 1 drivers
v0x2a59490_0 .net "nor_ab", 0 0, L_0x2a8b280; 1 drivers
v0x2a59510_0 .net "nxor_ab", 0 0, L_0x2a8b500; 1 drivers
v0x2a59590_0 .net "or_ab", 0 0, L_0x2a8b410; 1 drivers
v0x2a59650_0 .alias "result", 0 0, v0x2a5bbf0_0;
S_0x2a585e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a55490;
 .timescale 0 0;
L_0x2a8b7b0/d .functor NAND 1, L_0x2a8f150, L_0x2a8f1f0, C4<1>, C4<1>;
L_0x2a8b7b0 .delay (20,20,20) L_0x2a8b7b0/d;
L_0x2a8b8e0/d .functor NOT 1, L_0x2a8b7b0, C4<0>, C4<0>, C4<0>;
L_0x2a8b8e0 .delay (10,10,10) L_0x2a8b8e0/d;
v0x2a58e50_0 .alias "a", 0 0, v0x2a5b490_0;
v0x2a58ef0_0 .net "and_ab", 0 0, L_0x2a8b8e0; 1 drivers
v0x2a58f70_0 .alias "b", 0 0, v0x2a5b510_0;
v0x2a58ff0_0 .net "nand_ab", 0 0, L_0x2a8b7b0; 1 drivers
v0x2a590d0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a59150_0 .alias "result", 0 0, v0x2a5b960_0;
S_0x2a586d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a585e0;
 .timescale 0 0;
L_0x2a8ba30/d .functor NAND 1, L_0x2a8b8e0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a8ba30 .delay (20,20,20) L_0x2a8ba30/d;
L_0x2a8baf0/d .functor NOT 1, L_0x2a8ba30, C4<0>, C4<0>, C4<0>;
L_0x2a8baf0 .delay (10,10,10) L_0x2a8baf0/d;
L_0x2a8bc20/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a8bc20 .delay (10,10,10) L_0x2a8bc20/d;
L_0x2a8bce0/d .functor NAND 1, L_0x2a8b7b0, L_0x2a8bc20, C4<1>, C4<1>;
L_0x2a8bce0 .delay (20,20,20) L_0x2a8bce0/d;
L_0x2a8be30/d .functor NOT 1, L_0x2a8bce0, C4<0>, C4<0>, C4<0>;
L_0x2a8be30 .delay (10,10,10) L_0x2a8be30/d;
L_0x2a8bf20/d .functor NOR 1, L_0x2a8be30, L_0x2a8baf0, C4<0>, C4<0>;
L_0x2a8bf20 .delay (20,20,20) L_0x2a8bf20/d;
L_0x2a8c0c0/d .functor NOT 1, L_0x2a8bf20, C4<0>, C4<0>, C4<0>;
L_0x2a8c0c0 .delay (10,10,10) L_0x2a8c0c0/d;
v0x2a587c0_0 .net "and_in0ncom", 0 0, L_0x2a8be30; 1 drivers
v0x2a58840_0 .net "and_in1com", 0 0, L_0x2a8baf0; 1 drivers
v0x2a588c0_0 .alias "in0", 0 0, v0x2a58ff0_0;
v0x2a58960_0 .alias "in1", 0 0, v0x2a58ef0_0;
v0x2a589e0_0 .net "nand_in0ncom", 0 0, L_0x2a8bce0; 1 drivers
v0x2a58a80_0 .net "nand_in1com", 0 0, L_0x2a8ba30; 1 drivers
v0x2a58b60_0 .net "ncom", 0 0, L_0x2a8bc20; 1 drivers
v0x2a58c00_0 .net "nor_wire", 0 0, L_0x2a8bf20; 1 drivers
v0x2a58ca0_0 .alias "result", 0 0, v0x2a5b960_0;
v0x2a58d70_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a57b40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a55490;
 .timescale 0 0;
L_0x2a8c1f0/d .functor NOR 1, L_0x2a8f150, L_0x2a8f1f0, C4<0>, C4<0>;
L_0x2a8c1f0 .delay (20,20,20) L_0x2a8c1f0/d;
L_0x2a8c320/d .functor NOT 1, L_0x2a8c1f0, C4<0>, C4<0>, C4<0>;
L_0x2a8c320 .delay (10,10,10) L_0x2a8c320/d;
v0x2a582c0_0 .alias "a", 0 0, v0x2a5b490_0;
v0x2a58340_0 .alias "b", 0 0, v0x2a5b510_0;
v0x2a583e0_0 .net "nor_ab", 0 0, L_0x2a8c1f0; 1 drivers
v0x2a58460_0 .net "or_ab", 0 0, L_0x2a8c320; 1 drivers
v0x2a584e0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a58560_0 .alias "result", 0 0, v0x2a5bae0_0;
S_0x2a57c30 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a57b40;
 .timescale 0 0;
L_0x2a8c470/d .functor NAND 1, L_0x2a8c320, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a8c470 .delay (20,20,20) L_0x2a8c470/d;
L_0x2a8c530/d .functor NOT 1, L_0x2a8c470, C4<0>, C4<0>, C4<0>;
L_0x2a8c530 .delay (10,10,10) L_0x2a8c530/d;
L_0x2a8c660/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a8c660 .delay (10,10,10) L_0x2a8c660/d;
L_0x2a8c720/d .functor NAND 1, L_0x2a8c1f0, L_0x2a8c660, C4<1>, C4<1>;
L_0x2a8c720 .delay (20,20,20) L_0x2a8c720/d;
L_0x2a8c870/d .functor NOT 1, L_0x2a8c720, C4<0>, C4<0>, C4<0>;
L_0x2a8c870 .delay (10,10,10) L_0x2a8c870/d;
L_0x2a8c960/d .functor NOR 1, L_0x2a8c870, L_0x2a8c530, C4<0>, C4<0>;
L_0x2a8c960 .delay (20,20,20) L_0x2a8c960/d;
L_0x2a8cb00/d .functor NOT 1, L_0x2a8c960, C4<0>, C4<0>, C4<0>;
L_0x2a8cb00 .delay (10,10,10) L_0x2a8cb00/d;
v0x2a57d20_0 .net "and_in0ncom", 0 0, L_0x2a8c870; 1 drivers
v0x2a57da0_0 .net "and_in1com", 0 0, L_0x2a8c530; 1 drivers
v0x2a57e20_0 .alias "in0", 0 0, v0x2a583e0_0;
v0x2a57ea0_0 .alias "in1", 0 0, v0x2a58460_0;
v0x2a57f20_0 .net "nand_in0ncom", 0 0, L_0x2a8c720; 1 drivers
v0x2a57fa0_0 .net "nand_in1com", 0 0, L_0x2a8c470; 1 drivers
v0x2a58020_0 .net "ncom", 0 0, L_0x2a8c660; 1 drivers
v0x2a580a0_0 .net "nor_wire", 0 0, L_0x2a8c960; 1 drivers
v0x2a58170_0 .alias "result", 0 0, v0x2a5bae0_0;
v0x2a58240_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a55580 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a55490;
 .timescale 0 0;
v0x2a57390_0 .alias "in0", 0 0, v0x2a5b850_0;
v0x2a57440_0 .alias "in1", 0 0, v0x2a5bbf0_0;
v0x2a574f0_0 .alias "in2", 0 0, v0x2a5b960_0;
v0x2a575a0_0 .alias "in3", 0 0, v0x2a5bae0_0;
v0x2a57680_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a57730_0 .alias "result", 0 0, v0x2a5b6a0_0;
v0x2a577b0_0 .net "sel0", 0 0, L_0x2a8ec20; 1 drivers
v0x2a57830_0 .net "sel1", 0 0, L_0x2a8ecc0; 1 drivers
v0x2a578b0_0 .net "sel2", 0 0, L_0x2a8edf0; 1 drivers
v0x2a57960_0 .net "w0", 0 0, L_0x2a8d2c0; 1 drivers
v0x2a57a40_0 .net "w1", 0 0, L_0x2a8da40; 1 drivers
v0x2a57ac0_0 .net "w2", 0 0, L_0x2a8e290; 1 drivers
S_0x2a56c40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a55580;
 .timescale 0 0;
L_0x2a8cc30/d .functor NAND 1, L_0x2a8b660, L_0x2a8ec20, C4<1>, C4<1>;
L_0x2a8cc30 .delay (20,20,20) L_0x2a8cc30/d;
L_0x2a8ccf0/d .functor NOT 1, L_0x2a8cc30, C4<0>, C4<0>, C4<0>;
L_0x2a8ccf0 .delay (10,10,10) L_0x2a8ccf0/d;
L_0x2a8ce20/d .functor NOT 1, L_0x2a8ec20, C4<0>, C4<0>, C4<0>;
L_0x2a8ce20 .delay (10,10,10) L_0x2a8ce20/d;
L_0x2a8cf70/d .functor NAND 1, L_0x2a8a9f0, L_0x2a8ce20, C4<1>, C4<1>;
L_0x2a8cf70 .delay (20,20,20) L_0x2a8cf70/d;
L_0x2a8d030/d .functor NOT 1, L_0x2a8cf70, C4<0>, C4<0>, C4<0>;
L_0x2a8d030 .delay (10,10,10) L_0x2a8d030/d;
L_0x2a8d120/d .functor NOR 1, L_0x2a8d030, L_0x2a8ccf0, C4<0>, C4<0>;
L_0x2a8d120 .delay (20,20,20) L_0x2a8d120/d;
L_0x2a8d2c0/d .functor NOT 1, L_0x2a8d120, C4<0>, C4<0>, C4<0>;
L_0x2a8d2c0 .delay (10,10,10) L_0x2a8d2c0/d;
v0x2a56d30_0 .net "and_in0ncom", 0 0, L_0x2a8d030; 1 drivers
v0x2a56df0_0 .net "and_in1com", 0 0, L_0x2a8ccf0; 1 drivers
v0x2a56e90_0 .alias "in0", 0 0, v0x2a5b850_0;
v0x2a56f30_0 .alias "in1", 0 0, v0x2a5bbf0_0;
v0x2a56fb0_0 .net "nand_in0ncom", 0 0, L_0x2a8cf70; 1 drivers
v0x2a57050_0 .net "nand_in1com", 0 0, L_0x2a8cc30; 1 drivers
v0x2a570f0_0 .net "ncom", 0 0, L_0x2a8ce20; 1 drivers
v0x2a57190_0 .net "nor_wire", 0 0, L_0x2a8d120; 1 drivers
v0x2a57230_0 .alias "result", 0 0, v0x2a57960_0;
v0x2a572b0_0 .alias "sel0", 0 0, v0x2a577b0_0;
S_0x2a564f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a55580;
 .timescale 0 0;
L_0x2a8d3f0/d .functor NAND 1, L_0x2a8cb00, L_0x2a8ec20, C4<1>, C4<1>;
L_0x2a8d3f0 .delay (20,20,20) L_0x2a8d3f0/d;
L_0x2a8d4b0/d .functor NOT 1, L_0x2a8d3f0, C4<0>, C4<0>, C4<0>;
L_0x2a8d4b0 .delay (10,10,10) L_0x2a8d4b0/d;
L_0x2a8d5e0/d .functor NOT 1, L_0x2a8ec20, C4<0>, C4<0>, C4<0>;
L_0x2a8d5e0 .delay (10,10,10) L_0x2a8d5e0/d;
L_0x2a8d6a0/d .functor NAND 1, L_0x2a8c0c0, L_0x2a8d5e0, C4<1>, C4<1>;
L_0x2a8d6a0 .delay (20,20,20) L_0x2a8d6a0/d;
L_0x2a8d7b0/d .functor NOT 1, L_0x2a8d6a0, C4<0>, C4<0>, C4<0>;
L_0x2a8d7b0 .delay (10,10,10) L_0x2a8d7b0/d;
L_0x2a8d8a0/d .functor NOR 1, L_0x2a8d7b0, L_0x2a8d4b0, C4<0>, C4<0>;
L_0x2a8d8a0 .delay (20,20,20) L_0x2a8d8a0/d;
L_0x2a8da40/d .functor NOT 1, L_0x2a8d8a0, C4<0>, C4<0>, C4<0>;
L_0x2a8da40 .delay (10,10,10) L_0x2a8da40/d;
v0x2a565e0_0 .net "and_in0ncom", 0 0, L_0x2a8d7b0; 1 drivers
v0x2a566a0_0 .net "and_in1com", 0 0, L_0x2a8d4b0; 1 drivers
v0x2a56740_0 .alias "in0", 0 0, v0x2a5b960_0;
v0x2a567e0_0 .alias "in1", 0 0, v0x2a5bae0_0;
v0x2a56860_0 .net "nand_in0ncom", 0 0, L_0x2a8d6a0; 1 drivers
v0x2a56900_0 .net "nand_in1com", 0 0, L_0x2a8d3f0; 1 drivers
v0x2a569a0_0 .net "ncom", 0 0, L_0x2a8d5e0; 1 drivers
v0x2a56a40_0 .net "nor_wire", 0 0, L_0x2a8d8a0; 1 drivers
v0x2a56ae0_0 .alias "result", 0 0, v0x2a57a40_0;
v0x2a56b60_0 .alias "sel0", 0 0, v0x2a577b0_0;
S_0x2a55da0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a55580;
 .timescale 0 0;
L_0x2a8db70/d .functor NAND 1, L_0x2a8da40, L_0x2a8ecc0, C4<1>, C4<1>;
L_0x2a8db70 .delay (20,20,20) L_0x2a8db70/d;
L_0x2a8dcc0/d .functor NOT 1, L_0x2a8db70, C4<0>, C4<0>, C4<0>;
L_0x2a8dcc0 .delay (10,10,10) L_0x2a8dcc0/d;
L_0x2a8ddf0/d .functor NOT 1, L_0x2a8ecc0, C4<0>, C4<0>, C4<0>;
L_0x2a8ddf0 .delay (10,10,10) L_0x2a8ddf0/d;
L_0x2a8deb0/d .functor NAND 1, L_0x2a8d2c0, L_0x2a8ddf0, C4<1>, C4<1>;
L_0x2a8deb0 .delay (20,20,20) L_0x2a8deb0/d;
L_0x2a8e000/d .functor NOT 1, L_0x2a8deb0, C4<0>, C4<0>, C4<0>;
L_0x2a8e000 .delay (10,10,10) L_0x2a8e000/d;
L_0x2a8e0f0/d .functor NOR 1, L_0x2a8e000, L_0x2a8dcc0, C4<0>, C4<0>;
L_0x2a8e0f0 .delay (20,20,20) L_0x2a8e0f0/d;
L_0x2a8e290/d .functor NOT 1, L_0x2a8e0f0, C4<0>, C4<0>, C4<0>;
L_0x2a8e290 .delay (10,10,10) L_0x2a8e290/d;
v0x2a55e90_0 .net "and_in0ncom", 0 0, L_0x2a8e000; 1 drivers
v0x2a55f50_0 .net "and_in1com", 0 0, L_0x2a8dcc0; 1 drivers
v0x2a55ff0_0 .alias "in0", 0 0, v0x2a57960_0;
v0x2a56090_0 .alias "in1", 0 0, v0x2a57a40_0;
v0x2a56110_0 .net "nand_in0ncom", 0 0, L_0x2a8deb0; 1 drivers
v0x2a561b0_0 .net "nand_in1com", 0 0, L_0x2a8db70; 1 drivers
v0x2a56250_0 .net "ncom", 0 0, L_0x2a8ddf0; 1 drivers
v0x2a562f0_0 .net "nor_wire", 0 0, L_0x2a8e0f0; 1 drivers
v0x2a56390_0 .alias "result", 0 0, v0x2a57ac0_0;
v0x2a56410_0 .alias "sel0", 0 0, v0x2a57830_0;
S_0x2a55670 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a55580;
 .timescale 0 0;
L_0x2a8e3c0/d .functor NAND 1, C4<0>, L_0x2a8edf0, C4<1>, C4<1>;
L_0x2a8e3c0 .delay (20,20,20) L_0x2a8e3c0/d;
L_0x2a8e520/d .functor NOT 1, L_0x2a8e3c0, C4<0>, C4<0>, C4<0>;
L_0x2a8e520 .delay (10,10,10) L_0x2a8e520/d;
L_0x2a8e650/d .functor NOT 1, L_0x2a8edf0, C4<0>, C4<0>, C4<0>;
L_0x2a8e650 .delay (10,10,10) L_0x2a8e650/d;
L_0x2a8e710/d .functor NAND 1, L_0x2a8e290, L_0x2a8e650, C4<1>, C4<1>;
L_0x2a8e710 .delay (20,20,20) L_0x2a8e710/d;
L_0x2a8e860/d .functor NOT 1, L_0x2a8e710, C4<0>, C4<0>, C4<0>;
L_0x2a8e860 .delay (10,10,10) L_0x2a8e860/d;
L_0x2a8e950/d .functor NOR 1, L_0x2a8e860, L_0x2a8e520, C4<0>, C4<0>;
L_0x2a8e950 .delay (20,20,20) L_0x2a8e950/d;
L_0x2a8eaf0/d .functor NOT 1, L_0x2a8e950, C4<0>, C4<0>, C4<0>;
L_0x2a8eaf0 .delay (10,10,10) L_0x2a8eaf0/d;
v0x2a55760_0 .net "and_in0ncom", 0 0, L_0x2a8e860; 1 drivers
v0x2a557e0_0 .net "and_in1com", 0 0, L_0x2a8e520; 1 drivers
v0x2a55880_0 .alias "in0", 0 0, v0x2a57ac0_0;
v0x2a55920_0 .alias "in1", 0 0, v0x2a57680_0;
v0x2a559a0_0 .net "nand_in0ncom", 0 0, L_0x2a8e710; 1 drivers
v0x2a55a40_0 .net "nand_in1com", 0 0, L_0x2a8e3c0; 1 drivers
v0x2a55b20_0 .net "ncom", 0 0, L_0x2a8e650; 1 drivers
v0x2a55bc0_0 .net "nor_wire", 0 0, L_0x2a8e950; 1 drivers
v0x2a55c60_0 .alias "result", 0 0, v0x2a5b6a0_0;
v0x2a55d00_0 .alias "sel0", 0 0, v0x2a578b0_0;
S_0x2a4e9e0 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a4d3d8 .param/l "i" 2 105, +C4<010>;
S_0x2a4eb10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a4e9e0;
 .timescale 0 0;
L_0x2a8f380/d .functor NOT 1, L_0x2a94f10, C4<0>, C4<0>, C4<0>;
L_0x2a8f380 .delay (10,10,10) L_0x2a8f380/d;
v0x2a54860_0 .net "carryin", 0 0, L_0x2a94fb0; 1 drivers
v0x2a54900_0 .net "carryout", 0 0, L_0x2a90cc0; 1 drivers
v0x2a54980_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a54a00_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a54a80_0 .net "notB", 0 0, L_0x2a8f380; 1 drivers
v0x2a54b00_0 .net "operandA", 0 0, L_0x2a94e70; 1 drivers
v0x2a54b80_0 .net "operandB", 0 0, L_0x2a94f10; 1 drivers
v0x2a54c90_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a54d10_0 .net "result", 0 0, L_0x2a947b0; 1 drivers
v0x2a54de0_0 .net "trueB", 0 0, L_0x2a8fb00; 1 drivers
v0x2a54ec0_0 .net "wAddSub", 0 0, L_0x2a90620; 1 drivers
v0x2a54fd0_0 .net "wNandAnd", 0 0, L_0x2a91d80; 1 drivers
v0x2a55150_0 .net "wNorOr", 0 0, L_0x2a927c0; 1 drivers
v0x2a55260_0 .net "wXor", 0 0, L_0x2a91320; 1 drivers
L_0x2a948e0 .part v0x2a6b7d0_0, 0, 1;
L_0x2a94980 .part v0x2a6b7d0_0, 1, 1;
L_0x2a94ab0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a54090 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a4eb10;
 .timescale 0 0;
L_0x2a8f490/d .functor NAND 1, L_0x2a8f380, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2a8f490 .delay (20,20,20) L_0x2a8f490/d;
L_0x2a8f570/d .functor NOT 1, L_0x2a8f490, C4<0>, C4<0>, C4<0>;
L_0x2a8f570 .delay (10,10,10) L_0x2a8f570/d;
L_0x2a8f6a0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2a8f6a0 .delay (10,10,10) L_0x2a8f6a0/d;
L_0x2a8f760/d .functor NAND 1, L_0x2a94f10, L_0x2a8f6a0, C4<1>, C4<1>;
L_0x2a8f760 .delay (20,20,20) L_0x2a8f760/d;
L_0x2a8f870/d .functor NOT 1, L_0x2a8f760, C4<0>, C4<0>, C4<0>;
L_0x2a8f870 .delay (10,10,10) L_0x2a8f870/d;
L_0x2a8f960/d .functor NOR 1, L_0x2a8f870, L_0x2a8f570, C4<0>, C4<0>;
L_0x2a8f960 .delay (20,20,20) L_0x2a8f960/d;
L_0x2a8fb00/d .functor NOT 1, L_0x2a8f960, C4<0>, C4<0>, C4<0>;
L_0x2a8fb00 .delay (10,10,10) L_0x2a8fb00/d;
v0x2a54180_0 .net "and_in0ncom", 0 0, L_0x2a8f870; 1 drivers
v0x2a54240_0 .net "and_in1com", 0 0, L_0x2a8f570; 1 drivers
v0x2a542e0_0 .alias "in0", 0 0, v0x2a54b80_0;
v0x2a54360_0 .alias "in1", 0 0, v0x2a54a80_0;
v0x2a543e0_0 .net "nand_in0ncom", 0 0, L_0x2a8f760; 1 drivers
v0x2a54480_0 .net "nand_in1com", 0 0, L_0x2a8f490; 1 drivers
v0x2a54520_0 .net "ncom", 0 0, L_0x2a8f6a0; 1 drivers
v0x2a545c0_0 .net "nor_wire", 0 0, L_0x2a8f960; 1 drivers
v0x2a546b0_0 .alias "result", 0 0, v0x2a54de0_0;
v0x2a54780_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a52da0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a4eb10;
 .timescale 0 0;
L_0x2a90730/d .functor NAND 1, L_0x2a94e70, L_0x2a8fb00, C4<1>, C4<1>;
L_0x2a90730 .delay (20,20,20) L_0x2a90730/d;
L_0x2a908a0/d .functor NOT 1, L_0x2a90730, C4<0>, C4<0>, C4<0>;
L_0x2a908a0 .delay (10,10,10) L_0x2a908a0/d;
L_0x2a909b0/d .functor NAND 1, L_0x2a94fb0, L_0x2a90080, C4<1>, C4<1>;
L_0x2a909b0 .delay (20,20,20) L_0x2a909b0/d;
L_0x2a90a70/d .functor NOT 1, L_0x2a909b0, C4<0>, C4<0>, C4<0>;
L_0x2a90a70 .delay (10,10,10) L_0x2a90a70/d;
L_0x2a90b80/d .functor NOR 1, L_0x2a90a70, L_0x2a908a0, C4<0>, C4<0>;
L_0x2a90b80 .delay (20,20,20) L_0x2a90b80/d;
L_0x2a90cc0/d .functor NOT 1, L_0x2a90b80, C4<0>, C4<0>, C4<0>;
L_0x2a90cc0 .delay (10,10,10) L_0x2a90cc0/d;
v0x2a53980_0 .alias "a", 0 0, v0x2a54b00_0;
v0x2a53a90_0 .net "and_ab", 0 0, L_0x2a908a0; 1 drivers
v0x2a53b30_0 .net "and_xor_ab_c", 0 0, L_0x2a90a70; 1 drivers
v0x2a53bd0_0 .alias "b", 0 0, v0x2a54de0_0;
v0x2a53c50_0 .alias "carryin", 0 0, v0x2a54860_0;
v0x2a53cd0_0 .alias "carryout", 0 0, v0x2a54900_0;
v0x2a53d90_0 .net "nand_ab", 0 0, L_0x2a90730; 1 drivers
v0x2a53e10_0 .net "nand_xor_ab_c", 0 0, L_0x2a909b0; 1 drivers
v0x2a53e90_0 .net "nco", 0 0, L_0x2a90b80; 1 drivers
v0x2a53f30_0 .alias "sum", 0 0, v0x2a54ec0_0;
v0x2a54010_0 .net "xor_ab", 0 0, L_0x2a90080; 1 drivers
S_0x2a53430 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a52da0;
 .timescale 0 0;
L_0x2a8fc70/d .functor NAND 1, L_0x2a94e70, L_0x2a8fb00, C4<1>, C4<1>;
L_0x2a8fc70 .delay (20,20,20) L_0x2a8fc70/d;
L_0x2a8fd30/d .functor NOR 1, L_0x2a94e70, L_0x2a8fb00, C4<0>, C4<0>;
L_0x2a8fd30 .delay (20,20,20) L_0x2a8fd30/d;
L_0x2a8fe10/d .functor NOT 1, L_0x2a8fd30, C4<0>, C4<0>, C4<0>;
L_0x2a8fe10 .delay (10,10,10) L_0x2a8fe10/d;
L_0x2a8ff20/d .functor NAND 1, L_0x2a8fe10, L_0x2a8fc70, C4<1>, C4<1>;
L_0x2a8ff20 .delay (20,20,20) L_0x2a8ff20/d;
L_0x2a90080/d .functor NOT 1, L_0x2a8ff20, C4<0>, C4<0>, C4<0>;
L_0x2a90080 .delay (10,10,10) L_0x2a90080/d;
v0x2a53520_0 .alias "a", 0 0, v0x2a54b00_0;
v0x2a535c0_0 .alias "b", 0 0, v0x2a54de0_0;
v0x2a53660_0 .net "nand_ab", 0 0, L_0x2a8fc70; 1 drivers
v0x2a53700_0 .net "nor_ab", 0 0, L_0x2a8fd30; 1 drivers
v0x2a53780_0 .net "nxor_ab", 0 0, L_0x2a8ff20; 1 drivers
v0x2a53820_0 .net "or_ab", 0 0, L_0x2a8fe10; 1 drivers
v0x2a53900_0 .alias "result", 0 0, v0x2a54010_0;
S_0x2a52e90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a52da0;
 .timescale 0 0;
L_0x2a90190/d .functor NAND 1, L_0x2a90080, L_0x2a94fb0, C4<1>, C4<1>;
L_0x2a90190 .delay (20,20,20) L_0x2a90190/d;
L_0x2a902e0/d .functor NOR 1, L_0x2a90080, L_0x2a94fb0, C4<0>, C4<0>;
L_0x2a902e0 .delay (20,20,20) L_0x2a902e0/d;
L_0x2a90450/d .functor NOT 1, L_0x2a902e0, C4<0>, C4<0>, C4<0>;
L_0x2a90450 .delay (10,10,10) L_0x2a90450/d;
L_0x2a90510/d .functor NAND 1, L_0x2a90450, L_0x2a90190, C4<1>, C4<1>;
L_0x2a90510 .delay (20,20,20) L_0x2a90510/d;
L_0x2a90620/d .functor NOT 1, L_0x2a90510, C4<0>, C4<0>, C4<0>;
L_0x2a90620 .delay (10,10,10) L_0x2a90620/d;
v0x2a52f80_0 .alias "a", 0 0, v0x2a54010_0;
v0x2a53020_0 .alias "b", 0 0, v0x2a54860_0;
v0x2a530c0_0 .net "nand_ab", 0 0, L_0x2a90190; 1 drivers
v0x2a53160_0 .net "nor_ab", 0 0, L_0x2a902e0; 1 drivers
v0x2a531e0_0 .net "nxor_ab", 0 0, L_0x2a90510; 1 drivers
v0x2a53280_0 .net "or_ab", 0 0, L_0x2a90450; 1 drivers
v0x2a53360_0 .alias "result", 0 0, v0x2a54ec0_0;
S_0x2a52850 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a4eb10;
 .timescale 0 0;
L_0x2a90e80/d .functor NAND 1, L_0x2a94e70, L_0x2a94f10, C4<1>, C4<1>;
L_0x2a90e80 .delay (20,20,20) L_0x2a90e80/d;
L_0x2a90f40/d .functor NOR 1, L_0x2a94e70, L_0x2a94f10, C4<0>, C4<0>;
L_0x2a90f40 .delay (20,20,20) L_0x2a90f40/d;
L_0x2a910d0/d .functor NOT 1, L_0x2a90f40, C4<0>, C4<0>, C4<0>;
L_0x2a910d0 .delay (10,10,10) L_0x2a910d0/d;
L_0x2a911c0/d .functor NAND 1, L_0x2a910d0, L_0x2a90e80, C4<1>, C4<1>;
L_0x2a911c0 .delay (20,20,20) L_0x2a911c0/d;
L_0x2a91320/d .functor NOT 1, L_0x2a911c0, C4<0>, C4<0>, C4<0>;
L_0x2a91320 .delay (10,10,10) L_0x2a91320/d;
v0x2a52940_0 .alias "a", 0 0, v0x2a54b00_0;
v0x2a529c0_0 .alias "b", 0 0, v0x2a54b80_0;
v0x2a52a90_0 .net "nand_ab", 0 0, L_0x2a90e80; 1 drivers
v0x2a52b10_0 .net "nor_ab", 0 0, L_0x2a90f40; 1 drivers
v0x2a52b90_0 .net "nxor_ab", 0 0, L_0x2a911c0; 1 drivers
v0x2a52c10_0 .net "or_ab", 0 0, L_0x2a910d0; 1 drivers
v0x2a52cd0_0 .alias "result", 0 0, v0x2a55260_0;
S_0x2a51c60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a4eb10;
 .timescale 0 0;
L_0x2a91470/d .functor NAND 1, L_0x2a94e70, L_0x2a94f10, C4<1>, C4<1>;
L_0x2a91470 .delay (20,20,20) L_0x2a91470/d;
L_0x2a915a0/d .functor NOT 1, L_0x2a91470, C4<0>, C4<0>, C4<0>;
L_0x2a915a0 .delay (10,10,10) L_0x2a915a0/d;
v0x2a524d0_0 .alias "a", 0 0, v0x2a54b00_0;
v0x2a52570_0 .net "and_ab", 0 0, L_0x2a915a0; 1 drivers
v0x2a525f0_0 .alias "b", 0 0, v0x2a54b80_0;
v0x2a52670_0 .net "nand_ab", 0 0, L_0x2a91470; 1 drivers
v0x2a52750_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a527d0_0 .alias "result", 0 0, v0x2a54fd0_0;
S_0x2a51d50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a51c60;
 .timescale 0 0;
L_0x2a916f0/d .functor NAND 1, L_0x2a915a0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a916f0 .delay (20,20,20) L_0x2a916f0/d;
L_0x2a917b0/d .functor NOT 1, L_0x2a916f0, C4<0>, C4<0>, C4<0>;
L_0x2a917b0 .delay (10,10,10) L_0x2a917b0/d;
L_0x2a918e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a918e0 .delay (10,10,10) L_0x2a918e0/d;
L_0x2a919a0/d .functor NAND 1, L_0x2a91470, L_0x2a918e0, C4<1>, C4<1>;
L_0x2a919a0 .delay (20,20,20) L_0x2a919a0/d;
L_0x2a91af0/d .functor NOT 1, L_0x2a919a0, C4<0>, C4<0>, C4<0>;
L_0x2a91af0 .delay (10,10,10) L_0x2a91af0/d;
L_0x2a91be0/d .functor NOR 1, L_0x2a91af0, L_0x2a917b0, C4<0>, C4<0>;
L_0x2a91be0 .delay (20,20,20) L_0x2a91be0/d;
L_0x2a91d80/d .functor NOT 1, L_0x2a91be0, C4<0>, C4<0>, C4<0>;
L_0x2a91d80 .delay (10,10,10) L_0x2a91d80/d;
v0x2a51e40_0 .net "and_in0ncom", 0 0, L_0x2a91af0; 1 drivers
v0x2a51ec0_0 .net "and_in1com", 0 0, L_0x2a917b0; 1 drivers
v0x2a51f40_0 .alias "in0", 0 0, v0x2a52670_0;
v0x2a51fe0_0 .alias "in1", 0 0, v0x2a52570_0;
v0x2a52060_0 .net "nand_in0ncom", 0 0, L_0x2a919a0; 1 drivers
v0x2a52100_0 .net "nand_in1com", 0 0, L_0x2a916f0; 1 drivers
v0x2a521e0_0 .net "ncom", 0 0, L_0x2a918e0; 1 drivers
v0x2a52280_0 .net "nor_wire", 0 0, L_0x2a91be0; 1 drivers
v0x2a52320_0 .alias "result", 0 0, v0x2a54fd0_0;
v0x2a523f0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a511c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a4eb10;
 .timescale 0 0;
L_0x2a91eb0/d .functor NOR 1, L_0x2a94e70, L_0x2a94f10, C4<0>, C4<0>;
L_0x2a91eb0 .delay (20,20,20) L_0x2a91eb0/d;
L_0x2a91fe0/d .functor NOT 1, L_0x2a91eb0, C4<0>, C4<0>, C4<0>;
L_0x2a91fe0 .delay (10,10,10) L_0x2a91fe0/d;
v0x2a51940_0 .alias "a", 0 0, v0x2a54b00_0;
v0x2a519c0_0 .alias "b", 0 0, v0x2a54b80_0;
v0x2a51a60_0 .net "nor_ab", 0 0, L_0x2a91eb0; 1 drivers
v0x2a51ae0_0 .net "or_ab", 0 0, L_0x2a91fe0; 1 drivers
v0x2a51b60_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a51be0_0 .alias "result", 0 0, v0x2a55150_0;
S_0x2a512b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a511c0;
 .timescale 0 0;
L_0x2a92130/d .functor NAND 1, L_0x2a91fe0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a92130 .delay (20,20,20) L_0x2a92130/d;
L_0x2a921f0/d .functor NOT 1, L_0x2a92130, C4<0>, C4<0>, C4<0>;
L_0x2a921f0 .delay (10,10,10) L_0x2a921f0/d;
L_0x2a92320/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a92320 .delay (10,10,10) L_0x2a92320/d;
L_0x2a923e0/d .functor NAND 1, L_0x2a91eb0, L_0x2a92320, C4<1>, C4<1>;
L_0x2a923e0 .delay (20,20,20) L_0x2a923e0/d;
L_0x2a92530/d .functor NOT 1, L_0x2a923e0, C4<0>, C4<0>, C4<0>;
L_0x2a92530 .delay (10,10,10) L_0x2a92530/d;
L_0x2a92620/d .functor NOR 1, L_0x2a92530, L_0x2a921f0, C4<0>, C4<0>;
L_0x2a92620 .delay (20,20,20) L_0x2a92620/d;
L_0x2a927c0/d .functor NOT 1, L_0x2a92620, C4<0>, C4<0>, C4<0>;
L_0x2a927c0 .delay (10,10,10) L_0x2a927c0/d;
v0x2a513a0_0 .net "and_in0ncom", 0 0, L_0x2a92530; 1 drivers
v0x2a51420_0 .net "and_in1com", 0 0, L_0x2a921f0; 1 drivers
v0x2a514a0_0 .alias "in0", 0 0, v0x2a51a60_0;
v0x2a51520_0 .alias "in1", 0 0, v0x2a51ae0_0;
v0x2a515a0_0 .net "nand_in0ncom", 0 0, L_0x2a923e0; 1 drivers
v0x2a51620_0 .net "nand_in1com", 0 0, L_0x2a92130; 1 drivers
v0x2a516a0_0 .net "ncom", 0 0, L_0x2a92320; 1 drivers
v0x2a51720_0 .net "nor_wire", 0 0, L_0x2a92620; 1 drivers
v0x2a517f0_0 .alias "result", 0 0, v0x2a55150_0;
v0x2a518c0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a4ec00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a4eb10;
 .timescale 0 0;
v0x2a50a10_0 .alias "in0", 0 0, v0x2a54ec0_0;
v0x2a50ac0_0 .alias "in1", 0 0, v0x2a55260_0;
v0x2a50b70_0 .alias "in2", 0 0, v0x2a54fd0_0;
v0x2a50c20_0 .alias "in3", 0 0, v0x2a55150_0;
v0x2a50d00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a50db0_0 .alias "result", 0 0, v0x2a54d10_0;
v0x2a50e30_0 .net "sel0", 0 0, L_0x2a948e0; 1 drivers
v0x2a50eb0_0 .net "sel1", 0 0, L_0x2a94980; 1 drivers
v0x2a50f30_0 .net "sel2", 0 0, L_0x2a94ab0; 1 drivers
v0x2a50fe0_0 .net "w0", 0 0, L_0x2a92f80; 1 drivers
v0x2a510c0_0 .net "w1", 0 0, L_0x2a93700; 1 drivers
v0x2a51140_0 .net "w2", 0 0, L_0x2a93f50; 1 drivers
S_0x2a502c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a4ec00;
 .timescale 0 0;
L_0x2a928f0/d .functor NAND 1, L_0x2a91320, L_0x2a948e0, C4<1>, C4<1>;
L_0x2a928f0 .delay (20,20,20) L_0x2a928f0/d;
L_0x2a929b0/d .functor NOT 1, L_0x2a928f0, C4<0>, C4<0>, C4<0>;
L_0x2a929b0 .delay (10,10,10) L_0x2a929b0/d;
L_0x2a92ae0/d .functor NOT 1, L_0x2a948e0, C4<0>, C4<0>, C4<0>;
L_0x2a92ae0 .delay (10,10,10) L_0x2a92ae0/d;
L_0x2a92c30/d .functor NAND 1, L_0x2a90620, L_0x2a92ae0, C4<1>, C4<1>;
L_0x2a92c30 .delay (20,20,20) L_0x2a92c30/d;
L_0x2a92cf0/d .functor NOT 1, L_0x2a92c30, C4<0>, C4<0>, C4<0>;
L_0x2a92cf0 .delay (10,10,10) L_0x2a92cf0/d;
L_0x2a92de0/d .functor NOR 1, L_0x2a92cf0, L_0x2a929b0, C4<0>, C4<0>;
L_0x2a92de0 .delay (20,20,20) L_0x2a92de0/d;
L_0x2a92f80/d .functor NOT 1, L_0x2a92de0, C4<0>, C4<0>, C4<0>;
L_0x2a92f80 .delay (10,10,10) L_0x2a92f80/d;
v0x2a503b0_0 .net "and_in0ncom", 0 0, L_0x2a92cf0; 1 drivers
v0x2a50470_0 .net "and_in1com", 0 0, L_0x2a929b0; 1 drivers
v0x2a50510_0 .alias "in0", 0 0, v0x2a54ec0_0;
v0x2a505b0_0 .alias "in1", 0 0, v0x2a55260_0;
v0x2a50630_0 .net "nand_in0ncom", 0 0, L_0x2a92c30; 1 drivers
v0x2a506d0_0 .net "nand_in1com", 0 0, L_0x2a928f0; 1 drivers
v0x2a50770_0 .net "ncom", 0 0, L_0x2a92ae0; 1 drivers
v0x2a50810_0 .net "nor_wire", 0 0, L_0x2a92de0; 1 drivers
v0x2a508b0_0 .alias "result", 0 0, v0x2a50fe0_0;
v0x2a50930_0 .alias "sel0", 0 0, v0x2a50e30_0;
S_0x2a4fb70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a4ec00;
 .timescale 0 0;
L_0x2a930b0/d .functor NAND 1, L_0x2a927c0, L_0x2a948e0, C4<1>, C4<1>;
L_0x2a930b0 .delay (20,20,20) L_0x2a930b0/d;
L_0x2a93170/d .functor NOT 1, L_0x2a930b0, C4<0>, C4<0>, C4<0>;
L_0x2a93170 .delay (10,10,10) L_0x2a93170/d;
L_0x2a932a0/d .functor NOT 1, L_0x2a948e0, C4<0>, C4<0>, C4<0>;
L_0x2a932a0 .delay (10,10,10) L_0x2a932a0/d;
L_0x2a93360/d .functor NAND 1, L_0x2a91d80, L_0x2a932a0, C4<1>, C4<1>;
L_0x2a93360 .delay (20,20,20) L_0x2a93360/d;
L_0x2a93470/d .functor NOT 1, L_0x2a93360, C4<0>, C4<0>, C4<0>;
L_0x2a93470 .delay (10,10,10) L_0x2a93470/d;
L_0x2a93560/d .functor NOR 1, L_0x2a93470, L_0x2a93170, C4<0>, C4<0>;
L_0x2a93560 .delay (20,20,20) L_0x2a93560/d;
L_0x2a93700/d .functor NOT 1, L_0x2a93560, C4<0>, C4<0>, C4<0>;
L_0x2a93700 .delay (10,10,10) L_0x2a93700/d;
v0x2a4fc60_0 .net "and_in0ncom", 0 0, L_0x2a93470; 1 drivers
v0x2a4fd20_0 .net "and_in1com", 0 0, L_0x2a93170; 1 drivers
v0x2a4fdc0_0 .alias "in0", 0 0, v0x2a54fd0_0;
v0x2a4fe60_0 .alias "in1", 0 0, v0x2a55150_0;
v0x2a4fee0_0 .net "nand_in0ncom", 0 0, L_0x2a93360; 1 drivers
v0x2a4ff80_0 .net "nand_in1com", 0 0, L_0x2a930b0; 1 drivers
v0x2a50020_0 .net "ncom", 0 0, L_0x2a932a0; 1 drivers
v0x2a500c0_0 .net "nor_wire", 0 0, L_0x2a93560; 1 drivers
v0x2a50160_0 .alias "result", 0 0, v0x2a510c0_0;
v0x2a501e0_0 .alias "sel0", 0 0, v0x2a50e30_0;
S_0x2a4f420 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a4ec00;
 .timescale 0 0;
L_0x2a93830/d .functor NAND 1, L_0x2a93700, L_0x2a94980, C4<1>, C4<1>;
L_0x2a93830 .delay (20,20,20) L_0x2a93830/d;
L_0x2a93980/d .functor NOT 1, L_0x2a93830, C4<0>, C4<0>, C4<0>;
L_0x2a93980 .delay (10,10,10) L_0x2a93980/d;
L_0x2a93ab0/d .functor NOT 1, L_0x2a94980, C4<0>, C4<0>, C4<0>;
L_0x2a93ab0 .delay (10,10,10) L_0x2a93ab0/d;
L_0x2a93b70/d .functor NAND 1, L_0x2a92f80, L_0x2a93ab0, C4<1>, C4<1>;
L_0x2a93b70 .delay (20,20,20) L_0x2a93b70/d;
L_0x2a93cc0/d .functor NOT 1, L_0x2a93b70, C4<0>, C4<0>, C4<0>;
L_0x2a93cc0 .delay (10,10,10) L_0x2a93cc0/d;
L_0x2a93db0/d .functor NOR 1, L_0x2a93cc0, L_0x2a93980, C4<0>, C4<0>;
L_0x2a93db0 .delay (20,20,20) L_0x2a93db0/d;
L_0x2a93f50/d .functor NOT 1, L_0x2a93db0, C4<0>, C4<0>, C4<0>;
L_0x2a93f50 .delay (10,10,10) L_0x2a93f50/d;
v0x2a4f510_0 .net "and_in0ncom", 0 0, L_0x2a93cc0; 1 drivers
v0x2a4f5d0_0 .net "and_in1com", 0 0, L_0x2a93980; 1 drivers
v0x2a4f670_0 .alias "in0", 0 0, v0x2a50fe0_0;
v0x2a4f710_0 .alias "in1", 0 0, v0x2a510c0_0;
v0x2a4f790_0 .net "nand_in0ncom", 0 0, L_0x2a93b70; 1 drivers
v0x2a4f830_0 .net "nand_in1com", 0 0, L_0x2a93830; 1 drivers
v0x2a4f8d0_0 .net "ncom", 0 0, L_0x2a93ab0; 1 drivers
v0x2a4f970_0 .net "nor_wire", 0 0, L_0x2a93db0; 1 drivers
v0x2a4fa10_0 .alias "result", 0 0, v0x2a51140_0;
v0x2a4fa90_0 .alias "sel0", 0 0, v0x2a50eb0_0;
S_0x2a4ecf0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a4ec00;
 .timescale 0 0;
L_0x2a94080/d .functor NAND 1, C4<0>, L_0x2a94ab0, C4<1>, C4<1>;
L_0x2a94080 .delay (20,20,20) L_0x2a94080/d;
L_0x2a941e0/d .functor NOT 1, L_0x2a94080, C4<0>, C4<0>, C4<0>;
L_0x2a941e0 .delay (10,10,10) L_0x2a941e0/d;
L_0x2a94310/d .functor NOT 1, L_0x2a94ab0, C4<0>, C4<0>, C4<0>;
L_0x2a94310 .delay (10,10,10) L_0x2a94310/d;
L_0x2a943d0/d .functor NAND 1, L_0x2a93f50, L_0x2a94310, C4<1>, C4<1>;
L_0x2a943d0 .delay (20,20,20) L_0x2a943d0/d;
L_0x2a94520/d .functor NOT 1, L_0x2a943d0, C4<0>, C4<0>, C4<0>;
L_0x2a94520 .delay (10,10,10) L_0x2a94520/d;
L_0x2a94610/d .functor NOR 1, L_0x2a94520, L_0x2a941e0, C4<0>, C4<0>;
L_0x2a94610 .delay (20,20,20) L_0x2a94610/d;
L_0x2a947b0/d .functor NOT 1, L_0x2a94610, C4<0>, C4<0>, C4<0>;
L_0x2a947b0 .delay (10,10,10) L_0x2a947b0/d;
v0x2a4ede0_0 .net "and_in0ncom", 0 0, L_0x2a94520; 1 drivers
v0x2a4ee60_0 .net "and_in1com", 0 0, L_0x2a941e0; 1 drivers
v0x2a4ef00_0 .alias "in0", 0 0, v0x2a51140_0;
v0x2a4efa0_0 .alias "in1", 0 0, v0x2a50d00_0;
v0x2a4f020_0 .net "nand_in0ncom", 0 0, L_0x2a943d0; 1 drivers
v0x2a4f0c0_0 .net "nand_in1com", 0 0, L_0x2a94080; 1 drivers
v0x2a4f1a0_0 .net "ncom", 0 0, L_0x2a94310; 1 drivers
v0x2a4f240_0 .net "nor_wire", 0 0, L_0x2a94610; 1 drivers
v0x2a4f2e0_0 .alias "result", 0 0, v0x2a54d10_0;
v0x2a4f380_0 .alias "sel0", 0 0, v0x2a50f30_0;
S_0x2a48060 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a46a58 .param/l "i" 2 105, +C4<011>;
S_0x2a48190 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a48060;
 .timescale 0 0;
L_0x2a95140/d .functor NOT 1, L_0x2a9ac30, C4<0>, C4<0>, C4<0>;
L_0x2a95140 .delay (10,10,10) L_0x2a95140/d;
v0x2a4dee0_0 .net "carryin", 0 0, L_0x2a9ad60; 1 drivers
v0x2a4df80_0 .net "carryout", 0 0, L_0x2a96940; 1 drivers
v0x2a4e000_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a4e080_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a4e100_0 .net "notB", 0 0, L_0x2a95140; 1 drivers
v0x2a4e180_0 .net "operandA", 0 0, L_0x2a9ab00; 1 drivers
v0x2a4e200_0 .net "operandB", 0 0, L_0x2a9ac30; 1 drivers
v0x2a4e310_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a4e390_0 .net "result", 0 0, L_0x2a9a430; 1 drivers
v0x2a4e460_0 .net "trueB", 0 0, L_0x2a95780; 1 drivers
v0x2a4e540_0 .net "wAddSub", 0 0, L_0x2a962a0; 1 drivers
v0x2a4e650_0 .net "wNandAnd", 0 0, L_0x2a97a00; 1 drivers
v0x2a4e7d0_0 .net "wNorOr", 0 0, L_0x2a98440; 1 drivers
v0x2a4e8e0_0 .net "wXor", 0 0, L_0x2a96fa0; 1 drivers
L_0x2a9a560 .part v0x2a6b7d0_0, 0, 1;
L_0x2a9a600 .part v0x2a6b7d0_0, 1, 1;
L_0x2a9a730 .part v0x2a6b7d0_0, 2, 1;
S_0x2a4d710 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a48190;
 .timescale 0 0;
L_0x2a95200/d .functor NAND 1, L_0x2a95140, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2a95200 .delay (20,20,20) L_0x2a95200/d;
L_0x2a952e0/d .functor NOT 1, L_0x2a95200, C4<0>, C4<0>, C4<0>;
L_0x2a952e0 .delay (10,10,10) L_0x2a952e0/d;
L_0x2a953c0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2a953c0 .delay (10,10,10) L_0x2a953c0/d;
L_0x2a95480/d .functor NAND 1, L_0x2a9ac30, L_0x2a953c0, C4<1>, C4<1>;
L_0x2a95480 .delay (20,20,20) L_0x2a95480/d;
L_0x2a95540/d .functor NOT 1, L_0x2a95480, C4<0>, C4<0>, C4<0>;
L_0x2a95540 .delay (10,10,10) L_0x2a95540/d;
L_0x2a955e0/d .functor NOR 1, L_0x2a95540, L_0x2a952e0, C4<0>, C4<0>;
L_0x2a955e0 .delay (20,20,20) L_0x2a955e0/d;
L_0x2a95780/d .functor NOT 1, L_0x2a955e0, C4<0>, C4<0>, C4<0>;
L_0x2a95780 .delay (10,10,10) L_0x2a95780/d;
v0x2a4d800_0 .net "and_in0ncom", 0 0, L_0x2a95540; 1 drivers
v0x2a4d8c0_0 .net "and_in1com", 0 0, L_0x2a952e0; 1 drivers
v0x2a4d960_0 .alias "in0", 0 0, v0x2a4e200_0;
v0x2a4d9e0_0 .alias "in1", 0 0, v0x2a4e100_0;
v0x2a4da60_0 .net "nand_in0ncom", 0 0, L_0x2a95480; 1 drivers
v0x2a4db00_0 .net "nand_in1com", 0 0, L_0x2a95200; 1 drivers
v0x2a4dba0_0 .net "ncom", 0 0, L_0x2a953c0; 1 drivers
v0x2a4dc40_0 .net "nor_wire", 0 0, L_0x2a955e0; 1 drivers
v0x2a4dd30_0 .alias "result", 0 0, v0x2a4e460_0;
v0x2a4de00_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a4c420 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a48190;
 .timescale 0 0;
L_0x2a963b0/d .functor NAND 1, L_0x2a9ab00, L_0x2a95780, C4<1>, C4<1>;
L_0x2a963b0 .delay (20,20,20) L_0x2a963b0/d;
L_0x2a96520/d .functor NOT 1, L_0x2a963b0, C4<0>, C4<0>, C4<0>;
L_0x2a96520 .delay (10,10,10) L_0x2a96520/d;
L_0x2a96630/d .functor NAND 1, L_0x2a9ad60, L_0x2a95d00, C4<1>, C4<1>;
L_0x2a96630 .delay (20,20,20) L_0x2a96630/d;
L_0x2a966f0/d .functor NOT 1, L_0x2a96630, C4<0>, C4<0>, C4<0>;
L_0x2a966f0 .delay (10,10,10) L_0x2a966f0/d;
L_0x2a96800/d .functor NOR 1, L_0x2a966f0, L_0x2a96520, C4<0>, C4<0>;
L_0x2a96800 .delay (20,20,20) L_0x2a96800/d;
L_0x2a96940/d .functor NOT 1, L_0x2a96800, C4<0>, C4<0>, C4<0>;
L_0x2a96940 .delay (10,10,10) L_0x2a96940/d;
v0x2a4d000_0 .alias "a", 0 0, v0x2a4e180_0;
v0x2a4d110_0 .net "and_ab", 0 0, L_0x2a96520; 1 drivers
v0x2a4d1b0_0 .net "and_xor_ab_c", 0 0, L_0x2a966f0; 1 drivers
v0x2a4d250_0 .alias "b", 0 0, v0x2a4e460_0;
v0x2a4d2d0_0 .alias "carryin", 0 0, v0x2a4dee0_0;
v0x2a4d350_0 .alias "carryout", 0 0, v0x2a4df80_0;
v0x2a4d410_0 .net "nand_ab", 0 0, L_0x2a963b0; 1 drivers
v0x2a4d490_0 .net "nand_xor_ab_c", 0 0, L_0x2a96630; 1 drivers
v0x2a4d510_0 .net "nco", 0 0, L_0x2a96800; 1 drivers
v0x2a4d5b0_0 .alias "sum", 0 0, v0x2a4e540_0;
v0x2a4d690_0 .net "xor_ab", 0 0, L_0x2a95d00; 1 drivers
S_0x2a4cab0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a4c420;
 .timescale 0 0;
L_0x2a958f0/d .functor NAND 1, L_0x2a9ab00, L_0x2a95780, C4<1>, C4<1>;
L_0x2a958f0 .delay (20,20,20) L_0x2a958f0/d;
L_0x2a959b0/d .functor NOR 1, L_0x2a9ab00, L_0x2a95780, C4<0>, C4<0>;
L_0x2a959b0 .delay (20,20,20) L_0x2a959b0/d;
L_0x2a95a90/d .functor NOT 1, L_0x2a959b0, C4<0>, C4<0>, C4<0>;
L_0x2a95a90 .delay (10,10,10) L_0x2a95a90/d;
L_0x2a95ba0/d .functor NAND 1, L_0x2a95a90, L_0x2a958f0, C4<1>, C4<1>;
L_0x2a95ba0 .delay (20,20,20) L_0x2a95ba0/d;
L_0x2a95d00/d .functor NOT 1, L_0x2a95ba0, C4<0>, C4<0>, C4<0>;
L_0x2a95d00 .delay (10,10,10) L_0x2a95d00/d;
v0x2a4cba0_0 .alias "a", 0 0, v0x2a4e180_0;
v0x2a4cc40_0 .alias "b", 0 0, v0x2a4e460_0;
v0x2a4cce0_0 .net "nand_ab", 0 0, L_0x2a958f0; 1 drivers
v0x2a4cd80_0 .net "nor_ab", 0 0, L_0x2a959b0; 1 drivers
v0x2a4ce00_0 .net "nxor_ab", 0 0, L_0x2a95ba0; 1 drivers
v0x2a4cea0_0 .net "or_ab", 0 0, L_0x2a95a90; 1 drivers
v0x2a4cf80_0 .alias "result", 0 0, v0x2a4d690_0;
S_0x2a4c510 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a4c420;
 .timescale 0 0;
L_0x2a95e10/d .functor NAND 1, L_0x2a95d00, L_0x2a9ad60, C4<1>, C4<1>;
L_0x2a95e10 .delay (20,20,20) L_0x2a95e10/d;
L_0x2a95f60/d .functor NOR 1, L_0x2a95d00, L_0x2a9ad60, C4<0>, C4<0>;
L_0x2a95f60 .delay (20,20,20) L_0x2a95f60/d;
L_0x2a960d0/d .functor NOT 1, L_0x2a95f60, C4<0>, C4<0>, C4<0>;
L_0x2a960d0 .delay (10,10,10) L_0x2a960d0/d;
L_0x2a96190/d .functor NAND 1, L_0x2a960d0, L_0x2a95e10, C4<1>, C4<1>;
L_0x2a96190 .delay (20,20,20) L_0x2a96190/d;
L_0x2a962a0/d .functor NOT 1, L_0x2a96190, C4<0>, C4<0>, C4<0>;
L_0x2a962a0 .delay (10,10,10) L_0x2a962a0/d;
v0x2a4c600_0 .alias "a", 0 0, v0x2a4d690_0;
v0x2a4c6a0_0 .alias "b", 0 0, v0x2a4dee0_0;
v0x2a4c740_0 .net "nand_ab", 0 0, L_0x2a95e10; 1 drivers
v0x2a4c7e0_0 .net "nor_ab", 0 0, L_0x2a95f60; 1 drivers
v0x2a4c860_0 .net "nxor_ab", 0 0, L_0x2a96190; 1 drivers
v0x2a4c900_0 .net "or_ab", 0 0, L_0x2a960d0; 1 drivers
v0x2a4c9e0_0 .alias "result", 0 0, v0x2a4e540_0;
S_0x2a4bed0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a48190;
 .timescale 0 0;
L_0x2a96b00/d .functor NAND 1, L_0x2a9ab00, L_0x2a9ac30, C4<1>, C4<1>;
L_0x2a96b00 .delay (20,20,20) L_0x2a96b00/d;
L_0x2a96bc0/d .functor NOR 1, L_0x2a9ab00, L_0x2a9ac30, C4<0>, C4<0>;
L_0x2a96bc0 .delay (20,20,20) L_0x2a96bc0/d;
L_0x2a96d50/d .functor NOT 1, L_0x2a96bc0, C4<0>, C4<0>, C4<0>;
L_0x2a96d50 .delay (10,10,10) L_0x2a96d50/d;
L_0x2a96e40/d .functor NAND 1, L_0x2a96d50, L_0x2a96b00, C4<1>, C4<1>;
L_0x2a96e40 .delay (20,20,20) L_0x2a96e40/d;
L_0x2a96fa0/d .functor NOT 1, L_0x2a96e40, C4<0>, C4<0>, C4<0>;
L_0x2a96fa0 .delay (10,10,10) L_0x2a96fa0/d;
v0x2a4bfc0_0 .alias "a", 0 0, v0x2a4e180_0;
v0x2a4c040_0 .alias "b", 0 0, v0x2a4e200_0;
v0x2a4c110_0 .net "nand_ab", 0 0, L_0x2a96b00; 1 drivers
v0x2a4c190_0 .net "nor_ab", 0 0, L_0x2a96bc0; 1 drivers
v0x2a4c210_0 .net "nxor_ab", 0 0, L_0x2a96e40; 1 drivers
v0x2a4c290_0 .net "or_ab", 0 0, L_0x2a96d50; 1 drivers
v0x2a4c350_0 .alias "result", 0 0, v0x2a4e8e0_0;
S_0x2a4b2e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a48190;
 .timescale 0 0;
L_0x2a970f0/d .functor NAND 1, L_0x2a9ab00, L_0x2a9ac30, C4<1>, C4<1>;
L_0x2a970f0 .delay (20,20,20) L_0x2a970f0/d;
L_0x2a97220/d .functor NOT 1, L_0x2a970f0, C4<0>, C4<0>, C4<0>;
L_0x2a97220 .delay (10,10,10) L_0x2a97220/d;
v0x2a4bb50_0 .alias "a", 0 0, v0x2a4e180_0;
v0x2a4bbf0_0 .net "and_ab", 0 0, L_0x2a97220; 1 drivers
v0x2a4bc70_0 .alias "b", 0 0, v0x2a4e200_0;
v0x2a4bcf0_0 .net "nand_ab", 0 0, L_0x2a970f0; 1 drivers
v0x2a4bdd0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a4be50_0 .alias "result", 0 0, v0x2a4e650_0;
S_0x2a4b3d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a4b2e0;
 .timescale 0 0;
L_0x2a97370/d .functor NAND 1, L_0x2a97220, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a97370 .delay (20,20,20) L_0x2a97370/d;
L_0x2a97430/d .functor NOT 1, L_0x2a97370, C4<0>, C4<0>, C4<0>;
L_0x2a97430 .delay (10,10,10) L_0x2a97430/d;
L_0x2a97560/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a97560 .delay (10,10,10) L_0x2a97560/d;
L_0x2a97620/d .functor NAND 1, L_0x2a970f0, L_0x2a97560, C4<1>, C4<1>;
L_0x2a97620 .delay (20,20,20) L_0x2a97620/d;
L_0x2a97770/d .functor NOT 1, L_0x2a97620, C4<0>, C4<0>, C4<0>;
L_0x2a97770 .delay (10,10,10) L_0x2a97770/d;
L_0x2a97860/d .functor NOR 1, L_0x2a97770, L_0x2a97430, C4<0>, C4<0>;
L_0x2a97860 .delay (20,20,20) L_0x2a97860/d;
L_0x2a97a00/d .functor NOT 1, L_0x2a97860, C4<0>, C4<0>, C4<0>;
L_0x2a97a00 .delay (10,10,10) L_0x2a97a00/d;
v0x2a4b4c0_0 .net "and_in0ncom", 0 0, L_0x2a97770; 1 drivers
v0x2a4b540_0 .net "and_in1com", 0 0, L_0x2a97430; 1 drivers
v0x2a4b5c0_0 .alias "in0", 0 0, v0x2a4bcf0_0;
v0x2a4b660_0 .alias "in1", 0 0, v0x2a4bbf0_0;
v0x2a4b6e0_0 .net "nand_in0ncom", 0 0, L_0x2a97620; 1 drivers
v0x2a4b780_0 .net "nand_in1com", 0 0, L_0x2a97370; 1 drivers
v0x2a4b860_0 .net "ncom", 0 0, L_0x2a97560; 1 drivers
v0x2a4b900_0 .net "nor_wire", 0 0, L_0x2a97860; 1 drivers
v0x2a4b9a0_0 .alias "result", 0 0, v0x2a4e650_0;
v0x2a4ba70_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a4a840 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a48190;
 .timescale 0 0;
L_0x2a97b30/d .functor NOR 1, L_0x2a9ab00, L_0x2a9ac30, C4<0>, C4<0>;
L_0x2a97b30 .delay (20,20,20) L_0x2a97b30/d;
L_0x2a97c60/d .functor NOT 1, L_0x2a97b30, C4<0>, C4<0>, C4<0>;
L_0x2a97c60 .delay (10,10,10) L_0x2a97c60/d;
v0x2a4afc0_0 .alias "a", 0 0, v0x2a4e180_0;
v0x2a4b040_0 .alias "b", 0 0, v0x2a4e200_0;
v0x2a4b0e0_0 .net "nor_ab", 0 0, L_0x2a97b30; 1 drivers
v0x2a4b160_0 .net "or_ab", 0 0, L_0x2a97c60; 1 drivers
v0x2a4b1e0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a4b260_0 .alias "result", 0 0, v0x2a4e7d0_0;
S_0x2a4a930 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a4a840;
 .timescale 0 0;
L_0x2a97db0/d .functor NAND 1, L_0x2a97c60, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a97db0 .delay (20,20,20) L_0x2a97db0/d;
L_0x2a97e70/d .functor NOT 1, L_0x2a97db0, C4<0>, C4<0>, C4<0>;
L_0x2a97e70 .delay (10,10,10) L_0x2a97e70/d;
L_0x2a97fa0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a97fa0 .delay (10,10,10) L_0x2a97fa0/d;
L_0x2a98060/d .functor NAND 1, L_0x2a97b30, L_0x2a97fa0, C4<1>, C4<1>;
L_0x2a98060 .delay (20,20,20) L_0x2a98060/d;
L_0x2a981b0/d .functor NOT 1, L_0x2a98060, C4<0>, C4<0>, C4<0>;
L_0x2a981b0 .delay (10,10,10) L_0x2a981b0/d;
L_0x2a982a0/d .functor NOR 1, L_0x2a981b0, L_0x2a97e70, C4<0>, C4<0>;
L_0x2a982a0 .delay (20,20,20) L_0x2a982a0/d;
L_0x2a98440/d .functor NOT 1, L_0x2a982a0, C4<0>, C4<0>, C4<0>;
L_0x2a98440 .delay (10,10,10) L_0x2a98440/d;
v0x2a4aa20_0 .net "and_in0ncom", 0 0, L_0x2a981b0; 1 drivers
v0x2a4aaa0_0 .net "and_in1com", 0 0, L_0x2a97e70; 1 drivers
v0x2a4ab20_0 .alias "in0", 0 0, v0x2a4b0e0_0;
v0x2a4aba0_0 .alias "in1", 0 0, v0x2a4b160_0;
v0x2a4ac20_0 .net "nand_in0ncom", 0 0, L_0x2a98060; 1 drivers
v0x2a4aca0_0 .net "nand_in1com", 0 0, L_0x2a97db0; 1 drivers
v0x2a4ad20_0 .net "ncom", 0 0, L_0x2a97fa0; 1 drivers
v0x2a4ada0_0 .net "nor_wire", 0 0, L_0x2a982a0; 1 drivers
v0x2a4ae70_0 .alias "result", 0 0, v0x2a4e7d0_0;
v0x2a4af40_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a48280 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a48190;
 .timescale 0 0;
v0x2a4a090_0 .alias "in0", 0 0, v0x2a4e540_0;
v0x2a4a140_0 .alias "in1", 0 0, v0x2a4e8e0_0;
v0x2a4a1f0_0 .alias "in2", 0 0, v0x2a4e650_0;
v0x2a4a2a0_0 .alias "in3", 0 0, v0x2a4e7d0_0;
v0x2a4a380_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a4a430_0 .alias "result", 0 0, v0x2a4e390_0;
v0x2a4a4b0_0 .net "sel0", 0 0, L_0x2a9a560; 1 drivers
v0x2a4a530_0 .net "sel1", 0 0, L_0x2a9a600; 1 drivers
v0x2a4a5b0_0 .net "sel2", 0 0, L_0x2a9a730; 1 drivers
v0x2a4a660_0 .net "w0", 0 0, L_0x2a98c00; 1 drivers
v0x2a4a740_0 .net "w1", 0 0, L_0x2a99380; 1 drivers
v0x2a4a7c0_0 .net "w2", 0 0, L_0x2a99bd0; 1 drivers
S_0x2a49940 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a48280;
 .timescale 0 0;
L_0x2a98570/d .functor NAND 1, L_0x2a96fa0, L_0x2a9a560, C4<1>, C4<1>;
L_0x2a98570 .delay (20,20,20) L_0x2a98570/d;
L_0x2a98630/d .functor NOT 1, L_0x2a98570, C4<0>, C4<0>, C4<0>;
L_0x2a98630 .delay (10,10,10) L_0x2a98630/d;
L_0x2a98760/d .functor NOT 1, L_0x2a9a560, C4<0>, C4<0>, C4<0>;
L_0x2a98760 .delay (10,10,10) L_0x2a98760/d;
L_0x2a988b0/d .functor NAND 1, L_0x2a962a0, L_0x2a98760, C4<1>, C4<1>;
L_0x2a988b0 .delay (20,20,20) L_0x2a988b0/d;
L_0x2a98970/d .functor NOT 1, L_0x2a988b0, C4<0>, C4<0>, C4<0>;
L_0x2a98970 .delay (10,10,10) L_0x2a98970/d;
L_0x2a98a60/d .functor NOR 1, L_0x2a98970, L_0x2a98630, C4<0>, C4<0>;
L_0x2a98a60 .delay (20,20,20) L_0x2a98a60/d;
L_0x2a98c00/d .functor NOT 1, L_0x2a98a60, C4<0>, C4<0>, C4<0>;
L_0x2a98c00 .delay (10,10,10) L_0x2a98c00/d;
v0x2a49a30_0 .net "and_in0ncom", 0 0, L_0x2a98970; 1 drivers
v0x2a49af0_0 .net "and_in1com", 0 0, L_0x2a98630; 1 drivers
v0x2a49b90_0 .alias "in0", 0 0, v0x2a4e540_0;
v0x2a49c30_0 .alias "in1", 0 0, v0x2a4e8e0_0;
v0x2a49cb0_0 .net "nand_in0ncom", 0 0, L_0x2a988b0; 1 drivers
v0x2a49d50_0 .net "nand_in1com", 0 0, L_0x2a98570; 1 drivers
v0x2a49df0_0 .net "ncom", 0 0, L_0x2a98760; 1 drivers
v0x2a49e90_0 .net "nor_wire", 0 0, L_0x2a98a60; 1 drivers
v0x2a49f30_0 .alias "result", 0 0, v0x2a4a660_0;
v0x2a49fb0_0 .alias "sel0", 0 0, v0x2a4a4b0_0;
S_0x2a491f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a48280;
 .timescale 0 0;
L_0x2a98d30/d .functor NAND 1, L_0x2a98440, L_0x2a9a560, C4<1>, C4<1>;
L_0x2a98d30 .delay (20,20,20) L_0x2a98d30/d;
L_0x2a98df0/d .functor NOT 1, L_0x2a98d30, C4<0>, C4<0>, C4<0>;
L_0x2a98df0 .delay (10,10,10) L_0x2a98df0/d;
L_0x2a98f20/d .functor NOT 1, L_0x2a9a560, C4<0>, C4<0>, C4<0>;
L_0x2a98f20 .delay (10,10,10) L_0x2a98f20/d;
L_0x2a98fe0/d .functor NAND 1, L_0x2a97a00, L_0x2a98f20, C4<1>, C4<1>;
L_0x2a98fe0 .delay (20,20,20) L_0x2a98fe0/d;
L_0x2a990f0/d .functor NOT 1, L_0x2a98fe0, C4<0>, C4<0>, C4<0>;
L_0x2a990f0 .delay (10,10,10) L_0x2a990f0/d;
L_0x2a991e0/d .functor NOR 1, L_0x2a990f0, L_0x2a98df0, C4<0>, C4<0>;
L_0x2a991e0 .delay (20,20,20) L_0x2a991e0/d;
L_0x2a99380/d .functor NOT 1, L_0x2a991e0, C4<0>, C4<0>, C4<0>;
L_0x2a99380 .delay (10,10,10) L_0x2a99380/d;
v0x2a492e0_0 .net "and_in0ncom", 0 0, L_0x2a990f0; 1 drivers
v0x2a493a0_0 .net "and_in1com", 0 0, L_0x2a98df0; 1 drivers
v0x2a49440_0 .alias "in0", 0 0, v0x2a4e650_0;
v0x2a494e0_0 .alias "in1", 0 0, v0x2a4e7d0_0;
v0x2a49560_0 .net "nand_in0ncom", 0 0, L_0x2a98fe0; 1 drivers
v0x2a49600_0 .net "nand_in1com", 0 0, L_0x2a98d30; 1 drivers
v0x2a496a0_0 .net "ncom", 0 0, L_0x2a98f20; 1 drivers
v0x2a49740_0 .net "nor_wire", 0 0, L_0x2a991e0; 1 drivers
v0x2a497e0_0 .alias "result", 0 0, v0x2a4a740_0;
v0x2a49860_0 .alias "sel0", 0 0, v0x2a4a4b0_0;
S_0x2a48aa0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a48280;
 .timescale 0 0;
L_0x2a994b0/d .functor NAND 1, L_0x2a99380, L_0x2a9a600, C4<1>, C4<1>;
L_0x2a994b0 .delay (20,20,20) L_0x2a994b0/d;
L_0x2a99600/d .functor NOT 1, L_0x2a994b0, C4<0>, C4<0>, C4<0>;
L_0x2a99600 .delay (10,10,10) L_0x2a99600/d;
L_0x2a99730/d .functor NOT 1, L_0x2a9a600, C4<0>, C4<0>, C4<0>;
L_0x2a99730 .delay (10,10,10) L_0x2a99730/d;
L_0x2a997f0/d .functor NAND 1, L_0x2a98c00, L_0x2a99730, C4<1>, C4<1>;
L_0x2a997f0 .delay (20,20,20) L_0x2a997f0/d;
L_0x2a99940/d .functor NOT 1, L_0x2a997f0, C4<0>, C4<0>, C4<0>;
L_0x2a99940 .delay (10,10,10) L_0x2a99940/d;
L_0x2a99a30/d .functor NOR 1, L_0x2a99940, L_0x2a99600, C4<0>, C4<0>;
L_0x2a99a30 .delay (20,20,20) L_0x2a99a30/d;
L_0x2a99bd0/d .functor NOT 1, L_0x2a99a30, C4<0>, C4<0>, C4<0>;
L_0x2a99bd0 .delay (10,10,10) L_0x2a99bd0/d;
v0x2a48b90_0 .net "and_in0ncom", 0 0, L_0x2a99940; 1 drivers
v0x2a48c50_0 .net "and_in1com", 0 0, L_0x2a99600; 1 drivers
v0x2a48cf0_0 .alias "in0", 0 0, v0x2a4a660_0;
v0x2a48d90_0 .alias "in1", 0 0, v0x2a4a740_0;
v0x2a48e10_0 .net "nand_in0ncom", 0 0, L_0x2a997f0; 1 drivers
v0x2a48eb0_0 .net "nand_in1com", 0 0, L_0x2a994b0; 1 drivers
v0x2a48f50_0 .net "ncom", 0 0, L_0x2a99730; 1 drivers
v0x2a48ff0_0 .net "nor_wire", 0 0, L_0x2a99a30; 1 drivers
v0x2a49090_0 .alias "result", 0 0, v0x2a4a7c0_0;
v0x2a49110_0 .alias "sel0", 0 0, v0x2a4a530_0;
S_0x2a48370 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a48280;
 .timescale 0 0;
L_0x2a99d00/d .functor NAND 1, C4<0>, L_0x2a9a730, C4<1>, C4<1>;
L_0x2a99d00 .delay (20,20,20) L_0x2a99d00/d;
L_0x2a99e60/d .functor NOT 1, L_0x2a99d00, C4<0>, C4<0>, C4<0>;
L_0x2a99e60 .delay (10,10,10) L_0x2a99e60/d;
L_0x2a99f90/d .functor NOT 1, L_0x2a9a730, C4<0>, C4<0>, C4<0>;
L_0x2a99f90 .delay (10,10,10) L_0x2a99f90/d;
L_0x2a9a050/d .functor NAND 1, L_0x2a99bd0, L_0x2a99f90, C4<1>, C4<1>;
L_0x2a9a050 .delay (20,20,20) L_0x2a9a050/d;
L_0x2a9a1a0/d .functor NOT 1, L_0x2a9a050, C4<0>, C4<0>, C4<0>;
L_0x2a9a1a0 .delay (10,10,10) L_0x2a9a1a0/d;
L_0x2a9a290/d .functor NOR 1, L_0x2a9a1a0, L_0x2a99e60, C4<0>, C4<0>;
L_0x2a9a290 .delay (20,20,20) L_0x2a9a290/d;
L_0x2a9a430/d .functor NOT 1, L_0x2a9a290, C4<0>, C4<0>, C4<0>;
L_0x2a9a430 .delay (10,10,10) L_0x2a9a430/d;
v0x2a48460_0 .net "and_in0ncom", 0 0, L_0x2a9a1a0; 1 drivers
v0x2a484e0_0 .net "and_in1com", 0 0, L_0x2a99e60; 1 drivers
v0x2a48580_0 .alias "in0", 0 0, v0x2a4a7c0_0;
v0x2a48620_0 .alias "in1", 0 0, v0x2a4a380_0;
v0x2a486a0_0 .net "nand_in0ncom", 0 0, L_0x2a9a050; 1 drivers
v0x2a48740_0 .net "nand_in1com", 0 0, L_0x2a99d00; 1 drivers
v0x2a48820_0 .net "ncom", 0 0, L_0x2a99f90; 1 drivers
v0x2a488c0_0 .net "nor_wire", 0 0, L_0x2a9a290; 1 drivers
v0x2a48960_0 .alias "result", 0 0, v0x2a4e390_0;
v0x2a48a00_0 .alias "sel0", 0 0, v0x2a4a5b0_0;
S_0x2a416e0 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a400d8 .param/l "i" 2 105, +C4<0100>;
S_0x2a41810 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a416e0;
 .timescale 0 0;
L_0x2a950e0/d .functor NOT 1, L_0x2aa04d0, C4<0>, C4<0>, C4<0>;
L_0x2a950e0 .delay (10,10,10) L_0x2a950e0/d;
v0x2a47560_0 .net "carryin", 0 0, L_0x2aa0570; 1 drivers
v0x2a47600_0 .net "carryout", 0 0, L_0x2a9c330; 1 drivers
v0x2a47680_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a47700_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a47780_0 .net "notB", 0 0, L_0x2a950e0; 1 drivers
v0x2a47800_0 .net "operandA", 0 0, L_0x2aa0390; 1 drivers
v0x2a47880_0 .net "operandB", 0 0, L_0x2aa04d0; 1 drivers
v0x2a47990_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a47a10_0 .net "result", 0 0, L_0x2a9fcc0; 1 drivers
v0x2a47ae0_0 .net "trueB", 0 0, L_0x2a9b380; 1 drivers
v0x2a47bc0_0 .net "wAddSub", 0 0, L_0x2a9bea0; 1 drivers
v0x2a47cd0_0 .net "wNandAnd", 0 0, L_0x2a9d290; 1 drivers
v0x2a47e50_0 .net "wNorOr", 0 0, L_0x2a9dcd0; 1 drivers
v0x2a47f60_0 .net "wXor", 0 0, L_0x2a9c8f0; 1 drivers
L_0x2a9fdf0 .part v0x2a6b7d0_0, 0, 1;
L_0x2a9fe90 .part v0x2a6b7d0_0, 1, 1;
L_0x2a9ffc0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a46d90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a41810;
 .timescale 0 0;
L_0x2a9aea0/d .functor NAND 1, L_0x2a950e0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2a9aea0 .delay (20,20,20) L_0x2a9aea0/d;
L_0x2a9af80/d .functor NOT 1, L_0x2a9aea0, C4<0>, C4<0>, C4<0>;
L_0x2a9af80 .delay (10,10,10) L_0x2a9af80/d;
L_0x2a9b060/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2a9b060 .delay (10,10,10) L_0x2a9b060/d;
L_0x2a9b120/d .functor NAND 1, L_0x2aa04d0, L_0x2a9b060, C4<1>, C4<1>;
L_0x2a9b120 .delay (20,20,20) L_0x2a9b120/d;
L_0x2a9b1e0/d .functor NOT 1, L_0x2a9b120, C4<0>, C4<0>, C4<0>;
L_0x2a9b1e0 .delay (10,10,10) L_0x2a9b1e0/d;
L_0x2a9b280/d .functor NOR 1, L_0x2a9b1e0, L_0x2a9af80, C4<0>, C4<0>;
L_0x2a9b280 .delay (20,20,20) L_0x2a9b280/d;
L_0x2a9b380/d .functor NOT 1, L_0x2a9b280, C4<0>, C4<0>, C4<0>;
L_0x2a9b380 .delay (10,10,10) L_0x2a9b380/d;
v0x2a46e80_0 .net "and_in0ncom", 0 0, L_0x2a9b1e0; 1 drivers
v0x2a46f40_0 .net "and_in1com", 0 0, L_0x2a9af80; 1 drivers
v0x2a46fe0_0 .alias "in0", 0 0, v0x2a47880_0;
v0x2a47060_0 .alias "in1", 0 0, v0x2a47780_0;
v0x2a470e0_0 .net "nand_in0ncom", 0 0, L_0x2a9b120; 1 drivers
v0x2a47180_0 .net "nand_in1com", 0 0, L_0x2a9aea0; 1 drivers
v0x2a47220_0 .net "ncom", 0 0, L_0x2a9b060; 1 drivers
v0x2a472c0_0 .net "nor_wire", 0 0, L_0x2a9b280; 1 drivers
v0x2a473b0_0 .alias "result", 0 0, v0x2a47ae0_0;
v0x2a47480_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a45aa0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a41810;
 .timescale 0 0;
L_0x2a4bd70/d .functor NAND 1, L_0x2aa0390, L_0x2a9b380, C4<1>, C4<1>;
L_0x2a4bd70 .delay (20,20,20) L_0x2a4bd70/d;
L_0x2a50ca0/d .functor NOT 1, L_0x2a4bd70, C4<0>, C4<0>, C4<0>;
L_0x2a50ca0 .delay (10,10,10) L_0x2a50ca0/d;
L_0x2a46700/d .functor NAND 1, L_0x2aa0570, L_0x2a9b900, C4<1>, C4<1>;
L_0x2a46700 .delay (20,20,20) L_0x2a46700/d;
L_0x2a9c100/d .functor NOT 1, L_0x2a46700, C4<0>, C4<0>, C4<0>;
L_0x2a9c100 .delay (10,10,10) L_0x2a9c100/d;
L_0x2a9c1f0/d .functor NOR 1, L_0x2a9c100, L_0x2a50ca0, C4<0>, C4<0>;
L_0x2a9c1f0 .delay (20,20,20) L_0x2a9c1f0/d;
L_0x2a9c330/d .functor NOT 1, L_0x2a9c1f0, C4<0>, C4<0>, C4<0>;
L_0x2a9c330 .delay (10,10,10) L_0x2a9c330/d;
v0x2a46680_0 .alias "a", 0 0, v0x2a47800_0;
v0x2a46790_0 .net "and_ab", 0 0, L_0x2a50ca0; 1 drivers
v0x2a46830_0 .net "and_xor_ab_c", 0 0, L_0x2a9c100; 1 drivers
v0x2a468d0_0 .alias "b", 0 0, v0x2a47ae0_0;
v0x2a46950_0 .alias "carryin", 0 0, v0x2a47560_0;
v0x2a469d0_0 .alias "carryout", 0 0, v0x2a47600_0;
v0x2a46a90_0 .net "nand_ab", 0 0, L_0x2a4bd70; 1 drivers
v0x2a46b10_0 .net "nand_xor_ab_c", 0 0, L_0x2a46700; 1 drivers
v0x2a46b90_0 .net "nco", 0 0, L_0x2a9c1f0; 1 drivers
v0x2a46c30_0 .alias "sum", 0 0, v0x2a47bc0_0;
v0x2a46d10_0 .net "xor_ab", 0 0, L_0x2a9b900; 1 drivers
S_0x2a46130 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a45aa0;
 .timescale 0 0;
L_0x2a9b4f0/d .functor NAND 1, L_0x2aa0390, L_0x2a9b380, C4<1>, C4<1>;
L_0x2a9b4f0 .delay (20,20,20) L_0x2a9b4f0/d;
L_0x2a9b5b0/d .functor NOR 1, L_0x2aa0390, L_0x2a9b380, C4<0>, C4<0>;
L_0x2a9b5b0 .delay (20,20,20) L_0x2a9b5b0/d;
L_0x2a9b690/d .functor NOT 1, L_0x2a9b5b0, C4<0>, C4<0>, C4<0>;
L_0x2a9b690 .delay (10,10,10) L_0x2a9b690/d;
L_0x2a9b7a0/d .functor NAND 1, L_0x2a9b690, L_0x2a9b4f0, C4<1>, C4<1>;
L_0x2a9b7a0 .delay (20,20,20) L_0x2a9b7a0/d;
L_0x2a9b900/d .functor NOT 1, L_0x2a9b7a0, C4<0>, C4<0>, C4<0>;
L_0x2a9b900 .delay (10,10,10) L_0x2a9b900/d;
v0x2a46220_0 .alias "a", 0 0, v0x2a47800_0;
v0x2a462c0_0 .alias "b", 0 0, v0x2a47ae0_0;
v0x2a46360_0 .net "nand_ab", 0 0, L_0x2a9b4f0; 1 drivers
v0x2a46400_0 .net "nor_ab", 0 0, L_0x2a9b5b0; 1 drivers
v0x2a46480_0 .net "nxor_ab", 0 0, L_0x2a9b7a0; 1 drivers
v0x2a46520_0 .net "or_ab", 0 0, L_0x2a9b690; 1 drivers
v0x2a46600_0 .alias "result", 0 0, v0x2a46d10_0;
S_0x2a45b90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a45aa0;
 .timescale 0 0;
L_0x2a9ba10/d .functor NAND 1, L_0x2a9b900, L_0x2aa0570, C4<1>, C4<1>;
L_0x2a9ba10 .delay (20,20,20) L_0x2a9ba10/d;
L_0x2a9bb60/d .functor NOR 1, L_0x2a9b900, L_0x2aa0570, C4<0>, C4<0>;
L_0x2a9bb60 .delay (20,20,20) L_0x2a9bb60/d;
L_0x2a9bcd0/d .functor NOT 1, L_0x2a9bb60, C4<0>, C4<0>, C4<0>;
L_0x2a9bcd0 .delay (10,10,10) L_0x2a9bcd0/d;
L_0x2a9bd90/d .functor NAND 1, L_0x2a9bcd0, L_0x2a9ba10, C4<1>, C4<1>;
L_0x2a9bd90 .delay (20,20,20) L_0x2a9bd90/d;
L_0x2a9bea0/d .functor NOT 1, L_0x2a9bd90, C4<0>, C4<0>, C4<0>;
L_0x2a9bea0 .delay (10,10,10) L_0x2a9bea0/d;
v0x2a45c80_0 .alias "a", 0 0, v0x2a46d10_0;
v0x2a45d20_0 .alias "b", 0 0, v0x2a47560_0;
v0x2a45dc0_0 .net "nand_ab", 0 0, L_0x2a9ba10; 1 drivers
v0x2a45e60_0 .net "nor_ab", 0 0, L_0x2a9bb60; 1 drivers
v0x2a45ee0_0 .net "nxor_ab", 0 0, L_0x2a9bd90; 1 drivers
v0x2a45f80_0 .net "or_ab", 0 0, L_0x2a9bcd0; 1 drivers
v0x2a46060_0 .alias "result", 0 0, v0x2a47bc0_0;
S_0x2a45550 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a41810;
 .timescale 0 0;
L_0x2a9c4b0/d .functor NAND 1, L_0x2aa0390, L_0x2aa04d0, C4<1>, C4<1>;
L_0x2a9c4b0 .delay (20,20,20) L_0x2a9c4b0/d;
L_0x2a9c550/d .functor NOR 1, L_0x2aa0390, L_0x2aa04d0, C4<0>, C4<0>;
L_0x2a9c550 .delay (20,20,20) L_0x2a9c550/d;
L_0x2a9c6c0/d .functor NOT 1, L_0x2a9c550, C4<0>, C4<0>, C4<0>;
L_0x2a9c6c0 .delay (10,10,10) L_0x2a9c6c0/d;
L_0x2a9c7b0/d .functor NAND 1, L_0x2a9c6c0, L_0x2a9c4b0, C4<1>, C4<1>;
L_0x2a9c7b0 .delay (20,20,20) L_0x2a9c7b0/d;
L_0x2a9c8f0/d .functor NOT 1, L_0x2a9c7b0, C4<0>, C4<0>, C4<0>;
L_0x2a9c8f0 .delay (10,10,10) L_0x2a9c8f0/d;
v0x2a45640_0 .alias "a", 0 0, v0x2a47800_0;
v0x2a456c0_0 .alias "b", 0 0, v0x2a47880_0;
v0x2a45790_0 .net "nand_ab", 0 0, L_0x2a9c4b0; 1 drivers
v0x2a45810_0 .net "nor_ab", 0 0, L_0x2a9c550; 1 drivers
v0x2a45890_0 .net "nxor_ab", 0 0, L_0x2a9c7b0; 1 drivers
v0x2a45910_0 .net "or_ab", 0 0, L_0x2a9c6c0; 1 drivers
v0x2a459d0_0 .alias "result", 0 0, v0x2a47f60_0;
S_0x2a44960 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a41810;
 .timescale 0 0;
L_0x2a9ca20/d .functor NAND 1, L_0x2aa0390, L_0x2aa04d0, C4<1>, C4<1>;
L_0x2a9ca20 .delay (20,20,20) L_0x2a9ca20/d;
L_0x2a9cb10/d .functor NOT 1, L_0x2a9ca20, C4<0>, C4<0>, C4<0>;
L_0x2a9cb10 .delay (10,10,10) L_0x2a9cb10/d;
v0x2a451d0_0 .alias "a", 0 0, v0x2a47800_0;
v0x2a45270_0 .net "and_ab", 0 0, L_0x2a9cb10; 1 drivers
v0x2a452f0_0 .alias "b", 0 0, v0x2a47880_0;
v0x2a45370_0 .net "nand_ab", 0 0, L_0x2a9ca20; 1 drivers
v0x2a45450_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a454d0_0 .alias "result", 0 0, v0x2a47cd0_0;
S_0x2a44a50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a44960;
 .timescale 0 0;
L_0x2a9cc00/d .functor NAND 1, L_0x2a9cb10, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a9cc00 .delay (20,20,20) L_0x2a9cc00/d;
L_0x2a9ccc0/d .functor NOT 1, L_0x2a9cc00, C4<0>, C4<0>, C4<0>;
L_0x2a9ccc0 .delay (10,10,10) L_0x2a9ccc0/d;
L_0x2a9cdf0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a9cdf0 .delay (10,10,10) L_0x2a9cdf0/d;
L_0x2a9ceb0/d .functor NAND 1, L_0x2a9ca20, L_0x2a9cdf0, C4<1>, C4<1>;
L_0x2a9ceb0 .delay (20,20,20) L_0x2a9ceb0/d;
L_0x2a9d000/d .functor NOT 1, L_0x2a9ceb0, C4<0>, C4<0>, C4<0>;
L_0x2a9d000 .delay (10,10,10) L_0x2a9d000/d;
L_0x2a9d0f0/d .functor NOR 1, L_0x2a9d000, L_0x2a9ccc0, C4<0>, C4<0>;
L_0x2a9d0f0 .delay (20,20,20) L_0x2a9d0f0/d;
L_0x2a9d290/d .functor NOT 1, L_0x2a9d0f0, C4<0>, C4<0>, C4<0>;
L_0x2a9d290 .delay (10,10,10) L_0x2a9d290/d;
v0x2a44b40_0 .net "and_in0ncom", 0 0, L_0x2a9d000; 1 drivers
v0x2a44bc0_0 .net "and_in1com", 0 0, L_0x2a9ccc0; 1 drivers
v0x2a44c40_0 .alias "in0", 0 0, v0x2a45370_0;
v0x2a44ce0_0 .alias "in1", 0 0, v0x2a45270_0;
v0x2a44d60_0 .net "nand_in0ncom", 0 0, L_0x2a9ceb0; 1 drivers
v0x2a44e00_0 .net "nand_in1com", 0 0, L_0x2a9cc00; 1 drivers
v0x2a44ee0_0 .net "ncom", 0 0, L_0x2a9cdf0; 1 drivers
v0x2a44f80_0 .net "nor_wire", 0 0, L_0x2a9d0f0; 1 drivers
v0x2a45020_0 .alias "result", 0 0, v0x2a47cd0_0;
v0x2a450f0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a43ec0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a41810;
 .timescale 0 0;
L_0x2a9d3c0/d .functor NOR 1, L_0x2aa0390, L_0x2aa04d0, C4<0>, C4<0>;
L_0x2a9d3c0 .delay (20,20,20) L_0x2a9d3c0/d;
L_0x2a9d4f0/d .functor NOT 1, L_0x2a9d3c0, C4<0>, C4<0>, C4<0>;
L_0x2a9d4f0 .delay (10,10,10) L_0x2a9d4f0/d;
v0x2a44640_0 .alias "a", 0 0, v0x2a47800_0;
v0x2a446c0_0 .alias "b", 0 0, v0x2a47880_0;
v0x2a44760_0 .net "nor_ab", 0 0, L_0x2a9d3c0; 1 drivers
v0x2a447e0_0 .net "or_ab", 0 0, L_0x2a9d4f0; 1 drivers
v0x2a44860_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a448e0_0 .alias "result", 0 0, v0x2a47e50_0;
S_0x2a43fb0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a43ec0;
 .timescale 0 0;
L_0x2a9d640/d .functor NAND 1, L_0x2a9d4f0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2a9d640 .delay (20,20,20) L_0x2a9d640/d;
L_0x2a9d700/d .functor NOT 1, L_0x2a9d640, C4<0>, C4<0>, C4<0>;
L_0x2a9d700 .delay (10,10,10) L_0x2a9d700/d;
L_0x2a9d830/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a9d830 .delay (10,10,10) L_0x2a9d830/d;
L_0x2a9d8f0/d .functor NAND 1, L_0x2a9d3c0, L_0x2a9d830, C4<1>, C4<1>;
L_0x2a9d8f0 .delay (20,20,20) L_0x2a9d8f0/d;
L_0x2a9da40/d .functor NOT 1, L_0x2a9d8f0, C4<0>, C4<0>, C4<0>;
L_0x2a9da40 .delay (10,10,10) L_0x2a9da40/d;
L_0x2a9db30/d .functor NOR 1, L_0x2a9da40, L_0x2a9d700, C4<0>, C4<0>;
L_0x2a9db30 .delay (20,20,20) L_0x2a9db30/d;
L_0x2a9dcd0/d .functor NOT 1, L_0x2a9db30, C4<0>, C4<0>, C4<0>;
L_0x2a9dcd0 .delay (10,10,10) L_0x2a9dcd0/d;
v0x2a440a0_0 .net "and_in0ncom", 0 0, L_0x2a9da40; 1 drivers
v0x2a44120_0 .net "and_in1com", 0 0, L_0x2a9d700; 1 drivers
v0x2a441a0_0 .alias "in0", 0 0, v0x2a44760_0;
v0x2a44220_0 .alias "in1", 0 0, v0x2a447e0_0;
v0x2a442a0_0 .net "nand_in0ncom", 0 0, L_0x2a9d8f0; 1 drivers
v0x2a44320_0 .net "nand_in1com", 0 0, L_0x2a9d640; 1 drivers
v0x2a443a0_0 .net "ncom", 0 0, L_0x2a9d830; 1 drivers
v0x2a44420_0 .net "nor_wire", 0 0, L_0x2a9db30; 1 drivers
v0x2a444f0_0 .alias "result", 0 0, v0x2a47e50_0;
v0x2a445c0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a41900 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a41810;
 .timescale 0 0;
v0x2a43710_0 .alias "in0", 0 0, v0x2a47bc0_0;
v0x2a437c0_0 .alias "in1", 0 0, v0x2a47f60_0;
v0x2a43870_0 .alias "in2", 0 0, v0x2a47cd0_0;
v0x2a43920_0 .alias "in3", 0 0, v0x2a47e50_0;
v0x2a43a00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a43ab0_0 .alias "result", 0 0, v0x2a47a10_0;
v0x2a43b30_0 .net "sel0", 0 0, L_0x2a9fdf0; 1 drivers
v0x2a43bb0_0 .net "sel1", 0 0, L_0x2a9fe90; 1 drivers
v0x2a43c30_0 .net "sel2", 0 0, L_0x2a9ffc0; 1 drivers
v0x2a43ce0_0 .net "w0", 0 0, L_0x2a9e490; 1 drivers
v0x2a43dc0_0 .net "w1", 0 0, L_0x2a9ec10; 1 drivers
v0x2a43e40_0 .net "w2", 0 0, L_0x2a9f460; 1 drivers
S_0x2a42fc0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a41900;
 .timescale 0 0;
L_0x2a9de00/d .functor NAND 1, L_0x2a9c8f0, L_0x2a9fdf0, C4<1>, C4<1>;
L_0x2a9de00 .delay (20,20,20) L_0x2a9de00/d;
L_0x2a9dec0/d .functor NOT 1, L_0x2a9de00, C4<0>, C4<0>, C4<0>;
L_0x2a9dec0 .delay (10,10,10) L_0x2a9dec0/d;
L_0x2a9dff0/d .functor NOT 1, L_0x2a9fdf0, C4<0>, C4<0>, C4<0>;
L_0x2a9dff0 .delay (10,10,10) L_0x2a9dff0/d;
L_0x2a9e140/d .functor NAND 1, L_0x2a9bea0, L_0x2a9dff0, C4<1>, C4<1>;
L_0x2a9e140 .delay (20,20,20) L_0x2a9e140/d;
L_0x2a9e200/d .functor NOT 1, L_0x2a9e140, C4<0>, C4<0>, C4<0>;
L_0x2a9e200 .delay (10,10,10) L_0x2a9e200/d;
L_0x2a9e2f0/d .functor NOR 1, L_0x2a9e200, L_0x2a9dec0, C4<0>, C4<0>;
L_0x2a9e2f0 .delay (20,20,20) L_0x2a9e2f0/d;
L_0x2a9e490/d .functor NOT 1, L_0x2a9e2f0, C4<0>, C4<0>, C4<0>;
L_0x2a9e490 .delay (10,10,10) L_0x2a9e490/d;
v0x2a430b0_0 .net "and_in0ncom", 0 0, L_0x2a9e200; 1 drivers
v0x2a43170_0 .net "and_in1com", 0 0, L_0x2a9dec0; 1 drivers
v0x2a43210_0 .alias "in0", 0 0, v0x2a47bc0_0;
v0x2a432b0_0 .alias "in1", 0 0, v0x2a47f60_0;
v0x2a43330_0 .net "nand_in0ncom", 0 0, L_0x2a9e140; 1 drivers
v0x2a433d0_0 .net "nand_in1com", 0 0, L_0x2a9de00; 1 drivers
v0x2a43470_0 .net "ncom", 0 0, L_0x2a9dff0; 1 drivers
v0x2a43510_0 .net "nor_wire", 0 0, L_0x2a9e2f0; 1 drivers
v0x2a435b0_0 .alias "result", 0 0, v0x2a43ce0_0;
v0x2a43630_0 .alias "sel0", 0 0, v0x2a43b30_0;
S_0x2a42870 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a41900;
 .timescale 0 0;
L_0x2a9e5c0/d .functor NAND 1, L_0x2a9dcd0, L_0x2a9fdf0, C4<1>, C4<1>;
L_0x2a9e5c0 .delay (20,20,20) L_0x2a9e5c0/d;
L_0x2a9e680/d .functor NOT 1, L_0x2a9e5c0, C4<0>, C4<0>, C4<0>;
L_0x2a9e680 .delay (10,10,10) L_0x2a9e680/d;
L_0x2a9e7b0/d .functor NOT 1, L_0x2a9fdf0, C4<0>, C4<0>, C4<0>;
L_0x2a9e7b0 .delay (10,10,10) L_0x2a9e7b0/d;
L_0x2a9e870/d .functor NAND 1, L_0x2a9d290, L_0x2a9e7b0, C4<1>, C4<1>;
L_0x2a9e870 .delay (20,20,20) L_0x2a9e870/d;
L_0x2a9e980/d .functor NOT 1, L_0x2a9e870, C4<0>, C4<0>, C4<0>;
L_0x2a9e980 .delay (10,10,10) L_0x2a9e980/d;
L_0x2a9ea70/d .functor NOR 1, L_0x2a9e980, L_0x2a9e680, C4<0>, C4<0>;
L_0x2a9ea70 .delay (20,20,20) L_0x2a9ea70/d;
L_0x2a9ec10/d .functor NOT 1, L_0x2a9ea70, C4<0>, C4<0>, C4<0>;
L_0x2a9ec10 .delay (10,10,10) L_0x2a9ec10/d;
v0x2a42960_0 .net "and_in0ncom", 0 0, L_0x2a9e980; 1 drivers
v0x2a42a20_0 .net "and_in1com", 0 0, L_0x2a9e680; 1 drivers
v0x2a42ac0_0 .alias "in0", 0 0, v0x2a47cd0_0;
v0x2a42b60_0 .alias "in1", 0 0, v0x2a47e50_0;
v0x2a42be0_0 .net "nand_in0ncom", 0 0, L_0x2a9e870; 1 drivers
v0x2a42c80_0 .net "nand_in1com", 0 0, L_0x2a9e5c0; 1 drivers
v0x2a42d20_0 .net "ncom", 0 0, L_0x2a9e7b0; 1 drivers
v0x2a42dc0_0 .net "nor_wire", 0 0, L_0x2a9ea70; 1 drivers
v0x2a42e60_0 .alias "result", 0 0, v0x2a43dc0_0;
v0x2a42ee0_0 .alias "sel0", 0 0, v0x2a43b30_0;
S_0x2a42120 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a41900;
 .timescale 0 0;
L_0x2a9ed40/d .functor NAND 1, L_0x2a9ec10, L_0x2a9fe90, C4<1>, C4<1>;
L_0x2a9ed40 .delay (20,20,20) L_0x2a9ed40/d;
L_0x2a9ee90/d .functor NOT 1, L_0x2a9ed40, C4<0>, C4<0>, C4<0>;
L_0x2a9ee90 .delay (10,10,10) L_0x2a9ee90/d;
L_0x2a9efc0/d .functor NOT 1, L_0x2a9fe90, C4<0>, C4<0>, C4<0>;
L_0x2a9efc0 .delay (10,10,10) L_0x2a9efc0/d;
L_0x2a9f080/d .functor NAND 1, L_0x2a9e490, L_0x2a9efc0, C4<1>, C4<1>;
L_0x2a9f080 .delay (20,20,20) L_0x2a9f080/d;
L_0x2a9f1d0/d .functor NOT 1, L_0x2a9f080, C4<0>, C4<0>, C4<0>;
L_0x2a9f1d0 .delay (10,10,10) L_0x2a9f1d0/d;
L_0x2a9f2c0/d .functor NOR 1, L_0x2a9f1d0, L_0x2a9ee90, C4<0>, C4<0>;
L_0x2a9f2c0 .delay (20,20,20) L_0x2a9f2c0/d;
L_0x2a9f460/d .functor NOT 1, L_0x2a9f2c0, C4<0>, C4<0>, C4<0>;
L_0x2a9f460 .delay (10,10,10) L_0x2a9f460/d;
v0x2a42210_0 .net "and_in0ncom", 0 0, L_0x2a9f1d0; 1 drivers
v0x2a422d0_0 .net "and_in1com", 0 0, L_0x2a9ee90; 1 drivers
v0x2a42370_0 .alias "in0", 0 0, v0x2a43ce0_0;
v0x2a42410_0 .alias "in1", 0 0, v0x2a43dc0_0;
v0x2a42490_0 .net "nand_in0ncom", 0 0, L_0x2a9f080; 1 drivers
v0x2a42530_0 .net "nand_in1com", 0 0, L_0x2a9ed40; 1 drivers
v0x2a425d0_0 .net "ncom", 0 0, L_0x2a9efc0; 1 drivers
v0x2a42670_0 .net "nor_wire", 0 0, L_0x2a9f2c0; 1 drivers
v0x2a42710_0 .alias "result", 0 0, v0x2a43e40_0;
v0x2a42790_0 .alias "sel0", 0 0, v0x2a43bb0_0;
S_0x2a419f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a41900;
 .timescale 0 0;
L_0x2a9f590/d .functor NAND 1, C4<0>, L_0x2a9ffc0, C4<1>, C4<1>;
L_0x2a9f590 .delay (20,20,20) L_0x2a9f590/d;
L_0x2a9f6f0/d .functor NOT 1, L_0x2a9f590, C4<0>, C4<0>, C4<0>;
L_0x2a9f6f0 .delay (10,10,10) L_0x2a9f6f0/d;
L_0x2a9f820/d .functor NOT 1, L_0x2a9ffc0, C4<0>, C4<0>, C4<0>;
L_0x2a9f820 .delay (10,10,10) L_0x2a9f820/d;
L_0x2a9f8e0/d .functor NAND 1, L_0x2a9f460, L_0x2a9f820, C4<1>, C4<1>;
L_0x2a9f8e0 .delay (20,20,20) L_0x2a9f8e0/d;
L_0x2a9fa30/d .functor NOT 1, L_0x2a9f8e0, C4<0>, C4<0>, C4<0>;
L_0x2a9fa30 .delay (10,10,10) L_0x2a9fa30/d;
L_0x2a9fb20/d .functor NOR 1, L_0x2a9fa30, L_0x2a9f6f0, C4<0>, C4<0>;
L_0x2a9fb20 .delay (20,20,20) L_0x2a9fb20/d;
L_0x2a9fcc0/d .functor NOT 1, L_0x2a9fb20, C4<0>, C4<0>, C4<0>;
L_0x2a9fcc0 .delay (10,10,10) L_0x2a9fcc0/d;
v0x2a41ae0_0 .net "and_in0ncom", 0 0, L_0x2a9fa30; 1 drivers
v0x2a41b60_0 .net "and_in1com", 0 0, L_0x2a9f6f0; 1 drivers
v0x2a41c00_0 .alias "in0", 0 0, v0x2a43e40_0;
v0x2a41ca0_0 .alias "in1", 0 0, v0x2a43a00_0;
v0x2a41d20_0 .net "nand_in0ncom", 0 0, L_0x2a9f8e0; 1 drivers
v0x2a41dc0_0 .net "nand_in1com", 0 0, L_0x2a9f590; 1 drivers
v0x2a41ea0_0 .net "ncom", 0 0, L_0x2a9f820; 1 drivers
v0x2a41f40_0 .net "nor_wire", 0 0, L_0x2a9fb20; 1 drivers
v0x2a41fe0_0 .alias "result", 0 0, v0x2a47a10_0;
v0x2a42080_0 .alias "sel0", 0 0, v0x2a43c30_0;
S_0x2a3a530 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a38f48 .param/l "i" 2 105, +C4<0101>;
S_0x2a3a660 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a3a530;
 .timescale 0 0;
L_0x2aa0260/d .functor NOT 1, L_0x2aa60c0, C4<0>, C4<0>, C4<0>;
L_0x2aa0260 .delay (10,10,10) L_0x2aa0260/d;
v0x2a40be0_0 .net "carryin", 0 0, L_0x2aa6000; 1 drivers
v0x2a40c80_0 .net "carryout", 0 0, L_0x2aa1ed0; 1 drivers
v0x2a40d00_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a40d80_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a40e00_0 .net "notB", 0 0, L_0x2aa0260; 1 drivers
v0x2a40e80_0 .net "operandA", 0 0, L_0x2aa0720; 1 drivers
v0x2a40f00_0 .net "operandB", 0 0, L_0x2aa60c0; 1 drivers
v0x2a41010_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a41090_0 .net "result", 0 0, L_0x2aa59c0; 1 drivers
v0x2a41160_0 .net "trueB", 0 0, L_0x2aa0d10; 1 drivers
v0x2a41240_0 .net "wAddSub", 0 0, L_0x2aa1830; 1 drivers
v0x2a41350_0 .net "wNandAnd", 0 0, L_0x2aa2f90; 1 drivers
v0x2a414d0_0 .net "wNorOr", 0 0, L_0x2aa39d0; 1 drivers
v0x2a415e0_0 .net "wXor", 0 0, L_0x2aa2530; 1 drivers
L_0x2aa5af0 .part v0x2a6b7d0_0, 0, 1;
L_0x2aa5b90 .part v0x2a6b7d0_0, 1, 1;
L_0x2aa5cc0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a40410 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a3a660;
 .timescale 0 0;
L_0x2aa0430/d .functor NAND 1, L_0x2aa0260, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2aa0430 .delay (20,20,20) L_0x2aa0430/d;
L_0x2aa07d0/d .functor NOT 1, L_0x2aa0430, C4<0>, C4<0>, C4<0>;
L_0x2aa07d0 .delay (10,10,10) L_0x2aa07d0/d;
L_0x2aa08b0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2aa08b0 .delay (10,10,10) L_0x2aa08b0/d;
L_0x2aa0970/d .functor NAND 1, L_0x2aa60c0, L_0x2aa08b0, C4<1>, C4<1>;
L_0x2aa0970 .delay (20,20,20) L_0x2aa0970/d;
L_0x2aa0a80/d .functor NOT 1, L_0x2aa0970, C4<0>, C4<0>, C4<0>;
L_0x2aa0a80 .delay (10,10,10) L_0x2aa0a80/d;
L_0x2aa0b70/d .functor NOR 1, L_0x2aa0a80, L_0x2aa07d0, C4<0>, C4<0>;
L_0x2aa0b70 .delay (20,20,20) L_0x2aa0b70/d;
L_0x2aa0d10/d .functor NOT 1, L_0x2aa0b70, C4<0>, C4<0>, C4<0>;
L_0x2aa0d10 .delay (10,10,10) L_0x2aa0d10/d;
v0x2a40500_0 .net "and_in0ncom", 0 0, L_0x2aa0a80; 1 drivers
v0x2a405c0_0 .net "and_in1com", 0 0, L_0x2aa07d0; 1 drivers
v0x2a40660_0 .alias "in0", 0 0, v0x2a40f00_0;
v0x2a406e0_0 .alias "in1", 0 0, v0x2a40e00_0;
v0x2a40760_0 .net "nand_in0ncom", 0 0, L_0x2aa0970; 1 drivers
v0x2a40800_0 .net "nand_in1com", 0 0, L_0x2aa0430; 1 drivers
v0x2a408a0_0 .net "ncom", 0 0, L_0x2aa08b0; 1 drivers
v0x2a40940_0 .net "nor_wire", 0 0, L_0x2aa0b70; 1 drivers
v0x2a40a30_0 .alias "result", 0 0, v0x2a41160_0;
v0x2a40b00_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29eab70 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a3a660;
 .timescale 0 0;
L_0x2aa1940/d .functor NAND 1, L_0x2aa0720, L_0x2aa0d10, C4<1>, C4<1>;
L_0x2aa1940 .delay (20,20,20) L_0x2aa1940/d;
L_0x2aa1ab0/d .functor NOT 1, L_0x2aa1940, C4<0>, C4<0>, C4<0>;
L_0x2aa1ab0 .delay (10,10,10) L_0x2aa1ab0/d;
L_0x2aa1bc0/d .functor NAND 1, L_0x2aa6000, L_0x2aa1290, C4<1>, C4<1>;
L_0x2aa1bc0 .delay (20,20,20) L_0x2aa1bc0/d;
L_0x2aa1c80/d .functor NOT 1, L_0x2aa1bc0, C4<0>, C4<0>, C4<0>;
L_0x2aa1c80 .delay (10,10,10) L_0x2aa1c80/d;
L_0x2aa1d90/d .functor NOR 1, L_0x2aa1c80, L_0x2aa1ab0, C4<0>, C4<0>;
L_0x2aa1d90 .delay (20,20,20) L_0x2aa1d90/d;
L_0x2aa1ed0/d .functor NOT 1, L_0x2aa1d90, C4<0>, C4<0>, C4<0>;
L_0x2aa1ed0 .delay (10,10,10) L_0x2aa1ed0/d;
v0x2a3fd00_0 .alias "a", 0 0, v0x2a40e80_0;
v0x2a3fe10_0 .net "and_ab", 0 0, L_0x2aa1ab0; 1 drivers
v0x2a3feb0_0 .net "and_xor_ab_c", 0 0, L_0x2aa1c80; 1 drivers
v0x2a3ff50_0 .alias "b", 0 0, v0x2a41160_0;
v0x2a3ffd0_0 .alias "carryin", 0 0, v0x2a40be0_0;
v0x2a40050_0 .alias "carryout", 0 0, v0x2a40c80_0;
v0x2a40110_0 .net "nand_ab", 0 0, L_0x2aa1940; 1 drivers
v0x2a40190_0 .net "nand_xor_ab_c", 0 0, L_0x2aa1bc0; 1 drivers
v0x2a40210_0 .net "nco", 0 0, L_0x2aa1d90; 1 drivers
v0x2a402b0_0 .alias "sum", 0 0, v0x2a41240_0;
v0x2a40390_0 .net "xor_ab", 0 0, L_0x2aa1290; 1 drivers
S_0x2a3f7b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29eab70;
 .timescale 0 0;
L_0x2aa0e80/d .functor NAND 1, L_0x2aa0720, L_0x2aa0d10, C4<1>, C4<1>;
L_0x2aa0e80 .delay (20,20,20) L_0x2aa0e80/d;
L_0x2aa0f40/d .functor NOR 1, L_0x2aa0720, L_0x2aa0d10, C4<0>, C4<0>;
L_0x2aa0f40 .delay (20,20,20) L_0x2aa0f40/d;
L_0x2aa1020/d .functor NOT 1, L_0x2aa0f40, C4<0>, C4<0>, C4<0>;
L_0x2aa1020 .delay (10,10,10) L_0x2aa1020/d;
L_0x2aa1130/d .functor NAND 1, L_0x2aa1020, L_0x2aa0e80, C4<1>, C4<1>;
L_0x2aa1130 .delay (20,20,20) L_0x2aa1130/d;
L_0x2aa1290/d .functor NOT 1, L_0x2aa1130, C4<0>, C4<0>, C4<0>;
L_0x2aa1290 .delay (10,10,10) L_0x2aa1290/d;
v0x2a3f8a0_0 .alias "a", 0 0, v0x2a40e80_0;
v0x2a3f940_0 .alias "b", 0 0, v0x2a41160_0;
v0x2a3f9e0_0 .net "nand_ab", 0 0, L_0x2aa0e80; 1 drivers
v0x2a3fa80_0 .net "nor_ab", 0 0, L_0x2aa0f40; 1 drivers
v0x2a3fb00_0 .net "nxor_ab", 0 0, L_0x2aa1130; 1 drivers
v0x2a3fba0_0 .net "or_ab", 0 0, L_0x2aa1020; 1 drivers
v0x2a3fc80_0 .alias "result", 0 0, v0x2a40390_0;
S_0x29eac60 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29eab70;
 .timescale 0 0;
L_0x2aa13a0/d .functor NAND 1, L_0x2aa1290, L_0x2aa6000, C4<1>, C4<1>;
L_0x2aa13a0 .delay (20,20,20) L_0x2aa13a0/d;
L_0x2aa14f0/d .functor NOR 1, L_0x2aa1290, L_0x2aa6000, C4<0>, C4<0>;
L_0x2aa14f0 .delay (20,20,20) L_0x2aa14f0/d;
L_0x2aa1660/d .functor NOT 1, L_0x2aa14f0, C4<0>, C4<0>, C4<0>;
L_0x2aa1660 .delay (10,10,10) L_0x2aa1660/d;
L_0x2aa1720/d .functor NAND 1, L_0x2aa1660, L_0x2aa13a0, C4<1>, C4<1>;
L_0x2aa1720 .delay (20,20,20) L_0x2aa1720/d;
L_0x2aa1830/d .functor NOT 1, L_0x2aa1720, C4<0>, C4<0>, C4<0>;
L_0x2aa1830 .delay (10,10,10) L_0x2aa1830/d;
v0x2a3f360_0 .alias "a", 0 0, v0x2a40390_0;
v0x2a3f3e0_0 .alias "b", 0 0, v0x2a40be0_0;
v0x2a3f460_0 .net "nand_ab", 0 0, L_0x2aa13a0; 1 drivers
v0x2a3f4e0_0 .net "nor_ab", 0 0, L_0x2aa14f0; 1 drivers
v0x2a3f560_0 .net "nxor_ab", 0 0, L_0x2aa1720; 1 drivers
v0x2a3f600_0 .net "or_ab", 0 0, L_0x2aa1660; 1 drivers
v0x2a3f6e0_0 .alias "result", 0 0, v0x2a41240_0;
S_0x29ea620 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a3a660;
 .timescale 0 0;
L_0x2aa2090/d .functor NAND 1, L_0x2aa0720, L_0x2aa60c0, C4<1>, C4<1>;
L_0x2aa2090 .delay (20,20,20) L_0x2aa2090/d;
L_0x2aa2150/d .functor NOR 1, L_0x2aa0720, L_0x2aa60c0, C4<0>, C4<0>;
L_0x2aa2150 .delay (20,20,20) L_0x2aa2150/d;
L_0x2aa22e0/d .functor NOT 1, L_0x2aa2150, C4<0>, C4<0>, C4<0>;
L_0x2aa22e0 .delay (10,10,10) L_0x2aa22e0/d;
L_0x2aa23d0/d .functor NAND 1, L_0x2aa22e0, L_0x2aa2090, C4<1>, C4<1>;
L_0x2aa23d0 .delay (20,20,20) L_0x2aa23d0/d;
L_0x2aa2530/d .functor NOT 1, L_0x2aa23d0, C4<0>, C4<0>, C4<0>;
L_0x2aa2530 .delay (10,10,10) L_0x2aa2530/d;
v0x29ea710_0 .alias "a", 0 0, v0x2a40e80_0;
v0x29ea790_0 .alias "b", 0 0, v0x2a40f00_0;
v0x29ea860_0 .net "nand_ab", 0 0, L_0x2aa2090; 1 drivers
v0x29ea8e0_0 .net "nor_ab", 0 0, L_0x2aa2150; 1 drivers
v0x29ea960_0 .net "nxor_ab", 0 0, L_0x2aa23d0; 1 drivers
v0x29ea9e0_0 .net "or_ab", 0 0, L_0x2aa22e0; 1 drivers
v0x29eaaa0_0 .alias "result", 0 0, v0x2a415e0_0;
S_0x2a3d7e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a3a660;
 .timescale 0 0;
L_0x2aa2680/d .functor NAND 1, L_0x2aa0720, L_0x2aa60c0, C4<1>, C4<1>;
L_0x2aa2680 .delay (20,20,20) L_0x2aa2680/d;
L_0x2aa27b0/d .functor NOT 1, L_0x2aa2680, C4<0>, C4<0>, C4<0>;
L_0x2aa27b0 .delay (10,10,10) L_0x2aa27b0/d;
v0x2a3e050_0 .alias "a", 0 0, v0x2a40e80_0;
v0x2a3e0f0_0 .net "and_ab", 0 0, L_0x2aa27b0; 1 drivers
v0x2a3e170_0 .alias "b", 0 0, v0x2a40f00_0;
v0x2a3e1f0_0 .net "nand_ab", 0 0, L_0x2aa2680; 1 drivers
v0x2a3e2d0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29ea5a0_0 .alias "result", 0 0, v0x2a41350_0;
S_0x2a3d8d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a3d7e0;
 .timescale 0 0;
L_0x2aa2900/d .functor NAND 1, L_0x2aa27b0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aa2900 .delay (20,20,20) L_0x2aa2900/d;
L_0x2aa29c0/d .functor NOT 1, L_0x2aa2900, C4<0>, C4<0>, C4<0>;
L_0x2aa29c0 .delay (10,10,10) L_0x2aa29c0/d;
L_0x2aa2af0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aa2af0 .delay (10,10,10) L_0x2aa2af0/d;
L_0x2aa2bb0/d .functor NAND 1, L_0x2aa2680, L_0x2aa2af0, C4<1>, C4<1>;
L_0x2aa2bb0 .delay (20,20,20) L_0x2aa2bb0/d;
L_0x2aa2d00/d .functor NOT 1, L_0x2aa2bb0, C4<0>, C4<0>, C4<0>;
L_0x2aa2d00 .delay (10,10,10) L_0x2aa2d00/d;
L_0x2aa2df0/d .functor NOR 1, L_0x2aa2d00, L_0x2aa29c0, C4<0>, C4<0>;
L_0x2aa2df0 .delay (20,20,20) L_0x2aa2df0/d;
L_0x2aa2f90/d .functor NOT 1, L_0x2aa2df0, C4<0>, C4<0>, C4<0>;
L_0x2aa2f90 .delay (10,10,10) L_0x2aa2f90/d;
v0x2a3d9c0_0 .net "and_in0ncom", 0 0, L_0x2aa2d00; 1 drivers
v0x2a3da40_0 .net "and_in1com", 0 0, L_0x2aa29c0; 1 drivers
v0x2a3dac0_0 .alias "in0", 0 0, v0x2a3e1f0_0;
v0x2a3db60_0 .alias "in1", 0 0, v0x2a3e0f0_0;
v0x2a3dbe0_0 .net "nand_in0ncom", 0 0, L_0x2aa2bb0; 1 drivers
v0x2a3dc80_0 .net "nand_in1com", 0 0, L_0x2aa2900; 1 drivers
v0x2a3dd60_0 .net "ncom", 0 0, L_0x2aa2af0; 1 drivers
v0x2a3de00_0 .net "nor_wire", 0 0, L_0x2aa2df0; 1 drivers
v0x2a3dea0_0 .alias "result", 0 0, v0x2a41350_0;
v0x2a3df70_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a3cd40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a3a660;
 .timescale 0 0;
L_0x2aa30c0/d .functor NOR 1, L_0x2aa0720, L_0x2aa60c0, C4<0>, C4<0>;
L_0x2aa30c0 .delay (20,20,20) L_0x2aa30c0/d;
L_0x2aa31f0/d .functor NOT 1, L_0x2aa30c0, C4<0>, C4<0>, C4<0>;
L_0x2aa31f0 .delay (10,10,10) L_0x2aa31f0/d;
v0x2a3d4c0_0 .alias "a", 0 0, v0x2a40e80_0;
v0x2a3d540_0 .alias "b", 0 0, v0x2a40f00_0;
v0x2a3d5e0_0 .net "nor_ab", 0 0, L_0x2aa30c0; 1 drivers
v0x2a3d660_0 .net "or_ab", 0 0, L_0x2aa31f0; 1 drivers
v0x2a3d6e0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a3d760_0 .alias "result", 0 0, v0x2a414d0_0;
S_0x2a3ce30 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a3cd40;
 .timescale 0 0;
L_0x2aa3340/d .functor NAND 1, L_0x2aa31f0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aa3340 .delay (20,20,20) L_0x2aa3340/d;
L_0x2aa3400/d .functor NOT 1, L_0x2aa3340, C4<0>, C4<0>, C4<0>;
L_0x2aa3400 .delay (10,10,10) L_0x2aa3400/d;
L_0x2aa3530/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aa3530 .delay (10,10,10) L_0x2aa3530/d;
L_0x2aa35f0/d .functor NAND 1, L_0x2aa30c0, L_0x2aa3530, C4<1>, C4<1>;
L_0x2aa35f0 .delay (20,20,20) L_0x2aa35f0/d;
L_0x2aa3740/d .functor NOT 1, L_0x2aa35f0, C4<0>, C4<0>, C4<0>;
L_0x2aa3740 .delay (10,10,10) L_0x2aa3740/d;
L_0x2aa3830/d .functor NOR 1, L_0x2aa3740, L_0x2aa3400, C4<0>, C4<0>;
L_0x2aa3830 .delay (20,20,20) L_0x2aa3830/d;
L_0x2aa39d0/d .functor NOT 1, L_0x2aa3830, C4<0>, C4<0>, C4<0>;
L_0x2aa39d0 .delay (10,10,10) L_0x2aa39d0/d;
v0x2a3cf20_0 .net "and_in0ncom", 0 0, L_0x2aa3740; 1 drivers
v0x2a3cfa0_0 .net "and_in1com", 0 0, L_0x2aa3400; 1 drivers
v0x2a3d020_0 .alias "in0", 0 0, v0x2a3d5e0_0;
v0x2a3d0a0_0 .alias "in1", 0 0, v0x2a3d660_0;
v0x2a3d120_0 .net "nand_in0ncom", 0 0, L_0x2aa35f0; 1 drivers
v0x2a3d1a0_0 .net "nand_in1com", 0 0, L_0x2aa3340; 1 drivers
v0x2a3d220_0 .net "ncom", 0 0, L_0x2aa3530; 1 drivers
v0x2a3d2a0_0 .net "nor_wire", 0 0, L_0x2aa3830; 1 drivers
v0x2a3d370_0 .alias "result", 0 0, v0x2a414d0_0;
v0x2a3d440_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a3a750 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a3a660;
 .timescale 0 0;
v0x2a3c590_0 .alias "in0", 0 0, v0x2a41240_0;
v0x2a3c640_0 .alias "in1", 0 0, v0x2a415e0_0;
v0x2a3c6f0_0 .alias "in2", 0 0, v0x2a41350_0;
v0x2a3c7a0_0 .alias "in3", 0 0, v0x2a414d0_0;
v0x2a3c880_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a3c930_0 .alias "result", 0 0, v0x2a41090_0;
v0x2a3c9b0_0 .net "sel0", 0 0, L_0x2aa5af0; 1 drivers
v0x2a3ca30_0 .net "sel1", 0 0, L_0x2aa5b90; 1 drivers
v0x2a3cab0_0 .net "sel2", 0 0, L_0x2aa5cc0; 1 drivers
v0x2a3cb60_0 .net "w0", 0 0, L_0x2aa4190; 1 drivers
v0x2a3cc40_0 .net "w1", 0 0, L_0x2aa4910; 1 drivers
v0x2a3ccc0_0 .net "w2", 0 0, L_0x2aa5160; 1 drivers
S_0x2a3be10 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a3a750;
 .timescale 0 0;
L_0x2aa3b00/d .functor NAND 1, L_0x2aa2530, L_0x2aa5af0, C4<1>, C4<1>;
L_0x2aa3b00 .delay (20,20,20) L_0x2aa3b00/d;
L_0x2aa3bc0/d .functor NOT 1, L_0x2aa3b00, C4<0>, C4<0>, C4<0>;
L_0x2aa3bc0 .delay (10,10,10) L_0x2aa3bc0/d;
L_0x2aa3cf0/d .functor NOT 1, L_0x2aa5af0, C4<0>, C4<0>, C4<0>;
L_0x2aa3cf0 .delay (10,10,10) L_0x2aa3cf0/d;
L_0x2aa3e40/d .functor NAND 1, L_0x2aa1830, L_0x2aa3cf0, C4<1>, C4<1>;
L_0x2aa3e40 .delay (20,20,20) L_0x2aa3e40/d;
L_0x2aa3f00/d .functor NOT 1, L_0x2aa3e40, C4<0>, C4<0>, C4<0>;
L_0x2aa3f00 .delay (10,10,10) L_0x2aa3f00/d;
L_0x2aa3ff0/d .functor NOR 1, L_0x2aa3f00, L_0x2aa3bc0, C4<0>, C4<0>;
L_0x2aa3ff0 .delay (20,20,20) L_0x2aa3ff0/d;
L_0x2aa4190/d .functor NOT 1, L_0x2aa3ff0, C4<0>, C4<0>, C4<0>;
L_0x2aa4190 .delay (10,10,10) L_0x2aa4190/d;
v0x2a3bf00_0 .net "and_in0ncom", 0 0, L_0x2aa3f00; 1 drivers
v0x2a3bfc0_0 .net "and_in1com", 0 0, L_0x2aa3bc0; 1 drivers
v0x2a3c060_0 .alias "in0", 0 0, v0x2a41240_0;
v0x2a3c100_0 .alias "in1", 0 0, v0x2a415e0_0;
v0x2a3c180_0 .net "nand_in0ncom", 0 0, L_0x2aa3e40; 1 drivers
v0x2a3c220_0 .net "nand_in1com", 0 0, L_0x2aa3b00; 1 drivers
v0x2a3c2c0_0 .net "ncom", 0 0, L_0x2aa3cf0; 1 drivers
v0x2a3c360_0 .net "nor_wire", 0 0, L_0x2aa3ff0; 1 drivers
v0x2a3c400_0 .alias "result", 0 0, v0x2a3cb60_0;
v0x2a3c480_0 .alias "sel0", 0 0, v0x2a3c9b0_0;
S_0x2a3b6c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a3a750;
 .timescale 0 0;
L_0x2aa42c0/d .functor NAND 1, L_0x2aa39d0, L_0x2aa5af0, C4<1>, C4<1>;
L_0x2aa42c0 .delay (20,20,20) L_0x2aa42c0/d;
L_0x2aa4380/d .functor NOT 1, L_0x2aa42c0, C4<0>, C4<0>, C4<0>;
L_0x2aa4380 .delay (10,10,10) L_0x2aa4380/d;
L_0x2aa44b0/d .functor NOT 1, L_0x2aa5af0, C4<0>, C4<0>, C4<0>;
L_0x2aa44b0 .delay (10,10,10) L_0x2aa44b0/d;
L_0x2aa4570/d .functor NAND 1, L_0x2aa2f90, L_0x2aa44b0, C4<1>, C4<1>;
L_0x2aa4570 .delay (20,20,20) L_0x2aa4570/d;
L_0x2aa4680/d .functor NOT 1, L_0x2aa4570, C4<0>, C4<0>, C4<0>;
L_0x2aa4680 .delay (10,10,10) L_0x2aa4680/d;
L_0x2aa4770/d .functor NOR 1, L_0x2aa4680, L_0x2aa4380, C4<0>, C4<0>;
L_0x2aa4770 .delay (20,20,20) L_0x2aa4770/d;
L_0x2aa4910/d .functor NOT 1, L_0x2aa4770, C4<0>, C4<0>, C4<0>;
L_0x2aa4910 .delay (10,10,10) L_0x2aa4910/d;
v0x2a3b7b0_0 .net "and_in0ncom", 0 0, L_0x2aa4680; 1 drivers
v0x2a3b870_0 .net "and_in1com", 0 0, L_0x2aa4380; 1 drivers
v0x2a3b910_0 .alias "in0", 0 0, v0x2a41350_0;
v0x2a3b9b0_0 .alias "in1", 0 0, v0x2a414d0_0;
v0x2a3ba30_0 .net "nand_in0ncom", 0 0, L_0x2aa4570; 1 drivers
v0x2a3bad0_0 .net "nand_in1com", 0 0, L_0x2aa42c0; 1 drivers
v0x2a3bb70_0 .net "ncom", 0 0, L_0x2aa44b0; 1 drivers
v0x2a3bc10_0 .net "nor_wire", 0 0, L_0x2aa4770; 1 drivers
v0x2a3bcb0_0 .alias "result", 0 0, v0x2a3cc40_0;
v0x2a3bd30_0 .alias "sel0", 0 0, v0x2a3c9b0_0;
S_0x2a3af70 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a3a750;
 .timescale 0 0;
L_0x2aa4a40/d .functor NAND 1, L_0x2aa4910, L_0x2aa5b90, C4<1>, C4<1>;
L_0x2aa4a40 .delay (20,20,20) L_0x2aa4a40/d;
L_0x2aa4b90/d .functor NOT 1, L_0x2aa4a40, C4<0>, C4<0>, C4<0>;
L_0x2aa4b90 .delay (10,10,10) L_0x2aa4b90/d;
L_0x2aa4cc0/d .functor NOT 1, L_0x2aa5b90, C4<0>, C4<0>, C4<0>;
L_0x2aa4cc0 .delay (10,10,10) L_0x2aa4cc0/d;
L_0x2aa4d80/d .functor NAND 1, L_0x2aa4190, L_0x2aa4cc0, C4<1>, C4<1>;
L_0x2aa4d80 .delay (20,20,20) L_0x2aa4d80/d;
L_0x2aa4ed0/d .functor NOT 1, L_0x2aa4d80, C4<0>, C4<0>, C4<0>;
L_0x2aa4ed0 .delay (10,10,10) L_0x2aa4ed0/d;
L_0x2aa4fc0/d .functor NOR 1, L_0x2aa4ed0, L_0x2aa4b90, C4<0>, C4<0>;
L_0x2aa4fc0 .delay (20,20,20) L_0x2aa4fc0/d;
L_0x2aa5160/d .functor NOT 1, L_0x2aa4fc0, C4<0>, C4<0>, C4<0>;
L_0x2aa5160 .delay (10,10,10) L_0x2aa5160/d;
v0x2a3b060_0 .net "and_in0ncom", 0 0, L_0x2aa4ed0; 1 drivers
v0x2a3b120_0 .net "and_in1com", 0 0, L_0x2aa4b90; 1 drivers
v0x2a3b1c0_0 .alias "in0", 0 0, v0x2a3cb60_0;
v0x2a3b260_0 .alias "in1", 0 0, v0x2a3cc40_0;
v0x2a3b2e0_0 .net "nand_in0ncom", 0 0, L_0x2aa4d80; 1 drivers
v0x2a3b380_0 .net "nand_in1com", 0 0, L_0x2aa4a40; 1 drivers
v0x2a3b420_0 .net "ncom", 0 0, L_0x2aa4cc0; 1 drivers
v0x2a3b4c0_0 .net "nor_wire", 0 0, L_0x2aa4fc0; 1 drivers
v0x2a3b560_0 .alias "result", 0 0, v0x2a3ccc0_0;
v0x2a3b5e0_0 .alias "sel0", 0 0, v0x2a3ca30_0;
S_0x2a3a840 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a3a750;
 .timescale 0 0;
L_0x2aa5290/d .functor NAND 1, C4<0>, L_0x2aa5cc0, C4<1>, C4<1>;
L_0x2aa5290 .delay (20,20,20) L_0x2aa5290/d;
L_0x2aa53f0/d .functor NOT 1, L_0x2aa5290, C4<0>, C4<0>, C4<0>;
L_0x2aa53f0 .delay (10,10,10) L_0x2aa53f0/d;
L_0x2aa5520/d .functor NOT 1, L_0x2aa5cc0, C4<0>, C4<0>, C4<0>;
L_0x2aa5520 .delay (10,10,10) L_0x2aa5520/d;
L_0x2aa55e0/d .functor NAND 1, L_0x2aa5160, L_0x2aa5520, C4<1>, C4<1>;
L_0x2aa55e0 .delay (20,20,20) L_0x2aa55e0/d;
L_0x2aa5730/d .functor NOT 1, L_0x2aa55e0, C4<0>, C4<0>, C4<0>;
L_0x2aa5730 .delay (10,10,10) L_0x2aa5730/d;
L_0x2aa5820/d .functor NOR 1, L_0x2aa5730, L_0x2aa53f0, C4<0>, C4<0>;
L_0x2aa5820 .delay (20,20,20) L_0x2aa5820/d;
L_0x2aa59c0/d .functor NOT 1, L_0x2aa5820, C4<0>, C4<0>, C4<0>;
L_0x2aa59c0 .delay (10,10,10) L_0x2aa59c0/d;
v0x2a3a930_0 .net "and_in0ncom", 0 0, L_0x2aa5730; 1 drivers
v0x2a3a9b0_0 .net "and_in1com", 0 0, L_0x2aa53f0; 1 drivers
v0x2a3aa50_0 .alias "in0", 0 0, v0x2a3ccc0_0;
v0x2a3aaf0_0 .alias "in1", 0 0, v0x2a3c880_0;
v0x2a3ab70_0 .net "nand_in0ncom", 0 0, L_0x2aa55e0; 1 drivers
v0x2a3ac10_0 .net "nand_in1com", 0 0, L_0x2aa5290; 1 drivers
v0x2a3acf0_0 .net "ncom", 0 0, L_0x2aa5520; 1 drivers
v0x2a3ad90_0 .net "nor_wire", 0 0, L_0x2aa5820; 1 drivers
v0x2a3ae30_0 .alias "result", 0 0, v0x2a41090_0;
v0x2a3aed0_0 .alias "sel0", 0 0, v0x2a3cab0_0;
S_0x2a33bd0 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a325c8 .param/l "i" 2 105, +C4<0110>;
S_0x2a33d00 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a33bd0;
 .timescale 0 0;
L_0x2aa6230/d .functor NOT 1, L_0x2aabbb0, C4<0>, C4<0>, C4<0>;
L_0x2aa6230 .delay (10,10,10) L_0x2aa6230/d;
v0x2a39a30_0 .net "carryin", 0 0, L_0x2aabe20; 1 drivers
v0x2a39ad0_0 .net "carryout", 0 0, L_0x2aa7ac0; 1 drivers
v0x2a39b50_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a39bd0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a39c50_0 .net "notB", 0 0, L_0x2aa6230; 1 drivers
v0x2a39cd0_0 .net "operandA", 0 0, L_0x2aabc90; 1 drivers
v0x2a39d50_0 .net "operandB", 0 0, L_0x2aabbb0; 1 drivers
v0x2a39e60_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a39ee0_0 .net "result", 0 0, L_0x2aab5b0; 1 drivers
v0x2a39fb0_0 .net "trueB", 0 0, L_0x2aa68e0; 1 drivers
v0x2a3a090_0 .net "wAddSub", 0 0, L_0x2aa7400; 1 drivers
v0x2a3a1a0_0 .net "wNandAnd", 0 0, L_0x2aa8b80; 1 drivers
v0x2a3a320_0 .net "wNorOr", 0 0, L_0x2aa95c0; 1 drivers
v0x2a3a430_0 .net "wXor", 0 0, L_0x2aa8120; 1 drivers
L_0x2aab6e0 .part v0x2a6b7d0_0, 0, 1;
L_0x2aab780 .part v0x2a6b7d0_0, 1, 1;
L_0x2aab8b0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a39260 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a33d00;
 .timescale 0 0;
L_0x2aa6310/d .functor NAND 1, L_0x2aa6230, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2aa6310 .delay (20,20,20) L_0x2aa6310/d;
L_0x2aa63f0/d .functor NOT 1, L_0x2aa6310, C4<0>, C4<0>, C4<0>;
L_0x2aa63f0 .delay (10,10,10) L_0x2aa63f0/d;
L_0x2aa64d0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2aa64d0 .delay (10,10,10) L_0x2aa64d0/d;
L_0x2aa6590/d .functor NAND 1, L_0x2aabbb0, L_0x2aa64d0, C4<1>, C4<1>;
L_0x2aa6590 .delay (20,20,20) L_0x2aa6590/d;
L_0x2aa6650/d .functor NOT 1, L_0x2aa6590, C4<0>, C4<0>, C4<0>;
L_0x2aa6650 .delay (10,10,10) L_0x2aa6650/d;
L_0x2aa6740/d .functor NOR 1, L_0x2aa6650, L_0x2aa63f0, C4<0>, C4<0>;
L_0x2aa6740 .delay (20,20,20) L_0x2aa6740/d;
L_0x2aa68e0/d .functor NOT 1, L_0x2aa6740, C4<0>, C4<0>, C4<0>;
L_0x2aa68e0 .delay (10,10,10) L_0x2aa68e0/d;
v0x2a39350_0 .net "and_in0ncom", 0 0, L_0x2aa6650; 1 drivers
v0x2a393f0_0 .net "and_in1com", 0 0, L_0x2aa63f0; 1 drivers
v0x2a39490_0 .alias "in0", 0 0, v0x2a39d50_0;
v0x2a39510_0 .alias "in1", 0 0, v0x2a39c50_0;
v0x2a395b0_0 .net "nand_in0ncom", 0 0, L_0x2aa6590; 1 drivers
v0x2a39650_0 .net "nand_in1com", 0 0, L_0x2aa6310; 1 drivers
v0x2a396f0_0 .net "ncom", 0 0, L_0x2aa64d0; 1 drivers
v0x2a39790_0 .net "nor_wire", 0 0, L_0x2aa6740; 1 drivers
v0x2a39880_0 .alias "result", 0 0, v0x2a39fb0_0;
v0x2a39950_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a37f90 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a33d00;
 .timescale 0 0;
L_0x2aa7510/d .functor NAND 1, L_0x2aabc90, L_0x2aa68e0, C4<1>, C4<1>;
L_0x2aa7510 .delay (20,20,20) L_0x2aa7510/d;
L_0x2aa7680/d .functor NOT 1, L_0x2aa7510, C4<0>, C4<0>, C4<0>;
L_0x2aa7680 .delay (10,10,10) L_0x2aa7680/d;
L_0x2aa7790/d .functor NAND 1, L_0x2aabe20, L_0x2aa6e60, C4<1>, C4<1>;
L_0x2aa7790 .delay (20,20,20) L_0x2aa7790/d;
L_0x2aa7850/d .functor NOT 1, L_0x2aa7790, C4<0>, C4<0>, C4<0>;
L_0x2aa7850 .delay (10,10,10) L_0x2aa7850/d;
L_0x2aa7960/d .functor NOR 1, L_0x2aa7850, L_0x2aa7680, C4<0>, C4<0>;
L_0x2aa7960 .delay (20,20,20) L_0x2aa7960/d;
L_0x2aa7ac0/d .functor NOT 1, L_0x2aa7960, C4<0>, C4<0>, C4<0>;
L_0x2aa7ac0 .delay (10,10,10) L_0x2aa7ac0/d;
v0x2a38b70_0 .alias "a", 0 0, v0x2a39cd0_0;
v0x2a38c80_0 .net "and_ab", 0 0, L_0x2aa7680; 1 drivers
v0x2a38d20_0 .net "and_xor_ab_c", 0 0, L_0x2aa7850; 1 drivers
v0x2a38dc0_0 .alias "b", 0 0, v0x2a39fb0_0;
v0x2a38e40_0 .alias "carryin", 0 0, v0x2a39a30_0;
v0x2a38ec0_0 .alias "carryout", 0 0, v0x2a39ad0_0;
v0x2a38f80_0 .net "nand_ab", 0 0, L_0x2aa7510; 1 drivers
v0x2a39000_0 .net "nand_xor_ab_c", 0 0, L_0x2aa7790; 1 drivers
v0x2a39080_0 .net "nco", 0 0, L_0x2aa7960; 1 drivers
v0x2a39100_0 .alias "sum", 0 0, v0x2a3a090_0;
v0x2a391e0_0 .net "xor_ab", 0 0, L_0x2aa6e60; 1 drivers
S_0x2a38620 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a37f90;
 .timescale 0 0;
L_0x2aa6a50/d .functor NAND 1, L_0x2aabc90, L_0x2aa68e0, C4<1>, C4<1>;
L_0x2aa6a50 .delay (20,20,20) L_0x2aa6a50/d;
L_0x2aa6b10/d .functor NOR 1, L_0x2aabc90, L_0x2aa68e0, C4<0>, C4<0>;
L_0x2aa6b10 .delay (20,20,20) L_0x2aa6b10/d;
L_0x2aa6bf0/d .functor NOT 1, L_0x2aa6b10, C4<0>, C4<0>, C4<0>;
L_0x2aa6bf0 .delay (10,10,10) L_0x2aa6bf0/d;
L_0x2aa6d00/d .functor NAND 1, L_0x2aa6bf0, L_0x2aa6a50, C4<1>, C4<1>;
L_0x2aa6d00 .delay (20,20,20) L_0x2aa6d00/d;
L_0x2aa6e60/d .functor NOT 1, L_0x2aa6d00, C4<0>, C4<0>, C4<0>;
L_0x2aa6e60 .delay (10,10,10) L_0x2aa6e60/d;
v0x2a38710_0 .alias "a", 0 0, v0x2a39cd0_0;
v0x2a387b0_0 .alias "b", 0 0, v0x2a39fb0_0;
v0x2a38850_0 .net "nand_ab", 0 0, L_0x2aa6a50; 1 drivers
v0x2a388f0_0 .net "nor_ab", 0 0, L_0x2aa6b10; 1 drivers
v0x2a38970_0 .net "nxor_ab", 0 0, L_0x2aa6d00; 1 drivers
v0x2a38a10_0 .net "or_ab", 0 0, L_0x2aa6bf0; 1 drivers
v0x2a38af0_0 .alias "result", 0 0, v0x2a391e0_0;
S_0x2a38080 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a37f90;
 .timescale 0 0;
L_0x2aa6f70/d .functor NAND 1, L_0x2aa6e60, L_0x2aabe20, C4<1>, C4<1>;
L_0x2aa6f70 .delay (20,20,20) L_0x2aa6f70/d;
L_0x2aa70c0/d .functor NOR 1, L_0x2aa6e60, L_0x2aabe20, C4<0>, C4<0>;
L_0x2aa70c0 .delay (20,20,20) L_0x2aa70c0/d;
L_0x2aa7230/d .functor NOT 1, L_0x2aa70c0, C4<0>, C4<0>, C4<0>;
L_0x2aa7230 .delay (10,10,10) L_0x2aa7230/d;
L_0x2aa72f0/d .functor NAND 1, L_0x2aa7230, L_0x2aa6f70, C4<1>, C4<1>;
L_0x2aa72f0 .delay (20,20,20) L_0x2aa72f0/d;
L_0x2aa7400/d .functor NOT 1, L_0x2aa72f0, C4<0>, C4<0>, C4<0>;
L_0x2aa7400 .delay (10,10,10) L_0x2aa7400/d;
v0x2a38170_0 .alias "a", 0 0, v0x2a391e0_0;
v0x2a38210_0 .alias "b", 0 0, v0x2a39a30_0;
v0x2a382b0_0 .net "nand_ab", 0 0, L_0x2aa6f70; 1 drivers
v0x2a38350_0 .net "nor_ab", 0 0, L_0x2aa70c0; 1 drivers
v0x2a383d0_0 .net "nxor_ab", 0 0, L_0x2aa72f0; 1 drivers
v0x2a38470_0 .net "or_ab", 0 0, L_0x2aa7230; 1 drivers
v0x2a38550_0 .alias "result", 0 0, v0x2a3a090_0;
S_0x2a37a40 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a33d00;
 .timescale 0 0;
L_0x2aa7c80/d .functor NAND 1, L_0x2aabc90, L_0x2aabbb0, C4<1>, C4<1>;
L_0x2aa7c80 .delay (20,20,20) L_0x2aa7c80/d;
L_0x2aa7d40/d .functor NOR 1, L_0x2aabc90, L_0x2aabbb0, C4<0>, C4<0>;
L_0x2aa7d40 .delay (20,20,20) L_0x2aa7d40/d;
L_0x2aa7ed0/d .functor NOT 1, L_0x2aa7d40, C4<0>, C4<0>, C4<0>;
L_0x2aa7ed0 .delay (10,10,10) L_0x2aa7ed0/d;
L_0x2aa7fc0/d .functor NAND 1, L_0x2aa7ed0, L_0x2aa7c80, C4<1>, C4<1>;
L_0x2aa7fc0 .delay (20,20,20) L_0x2aa7fc0/d;
L_0x2aa8120/d .functor NOT 1, L_0x2aa7fc0, C4<0>, C4<0>, C4<0>;
L_0x2aa8120 .delay (10,10,10) L_0x2aa8120/d;
v0x2a37b30_0 .alias "a", 0 0, v0x2a39cd0_0;
v0x2a37bb0_0 .alias "b", 0 0, v0x2a39d50_0;
v0x2a37c80_0 .net "nand_ab", 0 0, L_0x2aa7c80; 1 drivers
v0x2a37d00_0 .net "nor_ab", 0 0, L_0x2aa7d40; 1 drivers
v0x2a37d80_0 .net "nxor_ab", 0 0, L_0x2aa7fc0; 1 drivers
v0x2a37e00_0 .net "or_ab", 0 0, L_0x2aa7ed0; 1 drivers
v0x2a37ec0_0 .alias "result", 0 0, v0x2a3a430_0;
S_0x2a36e50 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a33d00;
 .timescale 0 0;
L_0x2aa8270/d .functor NAND 1, L_0x2aabc90, L_0x2aabbb0, C4<1>, C4<1>;
L_0x2aa8270 .delay (20,20,20) L_0x2aa8270/d;
L_0x2aa83a0/d .functor NOT 1, L_0x2aa8270, C4<0>, C4<0>, C4<0>;
L_0x2aa83a0 .delay (10,10,10) L_0x2aa83a0/d;
v0x2a376c0_0 .alias "a", 0 0, v0x2a39cd0_0;
v0x2a37760_0 .net "and_ab", 0 0, L_0x2aa83a0; 1 drivers
v0x2a377e0_0 .alias "b", 0 0, v0x2a39d50_0;
v0x2a37860_0 .net "nand_ab", 0 0, L_0x2aa8270; 1 drivers
v0x2a37940_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a379c0_0 .alias "result", 0 0, v0x2a3a1a0_0;
S_0x2a36f40 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a36e50;
 .timescale 0 0;
L_0x2aa84f0/d .functor NAND 1, L_0x2aa83a0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aa84f0 .delay (20,20,20) L_0x2aa84f0/d;
L_0x2aa85b0/d .functor NOT 1, L_0x2aa84f0, C4<0>, C4<0>, C4<0>;
L_0x2aa85b0 .delay (10,10,10) L_0x2aa85b0/d;
L_0x2aa86e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aa86e0 .delay (10,10,10) L_0x2aa86e0/d;
L_0x2aa87a0/d .functor NAND 1, L_0x2aa8270, L_0x2aa86e0, C4<1>, C4<1>;
L_0x2aa87a0 .delay (20,20,20) L_0x2aa87a0/d;
L_0x2aa88f0/d .functor NOT 1, L_0x2aa87a0, C4<0>, C4<0>, C4<0>;
L_0x2aa88f0 .delay (10,10,10) L_0x2aa88f0/d;
L_0x2aa89e0/d .functor NOR 1, L_0x2aa88f0, L_0x2aa85b0, C4<0>, C4<0>;
L_0x2aa89e0 .delay (20,20,20) L_0x2aa89e0/d;
L_0x2aa8b80/d .functor NOT 1, L_0x2aa89e0, C4<0>, C4<0>, C4<0>;
L_0x2aa8b80 .delay (10,10,10) L_0x2aa8b80/d;
v0x2a37030_0 .net "and_in0ncom", 0 0, L_0x2aa88f0; 1 drivers
v0x2a370b0_0 .net "and_in1com", 0 0, L_0x2aa85b0; 1 drivers
v0x2a37130_0 .alias "in0", 0 0, v0x2a37860_0;
v0x2a371d0_0 .alias "in1", 0 0, v0x2a37760_0;
v0x2a37250_0 .net "nand_in0ncom", 0 0, L_0x2aa87a0; 1 drivers
v0x2a372f0_0 .net "nand_in1com", 0 0, L_0x2aa84f0; 1 drivers
v0x2a373d0_0 .net "ncom", 0 0, L_0x2aa86e0; 1 drivers
v0x2a37470_0 .net "nor_wire", 0 0, L_0x2aa89e0; 1 drivers
v0x2a37510_0 .alias "result", 0 0, v0x2a3a1a0_0;
v0x2a375e0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a363b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a33d00;
 .timescale 0 0;
L_0x2aa8cb0/d .functor NOR 1, L_0x2aabc90, L_0x2aabbb0, C4<0>, C4<0>;
L_0x2aa8cb0 .delay (20,20,20) L_0x2aa8cb0/d;
L_0x2aa8de0/d .functor NOT 1, L_0x2aa8cb0, C4<0>, C4<0>, C4<0>;
L_0x2aa8de0 .delay (10,10,10) L_0x2aa8de0/d;
v0x2a36b30_0 .alias "a", 0 0, v0x2a39cd0_0;
v0x2a36bb0_0 .alias "b", 0 0, v0x2a39d50_0;
v0x2a36c50_0 .net "nor_ab", 0 0, L_0x2aa8cb0; 1 drivers
v0x2a36cd0_0 .net "or_ab", 0 0, L_0x2aa8de0; 1 drivers
v0x2a36d50_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a36dd0_0 .alias "result", 0 0, v0x2a3a320_0;
S_0x2a364a0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a363b0;
 .timescale 0 0;
L_0x2aa8f30/d .functor NAND 1, L_0x2aa8de0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aa8f30 .delay (20,20,20) L_0x2aa8f30/d;
L_0x2aa8ff0/d .functor NOT 1, L_0x2aa8f30, C4<0>, C4<0>, C4<0>;
L_0x2aa8ff0 .delay (10,10,10) L_0x2aa8ff0/d;
L_0x2aa9120/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aa9120 .delay (10,10,10) L_0x2aa9120/d;
L_0x2aa91e0/d .functor NAND 1, L_0x2aa8cb0, L_0x2aa9120, C4<1>, C4<1>;
L_0x2aa91e0 .delay (20,20,20) L_0x2aa91e0/d;
L_0x2aa9330/d .functor NOT 1, L_0x2aa91e0, C4<0>, C4<0>, C4<0>;
L_0x2aa9330 .delay (10,10,10) L_0x2aa9330/d;
L_0x2aa9420/d .functor NOR 1, L_0x2aa9330, L_0x2aa8ff0, C4<0>, C4<0>;
L_0x2aa9420 .delay (20,20,20) L_0x2aa9420/d;
L_0x2aa95c0/d .functor NOT 1, L_0x2aa9420, C4<0>, C4<0>, C4<0>;
L_0x2aa95c0 .delay (10,10,10) L_0x2aa95c0/d;
v0x2a36590_0 .net "and_in0ncom", 0 0, L_0x2aa9330; 1 drivers
v0x2a36610_0 .net "and_in1com", 0 0, L_0x2aa8ff0; 1 drivers
v0x2a36690_0 .alias "in0", 0 0, v0x2a36c50_0;
v0x2a36710_0 .alias "in1", 0 0, v0x2a36cd0_0;
v0x2a36790_0 .net "nand_in0ncom", 0 0, L_0x2aa91e0; 1 drivers
v0x2a36810_0 .net "nand_in1com", 0 0, L_0x2aa8f30; 1 drivers
v0x2a36890_0 .net "ncom", 0 0, L_0x2aa9120; 1 drivers
v0x2a36910_0 .net "nor_wire", 0 0, L_0x2aa9420; 1 drivers
v0x2a369e0_0 .alias "result", 0 0, v0x2a3a320_0;
v0x2a36ab0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a33df0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a33d00;
 .timescale 0 0;
v0x2a35c00_0 .alias "in0", 0 0, v0x2a3a090_0;
v0x2a35cb0_0 .alias "in1", 0 0, v0x2a3a430_0;
v0x2a35d60_0 .alias "in2", 0 0, v0x2a3a1a0_0;
v0x2a35e10_0 .alias "in3", 0 0, v0x2a3a320_0;
v0x2a35ef0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a35fa0_0 .alias "result", 0 0, v0x2a39ee0_0;
v0x2a36020_0 .net "sel0", 0 0, L_0x2aab6e0; 1 drivers
v0x2a360a0_0 .net "sel1", 0 0, L_0x2aab780; 1 drivers
v0x2a36120_0 .net "sel2", 0 0, L_0x2aab8b0; 1 drivers
v0x2a361d0_0 .net "w0", 0 0, L_0x2aa9d80; 1 drivers
v0x2a362b0_0 .net "w1", 0 0, L_0x2aaa500; 1 drivers
v0x2a36330_0 .net "w2", 0 0, L_0x2aaad50; 1 drivers
S_0x2a354b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a33df0;
 .timescale 0 0;
L_0x2aa96f0/d .functor NAND 1, L_0x2aa8120, L_0x2aab6e0, C4<1>, C4<1>;
L_0x2aa96f0 .delay (20,20,20) L_0x2aa96f0/d;
L_0x2aa97b0/d .functor NOT 1, L_0x2aa96f0, C4<0>, C4<0>, C4<0>;
L_0x2aa97b0 .delay (10,10,10) L_0x2aa97b0/d;
L_0x2aa98e0/d .functor NOT 1, L_0x2aab6e0, C4<0>, C4<0>, C4<0>;
L_0x2aa98e0 .delay (10,10,10) L_0x2aa98e0/d;
L_0x2aa9a30/d .functor NAND 1, L_0x2aa7400, L_0x2aa98e0, C4<1>, C4<1>;
L_0x2aa9a30 .delay (20,20,20) L_0x2aa9a30/d;
L_0x2aa9af0/d .functor NOT 1, L_0x2aa9a30, C4<0>, C4<0>, C4<0>;
L_0x2aa9af0 .delay (10,10,10) L_0x2aa9af0/d;
L_0x2aa9be0/d .functor NOR 1, L_0x2aa9af0, L_0x2aa97b0, C4<0>, C4<0>;
L_0x2aa9be0 .delay (20,20,20) L_0x2aa9be0/d;
L_0x2aa9d80/d .functor NOT 1, L_0x2aa9be0, C4<0>, C4<0>, C4<0>;
L_0x2aa9d80 .delay (10,10,10) L_0x2aa9d80/d;
v0x2a355a0_0 .net "and_in0ncom", 0 0, L_0x2aa9af0; 1 drivers
v0x2a35660_0 .net "and_in1com", 0 0, L_0x2aa97b0; 1 drivers
v0x2a35700_0 .alias "in0", 0 0, v0x2a3a090_0;
v0x2a357a0_0 .alias "in1", 0 0, v0x2a3a430_0;
v0x2a35820_0 .net "nand_in0ncom", 0 0, L_0x2aa9a30; 1 drivers
v0x2a358c0_0 .net "nand_in1com", 0 0, L_0x2aa96f0; 1 drivers
v0x2a35960_0 .net "ncom", 0 0, L_0x2aa98e0; 1 drivers
v0x2a35a00_0 .net "nor_wire", 0 0, L_0x2aa9be0; 1 drivers
v0x2a35aa0_0 .alias "result", 0 0, v0x2a361d0_0;
v0x2a35b20_0 .alias "sel0", 0 0, v0x2a36020_0;
S_0x2a34d60 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a33df0;
 .timescale 0 0;
L_0x2aa9eb0/d .functor NAND 1, L_0x2aa95c0, L_0x2aab6e0, C4<1>, C4<1>;
L_0x2aa9eb0 .delay (20,20,20) L_0x2aa9eb0/d;
L_0x2aa9f70/d .functor NOT 1, L_0x2aa9eb0, C4<0>, C4<0>, C4<0>;
L_0x2aa9f70 .delay (10,10,10) L_0x2aa9f70/d;
L_0x2aaa0a0/d .functor NOT 1, L_0x2aab6e0, C4<0>, C4<0>, C4<0>;
L_0x2aaa0a0 .delay (10,10,10) L_0x2aaa0a0/d;
L_0x2aaa160/d .functor NAND 1, L_0x2aa8b80, L_0x2aaa0a0, C4<1>, C4<1>;
L_0x2aaa160 .delay (20,20,20) L_0x2aaa160/d;
L_0x2aaa270/d .functor NOT 1, L_0x2aaa160, C4<0>, C4<0>, C4<0>;
L_0x2aaa270 .delay (10,10,10) L_0x2aaa270/d;
L_0x2aaa360/d .functor NOR 1, L_0x2aaa270, L_0x2aa9f70, C4<0>, C4<0>;
L_0x2aaa360 .delay (20,20,20) L_0x2aaa360/d;
L_0x2aaa500/d .functor NOT 1, L_0x2aaa360, C4<0>, C4<0>, C4<0>;
L_0x2aaa500 .delay (10,10,10) L_0x2aaa500/d;
v0x2a34e50_0 .net "and_in0ncom", 0 0, L_0x2aaa270; 1 drivers
v0x2a34f10_0 .net "and_in1com", 0 0, L_0x2aa9f70; 1 drivers
v0x2a34fb0_0 .alias "in0", 0 0, v0x2a3a1a0_0;
v0x2a35050_0 .alias "in1", 0 0, v0x2a3a320_0;
v0x2a350d0_0 .net "nand_in0ncom", 0 0, L_0x2aaa160; 1 drivers
v0x2a35170_0 .net "nand_in1com", 0 0, L_0x2aa9eb0; 1 drivers
v0x2a35210_0 .net "ncom", 0 0, L_0x2aaa0a0; 1 drivers
v0x2a352b0_0 .net "nor_wire", 0 0, L_0x2aaa360; 1 drivers
v0x2a35350_0 .alias "result", 0 0, v0x2a362b0_0;
v0x2a353d0_0 .alias "sel0", 0 0, v0x2a36020_0;
S_0x2a34610 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a33df0;
 .timescale 0 0;
L_0x2aaa630/d .functor NAND 1, L_0x2aaa500, L_0x2aab780, C4<1>, C4<1>;
L_0x2aaa630 .delay (20,20,20) L_0x2aaa630/d;
L_0x2aaa780/d .functor NOT 1, L_0x2aaa630, C4<0>, C4<0>, C4<0>;
L_0x2aaa780 .delay (10,10,10) L_0x2aaa780/d;
L_0x2aaa8b0/d .functor NOT 1, L_0x2aab780, C4<0>, C4<0>, C4<0>;
L_0x2aaa8b0 .delay (10,10,10) L_0x2aaa8b0/d;
L_0x2aaa970/d .functor NAND 1, L_0x2aa9d80, L_0x2aaa8b0, C4<1>, C4<1>;
L_0x2aaa970 .delay (20,20,20) L_0x2aaa970/d;
L_0x2aaaac0/d .functor NOT 1, L_0x2aaa970, C4<0>, C4<0>, C4<0>;
L_0x2aaaac0 .delay (10,10,10) L_0x2aaaac0/d;
L_0x2aaabb0/d .functor NOR 1, L_0x2aaaac0, L_0x2aaa780, C4<0>, C4<0>;
L_0x2aaabb0 .delay (20,20,20) L_0x2aaabb0/d;
L_0x2aaad50/d .functor NOT 1, L_0x2aaabb0, C4<0>, C4<0>, C4<0>;
L_0x2aaad50 .delay (10,10,10) L_0x2aaad50/d;
v0x2a34700_0 .net "and_in0ncom", 0 0, L_0x2aaaac0; 1 drivers
v0x2a347c0_0 .net "and_in1com", 0 0, L_0x2aaa780; 1 drivers
v0x2a34860_0 .alias "in0", 0 0, v0x2a361d0_0;
v0x2a34900_0 .alias "in1", 0 0, v0x2a362b0_0;
v0x2a34980_0 .net "nand_in0ncom", 0 0, L_0x2aaa970; 1 drivers
v0x2a34a20_0 .net "nand_in1com", 0 0, L_0x2aaa630; 1 drivers
v0x2a34ac0_0 .net "ncom", 0 0, L_0x2aaa8b0; 1 drivers
v0x2a34b60_0 .net "nor_wire", 0 0, L_0x2aaabb0; 1 drivers
v0x2a34c00_0 .alias "result", 0 0, v0x2a36330_0;
v0x2a34c80_0 .alias "sel0", 0 0, v0x2a360a0_0;
S_0x2a33ee0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a33df0;
 .timescale 0 0;
L_0x2aaae80/d .functor NAND 1, C4<0>, L_0x2aab8b0, C4<1>, C4<1>;
L_0x2aaae80 .delay (20,20,20) L_0x2aaae80/d;
L_0x2aaafe0/d .functor NOT 1, L_0x2aaae80, C4<0>, C4<0>, C4<0>;
L_0x2aaafe0 .delay (10,10,10) L_0x2aaafe0/d;
L_0x2aab110/d .functor NOT 1, L_0x2aab8b0, C4<0>, C4<0>, C4<0>;
L_0x2aab110 .delay (10,10,10) L_0x2aab110/d;
L_0x2aab1d0/d .functor NAND 1, L_0x2aaad50, L_0x2aab110, C4<1>, C4<1>;
L_0x2aab1d0 .delay (20,20,20) L_0x2aab1d0/d;
L_0x2aab320/d .functor NOT 1, L_0x2aab1d0, C4<0>, C4<0>, C4<0>;
L_0x2aab320 .delay (10,10,10) L_0x2aab320/d;
L_0x2aab410/d .functor NOR 1, L_0x2aab320, L_0x2aaafe0, C4<0>, C4<0>;
L_0x2aab410 .delay (20,20,20) L_0x2aab410/d;
L_0x2aab5b0/d .functor NOT 1, L_0x2aab410, C4<0>, C4<0>, C4<0>;
L_0x2aab5b0 .delay (10,10,10) L_0x2aab5b0/d;
v0x2a33fd0_0 .net "and_in0ncom", 0 0, L_0x2aab320; 1 drivers
v0x2a34050_0 .net "and_in1com", 0 0, L_0x2aaafe0; 1 drivers
v0x2a340f0_0 .alias "in0", 0 0, v0x2a36330_0;
v0x2a34190_0 .alias "in1", 0 0, v0x2a35ef0_0;
v0x2a34210_0 .net "nand_in0ncom", 0 0, L_0x2aab1d0; 1 drivers
v0x2a342b0_0 .net "nand_in1com", 0 0, L_0x2aaae80; 1 drivers
v0x2a34390_0 .net "ncom", 0 0, L_0x2aab110; 1 drivers
v0x2a34430_0 .net "nor_wire", 0 0, L_0x2aab410; 1 drivers
v0x2a344d0_0 .alias "result", 0 0, v0x2a39ee0_0;
v0x2a34570_0 .alias "sel0", 0 0, v0x2a36120_0;
S_0x2a2d250 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a2bc48 .param/l "i" 2 105, +C4<0111>;
S_0x2a2d380 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a2d250;
 .timescale 0 0;
L_0x2aabd30/d .functor NOT 1, L_0x2ab1a90, C4<0>, C4<0>, C4<0>;
L_0x2aabd30 .delay (10,10,10) L_0x2aabd30/d;
v0x2a330d0_0 .net "carryin", 0 0, L_0x2ab1870; 1 drivers
v0x2a33170_0 .net "carryout", 0 0, L_0x2aad6c0; 1 drivers
v0x2a331f0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a33270_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a332f0_0 .net "notB", 0 0, L_0x2aabd30; 1 drivers
v0x2a33370_0 .net "operandA", 0 0, L_0x2aabec0; 1 drivers
v0x2a333f0_0 .net "operandB", 0 0, L_0x2ab1a90; 1 drivers
v0x2a33500_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a33580_0 .net "result", 0 0, L_0x2ab11b0; 1 drivers
v0x2a33650_0 .net "trueB", 0 0, L_0x2aac500; 1 drivers
v0x2a33730_0 .net "wAddSub", 0 0, L_0x2aad020; 1 drivers
v0x2a33840_0 .net "wNandAnd", 0 0, L_0x2aae780; 1 drivers
v0x2a339c0_0 .net "wNorOr", 0 0, L_0x2aaf1c0; 1 drivers
v0x2a33ad0_0 .net "wXor", 0 0, L_0x2aadd20; 1 drivers
L_0x2ab12e0 .part v0x2a6b7d0_0, 0, 1;
L_0x2ab1380 .part v0x2a6b7d0_0, 1, 1;
L_0x2ab14b0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a32900 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a2d380;
 .timescale 0 0;
L_0x2aabfc0/d .functor NAND 1, L_0x2aabd30, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2aabfc0 .delay (20,20,20) L_0x2aabfc0/d;
L_0x2aac060/d .functor NOT 1, L_0x2aabfc0, C4<0>, C4<0>, C4<0>;
L_0x2aac060 .delay (10,10,10) L_0x2aac060/d;
L_0x2aac140/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2aac140 .delay (10,10,10) L_0x2aac140/d;
L_0x2aac200/d .functor NAND 1, L_0x2ab1a90, L_0x2aac140, C4<1>, C4<1>;
L_0x2aac200 .delay (20,20,20) L_0x2aac200/d;
L_0x2aac2c0/d .functor NOT 1, L_0x2aac200, C4<0>, C4<0>, C4<0>;
L_0x2aac2c0 .delay (10,10,10) L_0x2aac2c0/d;
L_0x2aac360/d .functor NOR 1, L_0x2aac2c0, L_0x2aac060, C4<0>, C4<0>;
L_0x2aac360 .delay (20,20,20) L_0x2aac360/d;
L_0x2aac500/d .functor NOT 1, L_0x2aac360, C4<0>, C4<0>, C4<0>;
L_0x2aac500 .delay (10,10,10) L_0x2aac500/d;
v0x2a329f0_0 .net "and_in0ncom", 0 0, L_0x2aac2c0; 1 drivers
v0x2a32ab0_0 .net "and_in1com", 0 0, L_0x2aac060; 1 drivers
v0x2a32b50_0 .alias "in0", 0 0, v0x2a333f0_0;
v0x2a32bd0_0 .alias "in1", 0 0, v0x2a332f0_0;
v0x2a32c50_0 .net "nand_in0ncom", 0 0, L_0x2aac200; 1 drivers
v0x2a32cf0_0 .net "nand_in1com", 0 0, L_0x2aabfc0; 1 drivers
v0x2a32d90_0 .net "ncom", 0 0, L_0x2aac140; 1 drivers
v0x2a32e30_0 .net "nor_wire", 0 0, L_0x2aac360; 1 drivers
v0x2a32f20_0 .alias "result", 0 0, v0x2a33650_0;
v0x2a32ff0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a31610 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a2d380;
 .timescale 0 0;
L_0x2aad130/d .functor NAND 1, L_0x2aabec0, L_0x2aac500, C4<1>, C4<1>;
L_0x2aad130 .delay (20,20,20) L_0x2aad130/d;
L_0x2aad2a0/d .functor NOT 1, L_0x2aad130, C4<0>, C4<0>, C4<0>;
L_0x2aad2a0 .delay (10,10,10) L_0x2aad2a0/d;
L_0x2aad3b0/d .functor NAND 1, L_0x2ab1870, L_0x2aaca80, C4<1>, C4<1>;
L_0x2aad3b0 .delay (20,20,20) L_0x2aad3b0/d;
L_0x2aad470/d .functor NOT 1, L_0x2aad3b0, C4<0>, C4<0>, C4<0>;
L_0x2aad470 .delay (10,10,10) L_0x2aad470/d;
L_0x2aad580/d .functor NOR 1, L_0x2aad470, L_0x2aad2a0, C4<0>, C4<0>;
L_0x2aad580 .delay (20,20,20) L_0x2aad580/d;
L_0x2aad6c0/d .functor NOT 1, L_0x2aad580, C4<0>, C4<0>, C4<0>;
L_0x2aad6c0 .delay (10,10,10) L_0x2aad6c0/d;
v0x2a321f0_0 .alias "a", 0 0, v0x2a33370_0;
v0x2a32300_0 .net "and_ab", 0 0, L_0x2aad2a0; 1 drivers
v0x2a323a0_0 .net "and_xor_ab_c", 0 0, L_0x2aad470; 1 drivers
v0x2a32440_0 .alias "b", 0 0, v0x2a33650_0;
v0x2a324c0_0 .alias "carryin", 0 0, v0x2a330d0_0;
v0x2a32540_0 .alias "carryout", 0 0, v0x2a33170_0;
v0x2a32600_0 .net "nand_ab", 0 0, L_0x2aad130; 1 drivers
v0x2a32680_0 .net "nand_xor_ab_c", 0 0, L_0x2aad3b0; 1 drivers
v0x2a32700_0 .net "nco", 0 0, L_0x2aad580; 1 drivers
v0x2a327a0_0 .alias "sum", 0 0, v0x2a33730_0;
v0x2a32880_0 .net "xor_ab", 0 0, L_0x2aaca80; 1 drivers
S_0x2a31ca0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a31610;
 .timescale 0 0;
L_0x2aac670/d .functor NAND 1, L_0x2aabec0, L_0x2aac500, C4<1>, C4<1>;
L_0x2aac670 .delay (20,20,20) L_0x2aac670/d;
L_0x2aac730/d .functor NOR 1, L_0x2aabec0, L_0x2aac500, C4<0>, C4<0>;
L_0x2aac730 .delay (20,20,20) L_0x2aac730/d;
L_0x2aac810/d .functor NOT 1, L_0x2aac730, C4<0>, C4<0>, C4<0>;
L_0x2aac810 .delay (10,10,10) L_0x2aac810/d;
L_0x2aac920/d .functor NAND 1, L_0x2aac810, L_0x2aac670, C4<1>, C4<1>;
L_0x2aac920 .delay (20,20,20) L_0x2aac920/d;
L_0x2aaca80/d .functor NOT 1, L_0x2aac920, C4<0>, C4<0>, C4<0>;
L_0x2aaca80 .delay (10,10,10) L_0x2aaca80/d;
v0x2a31d90_0 .alias "a", 0 0, v0x2a33370_0;
v0x2a31e30_0 .alias "b", 0 0, v0x2a33650_0;
v0x2a31ed0_0 .net "nand_ab", 0 0, L_0x2aac670; 1 drivers
v0x2a31f70_0 .net "nor_ab", 0 0, L_0x2aac730; 1 drivers
v0x2a31ff0_0 .net "nxor_ab", 0 0, L_0x2aac920; 1 drivers
v0x2a32090_0 .net "or_ab", 0 0, L_0x2aac810; 1 drivers
v0x2a32170_0 .alias "result", 0 0, v0x2a32880_0;
S_0x2a31700 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a31610;
 .timescale 0 0;
L_0x2aacb90/d .functor NAND 1, L_0x2aaca80, L_0x2ab1870, C4<1>, C4<1>;
L_0x2aacb90 .delay (20,20,20) L_0x2aacb90/d;
L_0x2aacce0/d .functor NOR 1, L_0x2aaca80, L_0x2ab1870, C4<0>, C4<0>;
L_0x2aacce0 .delay (20,20,20) L_0x2aacce0/d;
L_0x2aace50/d .functor NOT 1, L_0x2aacce0, C4<0>, C4<0>, C4<0>;
L_0x2aace50 .delay (10,10,10) L_0x2aace50/d;
L_0x2aacf10/d .functor NAND 1, L_0x2aace50, L_0x2aacb90, C4<1>, C4<1>;
L_0x2aacf10 .delay (20,20,20) L_0x2aacf10/d;
L_0x2aad020/d .functor NOT 1, L_0x2aacf10, C4<0>, C4<0>, C4<0>;
L_0x2aad020 .delay (10,10,10) L_0x2aad020/d;
v0x2a317f0_0 .alias "a", 0 0, v0x2a32880_0;
v0x2a31890_0 .alias "b", 0 0, v0x2a330d0_0;
v0x2a31930_0 .net "nand_ab", 0 0, L_0x2aacb90; 1 drivers
v0x2a319d0_0 .net "nor_ab", 0 0, L_0x2aacce0; 1 drivers
v0x2a31a50_0 .net "nxor_ab", 0 0, L_0x2aacf10; 1 drivers
v0x2a31af0_0 .net "or_ab", 0 0, L_0x2aace50; 1 drivers
v0x2a31bd0_0 .alias "result", 0 0, v0x2a33730_0;
S_0x2a310c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a2d380;
 .timescale 0 0;
L_0x2aad880/d .functor NAND 1, L_0x2aabec0, L_0x2ab1a90, C4<1>, C4<1>;
L_0x2aad880 .delay (20,20,20) L_0x2aad880/d;
L_0x2aad940/d .functor NOR 1, L_0x2aabec0, L_0x2ab1a90, C4<0>, C4<0>;
L_0x2aad940 .delay (20,20,20) L_0x2aad940/d;
L_0x2aadad0/d .functor NOT 1, L_0x2aad940, C4<0>, C4<0>, C4<0>;
L_0x2aadad0 .delay (10,10,10) L_0x2aadad0/d;
L_0x2aadbc0/d .functor NAND 1, L_0x2aadad0, L_0x2aad880, C4<1>, C4<1>;
L_0x2aadbc0 .delay (20,20,20) L_0x2aadbc0/d;
L_0x2aadd20/d .functor NOT 1, L_0x2aadbc0, C4<0>, C4<0>, C4<0>;
L_0x2aadd20 .delay (10,10,10) L_0x2aadd20/d;
v0x2a311b0_0 .alias "a", 0 0, v0x2a33370_0;
v0x2a31230_0 .alias "b", 0 0, v0x2a333f0_0;
v0x2a31300_0 .net "nand_ab", 0 0, L_0x2aad880; 1 drivers
v0x2a31380_0 .net "nor_ab", 0 0, L_0x2aad940; 1 drivers
v0x2a31400_0 .net "nxor_ab", 0 0, L_0x2aadbc0; 1 drivers
v0x2a31480_0 .net "or_ab", 0 0, L_0x2aadad0; 1 drivers
v0x2a31540_0 .alias "result", 0 0, v0x2a33ad0_0;
S_0x2a304d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a2d380;
 .timescale 0 0;
L_0x2aade70/d .functor NAND 1, L_0x2aabec0, L_0x2ab1a90, C4<1>, C4<1>;
L_0x2aade70 .delay (20,20,20) L_0x2aade70/d;
L_0x2aadfa0/d .functor NOT 1, L_0x2aade70, C4<0>, C4<0>, C4<0>;
L_0x2aadfa0 .delay (10,10,10) L_0x2aadfa0/d;
v0x2a30d40_0 .alias "a", 0 0, v0x2a33370_0;
v0x2a30de0_0 .net "and_ab", 0 0, L_0x2aadfa0; 1 drivers
v0x2a30e60_0 .alias "b", 0 0, v0x2a333f0_0;
v0x2a30ee0_0 .net "nand_ab", 0 0, L_0x2aade70; 1 drivers
v0x2a30fc0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a31040_0 .alias "result", 0 0, v0x2a33840_0;
S_0x2a305c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a304d0;
 .timescale 0 0;
L_0x2aae0f0/d .functor NAND 1, L_0x2aadfa0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aae0f0 .delay (20,20,20) L_0x2aae0f0/d;
L_0x2aae1b0/d .functor NOT 1, L_0x2aae0f0, C4<0>, C4<0>, C4<0>;
L_0x2aae1b0 .delay (10,10,10) L_0x2aae1b0/d;
L_0x2aae2e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aae2e0 .delay (10,10,10) L_0x2aae2e0/d;
L_0x2aae3a0/d .functor NAND 1, L_0x2aade70, L_0x2aae2e0, C4<1>, C4<1>;
L_0x2aae3a0 .delay (20,20,20) L_0x2aae3a0/d;
L_0x2aae4f0/d .functor NOT 1, L_0x2aae3a0, C4<0>, C4<0>, C4<0>;
L_0x2aae4f0 .delay (10,10,10) L_0x2aae4f0/d;
L_0x2aae5e0/d .functor NOR 1, L_0x2aae4f0, L_0x2aae1b0, C4<0>, C4<0>;
L_0x2aae5e0 .delay (20,20,20) L_0x2aae5e0/d;
L_0x2aae780/d .functor NOT 1, L_0x2aae5e0, C4<0>, C4<0>, C4<0>;
L_0x2aae780 .delay (10,10,10) L_0x2aae780/d;
v0x2a306b0_0 .net "and_in0ncom", 0 0, L_0x2aae4f0; 1 drivers
v0x2a30730_0 .net "and_in1com", 0 0, L_0x2aae1b0; 1 drivers
v0x2a307b0_0 .alias "in0", 0 0, v0x2a30ee0_0;
v0x2a30850_0 .alias "in1", 0 0, v0x2a30de0_0;
v0x2a308d0_0 .net "nand_in0ncom", 0 0, L_0x2aae3a0; 1 drivers
v0x2a30970_0 .net "nand_in1com", 0 0, L_0x2aae0f0; 1 drivers
v0x2a30a50_0 .net "ncom", 0 0, L_0x2aae2e0; 1 drivers
v0x2a30af0_0 .net "nor_wire", 0 0, L_0x2aae5e0; 1 drivers
v0x2a30b90_0 .alias "result", 0 0, v0x2a33840_0;
v0x2a30c60_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a2fa30 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a2d380;
 .timescale 0 0;
L_0x2aae8b0/d .functor NOR 1, L_0x2aabec0, L_0x2ab1a90, C4<0>, C4<0>;
L_0x2aae8b0 .delay (20,20,20) L_0x2aae8b0/d;
L_0x2aae9e0/d .functor NOT 1, L_0x2aae8b0, C4<0>, C4<0>, C4<0>;
L_0x2aae9e0 .delay (10,10,10) L_0x2aae9e0/d;
v0x2a301b0_0 .alias "a", 0 0, v0x2a33370_0;
v0x2a30230_0 .alias "b", 0 0, v0x2a333f0_0;
v0x2a302d0_0 .net "nor_ab", 0 0, L_0x2aae8b0; 1 drivers
v0x2a30350_0 .net "or_ab", 0 0, L_0x2aae9e0; 1 drivers
v0x2a303d0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a30450_0 .alias "result", 0 0, v0x2a339c0_0;
S_0x2a2fb20 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a2fa30;
 .timescale 0 0;
L_0x2aaeb30/d .functor NAND 1, L_0x2aae9e0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aaeb30 .delay (20,20,20) L_0x2aaeb30/d;
L_0x2aaebf0/d .functor NOT 1, L_0x2aaeb30, C4<0>, C4<0>, C4<0>;
L_0x2aaebf0 .delay (10,10,10) L_0x2aaebf0/d;
L_0x2aaed20/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aaed20 .delay (10,10,10) L_0x2aaed20/d;
L_0x2aaede0/d .functor NAND 1, L_0x2aae8b0, L_0x2aaed20, C4<1>, C4<1>;
L_0x2aaede0 .delay (20,20,20) L_0x2aaede0/d;
L_0x2aaef30/d .functor NOT 1, L_0x2aaede0, C4<0>, C4<0>, C4<0>;
L_0x2aaef30 .delay (10,10,10) L_0x2aaef30/d;
L_0x2aaf020/d .functor NOR 1, L_0x2aaef30, L_0x2aaebf0, C4<0>, C4<0>;
L_0x2aaf020 .delay (20,20,20) L_0x2aaf020/d;
L_0x2aaf1c0/d .functor NOT 1, L_0x2aaf020, C4<0>, C4<0>, C4<0>;
L_0x2aaf1c0 .delay (10,10,10) L_0x2aaf1c0/d;
v0x2a2fc10_0 .net "and_in0ncom", 0 0, L_0x2aaef30; 1 drivers
v0x2a2fc90_0 .net "and_in1com", 0 0, L_0x2aaebf0; 1 drivers
v0x2a2fd10_0 .alias "in0", 0 0, v0x2a302d0_0;
v0x2a2fd90_0 .alias "in1", 0 0, v0x2a30350_0;
v0x2a2fe10_0 .net "nand_in0ncom", 0 0, L_0x2aaede0; 1 drivers
v0x2a2fe90_0 .net "nand_in1com", 0 0, L_0x2aaeb30; 1 drivers
v0x2a2ff10_0 .net "ncom", 0 0, L_0x2aaed20; 1 drivers
v0x2a2ff90_0 .net "nor_wire", 0 0, L_0x2aaf020; 1 drivers
v0x2a30060_0 .alias "result", 0 0, v0x2a339c0_0;
v0x2a30130_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a2d470 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a2d380;
 .timescale 0 0;
v0x2a2f280_0 .alias "in0", 0 0, v0x2a33730_0;
v0x2a2f330_0 .alias "in1", 0 0, v0x2a33ad0_0;
v0x2a2f3e0_0 .alias "in2", 0 0, v0x2a33840_0;
v0x2a2f490_0 .alias "in3", 0 0, v0x2a339c0_0;
v0x2a2f570_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a2f620_0 .alias "result", 0 0, v0x2a33580_0;
v0x2a2f6a0_0 .net "sel0", 0 0, L_0x2ab12e0; 1 drivers
v0x2a2f720_0 .net "sel1", 0 0, L_0x2ab1380; 1 drivers
v0x2a2f7a0_0 .net "sel2", 0 0, L_0x2ab14b0; 1 drivers
v0x2a2f850_0 .net "w0", 0 0, L_0x2aaf980; 1 drivers
v0x2a2f930_0 .net "w1", 0 0, L_0x2ab0100; 1 drivers
v0x2a2f9b0_0 .net "w2", 0 0, L_0x2ab0950; 1 drivers
S_0x2a2eb30 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a2d470;
 .timescale 0 0;
L_0x2aaf2f0/d .functor NAND 1, L_0x2aadd20, L_0x2ab12e0, C4<1>, C4<1>;
L_0x2aaf2f0 .delay (20,20,20) L_0x2aaf2f0/d;
L_0x2aaf3b0/d .functor NOT 1, L_0x2aaf2f0, C4<0>, C4<0>, C4<0>;
L_0x2aaf3b0 .delay (10,10,10) L_0x2aaf3b0/d;
L_0x2aaf4e0/d .functor NOT 1, L_0x2ab12e0, C4<0>, C4<0>, C4<0>;
L_0x2aaf4e0 .delay (10,10,10) L_0x2aaf4e0/d;
L_0x2aaf630/d .functor NAND 1, L_0x2aad020, L_0x2aaf4e0, C4<1>, C4<1>;
L_0x2aaf630 .delay (20,20,20) L_0x2aaf630/d;
L_0x2aaf6f0/d .functor NOT 1, L_0x2aaf630, C4<0>, C4<0>, C4<0>;
L_0x2aaf6f0 .delay (10,10,10) L_0x2aaf6f0/d;
L_0x2aaf7e0/d .functor NOR 1, L_0x2aaf6f0, L_0x2aaf3b0, C4<0>, C4<0>;
L_0x2aaf7e0 .delay (20,20,20) L_0x2aaf7e0/d;
L_0x2aaf980/d .functor NOT 1, L_0x2aaf7e0, C4<0>, C4<0>, C4<0>;
L_0x2aaf980 .delay (10,10,10) L_0x2aaf980/d;
v0x2a2ec20_0 .net "and_in0ncom", 0 0, L_0x2aaf6f0; 1 drivers
v0x2a2ece0_0 .net "and_in1com", 0 0, L_0x2aaf3b0; 1 drivers
v0x2a2ed80_0 .alias "in0", 0 0, v0x2a33730_0;
v0x2a2ee20_0 .alias "in1", 0 0, v0x2a33ad0_0;
v0x2a2eea0_0 .net "nand_in0ncom", 0 0, L_0x2aaf630; 1 drivers
v0x2a2ef40_0 .net "nand_in1com", 0 0, L_0x2aaf2f0; 1 drivers
v0x2a2efe0_0 .net "ncom", 0 0, L_0x2aaf4e0; 1 drivers
v0x2a2f080_0 .net "nor_wire", 0 0, L_0x2aaf7e0; 1 drivers
v0x2a2f120_0 .alias "result", 0 0, v0x2a2f850_0;
v0x2a2f1a0_0 .alias "sel0", 0 0, v0x2a2f6a0_0;
S_0x2a2e3e0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a2d470;
 .timescale 0 0;
L_0x2aafab0/d .functor NAND 1, L_0x2aaf1c0, L_0x2ab12e0, C4<1>, C4<1>;
L_0x2aafab0 .delay (20,20,20) L_0x2aafab0/d;
L_0x2aafb70/d .functor NOT 1, L_0x2aafab0, C4<0>, C4<0>, C4<0>;
L_0x2aafb70 .delay (10,10,10) L_0x2aafb70/d;
L_0x2aafca0/d .functor NOT 1, L_0x2ab12e0, C4<0>, C4<0>, C4<0>;
L_0x2aafca0 .delay (10,10,10) L_0x2aafca0/d;
L_0x2aafd60/d .functor NAND 1, L_0x2aae780, L_0x2aafca0, C4<1>, C4<1>;
L_0x2aafd60 .delay (20,20,20) L_0x2aafd60/d;
L_0x2aafe70/d .functor NOT 1, L_0x2aafd60, C4<0>, C4<0>, C4<0>;
L_0x2aafe70 .delay (10,10,10) L_0x2aafe70/d;
L_0x2aaff60/d .functor NOR 1, L_0x2aafe70, L_0x2aafb70, C4<0>, C4<0>;
L_0x2aaff60 .delay (20,20,20) L_0x2aaff60/d;
L_0x2ab0100/d .functor NOT 1, L_0x2aaff60, C4<0>, C4<0>, C4<0>;
L_0x2ab0100 .delay (10,10,10) L_0x2ab0100/d;
v0x2a2e4d0_0 .net "and_in0ncom", 0 0, L_0x2aafe70; 1 drivers
v0x2a2e590_0 .net "and_in1com", 0 0, L_0x2aafb70; 1 drivers
v0x2a2e630_0 .alias "in0", 0 0, v0x2a33840_0;
v0x2a2e6d0_0 .alias "in1", 0 0, v0x2a339c0_0;
v0x2a2e750_0 .net "nand_in0ncom", 0 0, L_0x2aafd60; 1 drivers
v0x2a2e7f0_0 .net "nand_in1com", 0 0, L_0x2aafab0; 1 drivers
v0x2a2e890_0 .net "ncom", 0 0, L_0x2aafca0; 1 drivers
v0x2a2e930_0 .net "nor_wire", 0 0, L_0x2aaff60; 1 drivers
v0x2a2e9d0_0 .alias "result", 0 0, v0x2a2f930_0;
v0x2a2ea50_0 .alias "sel0", 0 0, v0x2a2f6a0_0;
S_0x2a2dc90 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a2d470;
 .timescale 0 0;
L_0x2ab0230/d .functor NAND 1, L_0x2ab0100, L_0x2ab1380, C4<1>, C4<1>;
L_0x2ab0230 .delay (20,20,20) L_0x2ab0230/d;
L_0x2ab0380/d .functor NOT 1, L_0x2ab0230, C4<0>, C4<0>, C4<0>;
L_0x2ab0380 .delay (10,10,10) L_0x2ab0380/d;
L_0x2ab04b0/d .functor NOT 1, L_0x2ab1380, C4<0>, C4<0>, C4<0>;
L_0x2ab04b0 .delay (10,10,10) L_0x2ab04b0/d;
L_0x2ab0570/d .functor NAND 1, L_0x2aaf980, L_0x2ab04b0, C4<1>, C4<1>;
L_0x2ab0570 .delay (20,20,20) L_0x2ab0570/d;
L_0x2ab06c0/d .functor NOT 1, L_0x2ab0570, C4<0>, C4<0>, C4<0>;
L_0x2ab06c0 .delay (10,10,10) L_0x2ab06c0/d;
L_0x2ab07b0/d .functor NOR 1, L_0x2ab06c0, L_0x2ab0380, C4<0>, C4<0>;
L_0x2ab07b0 .delay (20,20,20) L_0x2ab07b0/d;
L_0x2ab0950/d .functor NOT 1, L_0x2ab07b0, C4<0>, C4<0>, C4<0>;
L_0x2ab0950 .delay (10,10,10) L_0x2ab0950/d;
v0x2a2dd80_0 .net "and_in0ncom", 0 0, L_0x2ab06c0; 1 drivers
v0x2a2de40_0 .net "and_in1com", 0 0, L_0x2ab0380; 1 drivers
v0x2a2dee0_0 .alias "in0", 0 0, v0x2a2f850_0;
v0x2a2df80_0 .alias "in1", 0 0, v0x2a2f930_0;
v0x2a2e000_0 .net "nand_in0ncom", 0 0, L_0x2ab0570; 1 drivers
v0x2a2e0a0_0 .net "nand_in1com", 0 0, L_0x2ab0230; 1 drivers
v0x2a2e140_0 .net "ncom", 0 0, L_0x2ab04b0; 1 drivers
v0x2a2e1e0_0 .net "nor_wire", 0 0, L_0x2ab07b0; 1 drivers
v0x2a2e280_0 .alias "result", 0 0, v0x2a2f9b0_0;
v0x2a2e300_0 .alias "sel0", 0 0, v0x2a2f720_0;
S_0x2a2d560 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a2d470;
 .timescale 0 0;
L_0x2ab0a80/d .functor NAND 1, C4<0>, L_0x2ab14b0, C4<1>, C4<1>;
L_0x2ab0a80 .delay (20,20,20) L_0x2ab0a80/d;
L_0x2ab0be0/d .functor NOT 1, L_0x2ab0a80, C4<0>, C4<0>, C4<0>;
L_0x2ab0be0 .delay (10,10,10) L_0x2ab0be0/d;
L_0x2ab0d10/d .functor NOT 1, L_0x2ab14b0, C4<0>, C4<0>, C4<0>;
L_0x2ab0d10 .delay (10,10,10) L_0x2ab0d10/d;
L_0x2ab0dd0/d .functor NAND 1, L_0x2ab0950, L_0x2ab0d10, C4<1>, C4<1>;
L_0x2ab0dd0 .delay (20,20,20) L_0x2ab0dd0/d;
L_0x2ab0f20/d .functor NOT 1, L_0x2ab0dd0, C4<0>, C4<0>, C4<0>;
L_0x2ab0f20 .delay (10,10,10) L_0x2ab0f20/d;
L_0x2ab1010/d .functor NOR 1, L_0x2ab0f20, L_0x2ab0be0, C4<0>, C4<0>;
L_0x2ab1010 .delay (20,20,20) L_0x2ab1010/d;
L_0x2ab11b0/d .functor NOT 1, L_0x2ab1010, C4<0>, C4<0>, C4<0>;
L_0x2ab11b0 .delay (10,10,10) L_0x2ab11b0/d;
v0x2a2d650_0 .net "and_in0ncom", 0 0, L_0x2ab0f20; 1 drivers
v0x2a2d6d0_0 .net "and_in1com", 0 0, L_0x2ab0be0; 1 drivers
v0x2a2d770_0 .alias "in0", 0 0, v0x2a2f9b0_0;
v0x2a2d810_0 .alias "in1", 0 0, v0x2a2f570_0;
v0x2a2d890_0 .net "nand_in0ncom", 0 0, L_0x2ab0dd0; 1 drivers
v0x2a2d930_0 .net "nand_in1com", 0 0, L_0x2ab0a80; 1 drivers
v0x2a2da10_0 .net "ncom", 0 0, L_0x2ab0d10; 1 drivers
v0x2a2dab0_0 .net "nor_wire", 0 0, L_0x2ab1010; 1 drivers
v0x2a2db50_0 .alias "result", 0 0, v0x2a33580_0;
v0x2a2dbf0_0 .alias "sel0", 0 0, v0x2a2f7a0_0;
S_0x2a268d0 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a252c8 .param/l "i" 2 105, +C4<01000>;
S_0x2a26a00 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a268d0;
 .timescale 0 0;
L_0x2aabf60/d .functor NOT 1, L_0x2ab7530, C4<0>, C4<0>, C4<0>;
L_0x2aabf60 .delay (10,10,10) L_0x2aabf60/d;
v0x2a2c750_0 .net "carryin", 0 0, L_0x2ab7840; 1 drivers
v0x2a2c7f0_0 .net "carryout", 0 0, L_0x2ab3430; 1 drivers
v0x2a2c870_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a2c8f0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a2c970_0 .net "notB", 0 0, L_0x2aabf60; 1 drivers
v0x2a2c9f0_0 .net "operandA", 0 0, L_0x2ab7660; 1 drivers
v0x2a2ca70_0 .net "operandB", 0 0, L_0x2ab7530; 1 drivers
v0x2a2cb80_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a2cc00_0 .net "result", 0 0, L_0x2ab6f20; 1 drivers
v0x2a2ccd0_0 .net "trueB", 0 0, L_0x2ab2270; 1 drivers
v0x2a2cdb0_0 .net "wAddSub", 0 0, L_0x2ab2d90; 1 drivers
v0x2a2cec0_0 .net "wNandAnd", 0 0, L_0x2ab44f0; 1 drivers
v0x2a2d040_0 .net "wNorOr", 0 0, L_0x2ab4f30; 1 drivers
v0x2a2d150_0 .net "wXor", 0 0, L_0x2ab3a90; 1 drivers
L_0x2ab7050 .part v0x2a6b7d0_0, 0, 1;
L_0x2ab70f0 .part v0x2a6b7d0_0, 1, 1;
L_0x2ab7220 .part v0x2a6b7d0_0, 2, 1;
S_0x2a2bf80 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a26a00;
 .timescale 0 0;
L_0x2a9acd0/d .functor NAND 1, L_0x2aabf60, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2a9acd0 .delay (20,20,20) L_0x2a9acd0/d;
L_0x2ab1d80/d .functor NOT 1, L_0x2a9acd0, C4<0>, C4<0>, C4<0>;
L_0x2ab1d80 .delay (10,10,10) L_0x2ab1d80/d;
L_0x2ab1e60/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ab1e60 .delay (10,10,10) L_0x2ab1e60/d;
L_0x2ab1f20/d .functor NAND 1, L_0x2ab7530, L_0x2ab1e60, C4<1>, C4<1>;
L_0x2ab1f20 .delay (20,20,20) L_0x2ab1f20/d;
L_0x2ab1fe0/d .functor NOT 1, L_0x2ab1f20, C4<0>, C4<0>, C4<0>;
L_0x2ab1fe0 .delay (10,10,10) L_0x2ab1fe0/d;
L_0x2ab20d0/d .functor NOR 1, L_0x2ab1fe0, L_0x2ab1d80, C4<0>, C4<0>;
L_0x2ab20d0 .delay (20,20,20) L_0x2ab20d0/d;
L_0x2ab2270/d .functor NOT 1, L_0x2ab20d0, C4<0>, C4<0>, C4<0>;
L_0x2ab2270 .delay (10,10,10) L_0x2ab2270/d;
v0x2a2c070_0 .net "and_in0ncom", 0 0, L_0x2ab1fe0; 1 drivers
v0x2a2c130_0 .net "and_in1com", 0 0, L_0x2ab1d80; 1 drivers
v0x2a2c1d0_0 .alias "in0", 0 0, v0x2a2ca70_0;
v0x2a2c250_0 .alias "in1", 0 0, v0x2a2c970_0;
v0x2a2c2d0_0 .net "nand_in0ncom", 0 0, L_0x2ab1f20; 1 drivers
v0x2a2c370_0 .net "nand_in1com", 0 0, L_0x2a9acd0; 1 drivers
v0x2a2c410_0 .net "ncom", 0 0, L_0x2ab1e60; 1 drivers
v0x2a2c4b0_0 .net "nor_wire", 0 0, L_0x2ab20d0; 1 drivers
v0x2a2c5a0_0 .alias "result", 0 0, v0x2a2ccd0_0;
v0x2a2c670_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a2ac90 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a26a00;
 .timescale 0 0;
L_0x2ab2ea0/d .functor NAND 1, L_0x2ab7660, L_0x2ab2270, C4<1>, C4<1>;
L_0x2ab2ea0 .delay (20,20,20) L_0x2ab2ea0/d;
L_0x2ab3010/d .functor NOT 1, L_0x2ab2ea0, C4<0>, C4<0>, C4<0>;
L_0x2ab3010 .delay (10,10,10) L_0x2ab3010/d;
L_0x2ab3120/d .functor NAND 1, L_0x2ab7840, L_0x2ab27f0, C4<1>, C4<1>;
L_0x2ab3120 .delay (20,20,20) L_0x2ab3120/d;
L_0x2ab31e0/d .functor NOT 1, L_0x2ab3120, C4<0>, C4<0>, C4<0>;
L_0x2ab31e0 .delay (10,10,10) L_0x2ab31e0/d;
L_0x2ab32f0/d .functor NOR 1, L_0x2ab31e0, L_0x2ab3010, C4<0>, C4<0>;
L_0x2ab32f0 .delay (20,20,20) L_0x2ab32f0/d;
L_0x2ab3430/d .functor NOT 1, L_0x2ab32f0, C4<0>, C4<0>, C4<0>;
L_0x2ab3430 .delay (10,10,10) L_0x2ab3430/d;
v0x2a2b870_0 .alias "a", 0 0, v0x2a2c9f0_0;
v0x2a2b980_0 .net "and_ab", 0 0, L_0x2ab3010; 1 drivers
v0x2a2ba20_0 .net "and_xor_ab_c", 0 0, L_0x2ab31e0; 1 drivers
v0x2a2bac0_0 .alias "b", 0 0, v0x2a2ccd0_0;
v0x2a2bb40_0 .alias "carryin", 0 0, v0x2a2c750_0;
v0x2a2bbc0_0 .alias "carryout", 0 0, v0x2a2c7f0_0;
v0x2a2bc80_0 .net "nand_ab", 0 0, L_0x2ab2ea0; 1 drivers
v0x2a2bd00_0 .net "nand_xor_ab_c", 0 0, L_0x2ab3120; 1 drivers
v0x2a2bd80_0 .net "nco", 0 0, L_0x2ab32f0; 1 drivers
v0x2a2be20_0 .alias "sum", 0 0, v0x2a2cdb0_0;
v0x2a2bf00_0 .net "xor_ab", 0 0, L_0x2ab27f0; 1 drivers
S_0x2a2b320 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a2ac90;
 .timescale 0 0;
L_0x2ab23e0/d .functor NAND 1, L_0x2ab7660, L_0x2ab2270, C4<1>, C4<1>;
L_0x2ab23e0 .delay (20,20,20) L_0x2ab23e0/d;
L_0x2ab24a0/d .functor NOR 1, L_0x2ab7660, L_0x2ab2270, C4<0>, C4<0>;
L_0x2ab24a0 .delay (20,20,20) L_0x2ab24a0/d;
L_0x2ab2580/d .functor NOT 1, L_0x2ab24a0, C4<0>, C4<0>, C4<0>;
L_0x2ab2580 .delay (10,10,10) L_0x2ab2580/d;
L_0x2ab2690/d .functor NAND 1, L_0x2ab2580, L_0x2ab23e0, C4<1>, C4<1>;
L_0x2ab2690 .delay (20,20,20) L_0x2ab2690/d;
L_0x2ab27f0/d .functor NOT 1, L_0x2ab2690, C4<0>, C4<0>, C4<0>;
L_0x2ab27f0 .delay (10,10,10) L_0x2ab27f0/d;
v0x2a2b410_0 .alias "a", 0 0, v0x2a2c9f0_0;
v0x2a2b4b0_0 .alias "b", 0 0, v0x2a2ccd0_0;
v0x2a2b550_0 .net "nand_ab", 0 0, L_0x2ab23e0; 1 drivers
v0x2a2b5f0_0 .net "nor_ab", 0 0, L_0x2ab24a0; 1 drivers
v0x2a2b670_0 .net "nxor_ab", 0 0, L_0x2ab2690; 1 drivers
v0x2a2b710_0 .net "or_ab", 0 0, L_0x2ab2580; 1 drivers
v0x2a2b7f0_0 .alias "result", 0 0, v0x2a2bf00_0;
S_0x2a2ad80 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a2ac90;
 .timescale 0 0;
L_0x2ab2900/d .functor NAND 1, L_0x2ab27f0, L_0x2ab7840, C4<1>, C4<1>;
L_0x2ab2900 .delay (20,20,20) L_0x2ab2900/d;
L_0x2ab2a50/d .functor NOR 1, L_0x2ab27f0, L_0x2ab7840, C4<0>, C4<0>;
L_0x2ab2a50 .delay (20,20,20) L_0x2ab2a50/d;
L_0x2ab2bc0/d .functor NOT 1, L_0x2ab2a50, C4<0>, C4<0>, C4<0>;
L_0x2ab2bc0 .delay (10,10,10) L_0x2ab2bc0/d;
L_0x2ab2c80/d .functor NAND 1, L_0x2ab2bc0, L_0x2ab2900, C4<1>, C4<1>;
L_0x2ab2c80 .delay (20,20,20) L_0x2ab2c80/d;
L_0x2ab2d90/d .functor NOT 1, L_0x2ab2c80, C4<0>, C4<0>, C4<0>;
L_0x2ab2d90 .delay (10,10,10) L_0x2ab2d90/d;
v0x2a2ae70_0 .alias "a", 0 0, v0x2a2bf00_0;
v0x2a2af10_0 .alias "b", 0 0, v0x2a2c750_0;
v0x2a2afb0_0 .net "nand_ab", 0 0, L_0x2ab2900; 1 drivers
v0x2a2b050_0 .net "nor_ab", 0 0, L_0x2ab2a50; 1 drivers
v0x2a2b0d0_0 .net "nxor_ab", 0 0, L_0x2ab2c80; 1 drivers
v0x2a2b170_0 .net "or_ab", 0 0, L_0x2ab2bc0; 1 drivers
v0x2a2b250_0 .alias "result", 0 0, v0x2a2cdb0_0;
S_0x2a2a740 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a26a00;
 .timescale 0 0;
L_0x2ab35f0/d .functor NAND 1, L_0x2ab7660, L_0x2ab7530, C4<1>, C4<1>;
L_0x2ab35f0 .delay (20,20,20) L_0x2ab35f0/d;
L_0x2ab36b0/d .functor NOR 1, L_0x2ab7660, L_0x2ab7530, C4<0>, C4<0>;
L_0x2ab36b0 .delay (20,20,20) L_0x2ab36b0/d;
L_0x2ab3840/d .functor NOT 1, L_0x2ab36b0, C4<0>, C4<0>, C4<0>;
L_0x2ab3840 .delay (10,10,10) L_0x2ab3840/d;
L_0x2ab3930/d .functor NAND 1, L_0x2ab3840, L_0x2ab35f0, C4<1>, C4<1>;
L_0x2ab3930 .delay (20,20,20) L_0x2ab3930/d;
L_0x2ab3a90/d .functor NOT 1, L_0x2ab3930, C4<0>, C4<0>, C4<0>;
L_0x2ab3a90 .delay (10,10,10) L_0x2ab3a90/d;
v0x2a2a830_0 .alias "a", 0 0, v0x2a2c9f0_0;
v0x2a2a8b0_0 .alias "b", 0 0, v0x2a2ca70_0;
v0x2a2a980_0 .net "nand_ab", 0 0, L_0x2ab35f0; 1 drivers
v0x2a2aa00_0 .net "nor_ab", 0 0, L_0x2ab36b0; 1 drivers
v0x2a2aa80_0 .net "nxor_ab", 0 0, L_0x2ab3930; 1 drivers
v0x2a2ab00_0 .net "or_ab", 0 0, L_0x2ab3840; 1 drivers
v0x2a2abc0_0 .alias "result", 0 0, v0x2a2d150_0;
S_0x2a29b50 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a26a00;
 .timescale 0 0;
L_0x2ab3be0/d .functor NAND 1, L_0x2ab7660, L_0x2ab7530, C4<1>, C4<1>;
L_0x2ab3be0 .delay (20,20,20) L_0x2ab3be0/d;
L_0x2ab3d10/d .functor NOT 1, L_0x2ab3be0, C4<0>, C4<0>, C4<0>;
L_0x2ab3d10 .delay (10,10,10) L_0x2ab3d10/d;
v0x2a2a3c0_0 .alias "a", 0 0, v0x2a2c9f0_0;
v0x2a2a460_0 .net "and_ab", 0 0, L_0x2ab3d10; 1 drivers
v0x2a2a4e0_0 .alias "b", 0 0, v0x2a2ca70_0;
v0x2a2a560_0 .net "nand_ab", 0 0, L_0x2ab3be0; 1 drivers
v0x2a2a640_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a2a6c0_0 .alias "result", 0 0, v0x2a2cec0_0;
S_0x2a29c40 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a29b50;
 .timescale 0 0;
L_0x2ab3e60/d .functor NAND 1, L_0x2ab3d10, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ab3e60 .delay (20,20,20) L_0x2ab3e60/d;
L_0x2ab3f20/d .functor NOT 1, L_0x2ab3e60, C4<0>, C4<0>, C4<0>;
L_0x2ab3f20 .delay (10,10,10) L_0x2ab3f20/d;
L_0x2ab4050/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ab4050 .delay (10,10,10) L_0x2ab4050/d;
L_0x2ab4110/d .functor NAND 1, L_0x2ab3be0, L_0x2ab4050, C4<1>, C4<1>;
L_0x2ab4110 .delay (20,20,20) L_0x2ab4110/d;
L_0x2ab4260/d .functor NOT 1, L_0x2ab4110, C4<0>, C4<0>, C4<0>;
L_0x2ab4260 .delay (10,10,10) L_0x2ab4260/d;
L_0x2ab4350/d .functor NOR 1, L_0x2ab4260, L_0x2ab3f20, C4<0>, C4<0>;
L_0x2ab4350 .delay (20,20,20) L_0x2ab4350/d;
L_0x2ab44f0/d .functor NOT 1, L_0x2ab4350, C4<0>, C4<0>, C4<0>;
L_0x2ab44f0 .delay (10,10,10) L_0x2ab44f0/d;
v0x2a29d30_0 .net "and_in0ncom", 0 0, L_0x2ab4260; 1 drivers
v0x2a29db0_0 .net "and_in1com", 0 0, L_0x2ab3f20; 1 drivers
v0x2a29e30_0 .alias "in0", 0 0, v0x2a2a560_0;
v0x2a29ed0_0 .alias "in1", 0 0, v0x2a2a460_0;
v0x2a29f50_0 .net "nand_in0ncom", 0 0, L_0x2ab4110; 1 drivers
v0x2a29ff0_0 .net "nand_in1com", 0 0, L_0x2ab3e60; 1 drivers
v0x2a2a0d0_0 .net "ncom", 0 0, L_0x2ab4050; 1 drivers
v0x2a2a170_0 .net "nor_wire", 0 0, L_0x2ab4350; 1 drivers
v0x2a2a210_0 .alias "result", 0 0, v0x2a2cec0_0;
v0x2a2a2e0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a290b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a26a00;
 .timescale 0 0;
L_0x2ab4620/d .functor NOR 1, L_0x2ab7660, L_0x2ab7530, C4<0>, C4<0>;
L_0x2ab4620 .delay (20,20,20) L_0x2ab4620/d;
L_0x2ab4750/d .functor NOT 1, L_0x2ab4620, C4<0>, C4<0>, C4<0>;
L_0x2ab4750 .delay (10,10,10) L_0x2ab4750/d;
v0x2a29830_0 .alias "a", 0 0, v0x2a2c9f0_0;
v0x2a298b0_0 .alias "b", 0 0, v0x2a2ca70_0;
v0x2a29950_0 .net "nor_ab", 0 0, L_0x2ab4620; 1 drivers
v0x2a299d0_0 .net "or_ab", 0 0, L_0x2ab4750; 1 drivers
v0x2a29a50_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a29ad0_0 .alias "result", 0 0, v0x2a2d040_0;
S_0x2a291a0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a290b0;
 .timescale 0 0;
L_0x2ab48a0/d .functor NAND 1, L_0x2ab4750, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ab48a0 .delay (20,20,20) L_0x2ab48a0/d;
L_0x2ab4960/d .functor NOT 1, L_0x2ab48a0, C4<0>, C4<0>, C4<0>;
L_0x2ab4960 .delay (10,10,10) L_0x2ab4960/d;
L_0x2ab4a90/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ab4a90 .delay (10,10,10) L_0x2ab4a90/d;
L_0x2ab4b50/d .functor NAND 1, L_0x2ab4620, L_0x2ab4a90, C4<1>, C4<1>;
L_0x2ab4b50 .delay (20,20,20) L_0x2ab4b50/d;
L_0x2ab4ca0/d .functor NOT 1, L_0x2ab4b50, C4<0>, C4<0>, C4<0>;
L_0x2ab4ca0 .delay (10,10,10) L_0x2ab4ca0/d;
L_0x2ab4d90/d .functor NOR 1, L_0x2ab4ca0, L_0x2ab4960, C4<0>, C4<0>;
L_0x2ab4d90 .delay (20,20,20) L_0x2ab4d90/d;
L_0x2ab4f30/d .functor NOT 1, L_0x2ab4d90, C4<0>, C4<0>, C4<0>;
L_0x2ab4f30 .delay (10,10,10) L_0x2ab4f30/d;
v0x2a29290_0 .net "and_in0ncom", 0 0, L_0x2ab4ca0; 1 drivers
v0x2a29310_0 .net "and_in1com", 0 0, L_0x2ab4960; 1 drivers
v0x2a29390_0 .alias "in0", 0 0, v0x2a29950_0;
v0x2a29410_0 .alias "in1", 0 0, v0x2a299d0_0;
v0x2a29490_0 .net "nand_in0ncom", 0 0, L_0x2ab4b50; 1 drivers
v0x2a29510_0 .net "nand_in1com", 0 0, L_0x2ab48a0; 1 drivers
v0x2a29590_0 .net "ncom", 0 0, L_0x2ab4a90; 1 drivers
v0x2a29610_0 .net "nor_wire", 0 0, L_0x2ab4d90; 1 drivers
v0x2a296e0_0 .alias "result", 0 0, v0x2a2d040_0;
v0x2a297b0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a26af0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a26a00;
 .timescale 0 0;
v0x2a28900_0 .alias "in0", 0 0, v0x2a2cdb0_0;
v0x2a289b0_0 .alias "in1", 0 0, v0x2a2d150_0;
v0x2a28a60_0 .alias "in2", 0 0, v0x2a2cec0_0;
v0x2a28b10_0 .alias "in3", 0 0, v0x2a2d040_0;
v0x2a28bf0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a28ca0_0 .alias "result", 0 0, v0x2a2cc00_0;
v0x2a28d20_0 .net "sel0", 0 0, L_0x2ab7050; 1 drivers
v0x2a28da0_0 .net "sel1", 0 0, L_0x2ab70f0; 1 drivers
v0x2a28e20_0 .net "sel2", 0 0, L_0x2ab7220; 1 drivers
v0x2a28ed0_0 .net "w0", 0 0, L_0x2ab56f0; 1 drivers
v0x2a28fb0_0 .net "w1", 0 0, L_0x2ab5e70; 1 drivers
v0x2a29030_0 .net "w2", 0 0, L_0x2ab66c0; 1 drivers
S_0x2a281b0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a26af0;
 .timescale 0 0;
L_0x2ab5060/d .functor NAND 1, L_0x2ab3a90, L_0x2ab7050, C4<1>, C4<1>;
L_0x2ab5060 .delay (20,20,20) L_0x2ab5060/d;
L_0x2ab5120/d .functor NOT 1, L_0x2ab5060, C4<0>, C4<0>, C4<0>;
L_0x2ab5120 .delay (10,10,10) L_0x2ab5120/d;
L_0x2ab5250/d .functor NOT 1, L_0x2ab7050, C4<0>, C4<0>, C4<0>;
L_0x2ab5250 .delay (10,10,10) L_0x2ab5250/d;
L_0x2ab53a0/d .functor NAND 1, L_0x2ab2d90, L_0x2ab5250, C4<1>, C4<1>;
L_0x2ab53a0 .delay (20,20,20) L_0x2ab53a0/d;
L_0x2ab5460/d .functor NOT 1, L_0x2ab53a0, C4<0>, C4<0>, C4<0>;
L_0x2ab5460 .delay (10,10,10) L_0x2ab5460/d;
L_0x2ab5550/d .functor NOR 1, L_0x2ab5460, L_0x2ab5120, C4<0>, C4<0>;
L_0x2ab5550 .delay (20,20,20) L_0x2ab5550/d;
L_0x2ab56f0/d .functor NOT 1, L_0x2ab5550, C4<0>, C4<0>, C4<0>;
L_0x2ab56f0 .delay (10,10,10) L_0x2ab56f0/d;
v0x2a282a0_0 .net "and_in0ncom", 0 0, L_0x2ab5460; 1 drivers
v0x2a28360_0 .net "and_in1com", 0 0, L_0x2ab5120; 1 drivers
v0x2a28400_0 .alias "in0", 0 0, v0x2a2cdb0_0;
v0x2a284a0_0 .alias "in1", 0 0, v0x2a2d150_0;
v0x2a28520_0 .net "nand_in0ncom", 0 0, L_0x2ab53a0; 1 drivers
v0x2a285c0_0 .net "nand_in1com", 0 0, L_0x2ab5060; 1 drivers
v0x2a28660_0 .net "ncom", 0 0, L_0x2ab5250; 1 drivers
v0x2a28700_0 .net "nor_wire", 0 0, L_0x2ab5550; 1 drivers
v0x2a287a0_0 .alias "result", 0 0, v0x2a28ed0_0;
v0x2a28820_0 .alias "sel0", 0 0, v0x2a28d20_0;
S_0x2a27a60 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a26af0;
 .timescale 0 0;
L_0x2ab5820/d .functor NAND 1, L_0x2ab4f30, L_0x2ab7050, C4<1>, C4<1>;
L_0x2ab5820 .delay (20,20,20) L_0x2ab5820/d;
L_0x2ab58e0/d .functor NOT 1, L_0x2ab5820, C4<0>, C4<0>, C4<0>;
L_0x2ab58e0 .delay (10,10,10) L_0x2ab58e0/d;
L_0x2ab5a10/d .functor NOT 1, L_0x2ab7050, C4<0>, C4<0>, C4<0>;
L_0x2ab5a10 .delay (10,10,10) L_0x2ab5a10/d;
L_0x2ab5ad0/d .functor NAND 1, L_0x2ab44f0, L_0x2ab5a10, C4<1>, C4<1>;
L_0x2ab5ad0 .delay (20,20,20) L_0x2ab5ad0/d;
L_0x2ab5be0/d .functor NOT 1, L_0x2ab5ad0, C4<0>, C4<0>, C4<0>;
L_0x2ab5be0 .delay (10,10,10) L_0x2ab5be0/d;
L_0x2ab5cd0/d .functor NOR 1, L_0x2ab5be0, L_0x2ab58e0, C4<0>, C4<0>;
L_0x2ab5cd0 .delay (20,20,20) L_0x2ab5cd0/d;
L_0x2ab5e70/d .functor NOT 1, L_0x2ab5cd0, C4<0>, C4<0>, C4<0>;
L_0x2ab5e70 .delay (10,10,10) L_0x2ab5e70/d;
v0x2a27b50_0 .net "and_in0ncom", 0 0, L_0x2ab5be0; 1 drivers
v0x2a27c10_0 .net "and_in1com", 0 0, L_0x2ab58e0; 1 drivers
v0x2a27cb0_0 .alias "in0", 0 0, v0x2a2cec0_0;
v0x2a27d50_0 .alias "in1", 0 0, v0x2a2d040_0;
v0x2a27dd0_0 .net "nand_in0ncom", 0 0, L_0x2ab5ad0; 1 drivers
v0x2a27e70_0 .net "nand_in1com", 0 0, L_0x2ab5820; 1 drivers
v0x2a27f10_0 .net "ncom", 0 0, L_0x2ab5a10; 1 drivers
v0x2a27fb0_0 .net "nor_wire", 0 0, L_0x2ab5cd0; 1 drivers
v0x2a28050_0 .alias "result", 0 0, v0x2a28fb0_0;
v0x2a280d0_0 .alias "sel0", 0 0, v0x2a28d20_0;
S_0x2a27310 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a26af0;
 .timescale 0 0;
L_0x2ab5fa0/d .functor NAND 1, L_0x2ab5e70, L_0x2ab70f0, C4<1>, C4<1>;
L_0x2ab5fa0 .delay (20,20,20) L_0x2ab5fa0/d;
L_0x2ab60f0/d .functor NOT 1, L_0x2ab5fa0, C4<0>, C4<0>, C4<0>;
L_0x2ab60f0 .delay (10,10,10) L_0x2ab60f0/d;
L_0x2ab6220/d .functor NOT 1, L_0x2ab70f0, C4<0>, C4<0>, C4<0>;
L_0x2ab6220 .delay (10,10,10) L_0x2ab6220/d;
L_0x2ab62e0/d .functor NAND 1, L_0x2ab56f0, L_0x2ab6220, C4<1>, C4<1>;
L_0x2ab62e0 .delay (20,20,20) L_0x2ab62e0/d;
L_0x2ab6430/d .functor NOT 1, L_0x2ab62e0, C4<0>, C4<0>, C4<0>;
L_0x2ab6430 .delay (10,10,10) L_0x2ab6430/d;
L_0x2ab6520/d .functor NOR 1, L_0x2ab6430, L_0x2ab60f0, C4<0>, C4<0>;
L_0x2ab6520 .delay (20,20,20) L_0x2ab6520/d;
L_0x2ab66c0/d .functor NOT 1, L_0x2ab6520, C4<0>, C4<0>, C4<0>;
L_0x2ab66c0 .delay (10,10,10) L_0x2ab66c0/d;
v0x2a27400_0 .net "and_in0ncom", 0 0, L_0x2ab6430; 1 drivers
v0x2a274c0_0 .net "and_in1com", 0 0, L_0x2ab60f0; 1 drivers
v0x2a27560_0 .alias "in0", 0 0, v0x2a28ed0_0;
v0x2a27600_0 .alias "in1", 0 0, v0x2a28fb0_0;
v0x2a27680_0 .net "nand_in0ncom", 0 0, L_0x2ab62e0; 1 drivers
v0x2a27720_0 .net "nand_in1com", 0 0, L_0x2ab5fa0; 1 drivers
v0x2a277c0_0 .net "ncom", 0 0, L_0x2ab6220; 1 drivers
v0x2a27860_0 .net "nor_wire", 0 0, L_0x2ab6520; 1 drivers
v0x2a27900_0 .alias "result", 0 0, v0x2a29030_0;
v0x2a27980_0 .alias "sel0", 0 0, v0x2a28da0_0;
S_0x2a26be0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a26af0;
 .timescale 0 0;
L_0x2ab67f0/d .functor NAND 1, C4<0>, L_0x2ab7220, C4<1>, C4<1>;
L_0x2ab67f0 .delay (20,20,20) L_0x2ab67f0/d;
L_0x2ab6950/d .functor NOT 1, L_0x2ab67f0, C4<0>, C4<0>, C4<0>;
L_0x2ab6950 .delay (10,10,10) L_0x2ab6950/d;
L_0x2ab6a80/d .functor NOT 1, L_0x2ab7220, C4<0>, C4<0>, C4<0>;
L_0x2ab6a80 .delay (10,10,10) L_0x2ab6a80/d;
L_0x2ab6b40/d .functor NAND 1, L_0x2ab66c0, L_0x2ab6a80, C4<1>, C4<1>;
L_0x2ab6b40 .delay (20,20,20) L_0x2ab6b40/d;
L_0x2ab6c90/d .functor NOT 1, L_0x2ab6b40, C4<0>, C4<0>, C4<0>;
L_0x2ab6c90 .delay (10,10,10) L_0x2ab6c90/d;
L_0x2ab6d80/d .functor NOR 1, L_0x2ab6c90, L_0x2ab6950, C4<0>, C4<0>;
L_0x2ab6d80 .delay (20,20,20) L_0x2ab6d80/d;
L_0x2ab6f20/d .functor NOT 1, L_0x2ab6d80, C4<0>, C4<0>, C4<0>;
L_0x2ab6f20 .delay (10,10,10) L_0x2ab6f20/d;
v0x2a26cd0_0 .net "and_in0ncom", 0 0, L_0x2ab6c90; 1 drivers
v0x2a26d50_0 .net "and_in1com", 0 0, L_0x2ab6950; 1 drivers
v0x2a26df0_0 .alias "in0", 0 0, v0x2a29030_0;
v0x2a26e90_0 .alias "in1", 0 0, v0x2a28bf0_0;
v0x2a26f10_0 .net "nand_in0ncom", 0 0, L_0x2ab6b40; 1 drivers
v0x2a26fb0_0 .net "nand_in1com", 0 0, L_0x2ab67f0; 1 drivers
v0x2a27090_0 .net "ncom", 0 0, L_0x2ab6a80; 1 drivers
v0x2a27130_0 .net "nor_wire", 0 0, L_0x2ab6d80; 1 drivers
v0x2a271d0_0 .alias "result", 0 0, v0x2a2cc00_0;
v0x2a27270_0 .alias "sel0", 0 0, v0x2a28e20_0;
S_0x2a1ff50 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a1e948 .param/l "i" 2 105, +C4<01001>;
S_0x2a20080 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a1ff50;
 .timescale 0 0;
L_0x2aaba20/d .functor NOT 1, L_0x2ab7b90, C4<0>, C4<0>, C4<0>;
L_0x2aaba20 .delay (10,10,10) L_0x2aaba20/d;
v0x2a25dd0_0 .net "carryin", 0 0, L_0x2abd390; 1 drivers
v0x2a25e70_0 .net "carryout", 0 0, L_0x2ab9130; 1 drivers
v0x2a25ef0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a25f70_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a25ff0_0 .net "notB", 0 0, L_0x2aaba20; 1 drivers
v0x2a26070_0 .net "operandA", 0 0, L_0x2ab7af0; 1 drivers
v0x2a260f0_0 .net "operandB", 0 0, L_0x2ab7b90; 1 drivers
v0x2a26200_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a26280_0 .net "result", 0 0, L_0x2abcc20; 1 drivers
v0x2a26350_0 .net "trueB", 0 0, L_0x2ab7f70; 1 drivers
v0x2a26430_0 .net "wAddSub", 0 0, L_0x2ab8a90; 1 drivers
v0x2a26540_0 .net "wNandAnd", 0 0, L_0x2aba1f0; 1 drivers
v0x2a266c0_0 .net "wNorOr", 0 0, L_0x2abac30; 1 drivers
v0x2a267d0_0 .net "wXor", 0 0, L_0x2ab9790; 1 drivers
L_0x2abcd50 .part v0x2a6b7d0_0, 0, 1;
L_0x2abcdf0 .part v0x2a6b7d0_0, 1, 1;
L_0x2abcf20 .part v0x2a6b7d0_0, 2, 1;
S_0x2a25600 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a20080;
 .timescale 0 0;
L_0x2ab75f0/d .functor NAND 1, L_0x2aaba20, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ab75f0 .delay (20,20,20) L_0x2ab75f0/d;
L_0x2aa0690/d .functor NOT 1, L_0x2ab75f0, C4<0>, C4<0>, C4<0>;
L_0x2aa0690 .delay (10,10,10) L_0x2aa0690/d;
L_0x2ab7760/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ab7760 .delay (10,10,10) L_0x2ab7760/d;
L_0x2ab7c40/d .functor NAND 1, L_0x2ab7b90, L_0x2ab7760, C4<1>, C4<1>;
L_0x2ab7c40 .delay (20,20,20) L_0x2ab7c40/d;
L_0x2ab7ce0/d .functor NOT 1, L_0x2ab7c40, C4<0>, C4<0>, C4<0>;
L_0x2ab7ce0 .delay (10,10,10) L_0x2ab7ce0/d;
L_0x2ab7dd0/d .functor NOR 1, L_0x2ab7ce0, L_0x2aa0690, C4<0>, C4<0>;
L_0x2ab7dd0 .delay (20,20,20) L_0x2ab7dd0/d;
L_0x2ab7f70/d .functor NOT 1, L_0x2ab7dd0, C4<0>, C4<0>, C4<0>;
L_0x2ab7f70 .delay (10,10,10) L_0x2ab7f70/d;
v0x2a256f0_0 .net "and_in0ncom", 0 0, L_0x2ab7ce0; 1 drivers
v0x2a257b0_0 .net "and_in1com", 0 0, L_0x2aa0690; 1 drivers
v0x2a25850_0 .alias "in0", 0 0, v0x2a260f0_0;
v0x2a258d0_0 .alias "in1", 0 0, v0x2a25ff0_0;
v0x2a25950_0 .net "nand_in0ncom", 0 0, L_0x2ab7c40; 1 drivers
v0x2a259f0_0 .net "nand_in1com", 0 0, L_0x2ab75f0; 1 drivers
v0x2a25a90_0 .net "ncom", 0 0, L_0x2ab7760; 1 drivers
v0x2a25b30_0 .net "nor_wire", 0 0, L_0x2ab7dd0; 1 drivers
v0x2a25c20_0 .alias "result", 0 0, v0x2a26350_0;
v0x2a25cf0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a24310 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a20080;
 .timescale 0 0;
L_0x2ab8ba0/d .functor NAND 1, L_0x2ab7af0, L_0x2ab7f70, C4<1>, C4<1>;
L_0x2ab8ba0 .delay (20,20,20) L_0x2ab8ba0/d;
L_0x2ab8d10/d .functor NOT 1, L_0x2ab8ba0, C4<0>, C4<0>, C4<0>;
L_0x2ab8d10 .delay (10,10,10) L_0x2ab8d10/d;
L_0x2ab8e20/d .functor NAND 1, L_0x2abd390, L_0x2ab84f0, C4<1>, C4<1>;
L_0x2ab8e20 .delay (20,20,20) L_0x2ab8e20/d;
L_0x2ab8ee0/d .functor NOT 1, L_0x2ab8e20, C4<0>, C4<0>, C4<0>;
L_0x2ab8ee0 .delay (10,10,10) L_0x2ab8ee0/d;
L_0x2ab8ff0/d .functor NOR 1, L_0x2ab8ee0, L_0x2ab8d10, C4<0>, C4<0>;
L_0x2ab8ff0 .delay (20,20,20) L_0x2ab8ff0/d;
L_0x2ab9130/d .functor NOT 1, L_0x2ab8ff0, C4<0>, C4<0>, C4<0>;
L_0x2ab9130 .delay (10,10,10) L_0x2ab9130/d;
v0x2a24ef0_0 .alias "a", 0 0, v0x2a26070_0;
v0x2a25000_0 .net "and_ab", 0 0, L_0x2ab8d10; 1 drivers
v0x2a250a0_0 .net "and_xor_ab_c", 0 0, L_0x2ab8ee0; 1 drivers
v0x2a25140_0 .alias "b", 0 0, v0x2a26350_0;
v0x2a251c0_0 .alias "carryin", 0 0, v0x2a25dd0_0;
v0x2a25240_0 .alias "carryout", 0 0, v0x2a25e70_0;
v0x2a25300_0 .net "nand_ab", 0 0, L_0x2ab8ba0; 1 drivers
v0x2a25380_0 .net "nand_xor_ab_c", 0 0, L_0x2ab8e20; 1 drivers
v0x2a25400_0 .net "nco", 0 0, L_0x2ab8ff0; 1 drivers
v0x2a254a0_0 .alias "sum", 0 0, v0x2a26430_0;
v0x2a25580_0 .net "xor_ab", 0 0, L_0x2ab84f0; 1 drivers
S_0x2a249a0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a24310;
 .timescale 0 0;
L_0x2ab80e0/d .functor NAND 1, L_0x2ab7af0, L_0x2ab7f70, C4<1>, C4<1>;
L_0x2ab80e0 .delay (20,20,20) L_0x2ab80e0/d;
L_0x2ab81a0/d .functor NOR 1, L_0x2ab7af0, L_0x2ab7f70, C4<0>, C4<0>;
L_0x2ab81a0 .delay (20,20,20) L_0x2ab81a0/d;
L_0x2ab8280/d .functor NOT 1, L_0x2ab81a0, C4<0>, C4<0>, C4<0>;
L_0x2ab8280 .delay (10,10,10) L_0x2ab8280/d;
L_0x2ab8390/d .functor NAND 1, L_0x2ab8280, L_0x2ab80e0, C4<1>, C4<1>;
L_0x2ab8390 .delay (20,20,20) L_0x2ab8390/d;
L_0x2ab84f0/d .functor NOT 1, L_0x2ab8390, C4<0>, C4<0>, C4<0>;
L_0x2ab84f0 .delay (10,10,10) L_0x2ab84f0/d;
v0x2a24a90_0 .alias "a", 0 0, v0x2a26070_0;
v0x2a24b30_0 .alias "b", 0 0, v0x2a26350_0;
v0x2a24bd0_0 .net "nand_ab", 0 0, L_0x2ab80e0; 1 drivers
v0x2a24c70_0 .net "nor_ab", 0 0, L_0x2ab81a0; 1 drivers
v0x2a24cf0_0 .net "nxor_ab", 0 0, L_0x2ab8390; 1 drivers
v0x2a24d90_0 .net "or_ab", 0 0, L_0x2ab8280; 1 drivers
v0x2a24e70_0 .alias "result", 0 0, v0x2a25580_0;
S_0x2a24400 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a24310;
 .timescale 0 0;
L_0x2ab8600/d .functor NAND 1, L_0x2ab84f0, L_0x2abd390, C4<1>, C4<1>;
L_0x2ab8600 .delay (20,20,20) L_0x2ab8600/d;
L_0x2ab8750/d .functor NOR 1, L_0x2ab84f0, L_0x2abd390, C4<0>, C4<0>;
L_0x2ab8750 .delay (20,20,20) L_0x2ab8750/d;
L_0x2ab88c0/d .functor NOT 1, L_0x2ab8750, C4<0>, C4<0>, C4<0>;
L_0x2ab88c0 .delay (10,10,10) L_0x2ab88c0/d;
L_0x2ab8980/d .functor NAND 1, L_0x2ab88c0, L_0x2ab8600, C4<1>, C4<1>;
L_0x2ab8980 .delay (20,20,20) L_0x2ab8980/d;
L_0x2ab8a90/d .functor NOT 1, L_0x2ab8980, C4<0>, C4<0>, C4<0>;
L_0x2ab8a90 .delay (10,10,10) L_0x2ab8a90/d;
v0x2a244f0_0 .alias "a", 0 0, v0x2a25580_0;
v0x2a24590_0 .alias "b", 0 0, v0x2a25dd0_0;
v0x2a24630_0 .net "nand_ab", 0 0, L_0x2ab8600; 1 drivers
v0x2a246d0_0 .net "nor_ab", 0 0, L_0x2ab8750; 1 drivers
v0x2a24750_0 .net "nxor_ab", 0 0, L_0x2ab8980; 1 drivers
v0x2a247f0_0 .net "or_ab", 0 0, L_0x2ab88c0; 1 drivers
v0x2a248d0_0 .alias "result", 0 0, v0x2a26430_0;
S_0x2a23dc0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a20080;
 .timescale 0 0;
L_0x2ab92f0/d .functor NAND 1, L_0x2ab7af0, L_0x2ab7b90, C4<1>, C4<1>;
L_0x2ab92f0 .delay (20,20,20) L_0x2ab92f0/d;
L_0x2ab93b0/d .functor NOR 1, L_0x2ab7af0, L_0x2ab7b90, C4<0>, C4<0>;
L_0x2ab93b0 .delay (20,20,20) L_0x2ab93b0/d;
L_0x2ab9540/d .functor NOT 1, L_0x2ab93b0, C4<0>, C4<0>, C4<0>;
L_0x2ab9540 .delay (10,10,10) L_0x2ab9540/d;
L_0x2ab9630/d .functor NAND 1, L_0x2ab9540, L_0x2ab92f0, C4<1>, C4<1>;
L_0x2ab9630 .delay (20,20,20) L_0x2ab9630/d;
L_0x2ab9790/d .functor NOT 1, L_0x2ab9630, C4<0>, C4<0>, C4<0>;
L_0x2ab9790 .delay (10,10,10) L_0x2ab9790/d;
v0x2a23eb0_0 .alias "a", 0 0, v0x2a26070_0;
v0x2a23f30_0 .alias "b", 0 0, v0x2a260f0_0;
v0x2a24000_0 .net "nand_ab", 0 0, L_0x2ab92f0; 1 drivers
v0x2a24080_0 .net "nor_ab", 0 0, L_0x2ab93b0; 1 drivers
v0x2a24100_0 .net "nxor_ab", 0 0, L_0x2ab9630; 1 drivers
v0x2a24180_0 .net "or_ab", 0 0, L_0x2ab9540; 1 drivers
v0x2a24240_0 .alias "result", 0 0, v0x2a267d0_0;
S_0x2a231d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a20080;
 .timescale 0 0;
L_0x2ab98e0/d .functor NAND 1, L_0x2ab7af0, L_0x2ab7b90, C4<1>, C4<1>;
L_0x2ab98e0 .delay (20,20,20) L_0x2ab98e0/d;
L_0x2ab9a10/d .functor NOT 1, L_0x2ab98e0, C4<0>, C4<0>, C4<0>;
L_0x2ab9a10 .delay (10,10,10) L_0x2ab9a10/d;
v0x2a23a40_0 .alias "a", 0 0, v0x2a26070_0;
v0x2a23ae0_0 .net "and_ab", 0 0, L_0x2ab9a10; 1 drivers
v0x2a23b60_0 .alias "b", 0 0, v0x2a260f0_0;
v0x2a23be0_0 .net "nand_ab", 0 0, L_0x2ab98e0; 1 drivers
v0x2a23cc0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a23d40_0 .alias "result", 0 0, v0x2a26540_0;
S_0x2a232c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a231d0;
 .timescale 0 0;
L_0x2ab9b60/d .functor NAND 1, L_0x2ab9a10, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ab9b60 .delay (20,20,20) L_0x2ab9b60/d;
L_0x2ab9c20/d .functor NOT 1, L_0x2ab9b60, C4<0>, C4<0>, C4<0>;
L_0x2ab9c20 .delay (10,10,10) L_0x2ab9c20/d;
L_0x2ab9d50/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ab9d50 .delay (10,10,10) L_0x2ab9d50/d;
L_0x2ab9e10/d .functor NAND 1, L_0x2ab98e0, L_0x2ab9d50, C4<1>, C4<1>;
L_0x2ab9e10 .delay (20,20,20) L_0x2ab9e10/d;
L_0x2ab9f60/d .functor NOT 1, L_0x2ab9e10, C4<0>, C4<0>, C4<0>;
L_0x2ab9f60 .delay (10,10,10) L_0x2ab9f60/d;
L_0x2aba050/d .functor NOR 1, L_0x2ab9f60, L_0x2ab9c20, C4<0>, C4<0>;
L_0x2aba050 .delay (20,20,20) L_0x2aba050/d;
L_0x2aba1f0/d .functor NOT 1, L_0x2aba050, C4<0>, C4<0>, C4<0>;
L_0x2aba1f0 .delay (10,10,10) L_0x2aba1f0/d;
v0x2a233b0_0 .net "and_in0ncom", 0 0, L_0x2ab9f60; 1 drivers
v0x2a23430_0 .net "and_in1com", 0 0, L_0x2ab9c20; 1 drivers
v0x2a234b0_0 .alias "in0", 0 0, v0x2a23be0_0;
v0x2a23550_0 .alias "in1", 0 0, v0x2a23ae0_0;
v0x2a235d0_0 .net "nand_in0ncom", 0 0, L_0x2ab9e10; 1 drivers
v0x2a23670_0 .net "nand_in1com", 0 0, L_0x2ab9b60; 1 drivers
v0x2a23750_0 .net "ncom", 0 0, L_0x2ab9d50; 1 drivers
v0x2a237f0_0 .net "nor_wire", 0 0, L_0x2aba050; 1 drivers
v0x2a23890_0 .alias "result", 0 0, v0x2a26540_0;
v0x2a23960_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a22730 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a20080;
 .timescale 0 0;
L_0x2aba320/d .functor NOR 1, L_0x2ab7af0, L_0x2ab7b90, C4<0>, C4<0>;
L_0x2aba320 .delay (20,20,20) L_0x2aba320/d;
L_0x2aba450/d .functor NOT 1, L_0x2aba320, C4<0>, C4<0>, C4<0>;
L_0x2aba450 .delay (10,10,10) L_0x2aba450/d;
v0x2a22eb0_0 .alias "a", 0 0, v0x2a26070_0;
v0x2a22f30_0 .alias "b", 0 0, v0x2a260f0_0;
v0x2a22fd0_0 .net "nor_ab", 0 0, L_0x2aba320; 1 drivers
v0x2a23050_0 .net "or_ab", 0 0, L_0x2aba450; 1 drivers
v0x2a230d0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a23150_0 .alias "result", 0 0, v0x2a266c0_0;
S_0x2a22820 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a22730;
 .timescale 0 0;
L_0x2aba5a0/d .functor NAND 1, L_0x2aba450, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aba5a0 .delay (20,20,20) L_0x2aba5a0/d;
L_0x2aba660/d .functor NOT 1, L_0x2aba5a0, C4<0>, C4<0>, C4<0>;
L_0x2aba660 .delay (10,10,10) L_0x2aba660/d;
L_0x2aba790/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aba790 .delay (10,10,10) L_0x2aba790/d;
L_0x2aba850/d .functor NAND 1, L_0x2aba320, L_0x2aba790, C4<1>, C4<1>;
L_0x2aba850 .delay (20,20,20) L_0x2aba850/d;
L_0x2aba9a0/d .functor NOT 1, L_0x2aba850, C4<0>, C4<0>, C4<0>;
L_0x2aba9a0 .delay (10,10,10) L_0x2aba9a0/d;
L_0x2abaa90/d .functor NOR 1, L_0x2aba9a0, L_0x2aba660, C4<0>, C4<0>;
L_0x2abaa90 .delay (20,20,20) L_0x2abaa90/d;
L_0x2abac30/d .functor NOT 1, L_0x2abaa90, C4<0>, C4<0>, C4<0>;
L_0x2abac30 .delay (10,10,10) L_0x2abac30/d;
v0x2a22910_0 .net "and_in0ncom", 0 0, L_0x2aba9a0; 1 drivers
v0x2a22990_0 .net "and_in1com", 0 0, L_0x2aba660; 1 drivers
v0x2a22a10_0 .alias "in0", 0 0, v0x2a22fd0_0;
v0x2a22a90_0 .alias "in1", 0 0, v0x2a23050_0;
v0x2a22b10_0 .net "nand_in0ncom", 0 0, L_0x2aba850; 1 drivers
v0x2a22b90_0 .net "nand_in1com", 0 0, L_0x2aba5a0; 1 drivers
v0x2a22c10_0 .net "ncom", 0 0, L_0x2aba790; 1 drivers
v0x2a22c90_0 .net "nor_wire", 0 0, L_0x2abaa90; 1 drivers
v0x2a22d60_0 .alias "result", 0 0, v0x2a266c0_0;
v0x2a22e30_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a20170 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a20080;
 .timescale 0 0;
v0x2a21f80_0 .alias "in0", 0 0, v0x2a26430_0;
v0x2a22030_0 .alias "in1", 0 0, v0x2a267d0_0;
v0x2a220e0_0 .alias "in2", 0 0, v0x2a26540_0;
v0x2a22190_0 .alias "in3", 0 0, v0x2a266c0_0;
v0x2a22270_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a22320_0 .alias "result", 0 0, v0x2a26280_0;
v0x2a223a0_0 .net "sel0", 0 0, L_0x2abcd50; 1 drivers
v0x2a22420_0 .net "sel1", 0 0, L_0x2abcdf0; 1 drivers
v0x2a224a0_0 .net "sel2", 0 0, L_0x2abcf20; 1 drivers
v0x2a22550_0 .net "w0", 0 0, L_0x2abb3f0; 1 drivers
v0x2a22630_0 .net "w1", 0 0, L_0x2abbb70; 1 drivers
v0x2a226b0_0 .net "w2", 0 0, L_0x2abc3c0; 1 drivers
S_0x2a21830 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a20170;
 .timescale 0 0;
L_0x2abad60/d .functor NAND 1, L_0x2ab9790, L_0x2abcd50, C4<1>, C4<1>;
L_0x2abad60 .delay (20,20,20) L_0x2abad60/d;
L_0x2abae20/d .functor NOT 1, L_0x2abad60, C4<0>, C4<0>, C4<0>;
L_0x2abae20 .delay (10,10,10) L_0x2abae20/d;
L_0x2abaf50/d .functor NOT 1, L_0x2abcd50, C4<0>, C4<0>, C4<0>;
L_0x2abaf50 .delay (10,10,10) L_0x2abaf50/d;
L_0x2abb0a0/d .functor NAND 1, L_0x2ab8a90, L_0x2abaf50, C4<1>, C4<1>;
L_0x2abb0a0 .delay (20,20,20) L_0x2abb0a0/d;
L_0x2abb160/d .functor NOT 1, L_0x2abb0a0, C4<0>, C4<0>, C4<0>;
L_0x2abb160 .delay (10,10,10) L_0x2abb160/d;
L_0x2abb250/d .functor NOR 1, L_0x2abb160, L_0x2abae20, C4<0>, C4<0>;
L_0x2abb250 .delay (20,20,20) L_0x2abb250/d;
L_0x2abb3f0/d .functor NOT 1, L_0x2abb250, C4<0>, C4<0>, C4<0>;
L_0x2abb3f0 .delay (10,10,10) L_0x2abb3f0/d;
v0x2a21920_0 .net "and_in0ncom", 0 0, L_0x2abb160; 1 drivers
v0x2a219e0_0 .net "and_in1com", 0 0, L_0x2abae20; 1 drivers
v0x2a21a80_0 .alias "in0", 0 0, v0x2a26430_0;
v0x2a21b20_0 .alias "in1", 0 0, v0x2a267d0_0;
v0x2a21ba0_0 .net "nand_in0ncom", 0 0, L_0x2abb0a0; 1 drivers
v0x2a21c40_0 .net "nand_in1com", 0 0, L_0x2abad60; 1 drivers
v0x2a21ce0_0 .net "ncom", 0 0, L_0x2abaf50; 1 drivers
v0x2a21d80_0 .net "nor_wire", 0 0, L_0x2abb250; 1 drivers
v0x2a21e20_0 .alias "result", 0 0, v0x2a22550_0;
v0x2a21ea0_0 .alias "sel0", 0 0, v0x2a223a0_0;
S_0x2a210e0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a20170;
 .timescale 0 0;
L_0x2abb520/d .functor NAND 1, L_0x2abac30, L_0x2abcd50, C4<1>, C4<1>;
L_0x2abb520 .delay (20,20,20) L_0x2abb520/d;
L_0x2abb5e0/d .functor NOT 1, L_0x2abb520, C4<0>, C4<0>, C4<0>;
L_0x2abb5e0 .delay (10,10,10) L_0x2abb5e0/d;
L_0x2abb710/d .functor NOT 1, L_0x2abcd50, C4<0>, C4<0>, C4<0>;
L_0x2abb710 .delay (10,10,10) L_0x2abb710/d;
L_0x2abb7d0/d .functor NAND 1, L_0x2aba1f0, L_0x2abb710, C4<1>, C4<1>;
L_0x2abb7d0 .delay (20,20,20) L_0x2abb7d0/d;
L_0x2abb8e0/d .functor NOT 1, L_0x2abb7d0, C4<0>, C4<0>, C4<0>;
L_0x2abb8e0 .delay (10,10,10) L_0x2abb8e0/d;
L_0x2abb9d0/d .functor NOR 1, L_0x2abb8e0, L_0x2abb5e0, C4<0>, C4<0>;
L_0x2abb9d0 .delay (20,20,20) L_0x2abb9d0/d;
L_0x2abbb70/d .functor NOT 1, L_0x2abb9d0, C4<0>, C4<0>, C4<0>;
L_0x2abbb70 .delay (10,10,10) L_0x2abbb70/d;
v0x2a211d0_0 .net "and_in0ncom", 0 0, L_0x2abb8e0; 1 drivers
v0x2a21290_0 .net "and_in1com", 0 0, L_0x2abb5e0; 1 drivers
v0x2a21330_0 .alias "in0", 0 0, v0x2a26540_0;
v0x2a213d0_0 .alias "in1", 0 0, v0x2a266c0_0;
v0x2a21450_0 .net "nand_in0ncom", 0 0, L_0x2abb7d0; 1 drivers
v0x2a214f0_0 .net "nand_in1com", 0 0, L_0x2abb520; 1 drivers
v0x2a21590_0 .net "ncom", 0 0, L_0x2abb710; 1 drivers
v0x2a21630_0 .net "nor_wire", 0 0, L_0x2abb9d0; 1 drivers
v0x2a216d0_0 .alias "result", 0 0, v0x2a22630_0;
v0x2a21750_0 .alias "sel0", 0 0, v0x2a223a0_0;
S_0x2a20990 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a20170;
 .timescale 0 0;
L_0x2abbca0/d .functor NAND 1, L_0x2abbb70, L_0x2abcdf0, C4<1>, C4<1>;
L_0x2abbca0 .delay (20,20,20) L_0x2abbca0/d;
L_0x2abbdf0/d .functor NOT 1, L_0x2abbca0, C4<0>, C4<0>, C4<0>;
L_0x2abbdf0 .delay (10,10,10) L_0x2abbdf0/d;
L_0x2abbf20/d .functor NOT 1, L_0x2abcdf0, C4<0>, C4<0>, C4<0>;
L_0x2abbf20 .delay (10,10,10) L_0x2abbf20/d;
L_0x2abbfe0/d .functor NAND 1, L_0x2abb3f0, L_0x2abbf20, C4<1>, C4<1>;
L_0x2abbfe0 .delay (20,20,20) L_0x2abbfe0/d;
L_0x2abc130/d .functor NOT 1, L_0x2abbfe0, C4<0>, C4<0>, C4<0>;
L_0x2abc130 .delay (10,10,10) L_0x2abc130/d;
L_0x2abc220/d .functor NOR 1, L_0x2abc130, L_0x2abbdf0, C4<0>, C4<0>;
L_0x2abc220 .delay (20,20,20) L_0x2abc220/d;
L_0x2abc3c0/d .functor NOT 1, L_0x2abc220, C4<0>, C4<0>, C4<0>;
L_0x2abc3c0 .delay (10,10,10) L_0x2abc3c0/d;
v0x2a20a80_0 .net "and_in0ncom", 0 0, L_0x2abc130; 1 drivers
v0x2a20b40_0 .net "and_in1com", 0 0, L_0x2abbdf0; 1 drivers
v0x2a20be0_0 .alias "in0", 0 0, v0x2a22550_0;
v0x2a20c80_0 .alias "in1", 0 0, v0x2a22630_0;
v0x2a20d00_0 .net "nand_in0ncom", 0 0, L_0x2abbfe0; 1 drivers
v0x2a20da0_0 .net "nand_in1com", 0 0, L_0x2abbca0; 1 drivers
v0x2a20e40_0 .net "ncom", 0 0, L_0x2abbf20; 1 drivers
v0x2a20ee0_0 .net "nor_wire", 0 0, L_0x2abc220; 1 drivers
v0x2a20f80_0 .alias "result", 0 0, v0x2a226b0_0;
v0x2a21000_0 .alias "sel0", 0 0, v0x2a22420_0;
S_0x2a20260 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a20170;
 .timescale 0 0;
L_0x2abc4f0/d .functor NAND 1, C4<0>, L_0x2abcf20, C4<1>, C4<1>;
L_0x2abc4f0 .delay (20,20,20) L_0x2abc4f0/d;
L_0x2abc650/d .functor NOT 1, L_0x2abc4f0, C4<0>, C4<0>, C4<0>;
L_0x2abc650 .delay (10,10,10) L_0x2abc650/d;
L_0x2abc780/d .functor NOT 1, L_0x2abcf20, C4<0>, C4<0>, C4<0>;
L_0x2abc780 .delay (10,10,10) L_0x2abc780/d;
L_0x2abc840/d .functor NAND 1, L_0x2abc3c0, L_0x2abc780, C4<1>, C4<1>;
L_0x2abc840 .delay (20,20,20) L_0x2abc840/d;
L_0x2abc990/d .functor NOT 1, L_0x2abc840, C4<0>, C4<0>, C4<0>;
L_0x2abc990 .delay (10,10,10) L_0x2abc990/d;
L_0x2abca80/d .functor NOR 1, L_0x2abc990, L_0x2abc650, C4<0>, C4<0>;
L_0x2abca80 .delay (20,20,20) L_0x2abca80/d;
L_0x2abcc20/d .functor NOT 1, L_0x2abca80, C4<0>, C4<0>, C4<0>;
L_0x2abcc20 .delay (10,10,10) L_0x2abcc20/d;
v0x2a20350_0 .net "and_in0ncom", 0 0, L_0x2abc990; 1 drivers
v0x2a203d0_0 .net "and_in1com", 0 0, L_0x2abc650; 1 drivers
v0x2a20470_0 .alias "in0", 0 0, v0x2a226b0_0;
v0x2a20510_0 .alias "in1", 0 0, v0x2a22270_0;
v0x2a20590_0 .net "nand_in0ncom", 0 0, L_0x2abc840; 1 drivers
v0x2a20630_0 .net "nand_in1com", 0 0, L_0x2abc4f0; 1 drivers
v0x2a20710_0 .net "ncom", 0 0, L_0x2abc780; 1 drivers
v0x2a207b0_0 .net "nor_wire", 0 0, L_0x2abca80; 1 drivers
v0x2a20850_0 .alias "result", 0 0, v0x2a26280_0;
v0x2a208f0_0 .alias "sel0", 0 0, v0x2a224a0_0;
S_0x2a195a0 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a17fb8 .param/l "i" 2 105, +C4<01010>;
S_0x2a196d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a195a0;
 .timescale 0 0;
L_0x2a23c60/d .functor NOT 1, L_0x2ac29b0, C4<0>, C4<0>, C4<0>;
L_0x2a23c60 .delay (10,10,10) L_0x2a23c60/d;
v0x2a1f450_0 .net "carryin", 0 0, L_0x2ac2a50; 1 drivers
v0x2a1f4f0_0 .net "carryout", 0 0, L_0x2abe790; 1 drivers
v0x2a1f570_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a1f5f0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a1f670_0 .net "notB", 0 0, L_0x2a23c60; 1 drivers
v0x2a1f6f0_0 .net "operandA", 0 0, L_0x2abd2c0; 1 drivers
v0x2a1f770_0 .net "operandB", 0 0, L_0x2ac29b0; 1 drivers
v0x2a1f880_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a1f900_0 .net "result", 0 0, L_0x2ac2200; 1 drivers
v0x2a1f9d0_0 .net "trueB", 0 0, L_0x2abd7f0; 1 drivers
v0x2a1fab0_0 .net "wAddSub", 0 0, L_0x2abe170; 1 drivers
v0x2a1fbc0_0 .net "wNandAnd", 0 0, L_0x2abf7d0; 1 drivers
v0x2a1fd40_0 .net "wNorOr", 0 0, L_0x2ac0210; 1 drivers
v0x2a1fe50_0 .net "wXor", 0 0, L_0x2abed70; 1 drivers
L_0x2ac2330 .part v0x2a6b7d0_0, 0, 1;
L_0x2ac23d0 .part v0x2a6b7d0_0, 1, 1;
L_0x2ac2500 .part v0x2a6b7d0_0, 2, 1;
S_0x2a1ec80 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a196d0;
 .timescale 0 0;
L_0x2a2a5e0/d .functor NAND 1, L_0x2a23c60, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2a2a5e0 .delay (20,20,20) L_0x2a2a5e0/d;
L_0x2a3e270/d .functor NOT 1, L_0x2a2a5e0, C4<0>, C4<0>, C4<0>;
L_0x2a3e270 .delay (10,10,10) L_0x2a3e270/d;
L_0x2abd430/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2abd430 .delay (10,10,10) L_0x2abd430/d;
L_0x2abd490/d .functor NAND 1, L_0x2ac29b0, L_0x2abd430, C4<1>, C4<1>;
L_0x2abd490 .delay (20,20,20) L_0x2abd490/d;
L_0x2abd580/d .functor NOT 1, L_0x2abd490, C4<0>, C4<0>, C4<0>;
L_0x2abd580 .delay (10,10,10) L_0x2abd580/d;
L_0x2abd670/d .functor NOR 1, L_0x2abd580, L_0x2a3e270, C4<0>, C4<0>;
L_0x2abd670 .delay (20,20,20) L_0x2abd670/d;
L_0x2abd7f0/d .functor NOT 1, L_0x2abd670, C4<0>, C4<0>, C4<0>;
L_0x2abd7f0 .delay (10,10,10) L_0x2abd7f0/d;
v0x2a1ed70_0 .net "and_in0ncom", 0 0, L_0x2abd580; 1 drivers
v0x2a1ee30_0 .net "and_in1com", 0 0, L_0x2a3e270; 1 drivers
v0x2a1eed0_0 .alias "in0", 0 0, v0x2a1f770_0;
v0x2a1ef50_0 .alias "in1", 0 0, v0x2a1f670_0;
v0x2a1efd0_0 .net "nand_in0ncom", 0 0, L_0x2abd490; 1 drivers
v0x2a1f070_0 .net "nand_in1com", 0 0, L_0x2a2a5e0; 1 drivers
v0x2a1f110_0 .net "ncom", 0 0, L_0x2abd430; 1 drivers
v0x2a1f1b0_0 .net "nor_wire", 0 0, L_0x2abd670; 1 drivers
v0x2a1f2a0_0 .alias "result", 0 0, v0x2a1f9d0_0;
v0x2a1f370_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a1d990 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a196d0;
 .timescale 0 0;
L_0x2abe260/d .functor NAND 1, L_0x2abd2c0, L_0x2abd7f0, C4<1>, C4<1>;
L_0x2abe260 .delay (20,20,20) L_0x2abe260/d;
L_0x2abe3d0/d .functor NOT 1, L_0x2abe260, C4<0>, C4<0>, C4<0>;
L_0x2abe3d0 .delay (10,10,10) L_0x2abe3d0/d;
L_0x2abe4c0/d .functor NAND 1, L_0x2ac2a50, L_0x2abdc90, C4<1>, C4<1>;
L_0x2abe4c0 .delay (20,20,20) L_0x2abe4c0/d;
L_0x2abe560/d .functor NOT 1, L_0x2abe4c0, C4<0>, C4<0>, C4<0>;
L_0x2abe560 .delay (10,10,10) L_0x2abe560/d;
L_0x2abe650/d .functor NOR 1, L_0x2abe560, L_0x2abe3d0, C4<0>, C4<0>;
L_0x2abe650 .delay (20,20,20) L_0x2abe650/d;
L_0x2abe790/d .functor NOT 1, L_0x2abe650, C4<0>, C4<0>, C4<0>;
L_0x2abe790 .delay (10,10,10) L_0x2abe790/d;
v0x2a1e570_0 .alias "a", 0 0, v0x2a1f6f0_0;
v0x2a1e680_0 .net "and_ab", 0 0, L_0x2abe3d0; 1 drivers
v0x2a1e720_0 .net "and_xor_ab_c", 0 0, L_0x2abe560; 1 drivers
v0x2a1e7c0_0 .alias "b", 0 0, v0x2a1f9d0_0;
v0x2a1e840_0 .alias "carryin", 0 0, v0x2a1f450_0;
v0x2a1e8c0_0 .alias "carryout", 0 0, v0x2a1f4f0_0;
v0x2a1e980_0 .net "nand_ab", 0 0, L_0x2abe260; 1 drivers
v0x2a1ea00_0 .net "nand_xor_ab_c", 0 0, L_0x2abe4c0; 1 drivers
v0x2a1ea80_0 .net "nco", 0 0, L_0x2abe650; 1 drivers
v0x2a1eb20_0 .alias "sum", 0 0, v0x2a1fab0_0;
v0x2a1ec00_0 .net "xor_ab", 0 0, L_0x2abdc90; 1 drivers
S_0x2a1e020 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a1d990;
 .timescale 0 0;
L_0x2abd920/d .functor NAND 1, L_0x2abd2c0, L_0x2abd7f0, C4<1>, C4<1>;
L_0x2abd920 .delay (20,20,20) L_0x2abd920/d;
L_0x2abd9c0/d .functor NOR 1, L_0x2abd2c0, L_0x2abd7f0, C4<0>, C4<0>;
L_0x2abd9c0 .delay (20,20,20) L_0x2abd9c0/d;
L_0x2abda60/d .functor NOT 1, L_0x2abd9c0, C4<0>, C4<0>, C4<0>;
L_0x2abda60 .delay (10,10,10) L_0x2abda60/d;
L_0x2abdb50/d .functor NAND 1, L_0x2abda60, L_0x2abd920, C4<1>, C4<1>;
L_0x2abdb50 .delay (20,20,20) L_0x2abdb50/d;
L_0x2abdc90/d .functor NOT 1, L_0x2abdb50, C4<0>, C4<0>, C4<0>;
L_0x2abdc90 .delay (10,10,10) L_0x2abdc90/d;
v0x2a1e110_0 .alias "a", 0 0, v0x2a1f6f0_0;
v0x2a1e1b0_0 .alias "b", 0 0, v0x2a1f9d0_0;
v0x2a1e250_0 .net "nand_ab", 0 0, L_0x2abd920; 1 drivers
v0x2a1e2f0_0 .net "nor_ab", 0 0, L_0x2abd9c0; 1 drivers
v0x2a1e370_0 .net "nxor_ab", 0 0, L_0x2abdb50; 1 drivers
v0x2a1e410_0 .net "or_ab", 0 0, L_0x2abda60; 1 drivers
v0x2a1e4f0_0 .alias "result", 0 0, v0x2a1ec00_0;
S_0x2a1da80 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a1d990;
 .timescale 0 0;
L_0x2abdd80/d .functor NAND 1, L_0x2abdc90, L_0x2ac2a50, C4<1>, C4<1>;
L_0x2abdd80 .delay (20,20,20) L_0x2abdd80/d;
L_0x2abdeb0/d .functor NOR 1, L_0x2abdc90, L_0x2ac2a50, C4<0>, C4<0>;
L_0x2abdeb0 .delay (20,20,20) L_0x2abdeb0/d;
L_0x2abdfe0/d .functor NOT 1, L_0x2abdeb0, C4<0>, C4<0>, C4<0>;
L_0x2abdfe0 .delay (10,10,10) L_0x2abdfe0/d;
L_0x2abe080/d .functor NAND 1, L_0x2abdfe0, L_0x2abdd80, C4<1>, C4<1>;
L_0x2abe080 .delay (20,20,20) L_0x2abe080/d;
L_0x2abe170/d .functor NOT 1, L_0x2abe080, C4<0>, C4<0>, C4<0>;
L_0x2abe170 .delay (10,10,10) L_0x2abe170/d;
v0x2a1db70_0 .alias "a", 0 0, v0x2a1ec00_0;
v0x2a1dc10_0 .alias "b", 0 0, v0x2a1f450_0;
v0x2a1dcb0_0 .net "nand_ab", 0 0, L_0x2abdd80; 1 drivers
v0x2a1dd50_0 .net "nor_ab", 0 0, L_0x2abdeb0; 1 drivers
v0x2a1ddd0_0 .net "nxor_ab", 0 0, L_0x2abe080; 1 drivers
v0x2a1de70_0 .net "or_ab", 0 0, L_0x2abdfe0; 1 drivers
v0x2a1df50_0 .alias "result", 0 0, v0x2a1fab0_0;
S_0x2a1d440 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a196d0;
 .timescale 0 0;
L_0x2abe910/d .functor NAND 1, L_0x2abd2c0, L_0x2ac29b0, C4<1>, C4<1>;
L_0x2abe910 .delay (20,20,20) L_0x2abe910/d;
L_0x2abe9b0/d .functor NOR 1, L_0x2abd2c0, L_0x2ac29b0, C4<0>, C4<0>;
L_0x2abe9b0 .delay (20,20,20) L_0x2abe9b0/d;
L_0x2abeb20/d .functor NOT 1, L_0x2abe9b0, C4<0>, C4<0>, C4<0>;
L_0x2abeb20 .delay (10,10,10) L_0x2abeb20/d;
L_0x2abec10/d .functor NAND 1, L_0x2abeb20, L_0x2abe910, C4<1>, C4<1>;
L_0x2abec10 .delay (20,20,20) L_0x2abec10/d;
L_0x2abed70/d .functor NOT 1, L_0x2abec10, C4<0>, C4<0>, C4<0>;
L_0x2abed70 .delay (10,10,10) L_0x2abed70/d;
v0x2a1d530_0 .alias "a", 0 0, v0x2a1f6f0_0;
v0x2a1d5b0_0 .alias "b", 0 0, v0x2a1f770_0;
v0x2a1d680_0 .net "nand_ab", 0 0, L_0x2abe910; 1 drivers
v0x2a1d700_0 .net "nor_ab", 0 0, L_0x2abe9b0; 1 drivers
v0x2a1d780_0 .net "nxor_ab", 0 0, L_0x2abec10; 1 drivers
v0x2a1d800_0 .net "or_ab", 0 0, L_0x2abeb20; 1 drivers
v0x2a1d8c0_0 .alias "result", 0 0, v0x2a1fe50_0;
S_0x2a1c850 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a196d0;
 .timescale 0 0;
L_0x2abeec0/d .functor NAND 1, L_0x2abd2c0, L_0x2ac29b0, C4<1>, C4<1>;
L_0x2abeec0 .delay (20,20,20) L_0x2abeec0/d;
L_0x2abeff0/d .functor NOT 1, L_0x2abeec0, C4<0>, C4<0>, C4<0>;
L_0x2abeff0 .delay (10,10,10) L_0x2abeff0/d;
v0x2a1d0c0_0 .alias "a", 0 0, v0x2a1f6f0_0;
v0x2a1d160_0 .net "and_ab", 0 0, L_0x2abeff0; 1 drivers
v0x2a1d1e0_0 .alias "b", 0 0, v0x2a1f770_0;
v0x2a1d260_0 .net "nand_ab", 0 0, L_0x2abeec0; 1 drivers
v0x2a1d340_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a1d3c0_0 .alias "result", 0 0, v0x2a1fbc0_0;
S_0x2a1c940 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a1c850;
 .timescale 0 0;
L_0x2abf140/d .functor NAND 1, L_0x2abeff0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2abf140 .delay (20,20,20) L_0x2abf140/d;
L_0x2abf200/d .functor NOT 1, L_0x2abf140, C4<0>, C4<0>, C4<0>;
L_0x2abf200 .delay (10,10,10) L_0x2abf200/d;
L_0x2abf330/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2abf330 .delay (10,10,10) L_0x2abf330/d;
L_0x2abf3f0/d .functor NAND 1, L_0x2abeec0, L_0x2abf330, C4<1>, C4<1>;
L_0x2abf3f0 .delay (20,20,20) L_0x2abf3f0/d;
L_0x2abf540/d .functor NOT 1, L_0x2abf3f0, C4<0>, C4<0>, C4<0>;
L_0x2abf540 .delay (10,10,10) L_0x2abf540/d;
L_0x2abf630/d .functor NOR 1, L_0x2abf540, L_0x2abf200, C4<0>, C4<0>;
L_0x2abf630 .delay (20,20,20) L_0x2abf630/d;
L_0x2abf7d0/d .functor NOT 1, L_0x2abf630, C4<0>, C4<0>, C4<0>;
L_0x2abf7d0 .delay (10,10,10) L_0x2abf7d0/d;
v0x2a1ca30_0 .net "and_in0ncom", 0 0, L_0x2abf540; 1 drivers
v0x2a1cab0_0 .net "and_in1com", 0 0, L_0x2abf200; 1 drivers
v0x2a1cb30_0 .alias "in0", 0 0, v0x2a1d260_0;
v0x2a1cbd0_0 .alias "in1", 0 0, v0x2a1d160_0;
v0x2a1cc50_0 .net "nand_in0ncom", 0 0, L_0x2abf3f0; 1 drivers
v0x2a1ccf0_0 .net "nand_in1com", 0 0, L_0x2abf140; 1 drivers
v0x2a1cdd0_0 .net "ncom", 0 0, L_0x2abf330; 1 drivers
v0x2a1ce70_0 .net "nor_wire", 0 0, L_0x2abf630; 1 drivers
v0x2a1cf10_0 .alias "result", 0 0, v0x2a1fbc0_0;
v0x2a1cfe0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a1bdb0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a196d0;
 .timescale 0 0;
L_0x2abf900/d .functor NOR 1, L_0x2abd2c0, L_0x2ac29b0, C4<0>, C4<0>;
L_0x2abf900 .delay (20,20,20) L_0x2abf900/d;
L_0x2abfa30/d .functor NOT 1, L_0x2abf900, C4<0>, C4<0>, C4<0>;
L_0x2abfa30 .delay (10,10,10) L_0x2abfa30/d;
v0x2a1c530_0 .alias "a", 0 0, v0x2a1f6f0_0;
v0x2a1c5b0_0 .alias "b", 0 0, v0x2a1f770_0;
v0x2a1c650_0 .net "nor_ab", 0 0, L_0x2abf900; 1 drivers
v0x2a1c6d0_0 .net "or_ab", 0 0, L_0x2abfa30; 1 drivers
v0x2a1c750_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a1c7d0_0 .alias "result", 0 0, v0x2a1fd40_0;
S_0x2a1bea0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a1bdb0;
 .timescale 0 0;
L_0x2abfb80/d .functor NAND 1, L_0x2abfa30, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2abfb80 .delay (20,20,20) L_0x2abfb80/d;
L_0x2abfc40/d .functor NOT 1, L_0x2abfb80, C4<0>, C4<0>, C4<0>;
L_0x2abfc40 .delay (10,10,10) L_0x2abfc40/d;
L_0x2abfd70/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2abfd70 .delay (10,10,10) L_0x2abfd70/d;
L_0x2abfe30/d .functor NAND 1, L_0x2abf900, L_0x2abfd70, C4<1>, C4<1>;
L_0x2abfe30 .delay (20,20,20) L_0x2abfe30/d;
L_0x2abff80/d .functor NOT 1, L_0x2abfe30, C4<0>, C4<0>, C4<0>;
L_0x2abff80 .delay (10,10,10) L_0x2abff80/d;
L_0x2ac0070/d .functor NOR 1, L_0x2abff80, L_0x2abfc40, C4<0>, C4<0>;
L_0x2ac0070 .delay (20,20,20) L_0x2ac0070/d;
L_0x2ac0210/d .functor NOT 1, L_0x2ac0070, C4<0>, C4<0>, C4<0>;
L_0x2ac0210 .delay (10,10,10) L_0x2ac0210/d;
v0x2a1bf90_0 .net "and_in0ncom", 0 0, L_0x2abff80; 1 drivers
v0x2a1c010_0 .net "and_in1com", 0 0, L_0x2abfc40; 1 drivers
v0x2a1c090_0 .alias "in0", 0 0, v0x2a1c650_0;
v0x2a1c110_0 .alias "in1", 0 0, v0x2a1c6d0_0;
v0x2a1c190_0 .net "nand_in0ncom", 0 0, L_0x2abfe30; 1 drivers
v0x2a1c210_0 .net "nand_in1com", 0 0, L_0x2abfb80; 1 drivers
v0x2a1c290_0 .net "ncom", 0 0, L_0x2abfd70; 1 drivers
v0x2a1c310_0 .net "nor_wire", 0 0, L_0x2ac0070; 1 drivers
v0x2a1c3e0_0 .alias "result", 0 0, v0x2a1fd40_0;
v0x2a1c4b0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a197c0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a196d0;
 .timescale 0 0;
v0x2a1b600_0 .alias "in0", 0 0, v0x2a1fab0_0;
v0x2a1b6b0_0 .alias "in1", 0 0, v0x2a1fe50_0;
v0x2a1b760_0 .alias "in2", 0 0, v0x2a1fbc0_0;
v0x2a1b810_0 .alias "in3", 0 0, v0x2a1fd40_0;
v0x2a1b8f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a1b9a0_0 .alias "result", 0 0, v0x2a1f900_0;
v0x2a1ba20_0 .net "sel0", 0 0, L_0x2ac2330; 1 drivers
v0x2a1baa0_0 .net "sel1", 0 0, L_0x2ac23d0; 1 drivers
v0x2a1bb20_0 .net "sel2", 0 0, L_0x2ac2500; 1 drivers
v0x2a1bbd0_0 .net "w0", 0 0, L_0x2ac09d0; 1 drivers
v0x2a1bcb0_0 .net "w1", 0 0, L_0x2ac1150; 1 drivers
v0x2a1bd30_0 .net "w2", 0 0, L_0x2ac19a0; 1 drivers
S_0x2a1ae80 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a197c0;
 .timescale 0 0;
L_0x2ac0340/d .functor NAND 1, L_0x2abed70, L_0x2ac2330, C4<1>, C4<1>;
L_0x2ac0340 .delay (20,20,20) L_0x2ac0340/d;
L_0x2ac0400/d .functor NOT 1, L_0x2ac0340, C4<0>, C4<0>, C4<0>;
L_0x2ac0400 .delay (10,10,10) L_0x2ac0400/d;
L_0x2ac0530/d .functor NOT 1, L_0x2ac2330, C4<0>, C4<0>, C4<0>;
L_0x2ac0530 .delay (10,10,10) L_0x2ac0530/d;
L_0x2ac0680/d .functor NAND 1, L_0x2abe170, L_0x2ac0530, C4<1>, C4<1>;
L_0x2ac0680 .delay (20,20,20) L_0x2ac0680/d;
L_0x2ac0740/d .functor NOT 1, L_0x2ac0680, C4<0>, C4<0>, C4<0>;
L_0x2ac0740 .delay (10,10,10) L_0x2ac0740/d;
L_0x2ac0830/d .functor NOR 1, L_0x2ac0740, L_0x2ac0400, C4<0>, C4<0>;
L_0x2ac0830 .delay (20,20,20) L_0x2ac0830/d;
L_0x2ac09d0/d .functor NOT 1, L_0x2ac0830, C4<0>, C4<0>, C4<0>;
L_0x2ac09d0 .delay (10,10,10) L_0x2ac09d0/d;
v0x2a1af70_0 .net "and_in0ncom", 0 0, L_0x2ac0740; 1 drivers
v0x2a1b030_0 .net "and_in1com", 0 0, L_0x2ac0400; 1 drivers
v0x2a1b0d0_0 .alias "in0", 0 0, v0x2a1fab0_0;
v0x2a1b170_0 .alias "in1", 0 0, v0x2a1fe50_0;
v0x2a1b1f0_0 .net "nand_in0ncom", 0 0, L_0x2ac0680; 1 drivers
v0x2a1b290_0 .net "nand_in1com", 0 0, L_0x2ac0340; 1 drivers
v0x2a1b330_0 .net "ncom", 0 0, L_0x2ac0530; 1 drivers
v0x2a1b3d0_0 .net "nor_wire", 0 0, L_0x2ac0830; 1 drivers
v0x2a1b470_0 .alias "result", 0 0, v0x2a1bbd0_0;
v0x2a1b4f0_0 .alias "sel0", 0 0, v0x2a1ba20_0;
S_0x2a1a730 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a197c0;
 .timescale 0 0;
L_0x2ac0b00/d .functor NAND 1, L_0x2ac0210, L_0x2ac2330, C4<1>, C4<1>;
L_0x2ac0b00 .delay (20,20,20) L_0x2ac0b00/d;
L_0x2ac0bc0/d .functor NOT 1, L_0x2ac0b00, C4<0>, C4<0>, C4<0>;
L_0x2ac0bc0 .delay (10,10,10) L_0x2ac0bc0/d;
L_0x2ac0cf0/d .functor NOT 1, L_0x2ac2330, C4<0>, C4<0>, C4<0>;
L_0x2ac0cf0 .delay (10,10,10) L_0x2ac0cf0/d;
L_0x2ac0db0/d .functor NAND 1, L_0x2abf7d0, L_0x2ac0cf0, C4<1>, C4<1>;
L_0x2ac0db0 .delay (20,20,20) L_0x2ac0db0/d;
L_0x2ac0ec0/d .functor NOT 1, L_0x2ac0db0, C4<0>, C4<0>, C4<0>;
L_0x2ac0ec0 .delay (10,10,10) L_0x2ac0ec0/d;
L_0x2ac0fb0/d .functor NOR 1, L_0x2ac0ec0, L_0x2ac0bc0, C4<0>, C4<0>;
L_0x2ac0fb0 .delay (20,20,20) L_0x2ac0fb0/d;
L_0x2ac1150/d .functor NOT 1, L_0x2ac0fb0, C4<0>, C4<0>, C4<0>;
L_0x2ac1150 .delay (10,10,10) L_0x2ac1150/d;
v0x2a1a820_0 .net "and_in0ncom", 0 0, L_0x2ac0ec0; 1 drivers
v0x2a1a8e0_0 .net "and_in1com", 0 0, L_0x2ac0bc0; 1 drivers
v0x2a1a980_0 .alias "in0", 0 0, v0x2a1fbc0_0;
v0x2a1aa20_0 .alias "in1", 0 0, v0x2a1fd40_0;
v0x2a1aaa0_0 .net "nand_in0ncom", 0 0, L_0x2ac0db0; 1 drivers
v0x2a1ab40_0 .net "nand_in1com", 0 0, L_0x2ac0b00; 1 drivers
v0x2a1abe0_0 .net "ncom", 0 0, L_0x2ac0cf0; 1 drivers
v0x2a1ac80_0 .net "nor_wire", 0 0, L_0x2ac0fb0; 1 drivers
v0x2a1ad20_0 .alias "result", 0 0, v0x2a1bcb0_0;
v0x2a1ada0_0 .alias "sel0", 0 0, v0x2a1ba20_0;
S_0x2a19fe0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a197c0;
 .timescale 0 0;
L_0x2ac1280/d .functor NAND 1, L_0x2ac1150, L_0x2ac23d0, C4<1>, C4<1>;
L_0x2ac1280 .delay (20,20,20) L_0x2ac1280/d;
L_0x2ac13d0/d .functor NOT 1, L_0x2ac1280, C4<0>, C4<0>, C4<0>;
L_0x2ac13d0 .delay (10,10,10) L_0x2ac13d0/d;
L_0x2ac1500/d .functor NOT 1, L_0x2ac23d0, C4<0>, C4<0>, C4<0>;
L_0x2ac1500 .delay (10,10,10) L_0x2ac1500/d;
L_0x2ac15c0/d .functor NAND 1, L_0x2ac09d0, L_0x2ac1500, C4<1>, C4<1>;
L_0x2ac15c0 .delay (20,20,20) L_0x2ac15c0/d;
L_0x2ac1710/d .functor NOT 1, L_0x2ac15c0, C4<0>, C4<0>, C4<0>;
L_0x2ac1710 .delay (10,10,10) L_0x2ac1710/d;
L_0x2ac1800/d .functor NOR 1, L_0x2ac1710, L_0x2ac13d0, C4<0>, C4<0>;
L_0x2ac1800 .delay (20,20,20) L_0x2ac1800/d;
L_0x2ac19a0/d .functor NOT 1, L_0x2ac1800, C4<0>, C4<0>, C4<0>;
L_0x2ac19a0 .delay (10,10,10) L_0x2ac19a0/d;
v0x2a1a0d0_0 .net "and_in0ncom", 0 0, L_0x2ac1710; 1 drivers
v0x2a1a190_0 .net "and_in1com", 0 0, L_0x2ac13d0; 1 drivers
v0x2a1a230_0 .alias "in0", 0 0, v0x2a1bbd0_0;
v0x2a1a2d0_0 .alias "in1", 0 0, v0x2a1bcb0_0;
v0x2a1a350_0 .net "nand_in0ncom", 0 0, L_0x2ac15c0; 1 drivers
v0x2a1a3f0_0 .net "nand_in1com", 0 0, L_0x2ac1280; 1 drivers
v0x2a1a490_0 .net "ncom", 0 0, L_0x2ac1500; 1 drivers
v0x2a1a530_0 .net "nor_wire", 0 0, L_0x2ac1800; 1 drivers
v0x2a1a5d0_0 .alias "result", 0 0, v0x2a1bd30_0;
v0x2a1a650_0 .alias "sel0", 0 0, v0x2a1baa0_0;
S_0x2a198b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a197c0;
 .timescale 0 0;
L_0x2ac1ad0/d .functor NAND 1, C4<0>, L_0x2ac2500, C4<1>, C4<1>;
L_0x2ac1ad0 .delay (20,20,20) L_0x2ac1ad0/d;
L_0x2ac1c30/d .functor NOT 1, L_0x2ac1ad0, C4<0>, C4<0>, C4<0>;
L_0x2ac1c30 .delay (10,10,10) L_0x2ac1c30/d;
L_0x2ac1d60/d .functor NOT 1, L_0x2ac2500, C4<0>, C4<0>, C4<0>;
L_0x2ac1d60 .delay (10,10,10) L_0x2ac1d60/d;
L_0x2ac1e20/d .functor NAND 1, L_0x2ac19a0, L_0x2ac1d60, C4<1>, C4<1>;
L_0x2ac1e20 .delay (20,20,20) L_0x2ac1e20/d;
L_0x2ac1f70/d .functor NOT 1, L_0x2ac1e20, C4<0>, C4<0>, C4<0>;
L_0x2ac1f70 .delay (10,10,10) L_0x2ac1f70/d;
L_0x2ac2060/d .functor NOR 1, L_0x2ac1f70, L_0x2ac1c30, C4<0>, C4<0>;
L_0x2ac2060 .delay (20,20,20) L_0x2ac2060/d;
L_0x2ac2200/d .functor NOT 1, L_0x2ac2060, C4<0>, C4<0>, C4<0>;
L_0x2ac2200 .delay (10,10,10) L_0x2ac2200/d;
v0x2a199a0_0 .net "and_in0ncom", 0 0, L_0x2ac1f70; 1 drivers
v0x2a19a20_0 .net "and_in1com", 0 0, L_0x2ac1c30; 1 drivers
v0x2a19ac0_0 .alias "in0", 0 0, v0x2a1bd30_0;
v0x2a19b60_0 .alias "in1", 0 0, v0x2a1b8f0_0;
v0x2a19be0_0 .net "nand_in0ncom", 0 0, L_0x2ac1e20; 1 drivers
v0x2a19c80_0 .net "nand_in1com", 0 0, L_0x2ac1ad0; 1 drivers
v0x2a19d60_0 .net "ncom", 0 0, L_0x2ac1d60; 1 drivers
v0x2a19e00_0 .net "nor_wire", 0 0, L_0x2ac2060; 1 drivers
v0x2a19ea0_0 .alias "result", 0 0, v0x2a1f900_0;
v0x2a19f40_0 .alias "sel0", 0 0, v0x2a1bb20_0;
S_0x2a12c40 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a11638 .param/l "i" 2 105, +C4<01011>;
S_0x2a12d70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a12c40;
 .timescale 0 0;
L_0x2ac2820/d .functor NOT 1, L_0x2ac2b90, C4<0>, C4<0>, C4<0>;
L_0x2ac2820 .delay (10,10,10) L_0x2ac2820/d;
v0x2a18aa0_0 .net "carryin", 0 0, L_0x2ac8ad0; 1 drivers
v0x2a18b40_0 .net "carryout", 0 0, L_0x2ac43a0; 1 drivers
v0x2a18bc0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a18c40_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a18cc0_0 .net "notB", 0 0, L_0x2ac2820; 1 drivers
v0x2a18d40_0 .net "operandA", 0 0, L_0x2ac2af0; 1 drivers
v0x2a18dc0_0 .net "operandB", 0 0, L_0x2ac2b90; 1 drivers
v0x2a18ed0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a18f50_0 .net "result", 0 0, L_0x2ac7e90; 1 drivers
v0x2a19020_0 .net "trueB", 0 0, L_0x2ac31c0; 1 drivers
v0x2a19100_0 .net "wAddSub", 0 0, L_0x2ac3ce0; 1 drivers
v0x2a19210_0 .net "wNandAnd", 0 0, L_0x2ac5460; 1 drivers
v0x2a19390_0 .net "wNorOr", 0 0, L_0x2ac5ea0; 1 drivers
v0x2a194a0_0 .net "wXor", 0 0, L_0x2ac4a00; 1 drivers
L_0x2ac7fc0 .part v0x2a6b7d0_0, 0, 1;
L_0x2a6b850 .part v0x2a6b7d0_0, 1, 1;
L_0x2a6b980 .part v0x2a6b7d0_0, 2, 1;
S_0x2a182d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a12d70;
 .timescale 0 0;
L_0x2ac2920/d .functor NAND 1, L_0x2ac2820, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ac2920 .delay (20,20,20) L_0x2ac2920/d;
L_0x2ac2cd0/d .functor NOT 1, L_0x2ac2920, C4<0>, C4<0>, C4<0>;
L_0x2ac2cd0 .delay (10,10,10) L_0x2ac2cd0/d;
L_0x2ac2db0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ac2db0 .delay (10,10,10) L_0x2ac2db0/d;
L_0x2ac2e70/d .functor NAND 1, L_0x2ac2b90, L_0x2ac2db0, C4<1>, C4<1>;
L_0x2ac2e70 .delay (20,20,20) L_0x2ac2e70/d;
L_0x2ac2f30/d .functor NOT 1, L_0x2ac2e70, C4<0>, C4<0>, C4<0>;
L_0x2ac2f30 .delay (10,10,10) L_0x2ac2f30/d;
L_0x2ac3020/d .functor NOR 1, L_0x2ac2f30, L_0x2ac2cd0, C4<0>, C4<0>;
L_0x2ac3020 .delay (20,20,20) L_0x2ac3020/d;
L_0x2ac31c0/d .functor NOT 1, L_0x2ac3020, C4<0>, C4<0>, C4<0>;
L_0x2ac31c0 .delay (10,10,10) L_0x2ac31c0/d;
v0x2a183c0_0 .net "and_in0ncom", 0 0, L_0x2ac2f30; 1 drivers
v0x2a18460_0 .net "and_in1com", 0 0, L_0x2ac2cd0; 1 drivers
v0x2a18500_0 .alias "in0", 0 0, v0x2a18dc0_0;
v0x2a18580_0 .alias "in1", 0 0, v0x2a18cc0_0;
v0x2a18620_0 .net "nand_in0ncom", 0 0, L_0x2ac2e70; 1 drivers
v0x2a186c0_0 .net "nand_in1com", 0 0, L_0x2ac2920; 1 drivers
v0x2a18760_0 .net "ncom", 0 0, L_0x2ac2db0; 1 drivers
v0x2a18800_0 .net "nor_wire", 0 0, L_0x2ac3020; 1 drivers
v0x2a188f0_0 .alias "result", 0 0, v0x2a19020_0;
v0x2a189c0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a17000 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a12d70;
 .timescale 0 0;
L_0x2ac3df0/d .functor NAND 1, L_0x2ac2af0, L_0x2ac31c0, C4<1>, C4<1>;
L_0x2ac3df0 .delay (20,20,20) L_0x2ac3df0/d;
L_0x2ac3f60/d .functor NOT 1, L_0x2ac3df0, C4<0>, C4<0>, C4<0>;
L_0x2ac3f60 .delay (10,10,10) L_0x2ac3f60/d;
L_0x2ac4070/d .functor NAND 1, L_0x2ac8ad0, L_0x2ac3740, C4<1>, C4<1>;
L_0x2ac4070 .delay (20,20,20) L_0x2ac4070/d;
L_0x2ac4130/d .functor NOT 1, L_0x2ac4070, C4<0>, C4<0>, C4<0>;
L_0x2ac4130 .delay (10,10,10) L_0x2ac4130/d;
L_0x2ac4240/d .functor NOR 1, L_0x2ac4130, L_0x2ac3f60, C4<0>, C4<0>;
L_0x2ac4240 .delay (20,20,20) L_0x2ac4240/d;
L_0x2ac43a0/d .functor NOT 1, L_0x2ac4240, C4<0>, C4<0>, C4<0>;
L_0x2ac43a0 .delay (10,10,10) L_0x2ac43a0/d;
v0x2a17be0_0 .alias "a", 0 0, v0x2a18d40_0;
v0x2a17cf0_0 .net "and_ab", 0 0, L_0x2ac3f60; 1 drivers
v0x2a17d90_0 .net "and_xor_ab_c", 0 0, L_0x2ac4130; 1 drivers
v0x2a17e30_0 .alias "b", 0 0, v0x2a19020_0;
v0x2a17eb0_0 .alias "carryin", 0 0, v0x2a18aa0_0;
v0x2a17f30_0 .alias "carryout", 0 0, v0x2a18b40_0;
v0x2a17ff0_0 .net "nand_ab", 0 0, L_0x2ac3df0; 1 drivers
v0x2a18070_0 .net "nand_xor_ab_c", 0 0, L_0x2ac4070; 1 drivers
v0x2a180f0_0 .net "nco", 0 0, L_0x2ac4240; 1 drivers
v0x2a18170_0 .alias "sum", 0 0, v0x2a19100_0;
v0x2a18250_0 .net "xor_ab", 0 0, L_0x2ac3740; 1 drivers
S_0x2a17690 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a17000;
 .timescale 0 0;
L_0x2ac3330/d .functor NAND 1, L_0x2ac2af0, L_0x2ac31c0, C4<1>, C4<1>;
L_0x2ac3330 .delay (20,20,20) L_0x2ac3330/d;
L_0x2ac33f0/d .functor NOR 1, L_0x2ac2af0, L_0x2ac31c0, C4<0>, C4<0>;
L_0x2ac33f0 .delay (20,20,20) L_0x2ac33f0/d;
L_0x2ac34d0/d .functor NOT 1, L_0x2ac33f0, C4<0>, C4<0>, C4<0>;
L_0x2ac34d0 .delay (10,10,10) L_0x2ac34d0/d;
L_0x2ac35e0/d .functor NAND 1, L_0x2ac34d0, L_0x2ac3330, C4<1>, C4<1>;
L_0x2ac35e0 .delay (20,20,20) L_0x2ac35e0/d;
L_0x2ac3740/d .functor NOT 1, L_0x2ac35e0, C4<0>, C4<0>, C4<0>;
L_0x2ac3740 .delay (10,10,10) L_0x2ac3740/d;
v0x2a17780_0 .alias "a", 0 0, v0x2a18d40_0;
v0x2a17820_0 .alias "b", 0 0, v0x2a19020_0;
v0x2a178c0_0 .net "nand_ab", 0 0, L_0x2ac3330; 1 drivers
v0x2a17960_0 .net "nor_ab", 0 0, L_0x2ac33f0; 1 drivers
v0x2a179e0_0 .net "nxor_ab", 0 0, L_0x2ac35e0; 1 drivers
v0x2a17a80_0 .net "or_ab", 0 0, L_0x2ac34d0; 1 drivers
v0x2a17b60_0 .alias "result", 0 0, v0x2a18250_0;
S_0x2a170f0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a17000;
 .timescale 0 0;
L_0x2ac3850/d .functor NAND 1, L_0x2ac3740, L_0x2ac8ad0, C4<1>, C4<1>;
L_0x2ac3850 .delay (20,20,20) L_0x2ac3850/d;
L_0x2ac39a0/d .functor NOR 1, L_0x2ac3740, L_0x2ac8ad0, C4<0>, C4<0>;
L_0x2ac39a0 .delay (20,20,20) L_0x2ac39a0/d;
L_0x2ac3b10/d .functor NOT 1, L_0x2ac39a0, C4<0>, C4<0>, C4<0>;
L_0x2ac3b10 .delay (10,10,10) L_0x2ac3b10/d;
L_0x2ac3bd0/d .functor NAND 1, L_0x2ac3b10, L_0x2ac3850, C4<1>, C4<1>;
L_0x2ac3bd0 .delay (20,20,20) L_0x2ac3bd0/d;
L_0x2ac3ce0/d .functor NOT 1, L_0x2ac3bd0, C4<0>, C4<0>, C4<0>;
L_0x2ac3ce0 .delay (10,10,10) L_0x2ac3ce0/d;
v0x2a171e0_0 .alias "a", 0 0, v0x2a18250_0;
v0x2a17280_0 .alias "b", 0 0, v0x2a18aa0_0;
v0x2a17320_0 .net "nand_ab", 0 0, L_0x2ac3850; 1 drivers
v0x2a173c0_0 .net "nor_ab", 0 0, L_0x2ac39a0; 1 drivers
v0x2a17440_0 .net "nxor_ab", 0 0, L_0x2ac3bd0; 1 drivers
v0x2a174e0_0 .net "or_ab", 0 0, L_0x2ac3b10; 1 drivers
v0x2a175c0_0 .alias "result", 0 0, v0x2a19100_0;
S_0x2a16ab0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a12d70;
 .timescale 0 0;
L_0x2ac4560/d .functor NAND 1, L_0x2ac2af0, L_0x2ac2b90, C4<1>, C4<1>;
L_0x2ac4560 .delay (20,20,20) L_0x2ac4560/d;
L_0x2ac4620/d .functor NOR 1, L_0x2ac2af0, L_0x2ac2b90, C4<0>, C4<0>;
L_0x2ac4620 .delay (20,20,20) L_0x2ac4620/d;
L_0x2ac47b0/d .functor NOT 1, L_0x2ac4620, C4<0>, C4<0>, C4<0>;
L_0x2ac47b0 .delay (10,10,10) L_0x2ac47b0/d;
L_0x2ac48a0/d .functor NAND 1, L_0x2ac47b0, L_0x2ac4560, C4<1>, C4<1>;
L_0x2ac48a0 .delay (20,20,20) L_0x2ac48a0/d;
L_0x2ac4a00/d .functor NOT 1, L_0x2ac48a0, C4<0>, C4<0>, C4<0>;
L_0x2ac4a00 .delay (10,10,10) L_0x2ac4a00/d;
v0x2a16ba0_0 .alias "a", 0 0, v0x2a18d40_0;
v0x2a16c20_0 .alias "b", 0 0, v0x2a18dc0_0;
v0x2a16cf0_0 .net "nand_ab", 0 0, L_0x2ac4560; 1 drivers
v0x2a16d70_0 .net "nor_ab", 0 0, L_0x2ac4620; 1 drivers
v0x2a16df0_0 .net "nxor_ab", 0 0, L_0x2ac48a0; 1 drivers
v0x2a16e70_0 .net "or_ab", 0 0, L_0x2ac47b0; 1 drivers
v0x2a16f30_0 .alias "result", 0 0, v0x2a194a0_0;
S_0x2a15ec0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a12d70;
 .timescale 0 0;
L_0x2ac4b50/d .functor NAND 1, L_0x2ac2af0, L_0x2ac2b90, C4<1>, C4<1>;
L_0x2ac4b50 .delay (20,20,20) L_0x2ac4b50/d;
L_0x2ac4c80/d .functor NOT 1, L_0x2ac4b50, C4<0>, C4<0>, C4<0>;
L_0x2ac4c80 .delay (10,10,10) L_0x2ac4c80/d;
v0x2a16730_0 .alias "a", 0 0, v0x2a18d40_0;
v0x2a167d0_0 .net "and_ab", 0 0, L_0x2ac4c80; 1 drivers
v0x2a16850_0 .alias "b", 0 0, v0x2a18dc0_0;
v0x2a168d0_0 .net "nand_ab", 0 0, L_0x2ac4b50; 1 drivers
v0x2a169b0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a16a30_0 .alias "result", 0 0, v0x2a19210_0;
S_0x2a15fb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a15ec0;
 .timescale 0 0;
L_0x2ac4dd0/d .functor NAND 1, L_0x2ac4c80, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ac4dd0 .delay (20,20,20) L_0x2ac4dd0/d;
L_0x2ac4e90/d .functor NOT 1, L_0x2ac4dd0, C4<0>, C4<0>, C4<0>;
L_0x2ac4e90 .delay (10,10,10) L_0x2ac4e90/d;
L_0x2ac4fc0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ac4fc0 .delay (10,10,10) L_0x2ac4fc0/d;
L_0x2ac5080/d .functor NAND 1, L_0x2ac4b50, L_0x2ac4fc0, C4<1>, C4<1>;
L_0x2ac5080 .delay (20,20,20) L_0x2ac5080/d;
L_0x2ac51d0/d .functor NOT 1, L_0x2ac5080, C4<0>, C4<0>, C4<0>;
L_0x2ac51d0 .delay (10,10,10) L_0x2ac51d0/d;
L_0x2ac52c0/d .functor NOR 1, L_0x2ac51d0, L_0x2ac4e90, C4<0>, C4<0>;
L_0x2ac52c0 .delay (20,20,20) L_0x2ac52c0/d;
L_0x2ac5460/d .functor NOT 1, L_0x2ac52c0, C4<0>, C4<0>, C4<0>;
L_0x2ac5460 .delay (10,10,10) L_0x2ac5460/d;
v0x2a160a0_0 .net "and_in0ncom", 0 0, L_0x2ac51d0; 1 drivers
v0x2a16120_0 .net "and_in1com", 0 0, L_0x2ac4e90; 1 drivers
v0x2a161a0_0 .alias "in0", 0 0, v0x2a168d0_0;
v0x2a16240_0 .alias "in1", 0 0, v0x2a167d0_0;
v0x2a162c0_0 .net "nand_in0ncom", 0 0, L_0x2ac5080; 1 drivers
v0x2a16360_0 .net "nand_in1com", 0 0, L_0x2ac4dd0; 1 drivers
v0x2a16440_0 .net "ncom", 0 0, L_0x2ac4fc0; 1 drivers
v0x2a164e0_0 .net "nor_wire", 0 0, L_0x2ac52c0; 1 drivers
v0x2a16580_0 .alias "result", 0 0, v0x2a19210_0;
v0x2a16650_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a15420 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a12d70;
 .timescale 0 0;
L_0x2ac5590/d .functor NOR 1, L_0x2ac2af0, L_0x2ac2b90, C4<0>, C4<0>;
L_0x2ac5590 .delay (20,20,20) L_0x2ac5590/d;
L_0x2ac56c0/d .functor NOT 1, L_0x2ac5590, C4<0>, C4<0>, C4<0>;
L_0x2ac56c0 .delay (10,10,10) L_0x2ac56c0/d;
v0x2a15ba0_0 .alias "a", 0 0, v0x2a18d40_0;
v0x2a15c20_0 .alias "b", 0 0, v0x2a18dc0_0;
v0x2a15cc0_0 .net "nor_ab", 0 0, L_0x2ac5590; 1 drivers
v0x2a15d40_0 .net "or_ab", 0 0, L_0x2ac56c0; 1 drivers
v0x2a15dc0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a15e40_0 .alias "result", 0 0, v0x2a19390_0;
S_0x2a15510 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a15420;
 .timescale 0 0;
L_0x2ac5810/d .functor NAND 1, L_0x2ac56c0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ac5810 .delay (20,20,20) L_0x2ac5810/d;
L_0x2ac58d0/d .functor NOT 1, L_0x2ac5810, C4<0>, C4<0>, C4<0>;
L_0x2ac58d0 .delay (10,10,10) L_0x2ac58d0/d;
L_0x2ac5a00/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ac5a00 .delay (10,10,10) L_0x2ac5a00/d;
L_0x2ac5ac0/d .functor NAND 1, L_0x2ac5590, L_0x2ac5a00, C4<1>, C4<1>;
L_0x2ac5ac0 .delay (20,20,20) L_0x2ac5ac0/d;
L_0x2ac5c10/d .functor NOT 1, L_0x2ac5ac0, C4<0>, C4<0>, C4<0>;
L_0x2ac5c10 .delay (10,10,10) L_0x2ac5c10/d;
L_0x2ac5d00/d .functor NOR 1, L_0x2ac5c10, L_0x2ac58d0, C4<0>, C4<0>;
L_0x2ac5d00 .delay (20,20,20) L_0x2ac5d00/d;
L_0x2ac5ea0/d .functor NOT 1, L_0x2ac5d00, C4<0>, C4<0>, C4<0>;
L_0x2ac5ea0 .delay (10,10,10) L_0x2ac5ea0/d;
v0x2a15600_0 .net "and_in0ncom", 0 0, L_0x2ac5c10; 1 drivers
v0x2a15680_0 .net "and_in1com", 0 0, L_0x2ac58d0; 1 drivers
v0x2a15700_0 .alias "in0", 0 0, v0x2a15cc0_0;
v0x2a15780_0 .alias "in1", 0 0, v0x2a15d40_0;
v0x2a15800_0 .net "nand_in0ncom", 0 0, L_0x2ac5ac0; 1 drivers
v0x2a15880_0 .net "nand_in1com", 0 0, L_0x2ac5810; 1 drivers
v0x2a15900_0 .net "ncom", 0 0, L_0x2ac5a00; 1 drivers
v0x2a15980_0 .net "nor_wire", 0 0, L_0x2ac5d00; 1 drivers
v0x2a15a50_0 .alias "result", 0 0, v0x2a19390_0;
v0x2a15b20_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a12e60 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a12d70;
 .timescale 0 0;
v0x2a14c70_0 .alias "in0", 0 0, v0x2a19100_0;
v0x2a14d20_0 .alias "in1", 0 0, v0x2a194a0_0;
v0x2a14dd0_0 .alias "in2", 0 0, v0x2a19210_0;
v0x2a14e80_0 .alias "in3", 0 0, v0x2a19390_0;
v0x2a14f60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a15010_0 .alias "result", 0 0, v0x2a18f50_0;
v0x2a15090_0 .net "sel0", 0 0, L_0x2ac7fc0; 1 drivers
v0x2a15110_0 .net "sel1", 0 0, L_0x2a6b850; 1 drivers
v0x2a15190_0 .net "sel2", 0 0, L_0x2a6b980; 1 drivers
v0x2a15240_0 .net "w0", 0 0, L_0x2ac6660; 1 drivers
v0x2a15320_0 .net "w1", 0 0, L_0x2ac6de0; 1 drivers
v0x2a153a0_0 .net "w2", 0 0, L_0x2ac7630; 1 drivers
S_0x2a14520 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a12e60;
 .timescale 0 0;
L_0x2ac5fd0/d .functor NAND 1, L_0x2ac4a00, L_0x2ac7fc0, C4<1>, C4<1>;
L_0x2ac5fd0 .delay (20,20,20) L_0x2ac5fd0/d;
L_0x2ac6090/d .functor NOT 1, L_0x2ac5fd0, C4<0>, C4<0>, C4<0>;
L_0x2ac6090 .delay (10,10,10) L_0x2ac6090/d;
L_0x2ac61c0/d .functor NOT 1, L_0x2ac7fc0, C4<0>, C4<0>, C4<0>;
L_0x2ac61c0 .delay (10,10,10) L_0x2ac61c0/d;
L_0x2ac6310/d .functor NAND 1, L_0x2ac3ce0, L_0x2ac61c0, C4<1>, C4<1>;
L_0x2ac6310 .delay (20,20,20) L_0x2ac6310/d;
L_0x2ac63d0/d .functor NOT 1, L_0x2ac6310, C4<0>, C4<0>, C4<0>;
L_0x2ac63d0 .delay (10,10,10) L_0x2ac63d0/d;
L_0x2ac64c0/d .functor NOR 1, L_0x2ac63d0, L_0x2ac6090, C4<0>, C4<0>;
L_0x2ac64c0 .delay (20,20,20) L_0x2ac64c0/d;
L_0x2ac6660/d .functor NOT 1, L_0x2ac64c0, C4<0>, C4<0>, C4<0>;
L_0x2ac6660 .delay (10,10,10) L_0x2ac6660/d;
v0x2a14610_0 .net "and_in0ncom", 0 0, L_0x2ac63d0; 1 drivers
v0x2a146d0_0 .net "and_in1com", 0 0, L_0x2ac6090; 1 drivers
v0x2a14770_0 .alias "in0", 0 0, v0x2a19100_0;
v0x2a14810_0 .alias "in1", 0 0, v0x2a194a0_0;
v0x2a14890_0 .net "nand_in0ncom", 0 0, L_0x2ac6310; 1 drivers
v0x2a14930_0 .net "nand_in1com", 0 0, L_0x2ac5fd0; 1 drivers
v0x2a149d0_0 .net "ncom", 0 0, L_0x2ac61c0; 1 drivers
v0x2a14a70_0 .net "nor_wire", 0 0, L_0x2ac64c0; 1 drivers
v0x2a14b10_0 .alias "result", 0 0, v0x2a15240_0;
v0x2a14b90_0 .alias "sel0", 0 0, v0x2a15090_0;
S_0x2a13dd0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a12e60;
 .timescale 0 0;
L_0x2ac6790/d .functor NAND 1, L_0x2ac5ea0, L_0x2ac7fc0, C4<1>, C4<1>;
L_0x2ac6790 .delay (20,20,20) L_0x2ac6790/d;
L_0x2ac6850/d .functor NOT 1, L_0x2ac6790, C4<0>, C4<0>, C4<0>;
L_0x2ac6850 .delay (10,10,10) L_0x2ac6850/d;
L_0x2ac6980/d .functor NOT 1, L_0x2ac7fc0, C4<0>, C4<0>, C4<0>;
L_0x2ac6980 .delay (10,10,10) L_0x2ac6980/d;
L_0x2ac6a40/d .functor NAND 1, L_0x2ac5460, L_0x2ac6980, C4<1>, C4<1>;
L_0x2ac6a40 .delay (20,20,20) L_0x2ac6a40/d;
L_0x2ac6b50/d .functor NOT 1, L_0x2ac6a40, C4<0>, C4<0>, C4<0>;
L_0x2ac6b50 .delay (10,10,10) L_0x2ac6b50/d;
L_0x2ac6c40/d .functor NOR 1, L_0x2ac6b50, L_0x2ac6850, C4<0>, C4<0>;
L_0x2ac6c40 .delay (20,20,20) L_0x2ac6c40/d;
L_0x2ac6de0/d .functor NOT 1, L_0x2ac6c40, C4<0>, C4<0>, C4<0>;
L_0x2ac6de0 .delay (10,10,10) L_0x2ac6de0/d;
v0x2a13ec0_0 .net "and_in0ncom", 0 0, L_0x2ac6b50; 1 drivers
v0x2a13f80_0 .net "and_in1com", 0 0, L_0x2ac6850; 1 drivers
v0x2a14020_0 .alias "in0", 0 0, v0x2a19210_0;
v0x2a140c0_0 .alias "in1", 0 0, v0x2a19390_0;
v0x2a14140_0 .net "nand_in0ncom", 0 0, L_0x2ac6a40; 1 drivers
v0x2a141e0_0 .net "nand_in1com", 0 0, L_0x2ac6790; 1 drivers
v0x2a14280_0 .net "ncom", 0 0, L_0x2ac6980; 1 drivers
v0x2a14320_0 .net "nor_wire", 0 0, L_0x2ac6c40; 1 drivers
v0x2a143c0_0 .alias "result", 0 0, v0x2a15320_0;
v0x2a14440_0 .alias "sel0", 0 0, v0x2a15090_0;
S_0x2a13680 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a12e60;
 .timescale 0 0;
L_0x2ac6f10/d .functor NAND 1, L_0x2ac6de0, L_0x2a6b850, C4<1>, C4<1>;
L_0x2ac6f10 .delay (20,20,20) L_0x2ac6f10/d;
L_0x2ac7060/d .functor NOT 1, L_0x2ac6f10, C4<0>, C4<0>, C4<0>;
L_0x2ac7060 .delay (10,10,10) L_0x2ac7060/d;
L_0x2ac7190/d .functor NOT 1, L_0x2a6b850, C4<0>, C4<0>, C4<0>;
L_0x2ac7190 .delay (10,10,10) L_0x2ac7190/d;
L_0x2ac7250/d .functor NAND 1, L_0x2ac6660, L_0x2ac7190, C4<1>, C4<1>;
L_0x2ac7250 .delay (20,20,20) L_0x2ac7250/d;
L_0x2ac73a0/d .functor NOT 1, L_0x2ac7250, C4<0>, C4<0>, C4<0>;
L_0x2ac73a0 .delay (10,10,10) L_0x2ac73a0/d;
L_0x2ac7490/d .functor NOR 1, L_0x2ac73a0, L_0x2ac7060, C4<0>, C4<0>;
L_0x2ac7490 .delay (20,20,20) L_0x2ac7490/d;
L_0x2ac7630/d .functor NOT 1, L_0x2ac7490, C4<0>, C4<0>, C4<0>;
L_0x2ac7630 .delay (10,10,10) L_0x2ac7630/d;
v0x2a13770_0 .net "and_in0ncom", 0 0, L_0x2ac73a0; 1 drivers
v0x2a13830_0 .net "and_in1com", 0 0, L_0x2ac7060; 1 drivers
v0x2a138d0_0 .alias "in0", 0 0, v0x2a15240_0;
v0x2a13970_0 .alias "in1", 0 0, v0x2a15320_0;
v0x2a139f0_0 .net "nand_in0ncom", 0 0, L_0x2ac7250; 1 drivers
v0x2a13a90_0 .net "nand_in1com", 0 0, L_0x2ac6f10; 1 drivers
v0x2a13b30_0 .net "ncom", 0 0, L_0x2ac7190; 1 drivers
v0x2a13bd0_0 .net "nor_wire", 0 0, L_0x2ac7490; 1 drivers
v0x2a13c70_0 .alias "result", 0 0, v0x2a153a0_0;
v0x2a13cf0_0 .alias "sel0", 0 0, v0x2a15110_0;
S_0x2a12f50 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a12e60;
 .timescale 0 0;
L_0x2ac7760/d .functor NAND 1, C4<0>, L_0x2a6b980, C4<1>, C4<1>;
L_0x2ac7760 .delay (20,20,20) L_0x2ac7760/d;
L_0x2ac78c0/d .functor NOT 1, L_0x2ac7760, C4<0>, C4<0>, C4<0>;
L_0x2ac78c0 .delay (10,10,10) L_0x2ac78c0/d;
L_0x2ac79f0/d .functor NOT 1, L_0x2a6b980, C4<0>, C4<0>, C4<0>;
L_0x2ac79f0 .delay (10,10,10) L_0x2ac79f0/d;
L_0x2ac7ab0/d .functor NAND 1, L_0x2ac7630, L_0x2ac79f0, C4<1>, C4<1>;
L_0x2ac7ab0 .delay (20,20,20) L_0x2ac7ab0/d;
L_0x2ac7c00/d .functor NOT 1, L_0x2ac7ab0, C4<0>, C4<0>, C4<0>;
L_0x2ac7c00 .delay (10,10,10) L_0x2ac7c00/d;
L_0x2ac7cf0/d .functor NOR 1, L_0x2ac7c00, L_0x2ac78c0, C4<0>, C4<0>;
L_0x2ac7cf0 .delay (20,20,20) L_0x2ac7cf0/d;
L_0x2ac7e90/d .functor NOT 1, L_0x2ac7cf0, C4<0>, C4<0>, C4<0>;
L_0x2ac7e90 .delay (10,10,10) L_0x2ac7e90/d;
v0x2a13040_0 .net "and_in0ncom", 0 0, L_0x2ac7c00; 1 drivers
v0x2a130c0_0 .net "and_in1com", 0 0, L_0x2ac78c0; 1 drivers
v0x2a13160_0 .alias "in0", 0 0, v0x2a153a0_0;
v0x2a13200_0 .alias "in1", 0 0, v0x2a14f60_0;
v0x2a13280_0 .net "nand_in0ncom", 0 0, L_0x2ac7ab0; 1 drivers
v0x2a13320_0 .net "nand_in1com", 0 0, L_0x2ac7760; 1 drivers
v0x2a13400_0 .net "ncom", 0 0, L_0x2ac79f0; 1 drivers
v0x2a134a0_0 .net "nor_wire", 0 0, L_0x2ac7cf0; 1 drivers
v0x2a13540_0 .alias "result", 0 0, v0x2a18f50_0;
v0x2a135e0_0 .alias "sel0", 0 0, v0x2a15190_0;
S_0x2a0c2c0 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a0acb8 .param/l "i" 2 105, +C4<01100>;
S_0x2a0c3f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a0c2c0;
 .timescale 0 0;
L_0x2a14f00/d .functor NOT 1, L_0x2ace430, C4<0>, C4<0>, C4<0>;
L_0x2a14f00 .delay (10,10,10) L_0x2a14f00/d;
v0x2a12140_0 .net "carryin", 0 0, L_0x2ace4d0; 1 drivers
v0x2a121e0_0 .net "carryout", 0 0, L_0x2aca130; 1 drivers
v0x2a12260_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a122e0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a12360_0 .net "notB", 0 0, L_0x2a14f00; 1 drivers
v0x2a123e0_0 .net "operandA", 0 0, L_0x2ac89b0; 1 drivers
v0x2a12460_0 .net "operandB", 0 0, L_0x2ace430; 1 drivers
v0x2a12570_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a125f0_0 .net "result", 0 0, L_0x2acdc20; 1 drivers
v0x2a126c0_0 .net "trueB", 0 0, L_0x2ac8fc0; 1 drivers
v0x2a127a0_0 .net "wAddSub", 0 0, L_0x2ac9a60; 1 drivers
v0x2a128b0_0 .net "wNandAnd", 0 0, L_0x2acb1f0; 1 drivers
v0x2a12a30_0 .net "wNorOr", 0 0, L_0x2acbc30; 1 drivers
v0x2a12b40_0 .net "wXor", 0 0, L_0x2aca790; 1 drivers
L_0x2acdd50 .part v0x2a6b7d0_0, 0, 1;
L_0x2acddf0 .part v0x2a6b7d0_0, 1, 1;
L_0x2acdf20 .part v0x2a6b7d0_0, 2, 1;
S_0x2a11970 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a0c3f0;
 .timescale 0 0;
L_0x2ac2c30/d .functor NAND 1, L_0x2a14f00, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ac2c30 .delay (20,20,20) L_0x2ac2c30/d;
L_0x2ac8b70/d .functor NOT 1, L_0x2ac2c30, C4<0>, C4<0>, C4<0>;
L_0x2ac8b70 .delay (10,10,10) L_0x2ac8b70/d;
L_0x2ac8c10/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ac8c10 .delay (10,10,10) L_0x2ac8c10/d;
L_0x2ac8cb0/d .functor NAND 1, L_0x2ace430, L_0x2ac8c10, C4<1>, C4<1>;
L_0x2ac8cb0 .delay (20,20,20) L_0x2ac8cb0/d;
L_0x2ac8d50/d .functor NOT 1, L_0x2ac8cb0, C4<0>, C4<0>, C4<0>;
L_0x2ac8d50 .delay (10,10,10) L_0x2ac8d50/d;
L_0x2ac8e40/d .functor NOR 1, L_0x2ac8d50, L_0x2ac8b70, C4<0>, C4<0>;
L_0x2ac8e40 .delay (20,20,20) L_0x2ac8e40/d;
L_0x2ac8fc0/d .functor NOT 1, L_0x2ac8e40, C4<0>, C4<0>, C4<0>;
L_0x2ac8fc0 .delay (10,10,10) L_0x2ac8fc0/d;
v0x2a11a60_0 .net "and_in0ncom", 0 0, L_0x2ac8d50; 1 drivers
v0x2a11b20_0 .net "and_in1com", 0 0, L_0x2ac8b70; 1 drivers
v0x2a11bc0_0 .alias "in0", 0 0, v0x2a12460_0;
v0x2a11c40_0 .alias "in1", 0 0, v0x2a12360_0;
v0x2a11cc0_0 .net "nand_in0ncom", 0 0, L_0x2ac8cb0; 1 drivers
v0x2a11d60_0 .net "nand_in1com", 0 0, L_0x2ac2c30; 1 drivers
v0x2a11e00_0 .net "ncom", 0 0, L_0x2ac8c10; 1 drivers
v0x2a11ea0_0 .net "nor_wire", 0 0, L_0x2ac8e40; 1 drivers
v0x2a11f90_0 .alias "result", 0 0, v0x2a126c0_0;
v0x2a12060_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a10680 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a0c3f0;
 .timescale 0 0;
L_0x2ac9b70/d .functor NAND 1, L_0x2ac89b0, L_0x2ac8fc0, C4<1>, C4<1>;
L_0x2ac9b70 .delay (20,20,20) L_0x2ac9b70/d;
L_0x2ac9ce0/d .functor NOT 1, L_0x2ac9b70, C4<0>, C4<0>, C4<0>;
L_0x2ac9ce0 .delay (10,10,10) L_0x2ac9ce0/d;
L_0x2ac9df0/d .functor NAND 1, L_0x2ace4d0, L_0x2ac94c0, C4<1>, C4<1>;
L_0x2ac9df0 .delay (20,20,20) L_0x2ac9df0/d;
L_0x2ac9eb0/d .functor NOT 1, L_0x2ac9df0, C4<0>, C4<0>, C4<0>;
L_0x2ac9eb0 .delay (10,10,10) L_0x2ac9eb0/d;
L_0x2ac9fc0/d .functor NOR 1, L_0x2ac9eb0, L_0x2ac9ce0, C4<0>, C4<0>;
L_0x2ac9fc0 .delay (20,20,20) L_0x2ac9fc0/d;
L_0x2aca130/d .functor NOT 1, L_0x2ac9fc0, C4<0>, C4<0>, C4<0>;
L_0x2aca130 .delay (10,10,10) L_0x2aca130/d;
v0x2a11260_0 .alias "a", 0 0, v0x2a123e0_0;
v0x2a11370_0 .net "and_ab", 0 0, L_0x2ac9ce0; 1 drivers
v0x2a11410_0 .net "and_xor_ab_c", 0 0, L_0x2ac9eb0; 1 drivers
v0x2a114b0_0 .alias "b", 0 0, v0x2a126c0_0;
v0x2a11530_0 .alias "carryin", 0 0, v0x2a12140_0;
v0x2a115b0_0 .alias "carryout", 0 0, v0x2a121e0_0;
v0x2a11670_0 .net "nand_ab", 0 0, L_0x2ac9b70; 1 drivers
v0x2a116f0_0 .net "nand_xor_ab_c", 0 0, L_0x2ac9df0; 1 drivers
v0x2a11770_0 .net "nco", 0 0, L_0x2ac9fc0; 1 drivers
v0x2a11810_0 .alias "sum", 0 0, v0x2a127a0_0;
v0x2a118f0_0 .net "xor_ab", 0 0, L_0x2ac94c0; 1 drivers
S_0x2a10d10 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a10680;
 .timescale 0 0;
L_0x2ac90f0/d .functor NAND 1, L_0x2ac89b0, L_0x2ac8fc0, C4<1>, C4<1>;
L_0x2ac90f0 .delay (20,20,20) L_0x2ac90f0/d;
L_0x2ac9190/d .functor NOR 1, L_0x2ac89b0, L_0x2ac8fc0, C4<0>, C4<0>;
L_0x2ac9190 .delay (20,20,20) L_0x2ac9190/d;
L_0x2ac9250/d .functor NOT 1, L_0x2ac9190, C4<0>, C4<0>, C4<0>;
L_0x2ac9250 .delay (10,10,10) L_0x2ac9250/d;
L_0x2ac9360/d .functor NAND 1, L_0x2ac9250, L_0x2ac90f0, C4<1>, C4<1>;
L_0x2ac9360 .delay (20,20,20) L_0x2ac9360/d;
L_0x2ac94c0/d .functor NOT 1, L_0x2ac9360, C4<0>, C4<0>, C4<0>;
L_0x2ac94c0 .delay (10,10,10) L_0x2ac94c0/d;
v0x2a10e00_0 .alias "a", 0 0, v0x2a123e0_0;
v0x2a10ea0_0 .alias "b", 0 0, v0x2a126c0_0;
v0x2a10f40_0 .net "nand_ab", 0 0, L_0x2ac90f0; 1 drivers
v0x2a10fe0_0 .net "nor_ab", 0 0, L_0x2ac9190; 1 drivers
v0x2a11060_0 .net "nxor_ab", 0 0, L_0x2ac9360; 1 drivers
v0x2a11100_0 .net "or_ab", 0 0, L_0x2ac9250; 1 drivers
v0x2a111e0_0 .alias "result", 0 0, v0x2a118f0_0;
S_0x2a10770 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a10680;
 .timescale 0 0;
L_0x2ac95d0/d .functor NAND 1, L_0x2ac94c0, L_0x2ace4d0, C4<1>, C4<1>;
L_0x2ac95d0 .delay (20,20,20) L_0x2ac95d0/d;
L_0x2ac9720/d .functor NOR 1, L_0x2ac94c0, L_0x2ace4d0, C4<0>, C4<0>;
L_0x2ac9720 .delay (20,20,20) L_0x2ac9720/d;
L_0x2ac9890/d .functor NOT 1, L_0x2ac9720, C4<0>, C4<0>, C4<0>;
L_0x2ac9890 .delay (10,10,10) L_0x2ac9890/d;
L_0x2ac9950/d .functor NAND 1, L_0x2ac9890, L_0x2ac95d0, C4<1>, C4<1>;
L_0x2ac9950 .delay (20,20,20) L_0x2ac9950/d;
L_0x2ac9a60/d .functor NOT 1, L_0x2ac9950, C4<0>, C4<0>, C4<0>;
L_0x2ac9a60 .delay (10,10,10) L_0x2ac9a60/d;
v0x2a10860_0 .alias "a", 0 0, v0x2a118f0_0;
v0x2a10900_0 .alias "b", 0 0, v0x2a12140_0;
v0x2a109a0_0 .net "nand_ab", 0 0, L_0x2ac95d0; 1 drivers
v0x2a10a40_0 .net "nor_ab", 0 0, L_0x2ac9720; 1 drivers
v0x2a10ac0_0 .net "nxor_ab", 0 0, L_0x2ac9950; 1 drivers
v0x2a10b60_0 .net "or_ab", 0 0, L_0x2ac9890; 1 drivers
v0x2a10c40_0 .alias "result", 0 0, v0x2a127a0_0;
S_0x2a10130 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a0c3f0;
 .timescale 0 0;
L_0x2aca2f0/d .functor NAND 1, L_0x2ac89b0, L_0x2ace430, C4<1>, C4<1>;
L_0x2aca2f0 .delay (20,20,20) L_0x2aca2f0/d;
L_0x2aca3b0/d .functor NOR 1, L_0x2ac89b0, L_0x2ace430, C4<0>, C4<0>;
L_0x2aca3b0 .delay (20,20,20) L_0x2aca3b0/d;
L_0x2aca540/d .functor NOT 1, L_0x2aca3b0, C4<0>, C4<0>, C4<0>;
L_0x2aca540 .delay (10,10,10) L_0x2aca540/d;
L_0x2aca630/d .functor NAND 1, L_0x2aca540, L_0x2aca2f0, C4<1>, C4<1>;
L_0x2aca630 .delay (20,20,20) L_0x2aca630/d;
L_0x2aca790/d .functor NOT 1, L_0x2aca630, C4<0>, C4<0>, C4<0>;
L_0x2aca790 .delay (10,10,10) L_0x2aca790/d;
v0x2a10220_0 .alias "a", 0 0, v0x2a123e0_0;
v0x2a102a0_0 .alias "b", 0 0, v0x2a12460_0;
v0x2a10370_0 .net "nand_ab", 0 0, L_0x2aca2f0; 1 drivers
v0x2a103f0_0 .net "nor_ab", 0 0, L_0x2aca3b0; 1 drivers
v0x2a10470_0 .net "nxor_ab", 0 0, L_0x2aca630; 1 drivers
v0x2a104f0_0 .net "or_ab", 0 0, L_0x2aca540; 1 drivers
v0x2a105b0_0 .alias "result", 0 0, v0x2a12b40_0;
S_0x2a0f540 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a0c3f0;
 .timescale 0 0;
L_0x2aca8e0/d .functor NAND 1, L_0x2ac89b0, L_0x2ace430, C4<1>, C4<1>;
L_0x2aca8e0 .delay (20,20,20) L_0x2aca8e0/d;
L_0x2acaa10/d .functor NOT 1, L_0x2aca8e0, C4<0>, C4<0>, C4<0>;
L_0x2acaa10 .delay (10,10,10) L_0x2acaa10/d;
v0x2a0fdb0_0 .alias "a", 0 0, v0x2a123e0_0;
v0x2a0fe50_0 .net "and_ab", 0 0, L_0x2acaa10; 1 drivers
v0x2a0fed0_0 .alias "b", 0 0, v0x2a12460_0;
v0x2a0ff50_0 .net "nand_ab", 0 0, L_0x2aca8e0; 1 drivers
v0x2a10030_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a100b0_0 .alias "result", 0 0, v0x2a128b0_0;
S_0x2a0f630 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a0f540;
 .timescale 0 0;
L_0x2acab60/d .functor NAND 1, L_0x2acaa10, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2acab60 .delay (20,20,20) L_0x2acab60/d;
L_0x2acac20/d .functor NOT 1, L_0x2acab60, C4<0>, C4<0>, C4<0>;
L_0x2acac20 .delay (10,10,10) L_0x2acac20/d;
L_0x2acad50/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2acad50 .delay (10,10,10) L_0x2acad50/d;
L_0x2acae10/d .functor NAND 1, L_0x2aca8e0, L_0x2acad50, C4<1>, C4<1>;
L_0x2acae10 .delay (20,20,20) L_0x2acae10/d;
L_0x2acaf60/d .functor NOT 1, L_0x2acae10, C4<0>, C4<0>, C4<0>;
L_0x2acaf60 .delay (10,10,10) L_0x2acaf60/d;
L_0x2acb050/d .functor NOR 1, L_0x2acaf60, L_0x2acac20, C4<0>, C4<0>;
L_0x2acb050 .delay (20,20,20) L_0x2acb050/d;
L_0x2acb1f0/d .functor NOT 1, L_0x2acb050, C4<0>, C4<0>, C4<0>;
L_0x2acb1f0 .delay (10,10,10) L_0x2acb1f0/d;
v0x2a0f720_0 .net "and_in0ncom", 0 0, L_0x2acaf60; 1 drivers
v0x2a0f7a0_0 .net "and_in1com", 0 0, L_0x2acac20; 1 drivers
v0x2a0f820_0 .alias "in0", 0 0, v0x2a0ff50_0;
v0x2a0f8c0_0 .alias "in1", 0 0, v0x2a0fe50_0;
v0x2a0f940_0 .net "nand_in0ncom", 0 0, L_0x2acae10; 1 drivers
v0x2a0f9e0_0 .net "nand_in1com", 0 0, L_0x2acab60; 1 drivers
v0x2a0fac0_0 .net "ncom", 0 0, L_0x2acad50; 1 drivers
v0x2a0fb60_0 .net "nor_wire", 0 0, L_0x2acb050; 1 drivers
v0x2a0fc00_0 .alias "result", 0 0, v0x2a128b0_0;
v0x2a0fcd0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a0eaa0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a0c3f0;
 .timescale 0 0;
L_0x2acb320/d .functor NOR 1, L_0x2ac89b0, L_0x2ace430, C4<0>, C4<0>;
L_0x2acb320 .delay (20,20,20) L_0x2acb320/d;
L_0x2acb450/d .functor NOT 1, L_0x2acb320, C4<0>, C4<0>, C4<0>;
L_0x2acb450 .delay (10,10,10) L_0x2acb450/d;
v0x2a0f220_0 .alias "a", 0 0, v0x2a123e0_0;
v0x2a0f2a0_0 .alias "b", 0 0, v0x2a12460_0;
v0x2a0f340_0 .net "nor_ab", 0 0, L_0x2acb320; 1 drivers
v0x2a0f3c0_0 .net "or_ab", 0 0, L_0x2acb450; 1 drivers
v0x2a0f440_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a0f4c0_0 .alias "result", 0 0, v0x2a12a30_0;
S_0x2a0eb90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a0eaa0;
 .timescale 0 0;
L_0x2acb5a0/d .functor NAND 1, L_0x2acb450, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2acb5a0 .delay (20,20,20) L_0x2acb5a0/d;
L_0x2acb660/d .functor NOT 1, L_0x2acb5a0, C4<0>, C4<0>, C4<0>;
L_0x2acb660 .delay (10,10,10) L_0x2acb660/d;
L_0x2acb790/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2acb790 .delay (10,10,10) L_0x2acb790/d;
L_0x2acb850/d .functor NAND 1, L_0x2acb320, L_0x2acb790, C4<1>, C4<1>;
L_0x2acb850 .delay (20,20,20) L_0x2acb850/d;
L_0x2acb9a0/d .functor NOT 1, L_0x2acb850, C4<0>, C4<0>, C4<0>;
L_0x2acb9a0 .delay (10,10,10) L_0x2acb9a0/d;
L_0x2acba90/d .functor NOR 1, L_0x2acb9a0, L_0x2acb660, C4<0>, C4<0>;
L_0x2acba90 .delay (20,20,20) L_0x2acba90/d;
L_0x2acbc30/d .functor NOT 1, L_0x2acba90, C4<0>, C4<0>, C4<0>;
L_0x2acbc30 .delay (10,10,10) L_0x2acbc30/d;
v0x2a0ec80_0 .net "and_in0ncom", 0 0, L_0x2acb9a0; 1 drivers
v0x2a0ed00_0 .net "and_in1com", 0 0, L_0x2acb660; 1 drivers
v0x2a0ed80_0 .alias "in0", 0 0, v0x2a0f340_0;
v0x2a0ee00_0 .alias "in1", 0 0, v0x2a0f3c0_0;
v0x2a0ee80_0 .net "nand_in0ncom", 0 0, L_0x2acb850; 1 drivers
v0x2a0ef00_0 .net "nand_in1com", 0 0, L_0x2acb5a0; 1 drivers
v0x2a0ef80_0 .net "ncom", 0 0, L_0x2acb790; 1 drivers
v0x2a0f000_0 .net "nor_wire", 0 0, L_0x2acba90; 1 drivers
v0x2a0f0d0_0 .alias "result", 0 0, v0x2a12a30_0;
v0x2a0f1a0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a0c4e0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a0c3f0;
 .timescale 0 0;
v0x2a0e2f0_0 .alias "in0", 0 0, v0x2a127a0_0;
v0x2a0e3a0_0 .alias "in1", 0 0, v0x2a12b40_0;
v0x2a0e450_0 .alias "in2", 0 0, v0x2a128b0_0;
v0x2a0e500_0 .alias "in3", 0 0, v0x2a12a30_0;
v0x2a0e5e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a0e690_0 .alias "result", 0 0, v0x2a125f0_0;
v0x2a0e710_0 .net "sel0", 0 0, L_0x2acdd50; 1 drivers
v0x2a0e790_0 .net "sel1", 0 0, L_0x2acddf0; 1 drivers
v0x2a0e810_0 .net "sel2", 0 0, L_0x2acdf20; 1 drivers
v0x2a0e8c0_0 .net "w0", 0 0, L_0x2acc3f0; 1 drivers
v0x2a0e9a0_0 .net "w1", 0 0, L_0x2accb70; 1 drivers
v0x2a0ea20_0 .net "w2", 0 0, L_0x2acd3c0; 1 drivers
S_0x2a0dba0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a0c4e0;
 .timescale 0 0;
L_0x2acbd60/d .functor NAND 1, L_0x2aca790, L_0x2acdd50, C4<1>, C4<1>;
L_0x2acbd60 .delay (20,20,20) L_0x2acbd60/d;
L_0x2acbe20/d .functor NOT 1, L_0x2acbd60, C4<0>, C4<0>, C4<0>;
L_0x2acbe20 .delay (10,10,10) L_0x2acbe20/d;
L_0x2acbf50/d .functor NOT 1, L_0x2acdd50, C4<0>, C4<0>, C4<0>;
L_0x2acbf50 .delay (10,10,10) L_0x2acbf50/d;
L_0x2acc0a0/d .functor NAND 1, L_0x2ac9a60, L_0x2acbf50, C4<1>, C4<1>;
L_0x2acc0a0 .delay (20,20,20) L_0x2acc0a0/d;
L_0x2acc160/d .functor NOT 1, L_0x2acc0a0, C4<0>, C4<0>, C4<0>;
L_0x2acc160 .delay (10,10,10) L_0x2acc160/d;
L_0x2acc250/d .functor NOR 1, L_0x2acc160, L_0x2acbe20, C4<0>, C4<0>;
L_0x2acc250 .delay (20,20,20) L_0x2acc250/d;
L_0x2acc3f0/d .functor NOT 1, L_0x2acc250, C4<0>, C4<0>, C4<0>;
L_0x2acc3f0 .delay (10,10,10) L_0x2acc3f0/d;
v0x2a0dc90_0 .net "and_in0ncom", 0 0, L_0x2acc160; 1 drivers
v0x2a0dd50_0 .net "and_in1com", 0 0, L_0x2acbe20; 1 drivers
v0x2a0ddf0_0 .alias "in0", 0 0, v0x2a127a0_0;
v0x2a0de90_0 .alias "in1", 0 0, v0x2a12b40_0;
v0x2a0df10_0 .net "nand_in0ncom", 0 0, L_0x2acc0a0; 1 drivers
v0x2a0dfb0_0 .net "nand_in1com", 0 0, L_0x2acbd60; 1 drivers
v0x2a0e050_0 .net "ncom", 0 0, L_0x2acbf50; 1 drivers
v0x2a0e0f0_0 .net "nor_wire", 0 0, L_0x2acc250; 1 drivers
v0x2a0e190_0 .alias "result", 0 0, v0x2a0e8c0_0;
v0x2a0e210_0 .alias "sel0", 0 0, v0x2a0e710_0;
S_0x2a0d450 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a0c4e0;
 .timescale 0 0;
L_0x2acc520/d .functor NAND 1, L_0x2acbc30, L_0x2acdd50, C4<1>, C4<1>;
L_0x2acc520 .delay (20,20,20) L_0x2acc520/d;
L_0x2acc5e0/d .functor NOT 1, L_0x2acc520, C4<0>, C4<0>, C4<0>;
L_0x2acc5e0 .delay (10,10,10) L_0x2acc5e0/d;
L_0x2acc710/d .functor NOT 1, L_0x2acdd50, C4<0>, C4<0>, C4<0>;
L_0x2acc710 .delay (10,10,10) L_0x2acc710/d;
L_0x2acc7d0/d .functor NAND 1, L_0x2acb1f0, L_0x2acc710, C4<1>, C4<1>;
L_0x2acc7d0 .delay (20,20,20) L_0x2acc7d0/d;
L_0x2acc8e0/d .functor NOT 1, L_0x2acc7d0, C4<0>, C4<0>, C4<0>;
L_0x2acc8e0 .delay (10,10,10) L_0x2acc8e0/d;
L_0x2acc9d0/d .functor NOR 1, L_0x2acc8e0, L_0x2acc5e0, C4<0>, C4<0>;
L_0x2acc9d0 .delay (20,20,20) L_0x2acc9d0/d;
L_0x2accb70/d .functor NOT 1, L_0x2acc9d0, C4<0>, C4<0>, C4<0>;
L_0x2accb70 .delay (10,10,10) L_0x2accb70/d;
v0x2a0d540_0 .net "and_in0ncom", 0 0, L_0x2acc8e0; 1 drivers
v0x2a0d600_0 .net "and_in1com", 0 0, L_0x2acc5e0; 1 drivers
v0x2a0d6a0_0 .alias "in0", 0 0, v0x2a128b0_0;
v0x2a0d740_0 .alias "in1", 0 0, v0x2a12a30_0;
v0x2a0d7c0_0 .net "nand_in0ncom", 0 0, L_0x2acc7d0; 1 drivers
v0x2a0d860_0 .net "nand_in1com", 0 0, L_0x2acc520; 1 drivers
v0x2a0d900_0 .net "ncom", 0 0, L_0x2acc710; 1 drivers
v0x2a0d9a0_0 .net "nor_wire", 0 0, L_0x2acc9d0; 1 drivers
v0x2a0da40_0 .alias "result", 0 0, v0x2a0e9a0_0;
v0x2a0dac0_0 .alias "sel0", 0 0, v0x2a0e710_0;
S_0x2a0cd00 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a0c4e0;
 .timescale 0 0;
L_0x2accca0/d .functor NAND 1, L_0x2accb70, L_0x2acddf0, C4<1>, C4<1>;
L_0x2accca0 .delay (20,20,20) L_0x2accca0/d;
L_0x2accdf0/d .functor NOT 1, L_0x2accca0, C4<0>, C4<0>, C4<0>;
L_0x2accdf0 .delay (10,10,10) L_0x2accdf0/d;
L_0x2accf20/d .functor NOT 1, L_0x2acddf0, C4<0>, C4<0>, C4<0>;
L_0x2accf20 .delay (10,10,10) L_0x2accf20/d;
L_0x2accfe0/d .functor NAND 1, L_0x2acc3f0, L_0x2accf20, C4<1>, C4<1>;
L_0x2accfe0 .delay (20,20,20) L_0x2accfe0/d;
L_0x2acd130/d .functor NOT 1, L_0x2accfe0, C4<0>, C4<0>, C4<0>;
L_0x2acd130 .delay (10,10,10) L_0x2acd130/d;
L_0x2acd220/d .functor NOR 1, L_0x2acd130, L_0x2accdf0, C4<0>, C4<0>;
L_0x2acd220 .delay (20,20,20) L_0x2acd220/d;
L_0x2acd3c0/d .functor NOT 1, L_0x2acd220, C4<0>, C4<0>, C4<0>;
L_0x2acd3c0 .delay (10,10,10) L_0x2acd3c0/d;
v0x2a0cdf0_0 .net "and_in0ncom", 0 0, L_0x2acd130; 1 drivers
v0x2a0ceb0_0 .net "and_in1com", 0 0, L_0x2accdf0; 1 drivers
v0x2a0cf50_0 .alias "in0", 0 0, v0x2a0e8c0_0;
v0x2a0cff0_0 .alias "in1", 0 0, v0x2a0e9a0_0;
v0x2a0d070_0 .net "nand_in0ncom", 0 0, L_0x2accfe0; 1 drivers
v0x2a0d110_0 .net "nand_in1com", 0 0, L_0x2accca0; 1 drivers
v0x2a0d1b0_0 .net "ncom", 0 0, L_0x2accf20; 1 drivers
v0x2a0d250_0 .net "nor_wire", 0 0, L_0x2acd220; 1 drivers
v0x2a0d2f0_0 .alias "result", 0 0, v0x2a0ea20_0;
v0x2a0d370_0 .alias "sel0", 0 0, v0x2a0e790_0;
S_0x2a0c5d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a0c4e0;
 .timescale 0 0;
L_0x2acd4f0/d .functor NAND 1, C4<0>, L_0x2acdf20, C4<1>, C4<1>;
L_0x2acd4f0 .delay (20,20,20) L_0x2acd4f0/d;
L_0x2acd650/d .functor NOT 1, L_0x2acd4f0, C4<0>, C4<0>, C4<0>;
L_0x2acd650 .delay (10,10,10) L_0x2acd650/d;
L_0x2acd780/d .functor NOT 1, L_0x2acdf20, C4<0>, C4<0>, C4<0>;
L_0x2acd780 .delay (10,10,10) L_0x2acd780/d;
L_0x2acd840/d .functor NAND 1, L_0x2acd3c0, L_0x2acd780, C4<1>, C4<1>;
L_0x2acd840 .delay (20,20,20) L_0x2acd840/d;
L_0x2acd990/d .functor NOT 1, L_0x2acd840, C4<0>, C4<0>, C4<0>;
L_0x2acd990 .delay (10,10,10) L_0x2acd990/d;
L_0x2acda80/d .functor NOR 1, L_0x2acd990, L_0x2acd650, C4<0>, C4<0>;
L_0x2acda80 .delay (20,20,20) L_0x2acda80/d;
L_0x2acdc20/d .functor NOT 1, L_0x2acda80, C4<0>, C4<0>, C4<0>;
L_0x2acdc20 .delay (10,10,10) L_0x2acdc20/d;
v0x2a0c6c0_0 .net "and_in0ncom", 0 0, L_0x2acd990; 1 drivers
v0x2a0c740_0 .net "and_in1com", 0 0, L_0x2acd650; 1 drivers
v0x2a0c7e0_0 .alias "in0", 0 0, v0x2a0ea20_0;
v0x2a0c880_0 .alias "in1", 0 0, v0x2a0e5e0_0;
v0x2a0c900_0 .net "nand_in0ncom", 0 0, L_0x2acd840; 1 drivers
v0x2a0c9a0_0 .net "nand_in1com", 0 0, L_0x2acd4f0; 1 drivers
v0x2a0ca80_0 .net "ncom", 0 0, L_0x2acd780; 1 drivers
v0x2a0cb20_0 .net "nor_wire", 0 0, L_0x2acda80; 1 drivers
v0x2a0cbc0_0 .alias "result", 0 0, v0x2a125f0_0;
v0x2a0cc60_0 .alias "sel0", 0 0, v0x2a0e810_0;
S_0x2a05950 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2a04018 .param/l "i" 2 105, +C4<01101>;
S_0x2a05a80 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2a05950;
 .timescale 0 0;
L_0x2ac8a50/d .functor NOT 1, L_0x2ace610, C4<0>, C4<0>, C4<0>;
L_0x2ac8a50 .delay (10,10,10) L_0x2ac8a50/d;
v0x2a0b7c0_0 .net "carryin", 0 0, L_0x2ace6b0; 1 drivers
v0x2a0b860_0 .net "carryout", 0 0, L_0x2acfd90; 1 drivers
v0x2a0b8e0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a0b960_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x2a0b9e0_0 .net "notB", 0 0, L_0x2ac8a50; 1 drivers
v0x2a0ba60_0 .net "operandA", 0 0, L_0x2ace570; 1 drivers
v0x2a0bae0_0 .net "operandB", 0 0, L_0x2ace610; 1 drivers
v0x2a0bbf0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a0bc70_0 .net "result", 0 0, L_0x2ad38a0; 1 drivers
v0x2a0bd40_0 .net "trueB", 0 0, L_0x2acebd0; 1 drivers
v0x2a0be20_0 .net "wAddSub", 0 0, L_0x2acf6f0; 1 drivers
v0x2a0bf30_0 .net "wNandAnd", 0 0, L_0x2ad0e50; 1 drivers
v0x2a0c0b0_0 .net "wNorOr", 0 0, L_0x2ad1890; 1 drivers
v0x2a0c1c0_0 .net "wXor", 0 0, L_0x2ad03f0; 1 drivers
L_0x2ad39d0 .part v0x2a6b7d0_0, 0, 1;
L_0x2ad3a70 .part v0x2a6b7d0_0, 1, 1;
L_0x2ad3ba0 .part v0x2a6b7d0_0, 2, 1;
S_0x2a0aff0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2a05a80;
 .timescale 0 0;
L_0x2ace2d0/d .functor NAND 1, L_0x2ac8a50, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ace2d0 .delay (20,20,20) L_0x2ace2d0/d;
L_0x2ace3b0/d .functor NOT 1, L_0x2ace2d0, C4<0>, C4<0>, C4<0>;
L_0x2ace3b0 .delay (10,10,10) L_0x2ace3b0/d;
L_0x2ace7c0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ace7c0 .delay (10,10,10) L_0x2ace7c0/d;
L_0x2ace880/d .functor NAND 1, L_0x2ace610, L_0x2ace7c0, C4<1>, C4<1>;
L_0x2ace880 .delay (20,20,20) L_0x2ace880/d;
L_0x2ace940/d .functor NOT 1, L_0x2ace880, C4<0>, C4<0>, C4<0>;
L_0x2ace940 .delay (10,10,10) L_0x2ace940/d;
L_0x2acea30/d .functor NOR 1, L_0x2ace940, L_0x2ace3b0, C4<0>, C4<0>;
L_0x2acea30 .delay (20,20,20) L_0x2acea30/d;
L_0x2acebd0/d .functor NOT 1, L_0x2acea30, C4<0>, C4<0>, C4<0>;
L_0x2acebd0 .delay (10,10,10) L_0x2acebd0/d;
v0x2a0b0e0_0 .net "and_in0ncom", 0 0, L_0x2ace940; 1 drivers
v0x2a0b1a0_0 .net "and_in1com", 0 0, L_0x2ace3b0; 1 drivers
v0x2a0b240_0 .alias "in0", 0 0, v0x2a0bae0_0;
v0x2a0b2c0_0 .alias "in1", 0 0, v0x2a0b9e0_0;
v0x2a0b340_0 .net "nand_in0ncom", 0 0, L_0x2ace880; 1 drivers
v0x2a0b3e0_0 .net "nand_in1com", 0 0, L_0x2ace2d0; 1 drivers
v0x2a0b480_0 .net "ncom", 0 0, L_0x2ace7c0; 1 drivers
v0x2a0b520_0 .net "nor_wire", 0 0, L_0x2acea30; 1 drivers
v0x2a0b610_0 .alias "result", 0 0, v0x2a0bd40_0;
v0x2a0b6e0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a09d00 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2a05a80;
 .timescale 0 0;
L_0x2acf800/d .functor NAND 1, L_0x2ace570, L_0x2acebd0, C4<1>, C4<1>;
L_0x2acf800 .delay (20,20,20) L_0x2acf800/d;
L_0x2acf970/d .functor NOT 1, L_0x2acf800, C4<0>, C4<0>, C4<0>;
L_0x2acf970 .delay (10,10,10) L_0x2acf970/d;
L_0x2acfa80/d .functor NAND 1, L_0x2ace6b0, L_0x2acf150, C4<1>, C4<1>;
L_0x2acfa80 .delay (20,20,20) L_0x2acfa80/d;
L_0x2acfb40/d .functor NOT 1, L_0x2acfa80, C4<0>, C4<0>, C4<0>;
L_0x2acfb40 .delay (10,10,10) L_0x2acfb40/d;
L_0x2acfc50/d .functor NOR 1, L_0x2acfb40, L_0x2acf970, C4<0>, C4<0>;
L_0x2acfc50 .delay (20,20,20) L_0x2acfc50/d;
L_0x2acfd90/d .functor NOT 1, L_0x2acfc50, C4<0>, C4<0>, C4<0>;
L_0x2acfd90 .delay (10,10,10) L_0x2acfd90/d;
v0x2a0a8e0_0 .alias "a", 0 0, v0x2a0ba60_0;
v0x2a0a9f0_0 .net "and_ab", 0 0, L_0x2acf970; 1 drivers
v0x2a0aa90_0 .net "and_xor_ab_c", 0 0, L_0x2acfb40; 1 drivers
v0x2a0ab30_0 .alias "b", 0 0, v0x2a0bd40_0;
v0x2a0abb0_0 .alias "carryin", 0 0, v0x2a0b7c0_0;
v0x2a0ac30_0 .alias "carryout", 0 0, v0x2a0b860_0;
v0x2a0acf0_0 .net "nand_ab", 0 0, L_0x2acf800; 1 drivers
v0x2a0ad70_0 .net "nand_xor_ab_c", 0 0, L_0x2acfa80; 1 drivers
v0x2a0adf0_0 .net "nco", 0 0, L_0x2acfc50; 1 drivers
v0x2a0ae90_0 .alias "sum", 0 0, v0x2a0be20_0;
v0x2a0af70_0 .net "xor_ab", 0 0, L_0x2acf150; 1 drivers
S_0x2a0a390 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a09d00;
 .timescale 0 0;
L_0x2aced40/d .functor NAND 1, L_0x2ace570, L_0x2acebd0, C4<1>, C4<1>;
L_0x2aced40 .delay (20,20,20) L_0x2aced40/d;
L_0x2acee00/d .functor NOR 1, L_0x2ace570, L_0x2acebd0, C4<0>, C4<0>;
L_0x2acee00 .delay (20,20,20) L_0x2acee00/d;
L_0x2aceee0/d .functor NOT 1, L_0x2acee00, C4<0>, C4<0>, C4<0>;
L_0x2aceee0 .delay (10,10,10) L_0x2aceee0/d;
L_0x2aceff0/d .functor NAND 1, L_0x2aceee0, L_0x2aced40, C4<1>, C4<1>;
L_0x2aceff0 .delay (20,20,20) L_0x2aceff0/d;
L_0x2acf150/d .functor NOT 1, L_0x2aceff0, C4<0>, C4<0>, C4<0>;
L_0x2acf150 .delay (10,10,10) L_0x2acf150/d;
v0x2a0a480_0 .alias "a", 0 0, v0x2a0ba60_0;
v0x2a0a520_0 .alias "b", 0 0, v0x2a0bd40_0;
v0x2a0a5c0_0 .net "nand_ab", 0 0, L_0x2aced40; 1 drivers
v0x2a0a660_0 .net "nor_ab", 0 0, L_0x2acee00; 1 drivers
v0x2a0a6e0_0 .net "nxor_ab", 0 0, L_0x2aceff0; 1 drivers
v0x2a0a780_0 .net "or_ab", 0 0, L_0x2aceee0; 1 drivers
v0x2a0a860_0 .alias "result", 0 0, v0x2a0af70_0;
S_0x2a09df0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a09d00;
 .timescale 0 0;
L_0x2acf260/d .functor NAND 1, L_0x2acf150, L_0x2ace6b0, C4<1>, C4<1>;
L_0x2acf260 .delay (20,20,20) L_0x2acf260/d;
L_0x2acf3b0/d .functor NOR 1, L_0x2acf150, L_0x2ace6b0, C4<0>, C4<0>;
L_0x2acf3b0 .delay (20,20,20) L_0x2acf3b0/d;
L_0x2acf520/d .functor NOT 1, L_0x2acf3b0, C4<0>, C4<0>, C4<0>;
L_0x2acf520 .delay (10,10,10) L_0x2acf520/d;
L_0x2acf5e0/d .functor NAND 1, L_0x2acf520, L_0x2acf260, C4<1>, C4<1>;
L_0x2acf5e0 .delay (20,20,20) L_0x2acf5e0/d;
L_0x2acf6f0/d .functor NOT 1, L_0x2acf5e0, C4<0>, C4<0>, C4<0>;
L_0x2acf6f0 .delay (10,10,10) L_0x2acf6f0/d;
v0x2a09ee0_0 .alias "a", 0 0, v0x2a0af70_0;
v0x2a09f80_0 .alias "b", 0 0, v0x2a0b7c0_0;
v0x2a0a020_0 .net "nand_ab", 0 0, L_0x2acf260; 1 drivers
v0x2a0a0c0_0 .net "nor_ab", 0 0, L_0x2acf3b0; 1 drivers
v0x2a0a140_0 .net "nxor_ab", 0 0, L_0x2acf5e0; 1 drivers
v0x2a0a1e0_0 .net "or_ab", 0 0, L_0x2acf520; 1 drivers
v0x2a0a2c0_0 .alias "result", 0 0, v0x2a0be20_0;
S_0x2a097b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2a05a80;
 .timescale 0 0;
L_0x2acff50/d .functor NAND 1, L_0x2ace570, L_0x2ace610, C4<1>, C4<1>;
L_0x2acff50 .delay (20,20,20) L_0x2acff50/d;
L_0x2ad0010/d .functor NOR 1, L_0x2ace570, L_0x2ace610, C4<0>, C4<0>;
L_0x2ad0010 .delay (20,20,20) L_0x2ad0010/d;
L_0x2ad01a0/d .functor NOT 1, L_0x2ad0010, C4<0>, C4<0>, C4<0>;
L_0x2ad01a0 .delay (10,10,10) L_0x2ad01a0/d;
L_0x2ad0290/d .functor NAND 1, L_0x2ad01a0, L_0x2acff50, C4<1>, C4<1>;
L_0x2ad0290 .delay (20,20,20) L_0x2ad0290/d;
L_0x2ad03f0/d .functor NOT 1, L_0x2ad0290, C4<0>, C4<0>, C4<0>;
L_0x2ad03f0 .delay (10,10,10) L_0x2ad03f0/d;
v0x2a098a0_0 .alias "a", 0 0, v0x2a0ba60_0;
v0x2a09920_0 .alias "b", 0 0, v0x2a0bae0_0;
v0x2a099f0_0 .net "nand_ab", 0 0, L_0x2acff50; 1 drivers
v0x2a09a70_0 .net "nor_ab", 0 0, L_0x2ad0010; 1 drivers
v0x2a09af0_0 .net "nxor_ab", 0 0, L_0x2ad0290; 1 drivers
v0x2a09b70_0 .net "or_ab", 0 0, L_0x2ad01a0; 1 drivers
v0x2a09c30_0 .alias "result", 0 0, v0x2a0c1c0_0;
S_0x2a08bc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2a05a80;
 .timescale 0 0;
L_0x2ad0540/d .functor NAND 1, L_0x2ace570, L_0x2ace610, C4<1>, C4<1>;
L_0x2ad0540 .delay (20,20,20) L_0x2ad0540/d;
L_0x2ad0670/d .functor NOT 1, L_0x2ad0540, C4<0>, C4<0>, C4<0>;
L_0x2ad0670 .delay (10,10,10) L_0x2ad0670/d;
v0x2a09430_0 .alias "a", 0 0, v0x2a0ba60_0;
v0x2a094d0_0 .net "and_ab", 0 0, L_0x2ad0670; 1 drivers
v0x2a09550_0 .alias "b", 0 0, v0x2a0bae0_0;
v0x2a095d0_0 .net "nand_ab", 0 0, L_0x2ad0540; 1 drivers
v0x2a096b0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a09730_0 .alias "result", 0 0, v0x2a0bf30_0;
S_0x2a08cb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a08bc0;
 .timescale 0 0;
L_0x2ad07c0/d .functor NAND 1, L_0x2ad0670, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ad07c0 .delay (20,20,20) L_0x2ad07c0/d;
L_0x2ad0880/d .functor NOT 1, L_0x2ad07c0, C4<0>, C4<0>, C4<0>;
L_0x2ad0880 .delay (10,10,10) L_0x2ad0880/d;
L_0x2ad09b0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ad09b0 .delay (10,10,10) L_0x2ad09b0/d;
L_0x2ad0a70/d .functor NAND 1, L_0x2ad0540, L_0x2ad09b0, C4<1>, C4<1>;
L_0x2ad0a70 .delay (20,20,20) L_0x2ad0a70/d;
L_0x2ad0bc0/d .functor NOT 1, L_0x2ad0a70, C4<0>, C4<0>, C4<0>;
L_0x2ad0bc0 .delay (10,10,10) L_0x2ad0bc0/d;
L_0x2ad0cb0/d .functor NOR 1, L_0x2ad0bc0, L_0x2ad0880, C4<0>, C4<0>;
L_0x2ad0cb0 .delay (20,20,20) L_0x2ad0cb0/d;
L_0x2ad0e50/d .functor NOT 1, L_0x2ad0cb0, C4<0>, C4<0>, C4<0>;
L_0x2ad0e50 .delay (10,10,10) L_0x2ad0e50/d;
v0x2a08da0_0 .net "and_in0ncom", 0 0, L_0x2ad0bc0; 1 drivers
v0x2a08e20_0 .net "and_in1com", 0 0, L_0x2ad0880; 1 drivers
v0x2a08ea0_0 .alias "in0", 0 0, v0x2a095d0_0;
v0x2a08f40_0 .alias "in1", 0 0, v0x2a094d0_0;
v0x2a08fc0_0 .net "nand_in0ncom", 0 0, L_0x2ad0a70; 1 drivers
v0x2a09060_0 .net "nand_in1com", 0 0, L_0x2ad07c0; 1 drivers
v0x2a09140_0 .net "ncom", 0 0, L_0x2ad09b0; 1 drivers
v0x2a091e0_0 .net "nor_wire", 0 0, L_0x2ad0cb0; 1 drivers
v0x2a09280_0 .alias "result", 0 0, v0x2a0bf30_0;
v0x2a09350_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a08120 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2a05a80;
 .timescale 0 0;
L_0x2ad0f80/d .functor NOR 1, L_0x2ace570, L_0x2ace610, C4<0>, C4<0>;
L_0x2ad0f80 .delay (20,20,20) L_0x2ad0f80/d;
L_0x2ad10b0/d .functor NOT 1, L_0x2ad0f80, C4<0>, C4<0>, C4<0>;
L_0x2ad10b0 .delay (10,10,10) L_0x2ad10b0/d;
v0x2a088a0_0 .alias "a", 0 0, v0x2a0ba60_0;
v0x2a08920_0 .alias "b", 0 0, v0x2a0bae0_0;
v0x2a089c0_0 .net "nor_ab", 0 0, L_0x2ad0f80; 1 drivers
v0x2a08a40_0 .net "or_ab", 0 0, L_0x2ad10b0; 1 drivers
v0x2a08ac0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a08b40_0 .alias "result", 0 0, v0x2a0c0b0_0;
S_0x2a08210 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a08120;
 .timescale 0 0;
L_0x2ad1200/d .functor NAND 1, L_0x2ad10b0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ad1200 .delay (20,20,20) L_0x2ad1200/d;
L_0x2ad12c0/d .functor NOT 1, L_0x2ad1200, C4<0>, C4<0>, C4<0>;
L_0x2ad12c0 .delay (10,10,10) L_0x2ad12c0/d;
L_0x2ad13f0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ad13f0 .delay (10,10,10) L_0x2ad13f0/d;
L_0x2ad14b0/d .functor NAND 1, L_0x2ad0f80, L_0x2ad13f0, C4<1>, C4<1>;
L_0x2ad14b0 .delay (20,20,20) L_0x2ad14b0/d;
L_0x2ad1600/d .functor NOT 1, L_0x2ad14b0, C4<0>, C4<0>, C4<0>;
L_0x2ad1600 .delay (10,10,10) L_0x2ad1600/d;
L_0x2ad16f0/d .functor NOR 1, L_0x2ad1600, L_0x2ad12c0, C4<0>, C4<0>;
L_0x2ad16f0 .delay (20,20,20) L_0x2ad16f0/d;
L_0x2ad1890/d .functor NOT 1, L_0x2ad16f0, C4<0>, C4<0>, C4<0>;
L_0x2ad1890 .delay (10,10,10) L_0x2ad1890/d;
v0x2a08300_0 .net "and_in0ncom", 0 0, L_0x2ad1600; 1 drivers
v0x2a08380_0 .net "and_in1com", 0 0, L_0x2ad12c0; 1 drivers
v0x2a08400_0 .alias "in0", 0 0, v0x2a089c0_0;
v0x2a08480_0 .alias "in1", 0 0, v0x2a08a40_0;
v0x2a08500_0 .net "nand_in0ncom", 0 0, L_0x2ad14b0; 1 drivers
v0x2a08580_0 .net "nand_in1com", 0 0, L_0x2ad1200; 1 drivers
v0x2a08600_0 .net "ncom", 0 0, L_0x2ad13f0; 1 drivers
v0x2a08680_0 .net "nor_wire", 0 0, L_0x2ad16f0; 1 drivers
v0x2a08750_0 .alias "result", 0 0, v0x2a0c0b0_0;
v0x2a08820_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a05b70 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2a05a80;
 .timescale 0 0;
v0x2a07970_0 .alias "in0", 0 0, v0x2a0be20_0;
v0x2a07a20_0 .alias "in1", 0 0, v0x2a0c1c0_0;
v0x2a07ad0_0 .alias "in2", 0 0, v0x2a0bf30_0;
v0x2a07b80_0 .alias "in3", 0 0, v0x2a0c0b0_0;
v0x2a07c60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a07d10_0 .alias "result", 0 0, v0x2a0bc70_0;
v0x2a07d90_0 .net "sel0", 0 0, L_0x2ad39d0; 1 drivers
v0x2a07e10_0 .net "sel1", 0 0, L_0x2ad3a70; 1 drivers
v0x2a07e90_0 .net "sel2", 0 0, L_0x2ad3ba0; 1 drivers
v0x2a07f40_0 .net "w0", 0 0, L_0x2ad2050; 1 drivers
v0x2a08020_0 .net "w1", 0 0, L_0x2ad27d0; 1 drivers
v0x2a080a0_0 .net "w2", 0 0, L_0x2ad3020; 1 drivers
S_0x2a071f0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x2a05b70;
 .timescale 0 0;
L_0x2ad19c0/d .functor NAND 1, L_0x2ad03f0, L_0x2ad39d0, C4<1>, C4<1>;
L_0x2ad19c0 .delay (20,20,20) L_0x2ad19c0/d;
L_0x2ad1a80/d .functor NOT 1, L_0x2ad19c0, C4<0>, C4<0>, C4<0>;
L_0x2ad1a80 .delay (10,10,10) L_0x2ad1a80/d;
L_0x2ad1bb0/d .functor NOT 1, L_0x2ad39d0, C4<0>, C4<0>, C4<0>;
L_0x2ad1bb0 .delay (10,10,10) L_0x2ad1bb0/d;
L_0x2ad1d00/d .functor NAND 1, L_0x2acf6f0, L_0x2ad1bb0, C4<1>, C4<1>;
L_0x2ad1d00 .delay (20,20,20) L_0x2ad1d00/d;
L_0x2ad1dc0/d .functor NOT 1, L_0x2ad1d00, C4<0>, C4<0>, C4<0>;
L_0x2ad1dc0 .delay (10,10,10) L_0x2ad1dc0/d;
L_0x2ad1eb0/d .functor NOR 1, L_0x2ad1dc0, L_0x2ad1a80, C4<0>, C4<0>;
L_0x2ad1eb0 .delay (20,20,20) L_0x2ad1eb0/d;
L_0x2ad2050/d .functor NOT 1, L_0x2ad1eb0, C4<0>, C4<0>, C4<0>;
L_0x2ad2050 .delay (10,10,10) L_0x2ad2050/d;
v0x2a072e0_0 .net "and_in0ncom", 0 0, L_0x2ad1dc0; 1 drivers
v0x2a073a0_0 .net "and_in1com", 0 0, L_0x2ad1a80; 1 drivers
v0x2a07440_0 .alias "in0", 0 0, v0x2a0be20_0;
v0x2a074e0_0 .alias "in1", 0 0, v0x2a0c1c0_0;
v0x2a07560_0 .net "nand_in0ncom", 0 0, L_0x2ad1d00; 1 drivers
v0x2a07600_0 .net "nand_in1com", 0 0, L_0x2ad19c0; 1 drivers
v0x2a076a0_0 .net "ncom", 0 0, L_0x2ad1bb0; 1 drivers
v0x2a07740_0 .net "nor_wire", 0 0, L_0x2ad1eb0; 1 drivers
v0x2a077e0_0 .alias "result", 0 0, v0x2a07f40_0;
v0x2a07860_0 .alias "sel0", 0 0, v0x2a07d90_0;
S_0x2a06aa0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x2a05b70;
 .timescale 0 0;
L_0x2ad2180/d .functor NAND 1, L_0x2ad1890, L_0x2ad39d0, C4<1>, C4<1>;
L_0x2ad2180 .delay (20,20,20) L_0x2ad2180/d;
L_0x2ad2240/d .functor NOT 1, L_0x2ad2180, C4<0>, C4<0>, C4<0>;
L_0x2ad2240 .delay (10,10,10) L_0x2ad2240/d;
L_0x2ad2370/d .functor NOT 1, L_0x2ad39d0, C4<0>, C4<0>, C4<0>;
L_0x2ad2370 .delay (10,10,10) L_0x2ad2370/d;
L_0x2ad2430/d .functor NAND 1, L_0x2ad0e50, L_0x2ad2370, C4<1>, C4<1>;
L_0x2ad2430 .delay (20,20,20) L_0x2ad2430/d;
L_0x2ad2540/d .functor NOT 1, L_0x2ad2430, C4<0>, C4<0>, C4<0>;
L_0x2ad2540 .delay (10,10,10) L_0x2ad2540/d;
L_0x2ad2630/d .functor NOR 1, L_0x2ad2540, L_0x2ad2240, C4<0>, C4<0>;
L_0x2ad2630 .delay (20,20,20) L_0x2ad2630/d;
L_0x2ad27d0/d .functor NOT 1, L_0x2ad2630, C4<0>, C4<0>, C4<0>;
L_0x2ad27d0 .delay (10,10,10) L_0x2ad27d0/d;
v0x2a06b90_0 .net "and_in0ncom", 0 0, L_0x2ad2540; 1 drivers
v0x2a06c50_0 .net "and_in1com", 0 0, L_0x2ad2240; 1 drivers
v0x2a06cf0_0 .alias "in0", 0 0, v0x2a0bf30_0;
v0x2a06d90_0 .alias "in1", 0 0, v0x2a0c0b0_0;
v0x2a06e10_0 .net "nand_in0ncom", 0 0, L_0x2ad2430; 1 drivers
v0x2a06eb0_0 .net "nand_in1com", 0 0, L_0x2ad2180; 1 drivers
v0x2a06f50_0 .net "ncom", 0 0, L_0x2ad2370; 1 drivers
v0x2a06ff0_0 .net "nor_wire", 0 0, L_0x2ad2630; 1 drivers
v0x2a07090_0 .alias "result", 0 0, v0x2a08020_0;
v0x2a07110_0 .alias "sel0", 0 0, v0x2a07d90_0;
S_0x2a06330 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x2a05b70;
 .timescale 0 0;
L_0x2ad2900/d .functor NAND 1, L_0x2ad27d0, L_0x2ad3a70, C4<1>, C4<1>;
L_0x2ad2900 .delay (20,20,20) L_0x2ad2900/d;
L_0x2ad2a50/d .functor NOT 1, L_0x2ad2900, C4<0>, C4<0>, C4<0>;
L_0x2ad2a50 .delay (10,10,10) L_0x2ad2a50/d;
L_0x2ad2b80/d .functor NOT 1, L_0x2ad3a70, C4<0>, C4<0>, C4<0>;
L_0x2ad2b80 .delay (10,10,10) L_0x2ad2b80/d;
L_0x2ad2c40/d .functor NAND 1, L_0x2ad2050, L_0x2ad2b80, C4<1>, C4<1>;
L_0x2ad2c40 .delay (20,20,20) L_0x2ad2c40/d;
L_0x2ad2d90/d .functor NOT 1, L_0x2ad2c40, C4<0>, C4<0>, C4<0>;
L_0x2ad2d90 .delay (10,10,10) L_0x2ad2d90/d;
L_0x2ad2e80/d .functor NOR 1, L_0x2ad2d90, L_0x2ad2a50, C4<0>, C4<0>;
L_0x2ad2e80 .delay (20,20,20) L_0x2ad2e80/d;
L_0x2ad3020/d .functor NOT 1, L_0x2ad2e80, C4<0>, C4<0>, C4<0>;
L_0x2ad3020 .delay (10,10,10) L_0x2ad3020/d;
v0x2a06420_0 .net "and_in0ncom", 0 0, L_0x2ad2d90; 1 drivers
v0x2a064e0_0 .net "and_in1com", 0 0, L_0x2ad2a50; 1 drivers
v0x2a06580_0 .alias "in0", 0 0, v0x2a07f40_0;
v0x2a06620_0 .alias "in1", 0 0, v0x2a08020_0;
v0x2a066a0_0 .net "nand_in0ncom", 0 0, L_0x2ad2c40; 1 drivers
v0x2a06740_0 .net "nand_in1com", 0 0, L_0x2ad2900; 1 drivers
v0x2a067e0_0 .net "ncom", 0 0, L_0x2ad2b80; 1 drivers
v0x2a06880_0 .net "nor_wire", 0 0, L_0x2ad2e80; 1 drivers
v0x2a06920_0 .alias "result", 0 0, v0x2a080a0_0;
v0x2a069a0_0 .alias "sel0", 0 0, v0x2a07e10_0;
S_0x2a05c60 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x2a05b70;
 .timescale 0 0;
L_0x2ad3150/d .functor NAND 1, C4<0>, L_0x2ad3ba0, C4<1>, C4<1>;
L_0x2ad3150 .delay (20,20,20) L_0x2ad3150/d;
L_0x2ad32b0/d .functor NOT 1, L_0x2ad3150, C4<0>, C4<0>, C4<0>;
L_0x2ad32b0 .delay (10,10,10) L_0x2ad32b0/d;
L_0x2ad33e0/d .functor NOT 1, L_0x2ad3ba0, C4<0>, C4<0>, C4<0>;
L_0x2ad33e0 .delay (10,10,10) L_0x2ad33e0/d;
L_0x2ad34a0/d .functor NAND 1, L_0x2ad3020, L_0x2ad33e0, C4<1>, C4<1>;
L_0x2ad34a0 .delay (20,20,20) L_0x2ad34a0/d;
L_0x2ad3610/d .functor NOT 1, L_0x2ad34a0, C4<0>, C4<0>, C4<0>;
L_0x2ad3610 .delay (10,10,10) L_0x2ad3610/d;
L_0x2ad3700/d .functor NOR 1, L_0x2ad3610, L_0x2ad32b0, C4<0>, C4<0>;
L_0x2ad3700 .delay (20,20,20) L_0x2ad3700/d;
L_0x2ad38a0/d .functor NOT 1, L_0x2ad3700, C4<0>, C4<0>, C4<0>;
L_0x2ad38a0 .delay (10,10,10) L_0x2ad38a0/d;
v0x2a05d50_0 .net "and_in0ncom", 0 0, L_0x2ad3610; 1 drivers
v0x2a05dd0_0 .net "and_in1com", 0 0, L_0x2ad32b0; 1 drivers
v0x2a05e50_0 .alias "in0", 0 0, v0x2a080a0_0;
v0x2a05ed0_0 .alias "in1", 0 0, v0x2a07c60_0;
v0x2a05f50_0 .net "nand_in0ncom", 0 0, L_0x2ad34a0; 1 drivers
v0x2a05fd0_0 .net "nand_in1com", 0 0, L_0x2ad3150; 1 drivers
v0x2a060b0_0 .net "ncom", 0 0, L_0x2ad33e0; 1 drivers
v0x2a06150_0 .net "nor_wire", 0 0, L_0x2ad3700; 1 drivers
v0x2a061f0_0 .alias "result", 0 0, v0x2a0bc70_0;
v0x2a06290_0 .alias "sel0", 0 0, v0x2a07e90_0;
S_0x29feca0 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29fd698 .param/l "i" 2 105, +C4<01110>;
S_0x29fedd0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29feca0;
 .timescale 0 0;
L_0x2ad40f0/d .functor NOT 1, L_0x2ad4020, C4<0>, C4<0>, C4<0>;
L_0x2ad40f0 .delay (10,10,10) L_0x2ad40f0/d;
v0x29cf940_0 .net "carryin", 0 0, L_0x2ad9c50; 1 drivers
v0x29cf9e0_0 .net "carryout", 0 0, L_0x2ad5980; 1 drivers
v0x29cfa60_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x2a04f30_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29cfcd0_0 .net "notB", 0 0, L_0x2ad40f0; 1 drivers
v0x29cfd50_0 .net "operandA", 0 0, L_0x2ad3f80; 1 drivers
v0x2a051c0_0 .net "operandB", 0 0, L_0x2ad4020; 1 drivers
v0x2a052d0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a05350_0 .net "result", 0 0, L_0x2ad9470; 1 drivers
v0x2a053d0_0 .net "trueB", 0 0, L_0x2ad47c0; 1 drivers
v0x2a054b0_0 .net "wAddSub", 0 0, L_0x2ad52e0; 1 drivers
v0x2a055c0_0 .net "wNandAnd", 0 0, L_0x2ad6a40; 1 drivers
v0x2a05740_0 .net "wNorOr", 0 0, L_0x2ad7480; 1 drivers
v0x2a05850_0 .net "wXor", 0 0, L_0x2ad5fe0; 1 drivers
L_0x2ad95a0 .part v0x2a6b7d0_0, 0, 1;
L_0x2ad9640 .part v0x2a6b7d0_0, 1, 1;
L_0x2ad9770 .part v0x2a6b7d0_0, 2, 1;
S_0x2a04350 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29fedd0;
 .timescale 0 0;
L_0x2ad41f0/d .functor NAND 1, L_0x2ad40f0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ad41f0 .delay (20,20,20) L_0x2ad41f0/d;
L_0x2ad42d0/d .functor NOT 1, L_0x2ad41f0, C4<0>, C4<0>, C4<0>;
L_0x2ad42d0 .delay (10,10,10) L_0x2ad42d0/d;
L_0x2ad43b0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ad43b0 .delay (10,10,10) L_0x2ad43b0/d;
L_0x2ad4470/d .functor NAND 1, L_0x2ad4020, L_0x2ad43b0, C4<1>, C4<1>;
L_0x2ad4470 .delay (20,20,20) L_0x2ad4470/d;
L_0x2ad4530/d .functor NOT 1, L_0x2ad4470, C4<0>, C4<0>, C4<0>;
L_0x2ad4530 .delay (10,10,10) L_0x2ad4530/d;
L_0x2ad4620/d .functor NOR 1, L_0x2ad4530, L_0x2ad42d0, C4<0>, C4<0>;
L_0x2ad4620 .delay (20,20,20) L_0x2ad4620/d;
L_0x2ad47c0/d .functor NOT 1, L_0x2ad4620, C4<0>, C4<0>, C4<0>;
L_0x2ad47c0 .delay (10,10,10) L_0x2ad47c0/d;
v0x2a04440_0 .net "and_in0ncom", 0 0, L_0x2ad4530; 1 drivers
v0x2a04500_0 .net "and_in1com", 0 0, L_0x2ad42d0; 1 drivers
v0x2a045a0_0 .alias "in0", 0 0, v0x2a051c0_0;
v0x2a04620_0 .alias "in1", 0 0, v0x29cfcd0_0;
v0x2a046a0_0 .net "nand_in0ncom", 0 0, L_0x2ad4470; 1 drivers
v0x2a04740_0 .net "nand_in1com", 0 0, L_0x2ad41f0; 1 drivers
v0x2a047e0_0 .net "ncom", 0 0, L_0x2ad43b0; 1 drivers
v0x2a04880_0 .net "nor_wire", 0 0, L_0x2ad4620; 1 drivers
v0x2a04970_0 .alias "result", 0 0, v0x2a053d0_0;
v0x2a04a40_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2a03060 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29fedd0;
 .timescale 0 0;
L_0x2ad53f0/d .functor NAND 1, L_0x2ad3f80, L_0x2ad47c0, C4<1>, C4<1>;
L_0x2ad53f0 .delay (20,20,20) L_0x2ad53f0/d;
L_0x2ad5560/d .functor NOT 1, L_0x2ad53f0, C4<0>, C4<0>, C4<0>;
L_0x2ad5560 .delay (10,10,10) L_0x2ad5560/d;
L_0x2ad5670/d .functor NAND 1, L_0x2ad9c50, L_0x2ad4d40, C4<1>, C4<1>;
L_0x2ad5670 .delay (20,20,20) L_0x2ad5670/d;
L_0x2ad5730/d .functor NOT 1, L_0x2ad5670, C4<0>, C4<0>, C4<0>;
L_0x2ad5730 .delay (10,10,10) L_0x2ad5730/d;
L_0x2ad5840/d .functor NOR 1, L_0x2ad5730, L_0x2ad5560, C4<0>, C4<0>;
L_0x2ad5840 .delay (20,20,20) L_0x2ad5840/d;
L_0x2ad5980/d .functor NOT 1, L_0x2ad5840, C4<0>, C4<0>, C4<0>;
L_0x2ad5980 .delay (10,10,10) L_0x2ad5980/d;
v0x2a03c40_0 .alias "a", 0 0, v0x29cfd50_0;
v0x2a03d50_0 .net "and_ab", 0 0, L_0x2ad5560; 1 drivers
v0x2a03df0_0 .net "and_xor_ab_c", 0 0, L_0x2ad5730; 1 drivers
v0x2a03e90_0 .alias "b", 0 0, v0x2a053d0_0;
v0x2a03f10_0 .alias "carryin", 0 0, v0x29cf940_0;
v0x2a03f90_0 .alias "carryout", 0 0, v0x29cf9e0_0;
v0x2a04050_0 .net "nand_ab", 0 0, L_0x2ad53f0; 1 drivers
v0x2a040d0_0 .net "nand_xor_ab_c", 0 0, L_0x2ad5670; 1 drivers
v0x2a04150_0 .net "nco", 0 0, L_0x2ad5840; 1 drivers
v0x2a041f0_0 .alias "sum", 0 0, v0x2a054b0_0;
v0x2a042d0_0 .net "xor_ab", 0 0, L_0x2ad4d40; 1 drivers
S_0x2a036f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2a03060;
 .timescale 0 0;
L_0x2ad4930/d .functor NAND 1, L_0x2ad3f80, L_0x2ad47c0, C4<1>, C4<1>;
L_0x2ad4930 .delay (20,20,20) L_0x2ad4930/d;
L_0x2ad49f0/d .functor NOR 1, L_0x2ad3f80, L_0x2ad47c0, C4<0>, C4<0>;
L_0x2ad49f0 .delay (20,20,20) L_0x2ad49f0/d;
L_0x2ad4ad0/d .functor NOT 1, L_0x2ad49f0, C4<0>, C4<0>, C4<0>;
L_0x2ad4ad0 .delay (10,10,10) L_0x2ad4ad0/d;
L_0x2ad4be0/d .functor NAND 1, L_0x2ad4ad0, L_0x2ad4930, C4<1>, C4<1>;
L_0x2ad4be0 .delay (20,20,20) L_0x2ad4be0/d;
L_0x2ad4d40/d .functor NOT 1, L_0x2ad4be0, C4<0>, C4<0>, C4<0>;
L_0x2ad4d40 .delay (10,10,10) L_0x2ad4d40/d;
v0x2a037e0_0 .alias "a", 0 0, v0x29cfd50_0;
v0x2a03880_0 .alias "b", 0 0, v0x2a053d0_0;
v0x2a03920_0 .net "nand_ab", 0 0, L_0x2ad4930; 1 drivers
v0x2a039c0_0 .net "nor_ab", 0 0, L_0x2ad49f0; 1 drivers
v0x2a03a40_0 .net "nxor_ab", 0 0, L_0x2ad4be0; 1 drivers
v0x2a03ae0_0 .net "or_ab", 0 0, L_0x2ad4ad0; 1 drivers
v0x2a03bc0_0 .alias "result", 0 0, v0x2a042d0_0;
S_0x2a03150 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2a03060;
 .timescale 0 0;
L_0x2ad4e50/d .functor NAND 1, L_0x2ad4d40, L_0x2ad9c50, C4<1>, C4<1>;
L_0x2ad4e50 .delay (20,20,20) L_0x2ad4e50/d;
L_0x2ad4fa0/d .functor NOR 1, L_0x2ad4d40, L_0x2ad9c50, C4<0>, C4<0>;
L_0x2ad4fa0 .delay (20,20,20) L_0x2ad4fa0/d;
L_0x2ad5110/d .functor NOT 1, L_0x2ad4fa0, C4<0>, C4<0>, C4<0>;
L_0x2ad5110 .delay (10,10,10) L_0x2ad5110/d;
L_0x2ad51d0/d .functor NAND 1, L_0x2ad5110, L_0x2ad4e50, C4<1>, C4<1>;
L_0x2ad51d0 .delay (20,20,20) L_0x2ad51d0/d;
L_0x2ad52e0/d .functor NOT 1, L_0x2ad51d0, C4<0>, C4<0>, C4<0>;
L_0x2ad52e0 .delay (10,10,10) L_0x2ad52e0/d;
v0x2a03240_0 .alias "a", 0 0, v0x2a042d0_0;
v0x2a032e0_0 .alias "b", 0 0, v0x29cf940_0;
v0x2a03380_0 .net "nand_ab", 0 0, L_0x2ad4e50; 1 drivers
v0x2a03420_0 .net "nor_ab", 0 0, L_0x2ad4fa0; 1 drivers
v0x2a034a0_0 .net "nxor_ab", 0 0, L_0x2ad51d0; 1 drivers
v0x2a03540_0 .net "or_ab", 0 0, L_0x2ad5110; 1 drivers
v0x2a03620_0 .alias "result", 0 0, v0x2a054b0_0;
S_0x2a02b10 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29fedd0;
 .timescale 0 0;
L_0x2ad5b40/d .functor NAND 1, L_0x2ad3f80, L_0x2ad4020, C4<1>, C4<1>;
L_0x2ad5b40 .delay (20,20,20) L_0x2ad5b40/d;
L_0x2ad5c00/d .functor NOR 1, L_0x2ad3f80, L_0x2ad4020, C4<0>, C4<0>;
L_0x2ad5c00 .delay (20,20,20) L_0x2ad5c00/d;
L_0x2ad5d90/d .functor NOT 1, L_0x2ad5c00, C4<0>, C4<0>, C4<0>;
L_0x2ad5d90 .delay (10,10,10) L_0x2ad5d90/d;
L_0x2ad5e80/d .functor NAND 1, L_0x2ad5d90, L_0x2ad5b40, C4<1>, C4<1>;
L_0x2ad5e80 .delay (20,20,20) L_0x2ad5e80/d;
L_0x2ad5fe0/d .functor NOT 1, L_0x2ad5e80, C4<0>, C4<0>, C4<0>;
L_0x2ad5fe0 .delay (10,10,10) L_0x2ad5fe0/d;
v0x2a02c00_0 .alias "a", 0 0, v0x29cfd50_0;
v0x2a02c80_0 .alias "b", 0 0, v0x2a051c0_0;
v0x2a02d50_0 .net "nand_ab", 0 0, L_0x2ad5b40; 1 drivers
v0x2a02dd0_0 .net "nor_ab", 0 0, L_0x2ad5c00; 1 drivers
v0x2a02e50_0 .net "nxor_ab", 0 0, L_0x2ad5e80; 1 drivers
v0x2a02ed0_0 .net "or_ab", 0 0, L_0x2ad5d90; 1 drivers
v0x2a02f90_0 .alias "result", 0 0, v0x2a05850_0;
S_0x2a01f20 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29fedd0;
 .timescale 0 0;
L_0x2ad6130/d .functor NAND 1, L_0x2ad3f80, L_0x2ad4020, C4<1>, C4<1>;
L_0x2ad6130 .delay (20,20,20) L_0x2ad6130/d;
L_0x2ad6260/d .functor NOT 1, L_0x2ad6130, C4<0>, C4<0>, C4<0>;
L_0x2ad6260 .delay (10,10,10) L_0x2ad6260/d;
v0x2a02790_0 .alias "a", 0 0, v0x29cfd50_0;
v0x2a02830_0 .net "and_ab", 0 0, L_0x2ad6260; 1 drivers
v0x2a028b0_0 .alias "b", 0 0, v0x2a051c0_0;
v0x2a02930_0 .net "nand_ab", 0 0, L_0x2ad6130; 1 drivers
v0x2a02a10_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a02a90_0 .alias "result", 0 0, v0x2a055c0_0;
S_0x2a02010 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2a01f20;
 .timescale 0 0;
L_0x2ad63b0/d .functor NAND 1, L_0x2ad6260, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ad63b0 .delay (20,20,20) L_0x2ad63b0/d;
L_0x2ad6470/d .functor NOT 1, L_0x2ad63b0, C4<0>, C4<0>, C4<0>;
L_0x2ad6470 .delay (10,10,10) L_0x2ad6470/d;
L_0x2ad65a0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ad65a0 .delay (10,10,10) L_0x2ad65a0/d;
L_0x2ad6660/d .functor NAND 1, L_0x2ad6130, L_0x2ad65a0, C4<1>, C4<1>;
L_0x2ad6660 .delay (20,20,20) L_0x2ad6660/d;
L_0x2ad67b0/d .functor NOT 1, L_0x2ad6660, C4<0>, C4<0>, C4<0>;
L_0x2ad67b0 .delay (10,10,10) L_0x2ad67b0/d;
L_0x2ad68a0/d .functor NOR 1, L_0x2ad67b0, L_0x2ad6470, C4<0>, C4<0>;
L_0x2ad68a0 .delay (20,20,20) L_0x2ad68a0/d;
L_0x2ad6a40/d .functor NOT 1, L_0x2ad68a0, C4<0>, C4<0>, C4<0>;
L_0x2ad6a40 .delay (10,10,10) L_0x2ad6a40/d;
v0x2a02100_0 .net "and_in0ncom", 0 0, L_0x2ad67b0; 1 drivers
v0x2a02180_0 .net "and_in1com", 0 0, L_0x2ad6470; 1 drivers
v0x2a02200_0 .alias "in0", 0 0, v0x2a02930_0;
v0x2a022a0_0 .alias "in1", 0 0, v0x2a02830_0;
v0x2a02320_0 .net "nand_in0ncom", 0 0, L_0x2ad6660; 1 drivers
v0x2a023c0_0 .net "nand_in1com", 0 0, L_0x2ad63b0; 1 drivers
v0x2a024a0_0 .net "ncom", 0 0, L_0x2ad65a0; 1 drivers
v0x2a02540_0 .net "nor_wire", 0 0, L_0x2ad68a0; 1 drivers
v0x2a025e0_0 .alias "result", 0 0, v0x2a055c0_0;
v0x2a026b0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x2a01480 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29fedd0;
 .timescale 0 0;
L_0x2ad6b70/d .functor NOR 1, L_0x2ad3f80, L_0x2ad4020, C4<0>, C4<0>;
L_0x2ad6b70 .delay (20,20,20) L_0x2ad6b70/d;
L_0x2ad6ca0/d .functor NOT 1, L_0x2ad6b70, C4<0>, C4<0>, C4<0>;
L_0x2ad6ca0 .delay (10,10,10) L_0x2ad6ca0/d;
v0x2a01c00_0 .alias "a", 0 0, v0x29cfd50_0;
v0x2a01c80_0 .alias "b", 0 0, v0x2a051c0_0;
v0x2a01d20_0 .net "nor_ab", 0 0, L_0x2ad6b70; 1 drivers
v0x2a01da0_0 .net "or_ab", 0 0, L_0x2ad6ca0; 1 drivers
v0x2a01e20_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2a01ea0_0 .alias "result", 0 0, v0x2a05740_0;
S_0x2a01570 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x2a01480;
 .timescale 0 0;
L_0x2ad6df0/d .functor NAND 1, L_0x2ad6ca0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ad6df0 .delay (20,20,20) L_0x2ad6df0/d;
L_0x2ad6eb0/d .functor NOT 1, L_0x2ad6df0, C4<0>, C4<0>, C4<0>;
L_0x2ad6eb0 .delay (10,10,10) L_0x2ad6eb0/d;
L_0x2ad6fe0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ad6fe0 .delay (10,10,10) L_0x2ad6fe0/d;
L_0x2ad70a0/d .functor NAND 1, L_0x2ad6b70, L_0x2ad6fe0, C4<1>, C4<1>;
L_0x2ad70a0 .delay (20,20,20) L_0x2ad70a0/d;
L_0x2ad71f0/d .functor NOT 1, L_0x2ad70a0, C4<0>, C4<0>, C4<0>;
L_0x2ad71f0 .delay (10,10,10) L_0x2ad71f0/d;
L_0x2ad72e0/d .functor NOR 1, L_0x2ad71f0, L_0x2ad6eb0, C4<0>, C4<0>;
L_0x2ad72e0 .delay (20,20,20) L_0x2ad72e0/d;
L_0x2ad7480/d .functor NOT 1, L_0x2ad72e0, C4<0>, C4<0>, C4<0>;
L_0x2ad7480 .delay (10,10,10) L_0x2ad7480/d;
v0x2a01660_0 .net "and_in0ncom", 0 0, L_0x2ad71f0; 1 drivers
v0x2a016e0_0 .net "and_in1com", 0 0, L_0x2ad6eb0; 1 drivers
v0x2a01760_0 .alias "in0", 0 0, v0x2a01d20_0;
v0x2a017e0_0 .alias "in1", 0 0, v0x2a01da0_0;
v0x2a01860_0 .net "nand_in0ncom", 0 0, L_0x2ad70a0; 1 drivers
v0x2a018e0_0 .net "nand_in1com", 0 0, L_0x2ad6df0; 1 drivers
v0x2a01960_0 .net "ncom", 0 0, L_0x2ad6fe0; 1 drivers
v0x2a019e0_0 .net "nor_wire", 0 0, L_0x2ad72e0; 1 drivers
v0x2a01ab0_0 .alias "result", 0 0, v0x2a05740_0;
v0x2a01b80_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29feec0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29fedd0;
 .timescale 0 0;
v0x2a00cd0_0 .alias "in0", 0 0, v0x2a054b0_0;
v0x2a00d80_0 .alias "in1", 0 0, v0x2a05850_0;
v0x2a00e30_0 .alias "in2", 0 0, v0x2a055c0_0;
v0x2a00ee0_0 .alias "in3", 0 0, v0x2a05740_0;
v0x2a00fc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2a01070_0 .alias "result", 0 0, v0x2a05350_0;
v0x2a010f0_0 .net "sel0", 0 0, L_0x2ad95a0; 1 drivers
v0x2a01170_0 .net "sel1", 0 0, L_0x2ad9640; 1 drivers
v0x2a011f0_0 .net "sel2", 0 0, L_0x2ad9770; 1 drivers
v0x2a012a0_0 .net "w0", 0 0, L_0x2ad7c40; 1 drivers
v0x2a01380_0 .net "w1", 0 0, L_0x2ad83c0; 1 drivers
v0x2a01400_0 .net "w2", 0 0, L_0x2ad8c10; 1 drivers
S_0x2a00580 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29feec0;
 .timescale 0 0;
L_0x2ad75b0/d .functor NAND 1, L_0x2ad5fe0, L_0x2ad95a0, C4<1>, C4<1>;
L_0x2ad75b0 .delay (20,20,20) L_0x2ad75b0/d;
L_0x2ad7670/d .functor NOT 1, L_0x2ad75b0, C4<0>, C4<0>, C4<0>;
L_0x2ad7670 .delay (10,10,10) L_0x2ad7670/d;
L_0x2ad77a0/d .functor NOT 1, L_0x2ad95a0, C4<0>, C4<0>, C4<0>;
L_0x2ad77a0 .delay (10,10,10) L_0x2ad77a0/d;
L_0x2ad78f0/d .functor NAND 1, L_0x2ad52e0, L_0x2ad77a0, C4<1>, C4<1>;
L_0x2ad78f0 .delay (20,20,20) L_0x2ad78f0/d;
L_0x2ad79b0/d .functor NOT 1, L_0x2ad78f0, C4<0>, C4<0>, C4<0>;
L_0x2ad79b0 .delay (10,10,10) L_0x2ad79b0/d;
L_0x2ad7aa0/d .functor NOR 1, L_0x2ad79b0, L_0x2ad7670, C4<0>, C4<0>;
L_0x2ad7aa0 .delay (20,20,20) L_0x2ad7aa0/d;
L_0x2ad7c40/d .functor NOT 1, L_0x2ad7aa0, C4<0>, C4<0>, C4<0>;
L_0x2ad7c40 .delay (10,10,10) L_0x2ad7c40/d;
v0x2a00670_0 .net "and_in0ncom", 0 0, L_0x2ad79b0; 1 drivers
v0x2a00730_0 .net "and_in1com", 0 0, L_0x2ad7670; 1 drivers
v0x2a007d0_0 .alias "in0", 0 0, v0x2a054b0_0;
v0x2a00870_0 .alias "in1", 0 0, v0x2a05850_0;
v0x2a008f0_0 .net "nand_in0ncom", 0 0, L_0x2ad78f0; 1 drivers
v0x2a00990_0 .net "nand_in1com", 0 0, L_0x2ad75b0; 1 drivers
v0x2a00a30_0 .net "ncom", 0 0, L_0x2ad77a0; 1 drivers
v0x2a00ad0_0 .net "nor_wire", 0 0, L_0x2ad7aa0; 1 drivers
v0x2a00b70_0 .alias "result", 0 0, v0x2a012a0_0;
v0x2a00bf0_0 .alias "sel0", 0 0, v0x2a010f0_0;
S_0x29ffe30 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29feec0;
 .timescale 0 0;
L_0x2ad7d70/d .functor NAND 1, L_0x2ad7480, L_0x2ad95a0, C4<1>, C4<1>;
L_0x2ad7d70 .delay (20,20,20) L_0x2ad7d70/d;
L_0x2ad7e30/d .functor NOT 1, L_0x2ad7d70, C4<0>, C4<0>, C4<0>;
L_0x2ad7e30 .delay (10,10,10) L_0x2ad7e30/d;
L_0x2ad7f60/d .functor NOT 1, L_0x2ad95a0, C4<0>, C4<0>, C4<0>;
L_0x2ad7f60 .delay (10,10,10) L_0x2ad7f60/d;
L_0x2ad8020/d .functor NAND 1, L_0x2ad6a40, L_0x2ad7f60, C4<1>, C4<1>;
L_0x2ad8020 .delay (20,20,20) L_0x2ad8020/d;
L_0x2ad8130/d .functor NOT 1, L_0x2ad8020, C4<0>, C4<0>, C4<0>;
L_0x2ad8130 .delay (10,10,10) L_0x2ad8130/d;
L_0x2ad8220/d .functor NOR 1, L_0x2ad8130, L_0x2ad7e30, C4<0>, C4<0>;
L_0x2ad8220 .delay (20,20,20) L_0x2ad8220/d;
L_0x2ad83c0/d .functor NOT 1, L_0x2ad8220, C4<0>, C4<0>, C4<0>;
L_0x2ad83c0 .delay (10,10,10) L_0x2ad83c0/d;
v0x29fff20_0 .net "and_in0ncom", 0 0, L_0x2ad8130; 1 drivers
v0x29fffe0_0 .net "and_in1com", 0 0, L_0x2ad7e30; 1 drivers
v0x2a00080_0 .alias "in0", 0 0, v0x2a055c0_0;
v0x2a00120_0 .alias "in1", 0 0, v0x2a05740_0;
v0x2a001a0_0 .net "nand_in0ncom", 0 0, L_0x2ad8020; 1 drivers
v0x2a00240_0 .net "nand_in1com", 0 0, L_0x2ad7d70; 1 drivers
v0x2a002e0_0 .net "ncom", 0 0, L_0x2ad7f60; 1 drivers
v0x2a00380_0 .net "nor_wire", 0 0, L_0x2ad8220; 1 drivers
v0x2a00420_0 .alias "result", 0 0, v0x2a01380_0;
v0x2a004a0_0 .alias "sel0", 0 0, v0x2a010f0_0;
S_0x29ff6e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29feec0;
 .timescale 0 0;
L_0x2ad84f0/d .functor NAND 1, L_0x2ad83c0, L_0x2ad9640, C4<1>, C4<1>;
L_0x2ad84f0 .delay (20,20,20) L_0x2ad84f0/d;
L_0x2ad8640/d .functor NOT 1, L_0x2ad84f0, C4<0>, C4<0>, C4<0>;
L_0x2ad8640 .delay (10,10,10) L_0x2ad8640/d;
L_0x2ad8770/d .functor NOT 1, L_0x2ad9640, C4<0>, C4<0>, C4<0>;
L_0x2ad8770 .delay (10,10,10) L_0x2ad8770/d;
L_0x2ad8830/d .functor NAND 1, L_0x2ad7c40, L_0x2ad8770, C4<1>, C4<1>;
L_0x2ad8830 .delay (20,20,20) L_0x2ad8830/d;
L_0x2ad8980/d .functor NOT 1, L_0x2ad8830, C4<0>, C4<0>, C4<0>;
L_0x2ad8980 .delay (10,10,10) L_0x2ad8980/d;
L_0x2ad8a70/d .functor NOR 1, L_0x2ad8980, L_0x2ad8640, C4<0>, C4<0>;
L_0x2ad8a70 .delay (20,20,20) L_0x2ad8a70/d;
L_0x2ad8c10/d .functor NOT 1, L_0x2ad8a70, C4<0>, C4<0>, C4<0>;
L_0x2ad8c10 .delay (10,10,10) L_0x2ad8c10/d;
v0x29ff7d0_0 .net "and_in0ncom", 0 0, L_0x2ad8980; 1 drivers
v0x29ff890_0 .net "and_in1com", 0 0, L_0x2ad8640; 1 drivers
v0x29ff930_0 .alias "in0", 0 0, v0x2a012a0_0;
v0x29ff9d0_0 .alias "in1", 0 0, v0x2a01380_0;
v0x29ffa50_0 .net "nand_in0ncom", 0 0, L_0x2ad8830; 1 drivers
v0x29ffaf0_0 .net "nand_in1com", 0 0, L_0x2ad84f0; 1 drivers
v0x29ffb90_0 .net "ncom", 0 0, L_0x2ad8770; 1 drivers
v0x29ffc30_0 .net "nor_wire", 0 0, L_0x2ad8a70; 1 drivers
v0x29ffcd0_0 .alias "result", 0 0, v0x2a01400_0;
v0x29ffd50_0 .alias "sel0", 0 0, v0x2a01170_0;
S_0x29fefb0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29feec0;
 .timescale 0 0;
L_0x2ad8d40/d .functor NAND 1, C4<0>, L_0x2ad9770, C4<1>, C4<1>;
L_0x2ad8d40 .delay (20,20,20) L_0x2ad8d40/d;
L_0x2ad8ea0/d .functor NOT 1, L_0x2ad8d40, C4<0>, C4<0>, C4<0>;
L_0x2ad8ea0 .delay (10,10,10) L_0x2ad8ea0/d;
L_0x2ad8fd0/d .functor NOT 1, L_0x2ad9770, C4<0>, C4<0>, C4<0>;
L_0x2ad8fd0 .delay (10,10,10) L_0x2ad8fd0/d;
L_0x2ad9090/d .functor NAND 1, L_0x2ad8c10, L_0x2ad8fd0, C4<1>, C4<1>;
L_0x2ad9090 .delay (20,20,20) L_0x2ad9090/d;
L_0x2ad91e0/d .functor NOT 1, L_0x2ad9090, C4<0>, C4<0>, C4<0>;
L_0x2ad91e0 .delay (10,10,10) L_0x2ad91e0/d;
L_0x2ad92d0/d .functor NOR 1, L_0x2ad91e0, L_0x2ad8ea0, C4<0>, C4<0>;
L_0x2ad92d0 .delay (20,20,20) L_0x2ad92d0/d;
L_0x2ad9470/d .functor NOT 1, L_0x2ad92d0, C4<0>, C4<0>, C4<0>;
L_0x2ad9470 .delay (10,10,10) L_0x2ad9470/d;
v0x29ff0a0_0 .net "and_in0ncom", 0 0, L_0x2ad91e0; 1 drivers
v0x29ff120_0 .net "and_in1com", 0 0, L_0x2ad8ea0; 1 drivers
v0x29ff1c0_0 .alias "in0", 0 0, v0x2a01400_0;
v0x29ff260_0 .alias "in1", 0 0, v0x2a00fc0_0;
v0x29ff2e0_0 .net "nand_in0ncom", 0 0, L_0x2ad9090; 1 drivers
v0x29ff380_0 .net "nand_in1com", 0 0, L_0x2ad8d40; 1 drivers
v0x29ff460_0 .net "ncom", 0 0, L_0x2ad8fd0; 1 drivers
v0x29ff500_0 .net "nor_wire", 0 0, L_0x2ad92d0; 1 drivers
v0x29ff5a0_0 .alias "result", 0 0, v0x2a05350_0;
v0x29ff640_0 .alias "sel0", 0 0, v0x2a011f0_0;
S_0x29f82f0 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29f7458 .param/l "i" 2 105, +C4<01111>;
S_0x29f8420 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29f82f0;
 .timescale 0 0;
L_0x2ad9a20/d .functor NOT 1, L_0x2ab1980, C4<0>, C4<0>, C4<0>;
L_0x2ad9a20 .delay (10,10,10) L_0x2ad9a20/d;
v0x29fe1a0_0 .net "carryin", 0 0, L_0x2ab1b30; 1 drivers
v0x29fe240_0 .net "carryout", 0 0, L_0x2adb580; 1 drivers
v0x29fe2c0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29fe340_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29fe3c0_0 .net "notB", 0 0, L_0x2ad9a20; 1 drivers
v0x29fe440_0 .net "operandA", 0 0, L_0x2ad9cf0; 1 drivers
v0x29fe4c0_0 .net "operandB", 0 0, L_0x2ab1980; 1 drivers
v0x29fe5d0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29fe650_0 .net "result", 0 0, L_0x2adeca0; 1 drivers
v0x29fe720_0 .net "trueB", 0 0, L_0x2ada3c0; 1 drivers
v0x29fe800_0 .net "wAddSub", 0 0, L_0x2adaee0; 1 drivers
v0x29fe910_0 .net "wNandAnd", 0 0, L_0x2adc640; 1 drivers
v0x29fea90_0 .net "wNorOr", 0 0, L_0x2add080; 1 drivers
v0x29feba0_0 .net "wXor", 0 0, L_0x2adbbe0; 1 drivers
L_0x2adedd0 .part v0x2a6b7d0_0, 0, 1;
L_0x2adee70 .part v0x2a6b7d0_0, 1, 1;
L_0x2adefa0 .part v0x2a6b7d0_0, 2, 1;
S_0x29fd9d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29f8420;
 .timescale 0 0;
L_0x2ad9b20/d .functor NAND 1, L_0x2ad9a20, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ad9b20 .delay (20,20,20) L_0x2ad9b20/d;
L_0x2ad9f30/d .functor NOT 1, L_0x2ad9b20, C4<0>, C4<0>, C4<0>;
L_0x2ad9f30 .delay (10,10,10) L_0x2ad9f30/d;
L_0x2ad9fb0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ad9fb0 .delay (10,10,10) L_0x2ad9fb0/d;
L_0x2ada070/d .functor NAND 1, L_0x2ab1980, L_0x2ad9fb0, C4<1>, C4<1>;
L_0x2ada070 .delay (20,20,20) L_0x2ada070/d;
L_0x2ada130/d .functor NOT 1, L_0x2ada070, C4<0>, C4<0>, C4<0>;
L_0x2ada130 .delay (10,10,10) L_0x2ada130/d;
L_0x2ada220/d .functor NOR 1, L_0x2ada130, L_0x2ad9f30, C4<0>, C4<0>;
L_0x2ada220 .delay (20,20,20) L_0x2ada220/d;
L_0x2ada3c0/d .functor NOT 1, L_0x2ada220, C4<0>, C4<0>, C4<0>;
L_0x2ada3c0 .delay (10,10,10) L_0x2ada3c0/d;
v0x29fdac0_0 .net "and_in0ncom", 0 0, L_0x2ada130; 1 drivers
v0x29fdb80_0 .net "and_in1com", 0 0, L_0x2ad9f30; 1 drivers
v0x29fdc20_0 .alias "in0", 0 0, v0x29fe4c0_0;
v0x29fdca0_0 .alias "in1", 0 0, v0x29fe3c0_0;
v0x29fdd20_0 .net "nand_in0ncom", 0 0, L_0x2ada070; 1 drivers
v0x29fddc0_0 .net "nand_in1com", 0 0, L_0x2ad9b20; 1 drivers
v0x29fde60_0 .net "ncom", 0 0, L_0x2ad9fb0; 1 drivers
v0x29fdf00_0 .net "nor_wire", 0 0, L_0x2ada220; 1 drivers
v0x29fdff0_0 .alias "result", 0 0, v0x29fe720_0;
v0x29fe0c0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29fc6e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29f8420;
 .timescale 0 0;
L_0x2adaff0/d .functor NAND 1, L_0x2ad9cf0, L_0x2ada3c0, C4<1>, C4<1>;
L_0x2adaff0 .delay (20,20,20) L_0x2adaff0/d;
L_0x2adb160/d .functor NOT 1, L_0x2adaff0, C4<0>, C4<0>, C4<0>;
L_0x2adb160 .delay (10,10,10) L_0x2adb160/d;
L_0x2adb270/d .functor NAND 1, L_0x2ab1b30, L_0x2ada940, C4<1>, C4<1>;
L_0x2adb270 .delay (20,20,20) L_0x2adb270/d;
L_0x2adb330/d .functor NOT 1, L_0x2adb270, C4<0>, C4<0>, C4<0>;
L_0x2adb330 .delay (10,10,10) L_0x2adb330/d;
L_0x2adb440/d .functor NOR 1, L_0x2adb330, L_0x2adb160, C4<0>, C4<0>;
L_0x2adb440 .delay (20,20,20) L_0x2adb440/d;
L_0x2adb580/d .functor NOT 1, L_0x2adb440, C4<0>, C4<0>, C4<0>;
L_0x2adb580 .delay (10,10,10) L_0x2adb580/d;
v0x29fd2c0_0 .alias "a", 0 0, v0x29fe440_0;
v0x29fd3d0_0 .net "and_ab", 0 0, L_0x2adb160; 1 drivers
v0x29fd470_0 .net "and_xor_ab_c", 0 0, L_0x2adb330; 1 drivers
v0x29fd510_0 .alias "b", 0 0, v0x29fe720_0;
v0x29fd590_0 .alias "carryin", 0 0, v0x29fe1a0_0;
v0x29fd610_0 .alias "carryout", 0 0, v0x29fe240_0;
v0x29fd6d0_0 .net "nand_ab", 0 0, L_0x2adaff0; 1 drivers
v0x29fd750_0 .net "nand_xor_ab_c", 0 0, L_0x2adb270; 1 drivers
v0x29fd7d0_0 .net "nco", 0 0, L_0x2adb440; 1 drivers
v0x29fd870_0 .alias "sum", 0 0, v0x29fe800_0;
v0x29fd950_0 .net "xor_ab", 0 0, L_0x2ada940; 1 drivers
S_0x29fcd70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29fc6e0;
 .timescale 0 0;
L_0x2ada530/d .functor NAND 1, L_0x2ad9cf0, L_0x2ada3c0, C4<1>, C4<1>;
L_0x2ada530 .delay (20,20,20) L_0x2ada530/d;
L_0x2ada5f0/d .functor NOR 1, L_0x2ad9cf0, L_0x2ada3c0, C4<0>, C4<0>;
L_0x2ada5f0 .delay (20,20,20) L_0x2ada5f0/d;
L_0x2ada6d0/d .functor NOT 1, L_0x2ada5f0, C4<0>, C4<0>, C4<0>;
L_0x2ada6d0 .delay (10,10,10) L_0x2ada6d0/d;
L_0x2ada7e0/d .functor NAND 1, L_0x2ada6d0, L_0x2ada530, C4<1>, C4<1>;
L_0x2ada7e0 .delay (20,20,20) L_0x2ada7e0/d;
L_0x2ada940/d .functor NOT 1, L_0x2ada7e0, C4<0>, C4<0>, C4<0>;
L_0x2ada940 .delay (10,10,10) L_0x2ada940/d;
v0x29fce60_0 .alias "a", 0 0, v0x29fe440_0;
v0x29fcf00_0 .alias "b", 0 0, v0x29fe720_0;
v0x29fcfa0_0 .net "nand_ab", 0 0, L_0x2ada530; 1 drivers
v0x29fd040_0 .net "nor_ab", 0 0, L_0x2ada5f0; 1 drivers
v0x29fd0c0_0 .net "nxor_ab", 0 0, L_0x2ada7e0; 1 drivers
v0x29fd160_0 .net "or_ab", 0 0, L_0x2ada6d0; 1 drivers
v0x29fd240_0 .alias "result", 0 0, v0x29fd950_0;
S_0x29fc7d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29fc6e0;
 .timescale 0 0;
L_0x2adaa50/d .functor NAND 1, L_0x2ada940, L_0x2ab1b30, C4<1>, C4<1>;
L_0x2adaa50 .delay (20,20,20) L_0x2adaa50/d;
L_0x2adaba0/d .functor NOR 1, L_0x2ada940, L_0x2ab1b30, C4<0>, C4<0>;
L_0x2adaba0 .delay (20,20,20) L_0x2adaba0/d;
L_0x2adad10/d .functor NOT 1, L_0x2adaba0, C4<0>, C4<0>, C4<0>;
L_0x2adad10 .delay (10,10,10) L_0x2adad10/d;
L_0x2adadd0/d .functor NAND 1, L_0x2adad10, L_0x2adaa50, C4<1>, C4<1>;
L_0x2adadd0 .delay (20,20,20) L_0x2adadd0/d;
L_0x2adaee0/d .functor NOT 1, L_0x2adadd0, C4<0>, C4<0>, C4<0>;
L_0x2adaee0 .delay (10,10,10) L_0x2adaee0/d;
v0x29fc8c0_0 .alias "a", 0 0, v0x29fd950_0;
v0x29fc960_0 .alias "b", 0 0, v0x29fe1a0_0;
v0x29fca00_0 .net "nand_ab", 0 0, L_0x2adaa50; 1 drivers
v0x29fcaa0_0 .net "nor_ab", 0 0, L_0x2adaba0; 1 drivers
v0x29fcb20_0 .net "nxor_ab", 0 0, L_0x2adadd0; 1 drivers
v0x29fcbc0_0 .net "or_ab", 0 0, L_0x2adad10; 1 drivers
v0x29fcca0_0 .alias "result", 0 0, v0x29fe800_0;
S_0x29fc190 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29f8420;
 .timescale 0 0;
L_0x2adb740/d .functor NAND 1, L_0x2ad9cf0, L_0x2ab1980, C4<1>, C4<1>;
L_0x2adb740 .delay (20,20,20) L_0x2adb740/d;
L_0x2adb800/d .functor NOR 1, L_0x2ad9cf0, L_0x2ab1980, C4<0>, C4<0>;
L_0x2adb800 .delay (20,20,20) L_0x2adb800/d;
L_0x2adb990/d .functor NOT 1, L_0x2adb800, C4<0>, C4<0>, C4<0>;
L_0x2adb990 .delay (10,10,10) L_0x2adb990/d;
L_0x2adba80/d .functor NAND 1, L_0x2adb990, L_0x2adb740, C4<1>, C4<1>;
L_0x2adba80 .delay (20,20,20) L_0x2adba80/d;
L_0x2adbbe0/d .functor NOT 1, L_0x2adba80, C4<0>, C4<0>, C4<0>;
L_0x2adbbe0 .delay (10,10,10) L_0x2adbbe0/d;
v0x29fc280_0 .alias "a", 0 0, v0x29fe440_0;
v0x29fc300_0 .alias "b", 0 0, v0x29fe4c0_0;
v0x29fc3d0_0 .net "nand_ab", 0 0, L_0x2adb740; 1 drivers
v0x29fc450_0 .net "nor_ab", 0 0, L_0x2adb800; 1 drivers
v0x29fc4d0_0 .net "nxor_ab", 0 0, L_0x2adba80; 1 drivers
v0x29fc550_0 .net "or_ab", 0 0, L_0x2adb990; 1 drivers
v0x29fc610_0 .alias "result", 0 0, v0x29feba0_0;
S_0x29fb5a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29f8420;
 .timescale 0 0;
L_0x2adbd30/d .functor NAND 1, L_0x2ad9cf0, L_0x2ab1980, C4<1>, C4<1>;
L_0x2adbd30 .delay (20,20,20) L_0x2adbd30/d;
L_0x2adbe60/d .functor NOT 1, L_0x2adbd30, C4<0>, C4<0>, C4<0>;
L_0x2adbe60 .delay (10,10,10) L_0x2adbe60/d;
v0x29fbe10_0 .alias "a", 0 0, v0x29fe440_0;
v0x29fbeb0_0 .net "and_ab", 0 0, L_0x2adbe60; 1 drivers
v0x29fbf30_0 .alias "b", 0 0, v0x29fe4c0_0;
v0x29fbfb0_0 .net "nand_ab", 0 0, L_0x2adbd30; 1 drivers
v0x29fc090_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29fc110_0 .alias "result", 0 0, v0x29fe910_0;
S_0x29fb690 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29fb5a0;
 .timescale 0 0;
L_0x2adbfb0/d .functor NAND 1, L_0x2adbe60, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2adbfb0 .delay (20,20,20) L_0x2adbfb0/d;
L_0x2adc070/d .functor NOT 1, L_0x2adbfb0, C4<0>, C4<0>, C4<0>;
L_0x2adc070 .delay (10,10,10) L_0x2adc070/d;
L_0x2adc1a0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2adc1a0 .delay (10,10,10) L_0x2adc1a0/d;
L_0x2adc260/d .functor NAND 1, L_0x2adbd30, L_0x2adc1a0, C4<1>, C4<1>;
L_0x2adc260 .delay (20,20,20) L_0x2adc260/d;
L_0x2adc3b0/d .functor NOT 1, L_0x2adc260, C4<0>, C4<0>, C4<0>;
L_0x2adc3b0 .delay (10,10,10) L_0x2adc3b0/d;
L_0x2adc4a0/d .functor NOR 1, L_0x2adc3b0, L_0x2adc070, C4<0>, C4<0>;
L_0x2adc4a0 .delay (20,20,20) L_0x2adc4a0/d;
L_0x2adc640/d .functor NOT 1, L_0x2adc4a0, C4<0>, C4<0>, C4<0>;
L_0x2adc640 .delay (10,10,10) L_0x2adc640/d;
v0x29fb780_0 .net "and_in0ncom", 0 0, L_0x2adc3b0; 1 drivers
v0x29fb800_0 .net "and_in1com", 0 0, L_0x2adc070; 1 drivers
v0x29fb880_0 .alias "in0", 0 0, v0x29fbfb0_0;
v0x29fb920_0 .alias "in1", 0 0, v0x29fbeb0_0;
v0x29fb9a0_0 .net "nand_in0ncom", 0 0, L_0x2adc260; 1 drivers
v0x29fba40_0 .net "nand_in1com", 0 0, L_0x2adbfb0; 1 drivers
v0x29fbb20_0 .net "ncom", 0 0, L_0x2adc1a0; 1 drivers
v0x29fbbc0_0 .net "nor_wire", 0 0, L_0x2adc4a0; 1 drivers
v0x29fbc60_0 .alias "result", 0 0, v0x29fe910_0;
v0x29fbd30_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29fab00 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29f8420;
 .timescale 0 0;
L_0x2adc770/d .functor NOR 1, L_0x2ad9cf0, L_0x2ab1980, C4<0>, C4<0>;
L_0x2adc770 .delay (20,20,20) L_0x2adc770/d;
L_0x2adc8a0/d .functor NOT 1, L_0x2adc770, C4<0>, C4<0>, C4<0>;
L_0x2adc8a0 .delay (10,10,10) L_0x2adc8a0/d;
v0x29fb280_0 .alias "a", 0 0, v0x29fe440_0;
v0x29fb300_0 .alias "b", 0 0, v0x29fe4c0_0;
v0x29fb3a0_0 .net "nor_ab", 0 0, L_0x2adc770; 1 drivers
v0x29fb420_0 .net "or_ab", 0 0, L_0x2adc8a0; 1 drivers
v0x29fb4a0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29fb520_0 .alias "result", 0 0, v0x29fea90_0;
S_0x29fabf0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29fab00;
 .timescale 0 0;
L_0x2adc9f0/d .functor NAND 1, L_0x2adc8a0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2adc9f0 .delay (20,20,20) L_0x2adc9f0/d;
L_0x2adcab0/d .functor NOT 1, L_0x2adc9f0, C4<0>, C4<0>, C4<0>;
L_0x2adcab0 .delay (10,10,10) L_0x2adcab0/d;
L_0x2adcbe0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2adcbe0 .delay (10,10,10) L_0x2adcbe0/d;
L_0x2adcca0/d .functor NAND 1, L_0x2adc770, L_0x2adcbe0, C4<1>, C4<1>;
L_0x2adcca0 .delay (20,20,20) L_0x2adcca0/d;
L_0x2adcdf0/d .functor NOT 1, L_0x2adcca0, C4<0>, C4<0>, C4<0>;
L_0x2adcdf0 .delay (10,10,10) L_0x2adcdf0/d;
L_0x2adcee0/d .functor NOR 1, L_0x2adcdf0, L_0x2adcab0, C4<0>, C4<0>;
L_0x2adcee0 .delay (20,20,20) L_0x2adcee0/d;
L_0x2add080/d .functor NOT 1, L_0x2adcee0, C4<0>, C4<0>, C4<0>;
L_0x2add080 .delay (10,10,10) L_0x2add080/d;
v0x29face0_0 .net "and_in0ncom", 0 0, L_0x2adcdf0; 1 drivers
v0x29fad60_0 .net "and_in1com", 0 0, L_0x2adcab0; 1 drivers
v0x29fade0_0 .alias "in0", 0 0, v0x29fb3a0_0;
v0x29fae60_0 .alias "in1", 0 0, v0x29fb420_0;
v0x29faee0_0 .net "nand_in0ncom", 0 0, L_0x2adcca0; 1 drivers
v0x29faf60_0 .net "nand_in1com", 0 0, L_0x2adc9f0; 1 drivers
v0x29fafe0_0 .net "ncom", 0 0, L_0x2adcbe0; 1 drivers
v0x29fb060_0 .net "nor_wire", 0 0, L_0x2adcee0; 1 drivers
v0x29fb130_0 .alias "result", 0 0, v0x29fea90_0;
v0x29fb200_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29f8510 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29f8420;
 .timescale 0 0;
v0x29fa350_0 .alias "in0", 0 0, v0x29fe800_0;
v0x29fa400_0 .alias "in1", 0 0, v0x29feba0_0;
v0x29fa4b0_0 .alias "in2", 0 0, v0x29fe910_0;
v0x29fa560_0 .alias "in3", 0 0, v0x29fea90_0;
v0x29fa640_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29fa6f0_0 .alias "result", 0 0, v0x29fe650_0;
v0x29fa770_0 .net "sel0", 0 0, L_0x2adedd0; 1 drivers
v0x29fa7f0_0 .net "sel1", 0 0, L_0x2adee70; 1 drivers
v0x29fa870_0 .net "sel2", 0 0, L_0x2adefa0; 1 drivers
v0x29fa920_0 .net "w0", 0 0, L_0x2add840; 1 drivers
v0x29faa00_0 .net "w1", 0 0, L_0x29fc030; 1 drivers
v0x29faa80_0 .net "w2", 0 0, L_0x2ade540; 1 drivers
S_0x29f9bd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29f8510;
 .timescale 0 0;
L_0x2add1b0/d .functor NAND 1, L_0x2adbbe0, L_0x2adedd0, C4<1>, C4<1>;
L_0x2add1b0 .delay (20,20,20) L_0x2add1b0/d;
L_0x2add270/d .functor NOT 1, L_0x2add1b0, C4<0>, C4<0>, C4<0>;
L_0x2add270 .delay (10,10,10) L_0x2add270/d;
L_0x2add3a0/d .functor NOT 1, L_0x2adedd0, C4<0>, C4<0>, C4<0>;
L_0x2add3a0 .delay (10,10,10) L_0x2add3a0/d;
L_0x2add4f0/d .functor NAND 1, L_0x2adaee0, L_0x2add3a0, C4<1>, C4<1>;
L_0x2add4f0 .delay (20,20,20) L_0x2add4f0/d;
L_0x2add5b0/d .functor NOT 1, L_0x2add4f0, C4<0>, C4<0>, C4<0>;
L_0x2add5b0 .delay (10,10,10) L_0x2add5b0/d;
L_0x2add6a0/d .functor NOR 1, L_0x2add5b0, L_0x2add270, C4<0>, C4<0>;
L_0x2add6a0 .delay (20,20,20) L_0x2add6a0/d;
L_0x2add840/d .functor NOT 1, L_0x2add6a0, C4<0>, C4<0>, C4<0>;
L_0x2add840 .delay (10,10,10) L_0x2add840/d;
v0x29f9cc0_0 .net "and_in0ncom", 0 0, L_0x2add5b0; 1 drivers
v0x29f9d80_0 .net "and_in1com", 0 0, L_0x2add270; 1 drivers
v0x29f9e20_0 .alias "in0", 0 0, v0x29fe800_0;
v0x29f9ec0_0 .alias "in1", 0 0, v0x29feba0_0;
v0x29f9f40_0 .net "nand_in0ncom", 0 0, L_0x2add4f0; 1 drivers
v0x29f9fe0_0 .net "nand_in1com", 0 0, L_0x2add1b0; 1 drivers
v0x29fa080_0 .net "ncom", 0 0, L_0x2add3a0; 1 drivers
v0x29fa120_0 .net "nor_wire", 0 0, L_0x2add6a0; 1 drivers
v0x29fa1c0_0 .alias "result", 0 0, v0x29fa920_0;
v0x29fa240_0 .alias "sel0", 0 0, v0x29fa770_0;
S_0x29f9480 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29f8510;
 .timescale 0 0;
L_0x2add970/d .functor NAND 1, L_0x2add080, L_0x2adedd0, C4<1>, C4<1>;
L_0x2add970 .delay (20,20,20) L_0x2add970/d;
L_0x2adda30/d .functor NOT 1, L_0x2add970, C4<0>, C4<0>, C4<0>;
L_0x2adda30 .delay (10,10,10) L_0x2adda30/d;
L_0x2addb60/d .functor NOT 1, L_0x2adedd0, C4<0>, C4<0>, C4<0>;
L_0x2addb60 .delay (10,10,10) L_0x2addb60/d;
L_0x2addc20/d .functor NAND 1, L_0x2adc640, L_0x2addb60, C4<1>, C4<1>;
L_0x2addc20 .delay (20,20,20) L_0x2addc20/d;
L_0x2addd30/d .functor NOT 1, L_0x2addc20, C4<0>, C4<0>, C4<0>;
L_0x2addd30 .delay (10,10,10) L_0x2addd30/d;
L_0x2adde20/d .functor NOR 1, L_0x2addd30, L_0x2adda30, C4<0>, C4<0>;
L_0x2adde20 .delay (20,20,20) L_0x2adde20/d;
L_0x29fc030/d .functor NOT 1, L_0x2adde20, C4<0>, C4<0>, C4<0>;
L_0x29fc030 .delay (10,10,10) L_0x29fc030/d;
v0x29f9570_0 .net "and_in0ncom", 0 0, L_0x2addd30; 1 drivers
v0x29f9630_0 .net "and_in1com", 0 0, L_0x2adda30; 1 drivers
v0x29f96d0_0 .alias "in0", 0 0, v0x29fe910_0;
v0x29f9770_0 .alias "in1", 0 0, v0x29fea90_0;
v0x29f97f0_0 .net "nand_in0ncom", 0 0, L_0x2addc20; 1 drivers
v0x29f9890_0 .net "nand_in1com", 0 0, L_0x2add970; 1 drivers
v0x29f9930_0 .net "ncom", 0 0, L_0x2addb60; 1 drivers
v0x29f99d0_0 .net "nor_wire", 0 0, L_0x2adde20; 1 drivers
v0x29f9a70_0 .alias "result", 0 0, v0x29faa00_0;
v0x29f9af0_0 .alias "sel0", 0 0, v0x29fa770_0;
S_0x29f8d30 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29f8510;
 .timescale 0 0;
L_0x2a09650/d .functor NAND 1, L_0x29fc030, L_0x2adee70, C4<1>, C4<1>;
L_0x2a09650 .delay (20,20,20) L_0x2a09650/d;
L_0x2ade050/d .functor NOT 1, L_0x2a09650, C4<0>, C4<0>, C4<0>;
L_0x2ade050 .delay (10,10,10) L_0x2ade050/d;
L_0x2ade100/d .functor NOT 1, L_0x2adee70, C4<0>, C4<0>, C4<0>;
L_0x2ade100 .delay (10,10,10) L_0x2ade100/d;
L_0x2ade1a0/d .functor NAND 1, L_0x2add840, L_0x2ade100, C4<1>, C4<1>;
L_0x2ade1a0 .delay (20,20,20) L_0x2ade1a0/d;
L_0x2ade2d0/d .functor NOT 1, L_0x2ade1a0, C4<0>, C4<0>, C4<0>;
L_0x2ade2d0 .delay (10,10,10) L_0x2ade2d0/d;
L_0x2ade3c0/d .functor NOR 1, L_0x2ade2d0, L_0x2ade050, C4<0>, C4<0>;
L_0x2ade3c0 .delay (20,20,20) L_0x2ade3c0/d;
L_0x2ade540/d .functor NOT 1, L_0x2ade3c0, C4<0>, C4<0>, C4<0>;
L_0x2ade540 .delay (10,10,10) L_0x2ade540/d;
v0x29f8e20_0 .net "and_in0ncom", 0 0, L_0x2ade2d0; 1 drivers
v0x29f8ee0_0 .net "and_in1com", 0 0, L_0x2ade050; 1 drivers
v0x29f8f80_0 .alias "in0", 0 0, v0x29fa920_0;
v0x29f9020_0 .alias "in1", 0 0, v0x29faa00_0;
v0x29f90a0_0 .net "nand_in0ncom", 0 0, L_0x2ade1a0; 1 drivers
v0x29f9140_0 .net "nand_in1com", 0 0, L_0x2a09650; 1 drivers
v0x29f91e0_0 .net "ncom", 0 0, L_0x2ade100; 1 drivers
v0x29f9280_0 .net "nor_wire", 0 0, L_0x2ade3c0; 1 drivers
v0x29f9320_0 .alias "result", 0 0, v0x29faa80_0;
v0x29f93a0_0 .alias "sel0", 0 0, v0x29fa7f0_0;
S_0x29f8600 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29f8510;
 .timescale 0 0;
L_0x2ade630/d .functor NAND 1, C4<0>, L_0x2adefa0, C4<1>, C4<1>;
L_0x2ade630 .delay (20,20,20) L_0x2ade630/d;
L_0x2ade770/d .functor NOT 1, L_0x2ade630, C4<0>, C4<0>, C4<0>;
L_0x2ade770 .delay (10,10,10) L_0x2ade770/d;
L_0x2ade860/d .functor NOT 1, L_0x2adefa0, C4<0>, C4<0>, C4<0>;
L_0x2ade860 .delay (10,10,10) L_0x2ade860/d;
L_0x2ade900/d .functor NAND 1, L_0x2ade540, L_0x2ade860, C4<1>, C4<1>;
L_0x2ade900 .delay (20,20,20) L_0x2ade900/d;
L_0x2adea30/d .functor NOT 1, L_0x2ade900, C4<0>, C4<0>, C4<0>;
L_0x2adea30 .delay (10,10,10) L_0x2adea30/d;
L_0x2adeb20/d .functor NOR 1, L_0x2adea30, L_0x2ade770, C4<0>, C4<0>;
L_0x2adeb20 .delay (20,20,20) L_0x2adeb20/d;
L_0x2adeca0/d .functor NOT 1, L_0x2adeb20, C4<0>, C4<0>, C4<0>;
L_0x2adeca0 .delay (10,10,10) L_0x2adeca0/d;
v0x29f86f0_0 .net "and_in0ncom", 0 0, L_0x2adea30; 1 drivers
v0x29f8770_0 .net "and_in1com", 0 0, L_0x2ade770; 1 drivers
v0x29f8810_0 .alias "in0", 0 0, v0x29faa80_0;
v0x29f88b0_0 .alias "in1", 0 0, v0x29fa640_0;
v0x29f8930_0 .net "nand_in0ncom", 0 0, L_0x2ade900; 1 drivers
v0x29f89d0_0 .net "nand_in1com", 0 0, L_0x2ade630; 1 drivers
v0x29f8ab0_0 .net "ncom", 0 0, L_0x2ade860; 1 drivers
v0x29f8b50_0 .net "nor_wire", 0 0, L_0x2adeb20; 1 drivers
v0x29f8bf0_0 .alias "result", 0 0, v0x29fe650_0;
v0x29f8c90_0 .alias "sel0", 0 0, v0x29fa870_0;
S_0x29f1990 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29f0388 .param/l "i" 2 105, +C4<010000>;
S_0x29f1ac0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29f1990;
 .timescale 0 0;
L_0x2ab1a20/d .functor NOT 1, L_0x2adfc10, C4<0>, C4<0>, C4<0>;
L_0x2ab1a20 .delay (10,10,10) L_0x2ab1a20/d;
v0x29f77f0_0 .net "carryin", 0 0, L_0x2ae53d0; 1 drivers
v0x29f7890_0 .net "carryout", 0 0, L_0x2ae10b0; 1 drivers
v0x29f7910_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29f7990_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29f7a10_0 .net "notB", 0 0, L_0x2ab1a20; 1 drivers
v0x29f7a90_0 .net "operandA", 0 0, L_0x2adfb70; 1 drivers
v0x29f7b10_0 .net "operandB", 0 0, L_0x2adfc10; 1 drivers
v0x29f7c20_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29f7ca0_0 .net "result", 0 0, L_0x2ae4ba0; 1 drivers
v0x29f7d70_0 .net "trueB", 0 0, L_0x2adfef0; 1 drivers
v0x29f7e50_0 .net "wAddSub", 0 0, L_0x2ae0a10; 1 drivers
v0x29f7f60_0 .net "wNandAnd", 0 0, L_0x2ae2170; 1 drivers
v0x29f80e0_0 .net "wNorOr", 0 0, L_0x2ae2bb0; 1 drivers
v0x29f81f0_0 .net "wXor", 0 0, L_0x2ae1710; 1 drivers
L_0x2ae4cd0 .part v0x2a6b7d0_0, 0, 1;
L_0x2ae4d70 .part v0x2a6b7d0_0, 1, 1;
L_0x2ae4ea0 .part v0x2a6b7d0_0, 2, 1;
S_0x29f7040 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29f1ac0;
 .timescale 0 0;
L_0x2ad9d90/d .functor NAND 1, L_0x2ab1a20, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2ad9d90 .delay (20,20,20) L_0x2ad9d90/d;
L_0x2ad9e30/d .functor NOT 1, L_0x2ad9d90, C4<0>, C4<0>, C4<0>;
L_0x2ad9e30 .delay (10,10,10) L_0x2ad9e30/d;
L_0x2adf460/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2adf460 .delay (10,10,10) L_0x2adf460/d;
L_0x2adf500/d .functor NAND 1, L_0x2adfc10, L_0x2adf460, C4<1>, C4<1>;
L_0x2adf500 .delay (20,20,20) L_0x2adf500/d;
L_0x2adf5c0/d .functor NOT 1, L_0x2adf500, C4<0>, C4<0>, C4<0>;
L_0x2adf5c0 .delay (10,10,10) L_0x2adf5c0/d;
L_0x2adfd50/d .functor NOR 1, L_0x2adf5c0, L_0x2ad9e30, C4<0>, C4<0>;
L_0x2adfd50 .delay (20,20,20) L_0x2adfd50/d;
L_0x2adfef0/d .functor NOT 1, L_0x2adfd50, C4<0>, C4<0>, C4<0>;
L_0x2adfef0 .delay (10,10,10) L_0x2adfef0/d;
v0x29f7130_0 .net "and_in0ncom", 0 0, L_0x2adf5c0; 1 drivers
v0x29f71b0_0 .net "and_in1com", 0 0, L_0x2ad9e30; 1 drivers
v0x29f7230_0 .alias "in0", 0 0, v0x29f7b10_0;
v0x29f72b0_0 .alias "in1", 0 0, v0x29f7a10_0;
v0x29f7330_0 .net "nand_in0ncom", 0 0, L_0x2adf500; 1 drivers
v0x29f73d0_0 .net "nand_in1com", 0 0, L_0x2ad9d90; 1 drivers
v0x29f74b0_0 .net "ncom", 0 0, L_0x2adf460; 1 drivers
v0x29f7550_0 .net "nor_wire", 0 0, L_0x2adfd50; 1 drivers
v0x29f7640_0 .alias "result", 0 0, v0x29f7d70_0;
v0x29f7710_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29f5d50 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29f1ac0;
 .timescale 0 0;
L_0x2ae0b20/d .functor NAND 1, L_0x2adfb70, L_0x2adfef0, C4<1>, C4<1>;
L_0x2ae0b20 .delay (20,20,20) L_0x2ae0b20/d;
L_0x2ae0c90/d .functor NOT 1, L_0x2ae0b20, C4<0>, C4<0>, C4<0>;
L_0x2ae0c90 .delay (10,10,10) L_0x2ae0c90/d;
L_0x2ae0da0/d .functor NAND 1, L_0x2ae53d0, L_0x2ae0470, C4<1>, C4<1>;
L_0x2ae0da0 .delay (20,20,20) L_0x2ae0da0/d;
L_0x2ae0e60/d .functor NOT 1, L_0x2ae0da0, C4<0>, C4<0>, C4<0>;
L_0x2ae0e60 .delay (10,10,10) L_0x2ae0e60/d;
L_0x2ae0f70/d .functor NOR 1, L_0x2ae0e60, L_0x2ae0c90, C4<0>, C4<0>;
L_0x2ae0f70 .delay (20,20,20) L_0x2ae0f70/d;
L_0x2ae10b0/d .functor NOT 1, L_0x2ae0f70, C4<0>, C4<0>, C4<0>;
L_0x2ae10b0 .delay (10,10,10) L_0x2ae10b0/d;
v0x29f6930_0 .alias "a", 0 0, v0x29f7a90_0;
v0x29f6a40_0 .net "and_ab", 0 0, L_0x2ae0c90; 1 drivers
v0x29f6ae0_0 .net "and_xor_ab_c", 0 0, L_0x2ae0e60; 1 drivers
v0x29f6b80_0 .alias "b", 0 0, v0x29f7d70_0;
v0x29f6c00_0 .alias "carryin", 0 0, v0x29f77f0_0;
v0x29f6c80_0 .alias "carryout", 0 0, v0x29f7890_0;
v0x29f6d40_0 .net "nand_ab", 0 0, L_0x2ae0b20; 1 drivers
v0x29f6dc0_0 .net "nand_xor_ab_c", 0 0, L_0x2ae0da0; 1 drivers
v0x29f6e40_0 .net "nco", 0 0, L_0x2ae0f70; 1 drivers
v0x29f6ee0_0 .alias "sum", 0 0, v0x29f7e50_0;
v0x29f6fc0_0 .net "xor_ab", 0 0, L_0x2ae0470; 1 drivers
S_0x29f63e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29f5d50;
 .timescale 0 0;
L_0x2ae0060/d .functor NAND 1, L_0x2adfb70, L_0x2adfef0, C4<1>, C4<1>;
L_0x2ae0060 .delay (20,20,20) L_0x2ae0060/d;
L_0x2ae0120/d .functor NOR 1, L_0x2adfb70, L_0x2adfef0, C4<0>, C4<0>;
L_0x2ae0120 .delay (20,20,20) L_0x2ae0120/d;
L_0x2ae0200/d .functor NOT 1, L_0x2ae0120, C4<0>, C4<0>, C4<0>;
L_0x2ae0200 .delay (10,10,10) L_0x2ae0200/d;
L_0x2ae0310/d .functor NAND 1, L_0x2ae0200, L_0x2ae0060, C4<1>, C4<1>;
L_0x2ae0310 .delay (20,20,20) L_0x2ae0310/d;
L_0x2ae0470/d .functor NOT 1, L_0x2ae0310, C4<0>, C4<0>, C4<0>;
L_0x2ae0470 .delay (10,10,10) L_0x2ae0470/d;
v0x29f64d0_0 .alias "a", 0 0, v0x29f7a90_0;
v0x29f6570_0 .alias "b", 0 0, v0x29f7d70_0;
v0x29f6610_0 .net "nand_ab", 0 0, L_0x2ae0060; 1 drivers
v0x29f66b0_0 .net "nor_ab", 0 0, L_0x2ae0120; 1 drivers
v0x29f6730_0 .net "nxor_ab", 0 0, L_0x2ae0310; 1 drivers
v0x29f67d0_0 .net "or_ab", 0 0, L_0x2ae0200; 1 drivers
v0x29f68b0_0 .alias "result", 0 0, v0x29f6fc0_0;
S_0x29f5e40 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29f5d50;
 .timescale 0 0;
L_0x2ae0580/d .functor NAND 1, L_0x2ae0470, L_0x2ae53d0, C4<1>, C4<1>;
L_0x2ae0580 .delay (20,20,20) L_0x2ae0580/d;
L_0x2ae06d0/d .functor NOR 1, L_0x2ae0470, L_0x2ae53d0, C4<0>, C4<0>;
L_0x2ae06d0 .delay (20,20,20) L_0x2ae06d0/d;
L_0x2ae0840/d .functor NOT 1, L_0x2ae06d0, C4<0>, C4<0>, C4<0>;
L_0x2ae0840 .delay (10,10,10) L_0x2ae0840/d;
L_0x2ae0900/d .functor NAND 1, L_0x2ae0840, L_0x2ae0580, C4<1>, C4<1>;
L_0x2ae0900 .delay (20,20,20) L_0x2ae0900/d;
L_0x2ae0a10/d .functor NOT 1, L_0x2ae0900, C4<0>, C4<0>, C4<0>;
L_0x2ae0a10 .delay (10,10,10) L_0x2ae0a10/d;
v0x29f5f30_0 .alias "a", 0 0, v0x29f6fc0_0;
v0x29f5fd0_0 .alias "b", 0 0, v0x29f77f0_0;
v0x29f6070_0 .net "nand_ab", 0 0, L_0x2ae0580; 1 drivers
v0x29f6110_0 .net "nor_ab", 0 0, L_0x2ae06d0; 1 drivers
v0x29f6190_0 .net "nxor_ab", 0 0, L_0x2ae0900; 1 drivers
v0x29f6230_0 .net "or_ab", 0 0, L_0x2ae0840; 1 drivers
v0x29f6310_0 .alias "result", 0 0, v0x29f7e50_0;
S_0x29f5800 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29f1ac0;
 .timescale 0 0;
L_0x2ae1270/d .functor NAND 1, L_0x2adfb70, L_0x2adfc10, C4<1>, C4<1>;
L_0x2ae1270 .delay (20,20,20) L_0x2ae1270/d;
L_0x2ae1330/d .functor NOR 1, L_0x2adfb70, L_0x2adfc10, C4<0>, C4<0>;
L_0x2ae1330 .delay (20,20,20) L_0x2ae1330/d;
L_0x2ae14c0/d .functor NOT 1, L_0x2ae1330, C4<0>, C4<0>, C4<0>;
L_0x2ae14c0 .delay (10,10,10) L_0x2ae14c0/d;
L_0x2ae15b0/d .functor NAND 1, L_0x2ae14c0, L_0x2ae1270, C4<1>, C4<1>;
L_0x2ae15b0 .delay (20,20,20) L_0x2ae15b0/d;
L_0x2ae1710/d .functor NOT 1, L_0x2ae15b0, C4<0>, C4<0>, C4<0>;
L_0x2ae1710 .delay (10,10,10) L_0x2ae1710/d;
v0x29f58f0_0 .alias "a", 0 0, v0x29f7a90_0;
v0x29f5970_0 .alias "b", 0 0, v0x29f7b10_0;
v0x29f5a40_0 .net "nand_ab", 0 0, L_0x2ae1270; 1 drivers
v0x29f5ac0_0 .net "nor_ab", 0 0, L_0x2ae1330; 1 drivers
v0x29f5b40_0 .net "nxor_ab", 0 0, L_0x2ae15b0; 1 drivers
v0x29f5bc0_0 .net "or_ab", 0 0, L_0x2ae14c0; 1 drivers
v0x29f5c80_0 .alias "result", 0 0, v0x29f81f0_0;
S_0x29f4c10 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29f1ac0;
 .timescale 0 0;
L_0x2ae1860/d .functor NAND 1, L_0x2adfb70, L_0x2adfc10, C4<1>, C4<1>;
L_0x2ae1860 .delay (20,20,20) L_0x2ae1860/d;
L_0x2ae1990/d .functor NOT 1, L_0x2ae1860, C4<0>, C4<0>, C4<0>;
L_0x2ae1990 .delay (10,10,10) L_0x2ae1990/d;
v0x29f5480_0 .alias "a", 0 0, v0x29f7a90_0;
v0x29f5520_0 .net "and_ab", 0 0, L_0x2ae1990; 1 drivers
v0x29f55a0_0 .alias "b", 0 0, v0x29f7b10_0;
v0x29f5620_0 .net "nand_ab", 0 0, L_0x2ae1860; 1 drivers
v0x29f5700_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29f5780_0 .alias "result", 0 0, v0x29f7f60_0;
S_0x29f4d00 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29f4c10;
 .timescale 0 0;
L_0x2ae1ae0/d .functor NAND 1, L_0x2ae1990, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ae1ae0 .delay (20,20,20) L_0x2ae1ae0/d;
L_0x2ae1ba0/d .functor NOT 1, L_0x2ae1ae0, C4<0>, C4<0>, C4<0>;
L_0x2ae1ba0 .delay (10,10,10) L_0x2ae1ba0/d;
L_0x2ae1cd0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ae1cd0 .delay (10,10,10) L_0x2ae1cd0/d;
L_0x2ae1d90/d .functor NAND 1, L_0x2ae1860, L_0x2ae1cd0, C4<1>, C4<1>;
L_0x2ae1d90 .delay (20,20,20) L_0x2ae1d90/d;
L_0x2ae1ee0/d .functor NOT 1, L_0x2ae1d90, C4<0>, C4<0>, C4<0>;
L_0x2ae1ee0 .delay (10,10,10) L_0x2ae1ee0/d;
L_0x2ae1fd0/d .functor NOR 1, L_0x2ae1ee0, L_0x2ae1ba0, C4<0>, C4<0>;
L_0x2ae1fd0 .delay (20,20,20) L_0x2ae1fd0/d;
L_0x2ae2170/d .functor NOT 1, L_0x2ae1fd0, C4<0>, C4<0>, C4<0>;
L_0x2ae2170 .delay (10,10,10) L_0x2ae2170/d;
v0x29f4df0_0 .net "and_in0ncom", 0 0, L_0x2ae1ee0; 1 drivers
v0x29f4e70_0 .net "and_in1com", 0 0, L_0x2ae1ba0; 1 drivers
v0x29f4ef0_0 .alias "in0", 0 0, v0x29f5620_0;
v0x29f4f90_0 .alias "in1", 0 0, v0x29f5520_0;
v0x29f5010_0 .net "nand_in0ncom", 0 0, L_0x2ae1d90; 1 drivers
v0x29f50b0_0 .net "nand_in1com", 0 0, L_0x2ae1ae0; 1 drivers
v0x29f5190_0 .net "ncom", 0 0, L_0x2ae1cd0; 1 drivers
v0x29f5230_0 .net "nor_wire", 0 0, L_0x2ae1fd0; 1 drivers
v0x29f52d0_0 .alias "result", 0 0, v0x29f7f60_0;
v0x29f53a0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29f4170 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29f1ac0;
 .timescale 0 0;
L_0x2ae22a0/d .functor NOR 1, L_0x2adfb70, L_0x2adfc10, C4<0>, C4<0>;
L_0x2ae22a0 .delay (20,20,20) L_0x2ae22a0/d;
L_0x2ae23d0/d .functor NOT 1, L_0x2ae22a0, C4<0>, C4<0>, C4<0>;
L_0x2ae23d0 .delay (10,10,10) L_0x2ae23d0/d;
v0x29f48f0_0 .alias "a", 0 0, v0x29f7a90_0;
v0x29f4970_0 .alias "b", 0 0, v0x29f7b10_0;
v0x29f4a10_0 .net "nor_ab", 0 0, L_0x2ae22a0; 1 drivers
v0x29f4a90_0 .net "or_ab", 0 0, L_0x2ae23d0; 1 drivers
v0x29f4b10_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29f4b90_0 .alias "result", 0 0, v0x29f80e0_0;
S_0x29f4260 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29f4170;
 .timescale 0 0;
L_0x2ae2520/d .functor NAND 1, L_0x2ae23d0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ae2520 .delay (20,20,20) L_0x2ae2520/d;
L_0x2ae25e0/d .functor NOT 1, L_0x2ae2520, C4<0>, C4<0>, C4<0>;
L_0x2ae25e0 .delay (10,10,10) L_0x2ae25e0/d;
L_0x2ae2710/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ae2710 .delay (10,10,10) L_0x2ae2710/d;
L_0x2ae27d0/d .functor NAND 1, L_0x2ae22a0, L_0x2ae2710, C4<1>, C4<1>;
L_0x2ae27d0 .delay (20,20,20) L_0x2ae27d0/d;
L_0x2ae2920/d .functor NOT 1, L_0x2ae27d0, C4<0>, C4<0>, C4<0>;
L_0x2ae2920 .delay (10,10,10) L_0x2ae2920/d;
L_0x2ae2a10/d .functor NOR 1, L_0x2ae2920, L_0x2ae25e0, C4<0>, C4<0>;
L_0x2ae2a10 .delay (20,20,20) L_0x2ae2a10/d;
L_0x2ae2bb0/d .functor NOT 1, L_0x2ae2a10, C4<0>, C4<0>, C4<0>;
L_0x2ae2bb0 .delay (10,10,10) L_0x2ae2bb0/d;
v0x29f4350_0 .net "and_in0ncom", 0 0, L_0x2ae2920; 1 drivers
v0x29f43d0_0 .net "and_in1com", 0 0, L_0x2ae25e0; 1 drivers
v0x29f4450_0 .alias "in0", 0 0, v0x29f4a10_0;
v0x29f44d0_0 .alias "in1", 0 0, v0x29f4a90_0;
v0x29f4550_0 .net "nand_in0ncom", 0 0, L_0x2ae27d0; 1 drivers
v0x29f45d0_0 .net "nand_in1com", 0 0, L_0x2ae2520; 1 drivers
v0x29f4650_0 .net "ncom", 0 0, L_0x2ae2710; 1 drivers
v0x29f46d0_0 .net "nor_wire", 0 0, L_0x2ae2a10; 1 drivers
v0x29f47a0_0 .alias "result", 0 0, v0x29f80e0_0;
v0x29f4870_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29f1bb0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29f1ac0;
 .timescale 0 0;
v0x29f39c0_0 .alias "in0", 0 0, v0x29f7e50_0;
v0x29f3a70_0 .alias "in1", 0 0, v0x29f81f0_0;
v0x29f3b20_0 .alias "in2", 0 0, v0x29f7f60_0;
v0x29f3bd0_0 .alias "in3", 0 0, v0x29f80e0_0;
v0x29f3cb0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29f3d60_0 .alias "result", 0 0, v0x29f7ca0_0;
v0x29f3de0_0 .net "sel0", 0 0, L_0x2ae4cd0; 1 drivers
v0x29f3e60_0 .net "sel1", 0 0, L_0x2ae4d70; 1 drivers
v0x29f3ee0_0 .net "sel2", 0 0, L_0x2ae4ea0; 1 drivers
v0x29f3f90_0 .net "w0", 0 0, L_0x2ae3370; 1 drivers
v0x29f4070_0 .net "w1", 0 0, L_0x2ae3af0; 1 drivers
v0x29f40f0_0 .net "w2", 0 0, L_0x2ae4340; 1 drivers
S_0x29f3270 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29f1bb0;
 .timescale 0 0;
L_0x2ae2ce0/d .functor NAND 1, L_0x2ae1710, L_0x2ae4cd0, C4<1>, C4<1>;
L_0x2ae2ce0 .delay (20,20,20) L_0x2ae2ce0/d;
L_0x2ae2da0/d .functor NOT 1, L_0x2ae2ce0, C4<0>, C4<0>, C4<0>;
L_0x2ae2da0 .delay (10,10,10) L_0x2ae2da0/d;
L_0x2ae2ed0/d .functor NOT 1, L_0x2ae4cd0, C4<0>, C4<0>, C4<0>;
L_0x2ae2ed0 .delay (10,10,10) L_0x2ae2ed0/d;
L_0x2ae3020/d .functor NAND 1, L_0x2ae0a10, L_0x2ae2ed0, C4<1>, C4<1>;
L_0x2ae3020 .delay (20,20,20) L_0x2ae3020/d;
L_0x2ae30e0/d .functor NOT 1, L_0x2ae3020, C4<0>, C4<0>, C4<0>;
L_0x2ae30e0 .delay (10,10,10) L_0x2ae30e0/d;
L_0x2ae31d0/d .functor NOR 1, L_0x2ae30e0, L_0x2ae2da0, C4<0>, C4<0>;
L_0x2ae31d0 .delay (20,20,20) L_0x2ae31d0/d;
L_0x2ae3370/d .functor NOT 1, L_0x2ae31d0, C4<0>, C4<0>, C4<0>;
L_0x2ae3370 .delay (10,10,10) L_0x2ae3370/d;
v0x29f3360_0 .net "and_in0ncom", 0 0, L_0x2ae30e0; 1 drivers
v0x29f3420_0 .net "and_in1com", 0 0, L_0x2ae2da0; 1 drivers
v0x29f34c0_0 .alias "in0", 0 0, v0x29f7e50_0;
v0x29f3560_0 .alias "in1", 0 0, v0x29f81f0_0;
v0x29f35e0_0 .net "nand_in0ncom", 0 0, L_0x2ae3020; 1 drivers
v0x29f3680_0 .net "nand_in1com", 0 0, L_0x2ae2ce0; 1 drivers
v0x29f3720_0 .net "ncom", 0 0, L_0x2ae2ed0; 1 drivers
v0x29f37c0_0 .net "nor_wire", 0 0, L_0x2ae31d0; 1 drivers
v0x29f3860_0 .alias "result", 0 0, v0x29f3f90_0;
v0x29f38e0_0 .alias "sel0", 0 0, v0x29f3de0_0;
S_0x29f2b20 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29f1bb0;
 .timescale 0 0;
L_0x2ae34a0/d .functor NAND 1, L_0x2ae2bb0, L_0x2ae4cd0, C4<1>, C4<1>;
L_0x2ae34a0 .delay (20,20,20) L_0x2ae34a0/d;
L_0x2ae3560/d .functor NOT 1, L_0x2ae34a0, C4<0>, C4<0>, C4<0>;
L_0x2ae3560 .delay (10,10,10) L_0x2ae3560/d;
L_0x2ae3690/d .functor NOT 1, L_0x2ae4cd0, C4<0>, C4<0>, C4<0>;
L_0x2ae3690 .delay (10,10,10) L_0x2ae3690/d;
L_0x2ae3750/d .functor NAND 1, L_0x2ae2170, L_0x2ae3690, C4<1>, C4<1>;
L_0x2ae3750 .delay (20,20,20) L_0x2ae3750/d;
L_0x2ae3860/d .functor NOT 1, L_0x2ae3750, C4<0>, C4<0>, C4<0>;
L_0x2ae3860 .delay (10,10,10) L_0x2ae3860/d;
L_0x2ae3950/d .functor NOR 1, L_0x2ae3860, L_0x2ae3560, C4<0>, C4<0>;
L_0x2ae3950 .delay (20,20,20) L_0x2ae3950/d;
L_0x2ae3af0/d .functor NOT 1, L_0x2ae3950, C4<0>, C4<0>, C4<0>;
L_0x2ae3af0 .delay (10,10,10) L_0x2ae3af0/d;
v0x29f2c10_0 .net "and_in0ncom", 0 0, L_0x2ae3860; 1 drivers
v0x29f2cd0_0 .net "and_in1com", 0 0, L_0x2ae3560; 1 drivers
v0x29f2d70_0 .alias "in0", 0 0, v0x29f7f60_0;
v0x29f2e10_0 .alias "in1", 0 0, v0x29f80e0_0;
v0x29f2e90_0 .net "nand_in0ncom", 0 0, L_0x2ae3750; 1 drivers
v0x29f2f30_0 .net "nand_in1com", 0 0, L_0x2ae34a0; 1 drivers
v0x29f2fd0_0 .net "ncom", 0 0, L_0x2ae3690; 1 drivers
v0x29f3070_0 .net "nor_wire", 0 0, L_0x2ae3950; 1 drivers
v0x29f3110_0 .alias "result", 0 0, v0x29f4070_0;
v0x29f3190_0 .alias "sel0", 0 0, v0x29f3de0_0;
S_0x29f23d0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29f1bb0;
 .timescale 0 0;
L_0x2ae3c20/d .functor NAND 1, L_0x2ae3af0, L_0x2ae4d70, C4<1>, C4<1>;
L_0x2ae3c20 .delay (20,20,20) L_0x2ae3c20/d;
L_0x2ae3d70/d .functor NOT 1, L_0x2ae3c20, C4<0>, C4<0>, C4<0>;
L_0x2ae3d70 .delay (10,10,10) L_0x2ae3d70/d;
L_0x2ae3ea0/d .functor NOT 1, L_0x2ae4d70, C4<0>, C4<0>, C4<0>;
L_0x2ae3ea0 .delay (10,10,10) L_0x2ae3ea0/d;
L_0x2ae3f60/d .functor NAND 1, L_0x2ae3370, L_0x2ae3ea0, C4<1>, C4<1>;
L_0x2ae3f60 .delay (20,20,20) L_0x2ae3f60/d;
L_0x2ae40b0/d .functor NOT 1, L_0x2ae3f60, C4<0>, C4<0>, C4<0>;
L_0x2ae40b0 .delay (10,10,10) L_0x2ae40b0/d;
L_0x2ae41a0/d .functor NOR 1, L_0x2ae40b0, L_0x2ae3d70, C4<0>, C4<0>;
L_0x2ae41a0 .delay (20,20,20) L_0x2ae41a0/d;
L_0x2ae4340/d .functor NOT 1, L_0x2ae41a0, C4<0>, C4<0>, C4<0>;
L_0x2ae4340 .delay (10,10,10) L_0x2ae4340/d;
v0x29f24c0_0 .net "and_in0ncom", 0 0, L_0x2ae40b0; 1 drivers
v0x29f2580_0 .net "and_in1com", 0 0, L_0x2ae3d70; 1 drivers
v0x29f2620_0 .alias "in0", 0 0, v0x29f3f90_0;
v0x29f26c0_0 .alias "in1", 0 0, v0x29f4070_0;
v0x29f2740_0 .net "nand_in0ncom", 0 0, L_0x2ae3f60; 1 drivers
v0x29f27e0_0 .net "nand_in1com", 0 0, L_0x2ae3c20; 1 drivers
v0x29f2880_0 .net "ncom", 0 0, L_0x2ae3ea0; 1 drivers
v0x29f2920_0 .net "nor_wire", 0 0, L_0x2ae41a0; 1 drivers
v0x29f29c0_0 .alias "result", 0 0, v0x29f40f0_0;
v0x29f2a40_0 .alias "sel0", 0 0, v0x29f3e60_0;
S_0x29f1ca0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29f1bb0;
 .timescale 0 0;
L_0x2ae4470/d .functor NAND 1, C4<0>, L_0x2ae4ea0, C4<1>, C4<1>;
L_0x2ae4470 .delay (20,20,20) L_0x2ae4470/d;
L_0x2ae45d0/d .functor NOT 1, L_0x2ae4470, C4<0>, C4<0>, C4<0>;
L_0x2ae45d0 .delay (10,10,10) L_0x2ae45d0/d;
L_0x2ae4700/d .functor NOT 1, L_0x2ae4ea0, C4<0>, C4<0>, C4<0>;
L_0x2ae4700 .delay (10,10,10) L_0x2ae4700/d;
L_0x2ae47c0/d .functor NAND 1, L_0x2ae4340, L_0x2ae4700, C4<1>, C4<1>;
L_0x2ae47c0 .delay (20,20,20) L_0x2ae47c0/d;
L_0x2ae4910/d .functor NOT 1, L_0x2ae47c0, C4<0>, C4<0>, C4<0>;
L_0x2ae4910 .delay (10,10,10) L_0x2ae4910/d;
L_0x2ae4a00/d .functor NOR 1, L_0x2ae4910, L_0x2ae45d0, C4<0>, C4<0>;
L_0x2ae4a00 .delay (20,20,20) L_0x2ae4a00/d;
L_0x2ae4ba0/d .functor NOT 1, L_0x2ae4a00, C4<0>, C4<0>, C4<0>;
L_0x2ae4ba0 .delay (10,10,10) L_0x2ae4ba0/d;
v0x29f1d90_0 .net "and_in0ncom", 0 0, L_0x2ae4910; 1 drivers
v0x29f1e10_0 .net "and_in1com", 0 0, L_0x2ae45d0; 1 drivers
v0x29f1eb0_0 .alias "in0", 0 0, v0x29f40f0_0;
v0x29f1f50_0 .alias "in1", 0 0, v0x29f3cb0_0;
v0x29f1fd0_0 .net "nand_in0ncom", 0 0, L_0x2ae47c0; 1 drivers
v0x29f2070_0 .net "nand_in1com", 0 0, L_0x2ae4470; 1 drivers
v0x29f2150_0 .net "ncom", 0 0, L_0x2ae4700; 1 drivers
v0x29f21f0_0 .net "nor_wire", 0 0, L_0x2ae4a00; 1 drivers
v0x29f2290_0 .alias "result", 0 0, v0x29f7ca0_0;
v0x29f2330_0 .alias "sel0", 0 0, v0x29f3ee0_0;
S_0x29eafd0 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29e95e8 .param/l "i" 2 105, +C4<010001>;
S_0x29eb100 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29eafd0;
 .timescale 0 0;
L_0x29f56a0/d .functor NOT 1, L_0x2ae5920, C4<0>, C4<0>, C4<0>;
L_0x29f56a0 .delay (10,10,10) L_0x29f56a0/d;
v0x29f0e90_0 .net "carryin", 0 0, L_0x2ae59c0; 1 drivers
v0x29f0f30_0 .net "carryout", 0 0, L_0x2ae6d90; 1 drivers
v0x29f0fb0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29f1030_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29f10b0_0 .net "notB", 0 0, L_0x29f56a0; 1 drivers
v0x29f1130_0 .net "operandA", 0 0, L_0x2ae5880; 1 drivers
v0x29f11b0_0 .net "operandB", 0 0, L_0x2ae5920; 1 drivers
v0x29f12c0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29f1340_0 .net "result", 0 0, L_0x2aea8c0; 1 drivers
v0x29f1410_0 .net "trueB", 0 0, L_0x2ae5be0; 1 drivers
v0x29f14f0_0 .net "wAddSub", 0 0, L_0x2ae66c0; 1 drivers
v0x29f1600_0 .net "wNandAnd", 0 0, L_0x2ae7e50; 1 drivers
v0x29f1780_0 .net "wNorOr", 0 0, L_0x2ae8890; 1 drivers
v0x29f1890_0 .net "wXor", 0 0, L_0x2ae73f0; 1 drivers
L_0x2aea9f0 .part v0x2a6b7d0_0, 0, 1;
L_0x2aeaa90 .part v0x2a6b7d0_0, 1, 1;
L_0x2aeabc0 .part v0x2a6b7d0_0, 2, 1;
S_0x29f06c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29eb100;
 .timescale 0 0;
L_0x2adfcb0/d .functor NAND 1, L_0x29f56a0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2adfcb0 .delay (20,20,20) L_0x2adfcb0/d;
L_0x2ab78e0/d .functor NOT 1, L_0x2adfcb0, C4<0>, C4<0>, C4<0>;
L_0x2ab78e0 .delay (10,10,10) L_0x2ab78e0/d;
L_0x2ab7a10/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2ab7a10 .delay (10,10,10) L_0x2ab7a10/d;
L_0x2ae5150/d .functor NAND 1, L_0x2ae5920, L_0x2ab7a10, C4<1>, C4<1>;
L_0x2ae5150 .delay (20,20,20) L_0x2ae5150/d;
L_0x2ae5220/d .functor NOT 1, L_0x2ae5150, C4<0>, C4<0>, C4<0>;
L_0x2ae5220 .delay (10,10,10) L_0x2ae5220/d;
L_0x2ae5310/d .functor NOR 1, L_0x2ae5220, L_0x2ab78e0, C4<0>, C4<0>;
L_0x2ae5310 .delay (20,20,20) L_0x2ae5310/d;
L_0x2ae5be0/d .functor NOT 1, L_0x2ae5310, C4<0>, C4<0>, C4<0>;
L_0x2ae5be0 .delay (10,10,10) L_0x2ae5be0/d;
v0x29f07b0_0 .net "and_in0ncom", 0 0, L_0x2ae5220; 1 drivers
v0x29f0870_0 .net "and_in1com", 0 0, L_0x2ab78e0; 1 drivers
v0x29f0910_0 .alias "in0", 0 0, v0x29f11b0_0;
v0x29f0990_0 .alias "in1", 0 0, v0x29f10b0_0;
v0x29f0a10_0 .net "nand_in0ncom", 0 0, L_0x2ae5150; 1 drivers
v0x29f0ab0_0 .net "nand_in1com", 0 0, L_0x2adfcb0; 1 drivers
v0x29f0b50_0 .net "ncom", 0 0, L_0x2ab7a10; 1 drivers
v0x29f0bf0_0 .net "nor_wire", 0 0, L_0x2ae5310; 1 drivers
v0x29f0ce0_0 .alias "result", 0 0, v0x29f1410_0;
v0x29f0db0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29ef3d0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29eb100;
 .timescale 0 0;
L_0x2ae67d0/d .functor NAND 1, L_0x2ae5880, L_0x2ae5be0, C4<1>, C4<1>;
L_0x2ae67d0 .delay (20,20,20) L_0x2ae67d0/d;
L_0x2ae6940/d .functor NOT 1, L_0x2ae67d0, C4<0>, C4<0>, C4<0>;
L_0x2ae6940 .delay (10,10,10) L_0x2ae6940/d;
L_0x2ae6a50/d .functor NAND 1, L_0x2ae59c0, L_0x2ae6120, C4<1>, C4<1>;
L_0x2ae6a50 .delay (20,20,20) L_0x2ae6a50/d;
L_0x2ae6b10/d .functor NOT 1, L_0x2ae6a50, C4<0>, C4<0>, C4<0>;
L_0x2ae6b10 .delay (10,10,10) L_0x2ae6b10/d;
L_0x2ae6c20/d .functor NOR 1, L_0x2ae6b10, L_0x2ae6940, C4<0>, C4<0>;
L_0x2ae6c20 .delay (20,20,20) L_0x2ae6c20/d;
L_0x2ae6d90/d .functor NOT 1, L_0x2ae6c20, C4<0>, C4<0>, C4<0>;
L_0x2ae6d90 .delay (10,10,10) L_0x2ae6d90/d;
v0x29effb0_0 .alias "a", 0 0, v0x29f1130_0;
v0x29f00c0_0 .net "and_ab", 0 0, L_0x2ae6940; 1 drivers
v0x29f0160_0 .net "and_xor_ab_c", 0 0, L_0x2ae6b10; 1 drivers
v0x29f0200_0 .alias "b", 0 0, v0x29f1410_0;
v0x29f0280_0 .alias "carryin", 0 0, v0x29f0e90_0;
v0x29f0300_0 .alias "carryout", 0 0, v0x29f0f30_0;
v0x29f03c0_0 .net "nand_ab", 0 0, L_0x2ae67d0; 1 drivers
v0x29f0440_0 .net "nand_xor_ab_c", 0 0, L_0x2ae6a50; 1 drivers
v0x29f04c0_0 .net "nco", 0 0, L_0x2ae6c20; 1 drivers
v0x29f0560_0 .alias "sum", 0 0, v0x29f14f0_0;
v0x29f0640_0 .net "xor_ab", 0 0, L_0x2ae6120; 1 drivers
S_0x29efa60 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29ef3d0;
 .timescale 0 0;
L_0x2ae5d10/d .functor NAND 1, L_0x2ae5880, L_0x2ae5be0, C4<1>, C4<1>;
L_0x2ae5d10 .delay (20,20,20) L_0x2ae5d10/d;
L_0x2ae5dd0/d .functor NOR 1, L_0x2ae5880, L_0x2ae5be0, C4<0>, C4<0>;
L_0x2ae5dd0 .delay (20,20,20) L_0x2ae5dd0/d;
L_0x2ae5eb0/d .functor NOT 1, L_0x2ae5dd0, C4<0>, C4<0>, C4<0>;
L_0x2ae5eb0 .delay (10,10,10) L_0x2ae5eb0/d;
L_0x2ae5fc0/d .functor NAND 1, L_0x2ae5eb0, L_0x2ae5d10, C4<1>, C4<1>;
L_0x2ae5fc0 .delay (20,20,20) L_0x2ae5fc0/d;
L_0x2ae6120/d .functor NOT 1, L_0x2ae5fc0, C4<0>, C4<0>, C4<0>;
L_0x2ae6120 .delay (10,10,10) L_0x2ae6120/d;
v0x29efb50_0 .alias "a", 0 0, v0x29f1130_0;
v0x29efbf0_0 .alias "b", 0 0, v0x29f1410_0;
v0x29efc90_0 .net "nand_ab", 0 0, L_0x2ae5d10; 1 drivers
v0x29efd30_0 .net "nor_ab", 0 0, L_0x2ae5dd0; 1 drivers
v0x29efdb0_0 .net "nxor_ab", 0 0, L_0x2ae5fc0; 1 drivers
v0x29efe50_0 .net "or_ab", 0 0, L_0x2ae5eb0; 1 drivers
v0x29eff30_0 .alias "result", 0 0, v0x29f0640_0;
S_0x29ef4c0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29ef3d0;
 .timescale 0 0;
L_0x2ae6230/d .functor NAND 1, L_0x2ae6120, L_0x2ae59c0, C4<1>, C4<1>;
L_0x2ae6230 .delay (20,20,20) L_0x2ae6230/d;
L_0x2ae6380/d .functor NOR 1, L_0x2ae6120, L_0x2ae59c0, C4<0>, C4<0>;
L_0x2ae6380 .delay (20,20,20) L_0x2ae6380/d;
L_0x2ae64f0/d .functor NOT 1, L_0x2ae6380, C4<0>, C4<0>, C4<0>;
L_0x2ae64f0 .delay (10,10,10) L_0x2ae64f0/d;
L_0x2ae65b0/d .functor NAND 1, L_0x2ae64f0, L_0x2ae6230, C4<1>, C4<1>;
L_0x2ae65b0 .delay (20,20,20) L_0x2ae65b0/d;
L_0x2ae66c0/d .functor NOT 1, L_0x2ae65b0, C4<0>, C4<0>, C4<0>;
L_0x2ae66c0 .delay (10,10,10) L_0x2ae66c0/d;
v0x29ef5b0_0 .alias "a", 0 0, v0x29f0640_0;
v0x29ef650_0 .alias "b", 0 0, v0x29f0e90_0;
v0x29ef6f0_0 .net "nand_ab", 0 0, L_0x2ae6230; 1 drivers
v0x29ef790_0 .net "nor_ab", 0 0, L_0x2ae6380; 1 drivers
v0x29ef810_0 .net "nxor_ab", 0 0, L_0x2ae65b0; 1 drivers
v0x29ef8b0_0 .net "or_ab", 0 0, L_0x2ae64f0; 1 drivers
v0x29ef990_0 .alias "result", 0 0, v0x29f14f0_0;
S_0x29eee80 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29eb100;
 .timescale 0 0;
L_0x2ae6f50/d .functor NAND 1, L_0x2ae5880, L_0x2ae5920, C4<1>, C4<1>;
L_0x2ae6f50 .delay (20,20,20) L_0x2ae6f50/d;
L_0x2ae7010/d .functor NOR 1, L_0x2ae5880, L_0x2ae5920, C4<0>, C4<0>;
L_0x2ae7010 .delay (20,20,20) L_0x2ae7010/d;
L_0x2ae71a0/d .functor NOT 1, L_0x2ae7010, C4<0>, C4<0>, C4<0>;
L_0x2ae71a0 .delay (10,10,10) L_0x2ae71a0/d;
L_0x2ae7290/d .functor NAND 1, L_0x2ae71a0, L_0x2ae6f50, C4<1>, C4<1>;
L_0x2ae7290 .delay (20,20,20) L_0x2ae7290/d;
L_0x2ae73f0/d .functor NOT 1, L_0x2ae7290, C4<0>, C4<0>, C4<0>;
L_0x2ae73f0 .delay (10,10,10) L_0x2ae73f0/d;
v0x29eef70_0 .alias "a", 0 0, v0x29f1130_0;
v0x29eeff0_0 .alias "b", 0 0, v0x29f11b0_0;
v0x29ef0c0_0 .net "nand_ab", 0 0, L_0x2ae6f50; 1 drivers
v0x29ef140_0 .net "nor_ab", 0 0, L_0x2ae7010; 1 drivers
v0x29ef1c0_0 .net "nxor_ab", 0 0, L_0x2ae7290; 1 drivers
v0x29ef240_0 .net "or_ab", 0 0, L_0x2ae71a0; 1 drivers
v0x29ef300_0 .alias "result", 0 0, v0x29f1890_0;
S_0x29ee290 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29eb100;
 .timescale 0 0;
L_0x2ae7540/d .functor NAND 1, L_0x2ae5880, L_0x2ae5920, C4<1>, C4<1>;
L_0x2ae7540 .delay (20,20,20) L_0x2ae7540/d;
L_0x2ae7670/d .functor NOT 1, L_0x2ae7540, C4<0>, C4<0>, C4<0>;
L_0x2ae7670 .delay (10,10,10) L_0x2ae7670/d;
v0x29eeb00_0 .alias "a", 0 0, v0x29f1130_0;
v0x29eeba0_0 .net "and_ab", 0 0, L_0x2ae7670; 1 drivers
v0x29eec20_0 .alias "b", 0 0, v0x29f11b0_0;
v0x29eeca0_0 .net "nand_ab", 0 0, L_0x2ae7540; 1 drivers
v0x29eed80_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29eee00_0 .alias "result", 0 0, v0x29f1600_0;
S_0x29ee380 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29ee290;
 .timescale 0 0;
L_0x2ae77c0/d .functor NAND 1, L_0x2ae7670, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ae77c0 .delay (20,20,20) L_0x2ae77c0/d;
L_0x2ae7880/d .functor NOT 1, L_0x2ae77c0, C4<0>, C4<0>, C4<0>;
L_0x2ae7880 .delay (10,10,10) L_0x2ae7880/d;
L_0x2ae79b0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ae79b0 .delay (10,10,10) L_0x2ae79b0/d;
L_0x2ae7a70/d .functor NAND 1, L_0x2ae7540, L_0x2ae79b0, C4<1>, C4<1>;
L_0x2ae7a70 .delay (20,20,20) L_0x2ae7a70/d;
L_0x2ae7bc0/d .functor NOT 1, L_0x2ae7a70, C4<0>, C4<0>, C4<0>;
L_0x2ae7bc0 .delay (10,10,10) L_0x2ae7bc0/d;
L_0x2ae7cb0/d .functor NOR 1, L_0x2ae7bc0, L_0x2ae7880, C4<0>, C4<0>;
L_0x2ae7cb0 .delay (20,20,20) L_0x2ae7cb0/d;
L_0x2ae7e50/d .functor NOT 1, L_0x2ae7cb0, C4<0>, C4<0>, C4<0>;
L_0x2ae7e50 .delay (10,10,10) L_0x2ae7e50/d;
v0x29ee470_0 .net "and_in0ncom", 0 0, L_0x2ae7bc0; 1 drivers
v0x29ee4f0_0 .net "and_in1com", 0 0, L_0x2ae7880; 1 drivers
v0x29ee570_0 .alias "in0", 0 0, v0x29eeca0_0;
v0x29ee610_0 .alias "in1", 0 0, v0x29eeba0_0;
v0x29ee690_0 .net "nand_in0ncom", 0 0, L_0x2ae7a70; 1 drivers
v0x29ee730_0 .net "nand_in1com", 0 0, L_0x2ae77c0; 1 drivers
v0x29ee810_0 .net "ncom", 0 0, L_0x2ae79b0; 1 drivers
v0x29ee8b0_0 .net "nor_wire", 0 0, L_0x2ae7cb0; 1 drivers
v0x29ee950_0 .alias "result", 0 0, v0x29f1600_0;
v0x29eea20_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29ed840 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29eb100;
 .timescale 0 0;
L_0x2ae7f80/d .functor NOR 1, L_0x2ae5880, L_0x2ae5920, C4<0>, C4<0>;
L_0x2ae7f80 .delay (20,20,20) L_0x2ae7f80/d;
L_0x2ae80b0/d .functor NOT 1, L_0x2ae7f80, C4<0>, C4<0>, C4<0>;
L_0x2ae80b0 .delay (10,10,10) L_0x2ae80b0/d;
v0x29edf70_0 .alias "a", 0 0, v0x29f1130_0;
v0x29edff0_0 .alias "b", 0 0, v0x29f11b0_0;
v0x29ee090_0 .net "nor_ab", 0 0, L_0x2ae7f80; 1 drivers
v0x29ee110_0 .net "or_ab", 0 0, L_0x2ae80b0; 1 drivers
v0x29ee190_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29ee210_0 .alias "result", 0 0, v0x29f1780_0;
S_0x29ed930 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29ed840;
 .timescale 0 0;
L_0x2ae8200/d .functor NAND 1, L_0x2ae80b0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2ae8200 .delay (20,20,20) L_0x2ae8200/d;
L_0x2ae82c0/d .functor NOT 1, L_0x2ae8200, C4<0>, C4<0>, C4<0>;
L_0x2ae82c0 .delay (10,10,10) L_0x2ae82c0/d;
L_0x2ae83f0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2ae83f0 .delay (10,10,10) L_0x2ae83f0/d;
L_0x2ae84b0/d .functor NAND 1, L_0x2ae7f80, L_0x2ae83f0, C4<1>, C4<1>;
L_0x2ae84b0 .delay (20,20,20) L_0x2ae84b0/d;
L_0x2ae8600/d .functor NOT 1, L_0x2ae84b0, C4<0>, C4<0>, C4<0>;
L_0x2ae8600 .delay (10,10,10) L_0x2ae8600/d;
L_0x2ae86f0/d .functor NOR 1, L_0x2ae8600, L_0x2ae82c0, C4<0>, C4<0>;
L_0x2ae86f0 .delay (20,20,20) L_0x2ae86f0/d;
L_0x2ae8890/d .functor NOT 1, L_0x2ae86f0, C4<0>, C4<0>, C4<0>;
L_0x2ae8890 .delay (10,10,10) L_0x2ae8890/d;
v0x29eda20_0 .net "and_in0ncom", 0 0, L_0x2ae8600; 1 drivers
v0x29edaa0_0 .net "and_in1com", 0 0, L_0x2ae82c0; 1 drivers
v0x29edb20_0 .alias "in0", 0 0, v0x29ee090_0;
v0x29edba0_0 .alias "in1", 0 0, v0x29ee110_0;
v0x29edc20_0 .net "nand_in0ncom", 0 0, L_0x2ae84b0; 1 drivers
v0x29edca0_0 .net "nand_in1com", 0 0, L_0x2ae8200; 1 drivers
v0x29edd20_0 .net "ncom", 0 0, L_0x2ae83f0; 1 drivers
v0x29edda0_0 .net "nor_wire", 0 0, L_0x2ae86f0; 1 drivers
v0x29ede20_0 .alias "result", 0 0, v0x29f1780_0;
v0x29edef0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29eb1f0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29eb100;
 .timescale 0 0;
v0x29ed020_0 .alias "in0", 0 0, v0x29f14f0_0;
v0x29ed0d0_0 .alias "in1", 0 0, v0x29f1890_0;
v0x29ed180_0 .alias "in2", 0 0, v0x29f1600_0;
v0x29ed230_0 .alias "in3", 0 0, v0x29f1780_0;
v0x29ed310_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29ed3c0_0 .alias "result", 0 0, v0x29f1340_0;
v0x29ed440_0 .net "sel0", 0 0, L_0x2aea9f0; 1 drivers
v0x29ed4c0_0 .net "sel1", 0 0, L_0x2aeaa90; 1 drivers
v0x29ed540_0 .net "sel2", 0 0, L_0x2aeabc0; 1 drivers
v0x29ed5f0_0 .net "w0", 0 0, L_0x2ae9050; 1 drivers
v0x29ed6d0_0 .net "w1", 0 0, L_0x2ae97d0; 1 drivers
v0x29ed750_0 .net "w2", 0 0, L_0x2aea020; 1 drivers
S_0x29ec870 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29eb1f0;
 .timescale 0 0;
L_0x2ae89c0/d .functor NAND 1, L_0x2ae73f0, L_0x2aea9f0, C4<1>, C4<1>;
L_0x2ae89c0 .delay (20,20,20) L_0x2ae89c0/d;
L_0x2ae8a80/d .functor NOT 1, L_0x2ae89c0, C4<0>, C4<0>, C4<0>;
L_0x2ae8a80 .delay (10,10,10) L_0x2ae8a80/d;
L_0x2ae8bb0/d .functor NOT 1, L_0x2aea9f0, C4<0>, C4<0>, C4<0>;
L_0x2ae8bb0 .delay (10,10,10) L_0x2ae8bb0/d;
L_0x2ae8d00/d .functor NAND 1, L_0x2ae66c0, L_0x2ae8bb0, C4<1>, C4<1>;
L_0x2ae8d00 .delay (20,20,20) L_0x2ae8d00/d;
L_0x2ae8dc0/d .functor NOT 1, L_0x2ae8d00, C4<0>, C4<0>, C4<0>;
L_0x2ae8dc0 .delay (10,10,10) L_0x2ae8dc0/d;
L_0x2ae8eb0/d .functor NOR 1, L_0x2ae8dc0, L_0x2ae8a80, C4<0>, C4<0>;
L_0x2ae8eb0 .delay (20,20,20) L_0x2ae8eb0/d;
L_0x2ae9050/d .functor NOT 1, L_0x2ae8eb0, C4<0>, C4<0>, C4<0>;
L_0x2ae9050 .delay (10,10,10) L_0x2ae9050/d;
v0x29ec960_0 .net "and_in0ncom", 0 0, L_0x2ae8dc0; 1 drivers
v0x29eca20_0 .net "and_in1com", 0 0, L_0x2ae8a80; 1 drivers
v0x29ecac0_0 .alias "in0", 0 0, v0x29f14f0_0;
v0x29ecb60_0 .alias "in1", 0 0, v0x29f1890_0;
v0x29ecc10_0 .net "nand_in0ncom", 0 0, L_0x2ae8d00; 1 drivers
v0x29eccb0_0 .net "nand_in1com", 0 0, L_0x2ae89c0; 1 drivers
v0x29ecd50_0 .net "ncom", 0 0, L_0x2ae8bb0; 1 drivers
v0x29ecdf0_0 .net "nor_wire", 0 0, L_0x2ae8eb0; 1 drivers
v0x29ece90_0 .alias "result", 0 0, v0x29ed5f0_0;
v0x29ecf10_0 .alias "sel0", 0 0, v0x29ed440_0;
S_0x29ec120 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29eb1f0;
 .timescale 0 0;
L_0x2ae9180/d .functor NAND 1, L_0x2ae8890, L_0x2aea9f0, C4<1>, C4<1>;
L_0x2ae9180 .delay (20,20,20) L_0x2ae9180/d;
L_0x2ae9240/d .functor NOT 1, L_0x2ae9180, C4<0>, C4<0>, C4<0>;
L_0x2ae9240 .delay (10,10,10) L_0x2ae9240/d;
L_0x2ae9370/d .functor NOT 1, L_0x2aea9f0, C4<0>, C4<0>, C4<0>;
L_0x2ae9370 .delay (10,10,10) L_0x2ae9370/d;
L_0x2ae9430/d .functor NAND 1, L_0x2ae7e50, L_0x2ae9370, C4<1>, C4<1>;
L_0x2ae9430 .delay (20,20,20) L_0x2ae9430/d;
L_0x2ae9540/d .functor NOT 1, L_0x2ae9430, C4<0>, C4<0>, C4<0>;
L_0x2ae9540 .delay (10,10,10) L_0x2ae9540/d;
L_0x2ae9630/d .functor NOR 1, L_0x2ae9540, L_0x2ae9240, C4<0>, C4<0>;
L_0x2ae9630 .delay (20,20,20) L_0x2ae9630/d;
L_0x2ae97d0/d .functor NOT 1, L_0x2ae9630, C4<0>, C4<0>, C4<0>;
L_0x2ae97d0 .delay (10,10,10) L_0x2ae97d0/d;
v0x29ec210_0 .net "and_in0ncom", 0 0, L_0x2ae9540; 1 drivers
v0x29ec2d0_0 .net "and_in1com", 0 0, L_0x2ae9240; 1 drivers
v0x29ec370_0 .alias "in0", 0 0, v0x29f1600_0;
v0x29ec410_0 .alias "in1", 0 0, v0x29f1780_0;
v0x29ec490_0 .net "nand_in0ncom", 0 0, L_0x2ae9430; 1 drivers
v0x29ec530_0 .net "nand_in1com", 0 0, L_0x2ae9180; 1 drivers
v0x29ec5d0_0 .net "ncom", 0 0, L_0x2ae9370; 1 drivers
v0x29ec670_0 .net "nor_wire", 0 0, L_0x2ae9630; 1 drivers
v0x29ec710_0 .alias "result", 0 0, v0x29ed6d0_0;
v0x29ec790_0 .alias "sel0", 0 0, v0x29ed440_0;
S_0x29eb9b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29eb1f0;
 .timescale 0 0;
L_0x2ae9900/d .functor NAND 1, L_0x2ae97d0, L_0x2aeaa90, C4<1>, C4<1>;
L_0x2ae9900 .delay (20,20,20) L_0x2ae9900/d;
L_0x2ae9a50/d .functor NOT 1, L_0x2ae9900, C4<0>, C4<0>, C4<0>;
L_0x2ae9a50 .delay (10,10,10) L_0x2ae9a50/d;
L_0x2ae9b80/d .functor NOT 1, L_0x2aeaa90, C4<0>, C4<0>, C4<0>;
L_0x2ae9b80 .delay (10,10,10) L_0x2ae9b80/d;
L_0x2ae9c40/d .functor NAND 1, L_0x2ae9050, L_0x2ae9b80, C4<1>, C4<1>;
L_0x2ae9c40 .delay (20,20,20) L_0x2ae9c40/d;
L_0x2ae9d90/d .functor NOT 1, L_0x2ae9c40, C4<0>, C4<0>, C4<0>;
L_0x2ae9d90 .delay (10,10,10) L_0x2ae9d90/d;
L_0x2ae9e80/d .functor NOR 1, L_0x2ae9d90, L_0x2ae9a50, C4<0>, C4<0>;
L_0x2ae9e80 .delay (20,20,20) L_0x2ae9e80/d;
L_0x2aea020/d .functor NOT 1, L_0x2ae9e80, C4<0>, C4<0>, C4<0>;
L_0x2aea020 .delay (10,10,10) L_0x2aea020/d;
v0x29ebaa0_0 .net "and_in0ncom", 0 0, L_0x2ae9d90; 1 drivers
v0x29ebb60_0 .net "and_in1com", 0 0, L_0x2ae9a50; 1 drivers
v0x29ebc00_0 .alias "in0", 0 0, v0x29ed5f0_0;
v0x29ebca0_0 .alias "in1", 0 0, v0x29ed6d0_0;
v0x29ebd20_0 .net "nand_in0ncom", 0 0, L_0x2ae9c40; 1 drivers
v0x29ebdc0_0 .net "nand_in1com", 0 0, L_0x2ae9900; 1 drivers
v0x29ebe60_0 .net "ncom", 0 0, L_0x2ae9b80; 1 drivers
v0x29ebf00_0 .net "nor_wire", 0 0, L_0x2ae9e80; 1 drivers
v0x29ebfa0_0 .alias "result", 0 0, v0x29ed750_0;
v0x29ec020_0 .alias "sel0", 0 0, v0x29ed4c0_0;
S_0x29eb2e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29eb1f0;
 .timescale 0 0;
L_0x2aea150/d .functor NAND 1, C4<0>, L_0x2aeabc0, C4<1>, C4<1>;
L_0x2aea150 .delay (20,20,20) L_0x2aea150/d;
L_0x2aea2b0/d .functor NOT 1, L_0x2aea150, C4<0>, C4<0>, C4<0>;
L_0x2aea2b0 .delay (10,10,10) L_0x2aea2b0/d;
L_0x2aea400/d .functor NOT 1, L_0x2aeabc0, C4<0>, C4<0>, C4<0>;
L_0x2aea400 .delay (10,10,10) L_0x2aea400/d;
L_0x2aea4c0/d .functor NAND 1, L_0x2aea020, L_0x2aea400, C4<1>, C4<1>;
L_0x2aea4c0 .delay (20,20,20) L_0x2aea4c0/d;
L_0x2aea630/d .functor NOT 1, L_0x2aea4c0, C4<0>, C4<0>, C4<0>;
L_0x2aea630 .delay (10,10,10) L_0x2aea630/d;
L_0x2aea720/d .functor NOR 1, L_0x2aea630, L_0x2aea2b0, C4<0>, C4<0>;
L_0x2aea720 .delay (20,20,20) L_0x2aea720/d;
L_0x2aea8c0/d .functor NOT 1, L_0x2aea720, C4<0>, C4<0>, C4<0>;
L_0x2aea8c0 .delay (10,10,10) L_0x2aea8c0/d;
v0x29eb3d0_0 .net "and_in0ncom", 0 0, L_0x2aea630; 1 drivers
v0x29eb450_0 .net "and_in1com", 0 0, L_0x2aea2b0; 1 drivers
v0x29eb4d0_0 .alias "in0", 0 0, v0x29ed750_0;
v0x29eb550_0 .alias "in1", 0 0, v0x29ed310_0;
v0x29eb5d0_0 .net "nand_in0ncom", 0 0, L_0x2aea4c0; 1 drivers
v0x29eb650_0 .net "nand_in1com", 0 0, L_0x2aea150; 1 drivers
v0x29eb730_0 .net "ncom", 0 0, L_0x2aea400; 1 drivers
v0x29eb7d0_0 .net "nor_wire", 0 0, L_0x2aea720; 1 drivers
v0x29eb870_0 .alias "result", 0 0, v0x29f1340_0;
v0x29eb910_0 .alias "sel0", 0 0, v0x29ed540_0;
S_0x29e4270 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29e2c68 .param/l "i" 2 105, +C4<010010>;
S_0x29e43a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29e4270;
 .timescale 0 0;
L_0x2ae5a60/d .functor NOT 1, L_0x2aeb040, C4<0>, C4<0>, C4<0>;
L_0x2ae5a60 .delay (10,10,10) L_0x2ae5a60/d;
v0x29ea0f0_0 .net "carryin", 0 0, L_0x2aeb0e0; 1 drivers
v0x29ea190_0 .net "carryout", 0 0, L_0x2aec9c0; 1 drivers
v0x29ea210_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29ea290_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29ea310_0 .net "notB", 0 0, L_0x2ae5a60; 1 drivers
v0x29ea390_0 .net "operandA", 0 0, L_0x2aeafa0; 1 drivers
v0x29ea410_0 .net "operandB", 0 0, L_0x2aeb040; 1 drivers
v0x29ea520_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29c00b0_0 .net "result", 0 0, L_0x2af04b0; 1 drivers
v0x29c0180_0 .net "trueB", 0 0, L_0x2aeb800; 1 drivers
v0x29c0260_0 .net "wAddSub", 0 0, L_0x2aec320; 1 drivers
v0x29c0370_0 .net "wNandAnd", 0 0, L_0x2aeda80; 1 drivers
v0x29eae40_0 .net "wNorOr", 0 0, L_0x2aee4c0; 1 drivers
v0x29eaf50_0 .net "wXor", 0 0, L_0x2aed020; 1 drivers
L_0x2af05e0 .part v0x2a6b7d0_0, 0, 1;
L_0x2af0680 .part v0x2a6b7d0_0, 1, 1;
L_0x2af07b0 .part v0x2a6b7d0_0, 2, 1;
S_0x29e9920 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29e43a0;
 .timescale 0 0;
L_0x2aeb230/d .functor NAND 1, L_0x2ae5a60, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2aeb230 .delay (20,20,20) L_0x2aeb230/d;
L_0x2aeb310/d .functor NOT 1, L_0x2aeb230, C4<0>, C4<0>, C4<0>;
L_0x2aeb310 .delay (10,10,10) L_0x2aeb310/d;
L_0x2aeb3f0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2aeb3f0 .delay (10,10,10) L_0x2aeb3f0/d;
L_0x2aeb4b0/d .functor NAND 1, L_0x2aeb040, L_0x2aeb3f0, C4<1>, C4<1>;
L_0x2aeb4b0 .delay (20,20,20) L_0x2aeb4b0/d;
L_0x2aeb570/d .functor NOT 1, L_0x2aeb4b0, C4<0>, C4<0>, C4<0>;
L_0x2aeb570 .delay (10,10,10) L_0x2aeb570/d;
L_0x2aeb660/d .functor NOR 1, L_0x2aeb570, L_0x2aeb310, C4<0>, C4<0>;
L_0x2aeb660 .delay (20,20,20) L_0x2aeb660/d;
L_0x2aeb800/d .functor NOT 1, L_0x2aeb660, C4<0>, C4<0>, C4<0>;
L_0x2aeb800 .delay (10,10,10) L_0x2aeb800/d;
v0x29e9a10_0 .net "and_in0ncom", 0 0, L_0x2aeb570; 1 drivers
v0x29e9ad0_0 .net "and_in1com", 0 0, L_0x2aeb310; 1 drivers
v0x29e9b70_0 .alias "in0", 0 0, v0x29ea410_0;
v0x29e9bf0_0 .alias "in1", 0 0, v0x29ea310_0;
v0x29e9c70_0 .net "nand_in0ncom", 0 0, L_0x2aeb4b0; 1 drivers
v0x29e9d10_0 .net "nand_in1com", 0 0, L_0x2aeb230; 1 drivers
v0x29e9db0_0 .net "ncom", 0 0, L_0x2aeb3f0; 1 drivers
v0x29e9e50_0 .net "nor_wire", 0 0, L_0x2aeb660; 1 drivers
v0x29e9f40_0 .alias "result", 0 0, v0x29c0180_0;
v0x29ea010_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29e8630 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29e43a0;
 .timescale 0 0;
L_0x2aec430/d .functor NAND 1, L_0x2aeafa0, L_0x2aeb800, C4<1>, C4<1>;
L_0x2aec430 .delay (20,20,20) L_0x2aec430/d;
L_0x2aec5a0/d .functor NOT 1, L_0x2aec430, C4<0>, C4<0>, C4<0>;
L_0x2aec5a0 .delay (10,10,10) L_0x2aec5a0/d;
L_0x2aec6b0/d .functor NAND 1, L_0x2aeb0e0, L_0x2aebd80, C4<1>, C4<1>;
L_0x2aec6b0 .delay (20,20,20) L_0x2aec6b0/d;
L_0x2aec770/d .functor NOT 1, L_0x2aec6b0, C4<0>, C4<0>, C4<0>;
L_0x2aec770 .delay (10,10,10) L_0x2aec770/d;
L_0x2aec880/d .functor NOR 1, L_0x2aec770, L_0x2aec5a0, C4<0>, C4<0>;
L_0x2aec880 .delay (20,20,20) L_0x2aec880/d;
L_0x2aec9c0/d .functor NOT 1, L_0x2aec880, C4<0>, C4<0>, C4<0>;
L_0x2aec9c0 .delay (10,10,10) L_0x2aec9c0/d;
v0x29e9210_0 .alias "a", 0 0, v0x29ea390_0;
v0x29e9320_0 .net "and_ab", 0 0, L_0x2aec5a0; 1 drivers
v0x29e93c0_0 .net "and_xor_ab_c", 0 0, L_0x2aec770; 1 drivers
v0x29e9460_0 .alias "b", 0 0, v0x29c0180_0;
v0x29e94e0_0 .alias "carryin", 0 0, v0x29ea0f0_0;
v0x29e9560_0 .alias "carryout", 0 0, v0x29ea190_0;
v0x29e9620_0 .net "nand_ab", 0 0, L_0x2aec430; 1 drivers
v0x29e96a0_0 .net "nand_xor_ab_c", 0 0, L_0x2aec6b0; 1 drivers
v0x29e9720_0 .net "nco", 0 0, L_0x2aec880; 1 drivers
v0x29e97c0_0 .alias "sum", 0 0, v0x29c0260_0;
v0x29e98a0_0 .net "xor_ab", 0 0, L_0x2aebd80; 1 drivers
S_0x29e8cc0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29e8630;
 .timescale 0 0;
L_0x2aeb970/d .functor NAND 1, L_0x2aeafa0, L_0x2aeb800, C4<1>, C4<1>;
L_0x2aeb970 .delay (20,20,20) L_0x2aeb970/d;
L_0x2aeba30/d .functor NOR 1, L_0x2aeafa0, L_0x2aeb800, C4<0>, C4<0>;
L_0x2aeba30 .delay (20,20,20) L_0x2aeba30/d;
L_0x2aebb10/d .functor NOT 1, L_0x2aeba30, C4<0>, C4<0>, C4<0>;
L_0x2aebb10 .delay (10,10,10) L_0x2aebb10/d;
L_0x2aebc20/d .functor NAND 1, L_0x2aebb10, L_0x2aeb970, C4<1>, C4<1>;
L_0x2aebc20 .delay (20,20,20) L_0x2aebc20/d;
L_0x2aebd80/d .functor NOT 1, L_0x2aebc20, C4<0>, C4<0>, C4<0>;
L_0x2aebd80 .delay (10,10,10) L_0x2aebd80/d;
v0x29e8db0_0 .alias "a", 0 0, v0x29ea390_0;
v0x29e8e50_0 .alias "b", 0 0, v0x29c0180_0;
v0x29e8ef0_0 .net "nand_ab", 0 0, L_0x2aeb970; 1 drivers
v0x29e8f90_0 .net "nor_ab", 0 0, L_0x2aeba30; 1 drivers
v0x29e9010_0 .net "nxor_ab", 0 0, L_0x2aebc20; 1 drivers
v0x29e90b0_0 .net "or_ab", 0 0, L_0x2aebb10; 1 drivers
v0x29e9190_0 .alias "result", 0 0, v0x29e98a0_0;
S_0x29e8720 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29e8630;
 .timescale 0 0;
L_0x2aebe90/d .functor NAND 1, L_0x2aebd80, L_0x2aeb0e0, C4<1>, C4<1>;
L_0x2aebe90 .delay (20,20,20) L_0x2aebe90/d;
L_0x2aebfe0/d .functor NOR 1, L_0x2aebd80, L_0x2aeb0e0, C4<0>, C4<0>;
L_0x2aebfe0 .delay (20,20,20) L_0x2aebfe0/d;
L_0x2aec150/d .functor NOT 1, L_0x2aebfe0, C4<0>, C4<0>, C4<0>;
L_0x2aec150 .delay (10,10,10) L_0x2aec150/d;
L_0x2aec210/d .functor NAND 1, L_0x2aec150, L_0x2aebe90, C4<1>, C4<1>;
L_0x2aec210 .delay (20,20,20) L_0x2aec210/d;
L_0x2aec320/d .functor NOT 1, L_0x2aec210, C4<0>, C4<0>, C4<0>;
L_0x2aec320 .delay (10,10,10) L_0x2aec320/d;
v0x29e8810_0 .alias "a", 0 0, v0x29e98a0_0;
v0x29e88b0_0 .alias "b", 0 0, v0x29ea0f0_0;
v0x29e8950_0 .net "nand_ab", 0 0, L_0x2aebe90; 1 drivers
v0x29e89f0_0 .net "nor_ab", 0 0, L_0x2aebfe0; 1 drivers
v0x29e8a70_0 .net "nxor_ab", 0 0, L_0x2aec210; 1 drivers
v0x29e8b10_0 .net "or_ab", 0 0, L_0x2aec150; 1 drivers
v0x29e8bf0_0 .alias "result", 0 0, v0x29c0260_0;
S_0x29e80e0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29e43a0;
 .timescale 0 0;
L_0x2aecb80/d .functor NAND 1, L_0x2aeafa0, L_0x2aeb040, C4<1>, C4<1>;
L_0x2aecb80 .delay (20,20,20) L_0x2aecb80/d;
L_0x2aecc40/d .functor NOR 1, L_0x2aeafa0, L_0x2aeb040, C4<0>, C4<0>;
L_0x2aecc40 .delay (20,20,20) L_0x2aecc40/d;
L_0x2aecdd0/d .functor NOT 1, L_0x2aecc40, C4<0>, C4<0>, C4<0>;
L_0x2aecdd0 .delay (10,10,10) L_0x2aecdd0/d;
L_0x2aecec0/d .functor NAND 1, L_0x2aecdd0, L_0x2aecb80, C4<1>, C4<1>;
L_0x2aecec0 .delay (20,20,20) L_0x2aecec0/d;
L_0x2aed020/d .functor NOT 1, L_0x2aecec0, C4<0>, C4<0>, C4<0>;
L_0x2aed020 .delay (10,10,10) L_0x2aed020/d;
v0x29e81d0_0 .alias "a", 0 0, v0x29ea390_0;
v0x29e8250_0 .alias "b", 0 0, v0x29ea410_0;
v0x29e8320_0 .net "nand_ab", 0 0, L_0x2aecb80; 1 drivers
v0x29e83a0_0 .net "nor_ab", 0 0, L_0x2aecc40; 1 drivers
v0x29e8420_0 .net "nxor_ab", 0 0, L_0x2aecec0; 1 drivers
v0x29e84a0_0 .net "or_ab", 0 0, L_0x2aecdd0; 1 drivers
v0x29e8560_0 .alias "result", 0 0, v0x29eaf50_0;
S_0x29e74f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29e43a0;
 .timescale 0 0;
L_0x2aed170/d .functor NAND 1, L_0x2aeafa0, L_0x2aeb040, C4<1>, C4<1>;
L_0x2aed170 .delay (20,20,20) L_0x2aed170/d;
L_0x2aed2a0/d .functor NOT 1, L_0x2aed170, C4<0>, C4<0>, C4<0>;
L_0x2aed2a0 .delay (10,10,10) L_0x2aed2a0/d;
v0x29e7d60_0 .alias "a", 0 0, v0x29ea390_0;
v0x29e7e00_0 .net "and_ab", 0 0, L_0x2aed2a0; 1 drivers
v0x29e7e80_0 .alias "b", 0 0, v0x29ea410_0;
v0x29e7f00_0 .net "nand_ab", 0 0, L_0x2aed170; 1 drivers
v0x29e7fe0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29e8060_0 .alias "result", 0 0, v0x29c0370_0;
S_0x29e75e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29e74f0;
 .timescale 0 0;
L_0x2aed3f0/d .functor NAND 1, L_0x2aed2a0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aed3f0 .delay (20,20,20) L_0x2aed3f0/d;
L_0x2aed4b0/d .functor NOT 1, L_0x2aed3f0, C4<0>, C4<0>, C4<0>;
L_0x2aed4b0 .delay (10,10,10) L_0x2aed4b0/d;
L_0x2aed5e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aed5e0 .delay (10,10,10) L_0x2aed5e0/d;
L_0x2aed6a0/d .functor NAND 1, L_0x2aed170, L_0x2aed5e0, C4<1>, C4<1>;
L_0x2aed6a0 .delay (20,20,20) L_0x2aed6a0/d;
L_0x2aed7f0/d .functor NOT 1, L_0x2aed6a0, C4<0>, C4<0>, C4<0>;
L_0x2aed7f0 .delay (10,10,10) L_0x2aed7f0/d;
L_0x2aed8e0/d .functor NOR 1, L_0x2aed7f0, L_0x2aed4b0, C4<0>, C4<0>;
L_0x2aed8e0 .delay (20,20,20) L_0x2aed8e0/d;
L_0x2aeda80/d .functor NOT 1, L_0x2aed8e0, C4<0>, C4<0>, C4<0>;
L_0x2aeda80 .delay (10,10,10) L_0x2aeda80/d;
v0x29e76d0_0 .net "and_in0ncom", 0 0, L_0x2aed7f0; 1 drivers
v0x29e7750_0 .net "and_in1com", 0 0, L_0x2aed4b0; 1 drivers
v0x29e77d0_0 .alias "in0", 0 0, v0x29e7f00_0;
v0x29e7870_0 .alias "in1", 0 0, v0x29e7e00_0;
v0x29e78f0_0 .net "nand_in0ncom", 0 0, L_0x2aed6a0; 1 drivers
v0x29e7990_0 .net "nand_in1com", 0 0, L_0x2aed3f0; 1 drivers
v0x29e7a70_0 .net "ncom", 0 0, L_0x2aed5e0; 1 drivers
v0x29e7b10_0 .net "nor_wire", 0 0, L_0x2aed8e0; 1 drivers
v0x29e7bb0_0 .alias "result", 0 0, v0x29c0370_0;
v0x29e7c80_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29e6a50 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29e43a0;
 .timescale 0 0;
L_0x2aedbb0/d .functor NOR 1, L_0x2aeafa0, L_0x2aeb040, C4<0>, C4<0>;
L_0x2aedbb0 .delay (20,20,20) L_0x2aedbb0/d;
L_0x2aedce0/d .functor NOT 1, L_0x2aedbb0, C4<0>, C4<0>, C4<0>;
L_0x2aedce0 .delay (10,10,10) L_0x2aedce0/d;
v0x29e71d0_0 .alias "a", 0 0, v0x29ea390_0;
v0x29e7250_0 .alias "b", 0 0, v0x29ea410_0;
v0x29e72f0_0 .net "nor_ab", 0 0, L_0x2aedbb0; 1 drivers
v0x29e7370_0 .net "or_ab", 0 0, L_0x2aedce0; 1 drivers
v0x29e73f0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29e7470_0 .alias "result", 0 0, v0x29eae40_0;
S_0x29e6b40 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29e6a50;
 .timescale 0 0;
L_0x2aede30/d .functor NAND 1, L_0x2aedce0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2aede30 .delay (20,20,20) L_0x2aede30/d;
L_0x2aedef0/d .functor NOT 1, L_0x2aede30, C4<0>, C4<0>, C4<0>;
L_0x2aedef0 .delay (10,10,10) L_0x2aedef0/d;
L_0x2aee020/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aee020 .delay (10,10,10) L_0x2aee020/d;
L_0x2aee0e0/d .functor NAND 1, L_0x2aedbb0, L_0x2aee020, C4<1>, C4<1>;
L_0x2aee0e0 .delay (20,20,20) L_0x2aee0e0/d;
L_0x2aee230/d .functor NOT 1, L_0x2aee0e0, C4<0>, C4<0>, C4<0>;
L_0x2aee230 .delay (10,10,10) L_0x2aee230/d;
L_0x2aee320/d .functor NOR 1, L_0x2aee230, L_0x2aedef0, C4<0>, C4<0>;
L_0x2aee320 .delay (20,20,20) L_0x2aee320/d;
L_0x2aee4c0/d .functor NOT 1, L_0x2aee320, C4<0>, C4<0>, C4<0>;
L_0x2aee4c0 .delay (10,10,10) L_0x2aee4c0/d;
v0x29e6c30_0 .net "and_in0ncom", 0 0, L_0x2aee230; 1 drivers
v0x29e6cb0_0 .net "and_in1com", 0 0, L_0x2aedef0; 1 drivers
v0x29e6d30_0 .alias "in0", 0 0, v0x29e72f0_0;
v0x29e6db0_0 .alias "in1", 0 0, v0x29e7370_0;
v0x29e6e30_0 .net "nand_in0ncom", 0 0, L_0x2aee0e0; 1 drivers
v0x29e6eb0_0 .net "nand_in1com", 0 0, L_0x2aede30; 1 drivers
v0x29e6f30_0 .net "ncom", 0 0, L_0x2aee020; 1 drivers
v0x29e6fb0_0 .net "nor_wire", 0 0, L_0x2aee320; 1 drivers
v0x29e7080_0 .alias "result", 0 0, v0x29eae40_0;
v0x29e7150_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29e4490 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29e43a0;
 .timescale 0 0;
v0x29e62a0_0 .alias "in0", 0 0, v0x29c0260_0;
v0x29e6350_0 .alias "in1", 0 0, v0x29eaf50_0;
v0x29e6400_0 .alias "in2", 0 0, v0x29c0370_0;
v0x29e64b0_0 .alias "in3", 0 0, v0x29eae40_0;
v0x29e6590_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29e6640_0 .alias "result", 0 0, v0x29c00b0_0;
v0x29e66c0_0 .net "sel0", 0 0, L_0x2af05e0; 1 drivers
v0x29e6740_0 .net "sel1", 0 0, L_0x2af0680; 1 drivers
v0x29e67c0_0 .net "sel2", 0 0, L_0x2af07b0; 1 drivers
v0x29e6870_0 .net "w0", 0 0, L_0x2aeec80; 1 drivers
v0x29e6950_0 .net "w1", 0 0, L_0x2aef400; 1 drivers
v0x29e69d0_0 .net "w2", 0 0, L_0x2aefc50; 1 drivers
S_0x29e5b50 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29e4490;
 .timescale 0 0;
L_0x2aee5f0/d .functor NAND 1, L_0x2aed020, L_0x2af05e0, C4<1>, C4<1>;
L_0x2aee5f0 .delay (20,20,20) L_0x2aee5f0/d;
L_0x2aee6b0/d .functor NOT 1, L_0x2aee5f0, C4<0>, C4<0>, C4<0>;
L_0x2aee6b0 .delay (10,10,10) L_0x2aee6b0/d;
L_0x2aee7e0/d .functor NOT 1, L_0x2af05e0, C4<0>, C4<0>, C4<0>;
L_0x2aee7e0 .delay (10,10,10) L_0x2aee7e0/d;
L_0x2aee930/d .functor NAND 1, L_0x2aec320, L_0x2aee7e0, C4<1>, C4<1>;
L_0x2aee930 .delay (20,20,20) L_0x2aee930/d;
L_0x2aee9f0/d .functor NOT 1, L_0x2aee930, C4<0>, C4<0>, C4<0>;
L_0x2aee9f0 .delay (10,10,10) L_0x2aee9f0/d;
L_0x2aeeae0/d .functor NOR 1, L_0x2aee9f0, L_0x2aee6b0, C4<0>, C4<0>;
L_0x2aeeae0 .delay (20,20,20) L_0x2aeeae0/d;
L_0x2aeec80/d .functor NOT 1, L_0x2aeeae0, C4<0>, C4<0>, C4<0>;
L_0x2aeec80 .delay (10,10,10) L_0x2aeec80/d;
v0x29e5c40_0 .net "and_in0ncom", 0 0, L_0x2aee9f0; 1 drivers
v0x29e5d00_0 .net "and_in1com", 0 0, L_0x2aee6b0; 1 drivers
v0x29e5da0_0 .alias "in0", 0 0, v0x29c0260_0;
v0x29e5e40_0 .alias "in1", 0 0, v0x29eaf50_0;
v0x29e5ec0_0 .net "nand_in0ncom", 0 0, L_0x2aee930; 1 drivers
v0x29e5f60_0 .net "nand_in1com", 0 0, L_0x2aee5f0; 1 drivers
v0x29e6000_0 .net "ncom", 0 0, L_0x2aee7e0; 1 drivers
v0x29e60a0_0 .net "nor_wire", 0 0, L_0x2aeeae0; 1 drivers
v0x29e6140_0 .alias "result", 0 0, v0x29e6870_0;
v0x29e61c0_0 .alias "sel0", 0 0, v0x29e66c0_0;
S_0x29e5400 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29e4490;
 .timescale 0 0;
L_0x2aeedb0/d .functor NAND 1, L_0x2aee4c0, L_0x2af05e0, C4<1>, C4<1>;
L_0x2aeedb0 .delay (20,20,20) L_0x2aeedb0/d;
L_0x2aeee70/d .functor NOT 1, L_0x2aeedb0, C4<0>, C4<0>, C4<0>;
L_0x2aeee70 .delay (10,10,10) L_0x2aeee70/d;
L_0x2aeefa0/d .functor NOT 1, L_0x2af05e0, C4<0>, C4<0>, C4<0>;
L_0x2aeefa0 .delay (10,10,10) L_0x2aeefa0/d;
L_0x2aef060/d .functor NAND 1, L_0x2aeda80, L_0x2aeefa0, C4<1>, C4<1>;
L_0x2aef060 .delay (20,20,20) L_0x2aef060/d;
L_0x2aef170/d .functor NOT 1, L_0x2aef060, C4<0>, C4<0>, C4<0>;
L_0x2aef170 .delay (10,10,10) L_0x2aef170/d;
L_0x2aef260/d .functor NOR 1, L_0x2aef170, L_0x2aeee70, C4<0>, C4<0>;
L_0x2aef260 .delay (20,20,20) L_0x2aef260/d;
L_0x2aef400/d .functor NOT 1, L_0x2aef260, C4<0>, C4<0>, C4<0>;
L_0x2aef400 .delay (10,10,10) L_0x2aef400/d;
v0x29e54f0_0 .net "and_in0ncom", 0 0, L_0x2aef170; 1 drivers
v0x29e55b0_0 .net "and_in1com", 0 0, L_0x2aeee70; 1 drivers
v0x29e5650_0 .alias "in0", 0 0, v0x29c0370_0;
v0x29e56f0_0 .alias "in1", 0 0, v0x29eae40_0;
v0x29e5770_0 .net "nand_in0ncom", 0 0, L_0x2aef060; 1 drivers
v0x29e5810_0 .net "nand_in1com", 0 0, L_0x2aeedb0; 1 drivers
v0x29e58b0_0 .net "ncom", 0 0, L_0x2aeefa0; 1 drivers
v0x29e5950_0 .net "nor_wire", 0 0, L_0x2aef260; 1 drivers
v0x29e59f0_0 .alias "result", 0 0, v0x29e6950_0;
v0x29e5a70_0 .alias "sel0", 0 0, v0x29e66c0_0;
S_0x29e4cb0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29e4490;
 .timescale 0 0;
L_0x2aef530/d .functor NAND 1, L_0x2aef400, L_0x2af0680, C4<1>, C4<1>;
L_0x2aef530 .delay (20,20,20) L_0x2aef530/d;
L_0x2aef680/d .functor NOT 1, L_0x2aef530, C4<0>, C4<0>, C4<0>;
L_0x2aef680 .delay (10,10,10) L_0x2aef680/d;
L_0x2aef7b0/d .functor NOT 1, L_0x2af0680, C4<0>, C4<0>, C4<0>;
L_0x2aef7b0 .delay (10,10,10) L_0x2aef7b0/d;
L_0x2aef870/d .functor NAND 1, L_0x2aeec80, L_0x2aef7b0, C4<1>, C4<1>;
L_0x2aef870 .delay (20,20,20) L_0x2aef870/d;
L_0x2aef9c0/d .functor NOT 1, L_0x2aef870, C4<0>, C4<0>, C4<0>;
L_0x2aef9c0 .delay (10,10,10) L_0x2aef9c0/d;
L_0x2aefab0/d .functor NOR 1, L_0x2aef9c0, L_0x2aef680, C4<0>, C4<0>;
L_0x2aefab0 .delay (20,20,20) L_0x2aefab0/d;
L_0x2aefc50/d .functor NOT 1, L_0x2aefab0, C4<0>, C4<0>, C4<0>;
L_0x2aefc50 .delay (10,10,10) L_0x2aefc50/d;
v0x29e4da0_0 .net "and_in0ncom", 0 0, L_0x2aef9c0; 1 drivers
v0x29e4e60_0 .net "and_in1com", 0 0, L_0x2aef680; 1 drivers
v0x29e4f00_0 .alias "in0", 0 0, v0x29e6870_0;
v0x29e4fa0_0 .alias "in1", 0 0, v0x29e6950_0;
v0x29e5020_0 .net "nand_in0ncom", 0 0, L_0x2aef870; 1 drivers
v0x29e50c0_0 .net "nand_in1com", 0 0, L_0x2aef530; 1 drivers
v0x29e5160_0 .net "ncom", 0 0, L_0x2aef7b0; 1 drivers
v0x29e5200_0 .net "nor_wire", 0 0, L_0x2aefab0; 1 drivers
v0x29e52a0_0 .alias "result", 0 0, v0x29e69d0_0;
v0x29e5320_0 .alias "sel0", 0 0, v0x29e6740_0;
S_0x29e4580 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29e4490;
 .timescale 0 0;
L_0x2aefd80/d .functor NAND 1, C4<0>, L_0x2af07b0, C4<1>, C4<1>;
L_0x2aefd80 .delay (20,20,20) L_0x2aefd80/d;
L_0x2aefee0/d .functor NOT 1, L_0x2aefd80, C4<0>, C4<0>, C4<0>;
L_0x2aefee0 .delay (10,10,10) L_0x2aefee0/d;
L_0x2af0010/d .functor NOT 1, L_0x2af07b0, C4<0>, C4<0>, C4<0>;
L_0x2af0010 .delay (10,10,10) L_0x2af0010/d;
L_0x2af00d0/d .functor NAND 1, L_0x2aefc50, L_0x2af0010, C4<1>, C4<1>;
L_0x2af00d0 .delay (20,20,20) L_0x2af00d0/d;
L_0x2af0220/d .functor NOT 1, L_0x2af00d0, C4<0>, C4<0>, C4<0>;
L_0x2af0220 .delay (10,10,10) L_0x2af0220/d;
L_0x2af0310/d .functor NOR 1, L_0x2af0220, L_0x2aefee0, C4<0>, C4<0>;
L_0x2af0310 .delay (20,20,20) L_0x2af0310/d;
L_0x2af04b0/d .functor NOT 1, L_0x2af0310, C4<0>, C4<0>, C4<0>;
L_0x2af04b0 .delay (10,10,10) L_0x2af04b0/d;
v0x29e4670_0 .net "and_in0ncom", 0 0, L_0x2af0220; 1 drivers
v0x29e46f0_0 .net "and_in1com", 0 0, L_0x2aefee0; 1 drivers
v0x29e4790_0 .alias "in0", 0 0, v0x29e69d0_0;
v0x29e4830_0 .alias "in1", 0 0, v0x29e6590_0;
v0x29e48b0_0 .net "nand_in0ncom", 0 0, L_0x2af00d0; 1 drivers
v0x29e4950_0 .net "nand_in1com", 0 0, L_0x2aefd80; 1 drivers
v0x29e4a30_0 .net "ncom", 0 0, L_0x2af0010; 1 drivers
v0x29e4ad0_0 .net "nor_wire", 0 0, L_0x2af0310; 1 drivers
v0x29e4b70_0 .alias "result", 0 0, v0x29c00b0_0;
v0x29e4c10_0 .alias "sel0", 0 0, v0x29e67c0_0;
S_0x29dd8f0 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29dc2e8 .param/l "i" 2 105, +C4<010011>;
S_0x29dda20 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29dd8f0;
 .timescale 0 0;
L_0x2af0d50/d .functor NOT 1, L_0x2af0b10, C4<0>, C4<0>, C4<0>;
L_0x2af0d50 .delay (10,10,10) L_0x2af0d50/d;
v0x29e3770_0 .net "carryin", 0 0, L_0x2af0bb0; 1 drivers
v0x29e3810_0 .net "carryout", 0 0, L_0x2af25c0; 1 drivers
v0x29e3890_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29e3910_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29e3990_0 .net "notB", 0 0, L_0x2af0d50; 1 drivers
v0x29e3a10_0 .net "operandA", 0 0, L_0x2af0a70; 1 drivers
v0x29e3a90_0 .net "operandB", 0 0, L_0x2af0b10; 1 drivers
v0x29e3ba0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29e3c20_0 .net "result", 0 0, L_0x2af60b0; 1 drivers
v0x29e3cf0_0 .net "trueB", 0 0, L_0x2af1400; 1 drivers
v0x29e3dd0_0 .net "wAddSub", 0 0, L_0x2af1f20; 1 drivers
v0x29e3ee0_0 .net "wNandAnd", 0 0, L_0x2af3680; 1 drivers
v0x29e4060_0 .net "wNorOr", 0 0, L_0x2af40c0; 1 drivers
v0x29e4170_0 .net "wXor", 0 0, L_0x2af2c20; 1 drivers
L_0x2af61e0 .part v0x2a6b7d0_0, 0, 1;
L_0x2af6280 .part v0x2a6b7d0_0, 1, 1;
L_0x2af63b0 .part v0x2a6b7d0_0, 2, 1;
S_0x29e2fa0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29dda20;
 .timescale 0 0;
L_0x2af0e30/d .functor NAND 1, L_0x2af0d50, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2af0e30 .delay (20,20,20) L_0x2af0e30/d;
L_0x2af0f10/d .functor NOT 1, L_0x2af0e30, C4<0>, C4<0>, C4<0>;
L_0x2af0f10 .delay (10,10,10) L_0x2af0f10/d;
L_0x2af0ff0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2af0ff0 .delay (10,10,10) L_0x2af0ff0/d;
L_0x2af10b0/d .functor NAND 1, L_0x2af0b10, L_0x2af0ff0, C4<1>, C4<1>;
L_0x2af10b0 .delay (20,20,20) L_0x2af10b0/d;
L_0x2af1170/d .functor NOT 1, L_0x2af10b0, C4<0>, C4<0>, C4<0>;
L_0x2af1170 .delay (10,10,10) L_0x2af1170/d;
L_0x2af1260/d .functor NOR 1, L_0x2af1170, L_0x2af0f10, C4<0>, C4<0>;
L_0x2af1260 .delay (20,20,20) L_0x2af1260/d;
L_0x2af1400/d .functor NOT 1, L_0x2af1260, C4<0>, C4<0>, C4<0>;
L_0x2af1400 .delay (10,10,10) L_0x2af1400/d;
v0x29e3090_0 .net "and_in0ncom", 0 0, L_0x2af1170; 1 drivers
v0x29e3150_0 .net "and_in1com", 0 0, L_0x2af0f10; 1 drivers
v0x29e31f0_0 .alias "in0", 0 0, v0x29e3a90_0;
v0x29e3270_0 .alias "in1", 0 0, v0x29e3990_0;
v0x29e32f0_0 .net "nand_in0ncom", 0 0, L_0x2af10b0; 1 drivers
v0x29e3390_0 .net "nand_in1com", 0 0, L_0x2af0e30; 1 drivers
v0x29e3430_0 .net "ncom", 0 0, L_0x2af0ff0; 1 drivers
v0x29e34d0_0 .net "nor_wire", 0 0, L_0x2af1260; 1 drivers
v0x29e35c0_0 .alias "result", 0 0, v0x29e3cf0_0;
v0x29e3690_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29e1cb0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29dda20;
 .timescale 0 0;
L_0x2af2030/d .functor NAND 1, L_0x2af0a70, L_0x2af1400, C4<1>, C4<1>;
L_0x2af2030 .delay (20,20,20) L_0x2af2030/d;
L_0x2af21a0/d .functor NOT 1, L_0x2af2030, C4<0>, C4<0>, C4<0>;
L_0x2af21a0 .delay (10,10,10) L_0x2af21a0/d;
L_0x2af22b0/d .functor NAND 1, L_0x2af0bb0, L_0x2af1980, C4<1>, C4<1>;
L_0x2af22b0 .delay (20,20,20) L_0x2af22b0/d;
L_0x2af2370/d .functor NOT 1, L_0x2af22b0, C4<0>, C4<0>, C4<0>;
L_0x2af2370 .delay (10,10,10) L_0x2af2370/d;
L_0x2af2480/d .functor NOR 1, L_0x2af2370, L_0x2af21a0, C4<0>, C4<0>;
L_0x2af2480 .delay (20,20,20) L_0x2af2480/d;
L_0x2af25c0/d .functor NOT 1, L_0x2af2480, C4<0>, C4<0>, C4<0>;
L_0x2af25c0 .delay (10,10,10) L_0x2af25c0/d;
v0x29e2890_0 .alias "a", 0 0, v0x29e3a10_0;
v0x29e29a0_0 .net "and_ab", 0 0, L_0x2af21a0; 1 drivers
v0x29e2a40_0 .net "and_xor_ab_c", 0 0, L_0x2af2370; 1 drivers
v0x29e2ae0_0 .alias "b", 0 0, v0x29e3cf0_0;
v0x29e2b60_0 .alias "carryin", 0 0, v0x29e3770_0;
v0x29e2be0_0 .alias "carryout", 0 0, v0x29e3810_0;
v0x29e2ca0_0 .net "nand_ab", 0 0, L_0x2af2030; 1 drivers
v0x29e2d20_0 .net "nand_xor_ab_c", 0 0, L_0x2af22b0; 1 drivers
v0x29e2da0_0 .net "nco", 0 0, L_0x2af2480; 1 drivers
v0x29e2e40_0 .alias "sum", 0 0, v0x29e3dd0_0;
v0x29e2f20_0 .net "xor_ab", 0 0, L_0x2af1980; 1 drivers
S_0x29e2340 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29e1cb0;
 .timescale 0 0;
L_0x2af1570/d .functor NAND 1, L_0x2af0a70, L_0x2af1400, C4<1>, C4<1>;
L_0x2af1570 .delay (20,20,20) L_0x2af1570/d;
L_0x2af1630/d .functor NOR 1, L_0x2af0a70, L_0x2af1400, C4<0>, C4<0>;
L_0x2af1630 .delay (20,20,20) L_0x2af1630/d;
L_0x2af1710/d .functor NOT 1, L_0x2af1630, C4<0>, C4<0>, C4<0>;
L_0x2af1710 .delay (10,10,10) L_0x2af1710/d;
L_0x2af1820/d .functor NAND 1, L_0x2af1710, L_0x2af1570, C4<1>, C4<1>;
L_0x2af1820 .delay (20,20,20) L_0x2af1820/d;
L_0x2af1980/d .functor NOT 1, L_0x2af1820, C4<0>, C4<0>, C4<0>;
L_0x2af1980 .delay (10,10,10) L_0x2af1980/d;
v0x29e2430_0 .alias "a", 0 0, v0x29e3a10_0;
v0x29e24d0_0 .alias "b", 0 0, v0x29e3cf0_0;
v0x29e2570_0 .net "nand_ab", 0 0, L_0x2af1570; 1 drivers
v0x29e2610_0 .net "nor_ab", 0 0, L_0x2af1630; 1 drivers
v0x29e2690_0 .net "nxor_ab", 0 0, L_0x2af1820; 1 drivers
v0x29e2730_0 .net "or_ab", 0 0, L_0x2af1710; 1 drivers
v0x29e2810_0 .alias "result", 0 0, v0x29e2f20_0;
S_0x29e1da0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29e1cb0;
 .timescale 0 0;
L_0x2af1a90/d .functor NAND 1, L_0x2af1980, L_0x2af0bb0, C4<1>, C4<1>;
L_0x2af1a90 .delay (20,20,20) L_0x2af1a90/d;
L_0x2af1be0/d .functor NOR 1, L_0x2af1980, L_0x2af0bb0, C4<0>, C4<0>;
L_0x2af1be0 .delay (20,20,20) L_0x2af1be0/d;
L_0x2af1d50/d .functor NOT 1, L_0x2af1be0, C4<0>, C4<0>, C4<0>;
L_0x2af1d50 .delay (10,10,10) L_0x2af1d50/d;
L_0x2af1e10/d .functor NAND 1, L_0x2af1d50, L_0x2af1a90, C4<1>, C4<1>;
L_0x2af1e10 .delay (20,20,20) L_0x2af1e10/d;
L_0x2af1f20/d .functor NOT 1, L_0x2af1e10, C4<0>, C4<0>, C4<0>;
L_0x2af1f20 .delay (10,10,10) L_0x2af1f20/d;
v0x29e1e90_0 .alias "a", 0 0, v0x29e2f20_0;
v0x29e1f30_0 .alias "b", 0 0, v0x29e3770_0;
v0x29e1fd0_0 .net "nand_ab", 0 0, L_0x2af1a90; 1 drivers
v0x29e2070_0 .net "nor_ab", 0 0, L_0x2af1be0; 1 drivers
v0x29e20f0_0 .net "nxor_ab", 0 0, L_0x2af1e10; 1 drivers
v0x29e2190_0 .net "or_ab", 0 0, L_0x2af1d50; 1 drivers
v0x29e2270_0 .alias "result", 0 0, v0x29e3dd0_0;
S_0x29e1760 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29dda20;
 .timescale 0 0;
L_0x2af2780/d .functor NAND 1, L_0x2af0a70, L_0x2af0b10, C4<1>, C4<1>;
L_0x2af2780 .delay (20,20,20) L_0x2af2780/d;
L_0x2af2840/d .functor NOR 1, L_0x2af0a70, L_0x2af0b10, C4<0>, C4<0>;
L_0x2af2840 .delay (20,20,20) L_0x2af2840/d;
L_0x2af29d0/d .functor NOT 1, L_0x2af2840, C4<0>, C4<0>, C4<0>;
L_0x2af29d0 .delay (10,10,10) L_0x2af29d0/d;
L_0x2af2ac0/d .functor NAND 1, L_0x2af29d0, L_0x2af2780, C4<1>, C4<1>;
L_0x2af2ac0 .delay (20,20,20) L_0x2af2ac0/d;
L_0x2af2c20/d .functor NOT 1, L_0x2af2ac0, C4<0>, C4<0>, C4<0>;
L_0x2af2c20 .delay (10,10,10) L_0x2af2c20/d;
v0x29e1850_0 .alias "a", 0 0, v0x29e3a10_0;
v0x29e18d0_0 .alias "b", 0 0, v0x29e3a90_0;
v0x29e19a0_0 .net "nand_ab", 0 0, L_0x2af2780; 1 drivers
v0x29e1a20_0 .net "nor_ab", 0 0, L_0x2af2840; 1 drivers
v0x29e1aa0_0 .net "nxor_ab", 0 0, L_0x2af2ac0; 1 drivers
v0x29e1b20_0 .net "or_ab", 0 0, L_0x2af29d0; 1 drivers
v0x29e1be0_0 .alias "result", 0 0, v0x29e4170_0;
S_0x29e0b70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29dda20;
 .timescale 0 0;
L_0x2af2d70/d .functor NAND 1, L_0x2af0a70, L_0x2af0b10, C4<1>, C4<1>;
L_0x2af2d70 .delay (20,20,20) L_0x2af2d70/d;
L_0x2af2ea0/d .functor NOT 1, L_0x2af2d70, C4<0>, C4<0>, C4<0>;
L_0x2af2ea0 .delay (10,10,10) L_0x2af2ea0/d;
v0x29e13e0_0 .alias "a", 0 0, v0x29e3a10_0;
v0x29e1480_0 .net "and_ab", 0 0, L_0x2af2ea0; 1 drivers
v0x29e1500_0 .alias "b", 0 0, v0x29e3a90_0;
v0x29e1580_0 .net "nand_ab", 0 0, L_0x2af2d70; 1 drivers
v0x29e1660_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29e16e0_0 .alias "result", 0 0, v0x29e3ee0_0;
S_0x29e0c60 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29e0b70;
 .timescale 0 0;
L_0x2af2ff0/d .functor NAND 1, L_0x2af2ea0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2af2ff0 .delay (20,20,20) L_0x2af2ff0/d;
L_0x2af30b0/d .functor NOT 1, L_0x2af2ff0, C4<0>, C4<0>, C4<0>;
L_0x2af30b0 .delay (10,10,10) L_0x2af30b0/d;
L_0x2af31e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2af31e0 .delay (10,10,10) L_0x2af31e0/d;
L_0x2af32a0/d .functor NAND 1, L_0x2af2d70, L_0x2af31e0, C4<1>, C4<1>;
L_0x2af32a0 .delay (20,20,20) L_0x2af32a0/d;
L_0x2af33f0/d .functor NOT 1, L_0x2af32a0, C4<0>, C4<0>, C4<0>;
L_0x2af33f0 .delay (10,10,10) L_0x2af33f0/d;
L_0x2af34e0/d .functor NOR 1, L_0x2af33f0, L_0x2af30b0, C4<0>, C4<0>;
L_0x2af34e0 .delay (20,20,20) L_0x2af34e0/d;
L_0x2af3680/d .functor NOT 1, L_0x2af34e0, C4<0>, C4<0>, C4<0>;
L_0x2af3680 .delay (10,10,10) L_0x2af3680/d;
v0x29e0d50_0 .net "and_in0ncom", 0 0, L_0x2af33f0; 1 drivers
v0x29e0dd0_0 .net "and_in1com", 0 0, L_0x2af30b0; 1 drivers
v0x29e0e50_0 .alias "in0", 0 0, v0x29e1580_0;
v0x29e0ef0_0 .alias "in1", 0 0, v0x29e1480_0;
v0x29e0f70_0 .net "nand_in0ncom", 0 0, L_0x2af32a0; 1 drivers
v0x29e1010_0 .net "nand_in1com", 0 0, L_0x2af2ff0; 1 drivers
v0x29e10f0_0 .net "ncom", 0 0, L_0x2af31e0; 1 drivers
v0x29e1190_0 .net "nor_wire", 0 0, L_0x2af34e0; 1 drivers
v0x29e1230_0 .alias "result", 0 0, v0x29e3ee0_0;
v0x29e1300_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29e00d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29dda20;
 .timescale 0 0;
L_0x2af37b0/d .functor NOR 1, L_0x2af0a70, L_0x2af0b10, C4<0>, C4<0>;
L_0x2af37b0 .delay (20,20,20) L_0x2af37b0/d;
L_0x2af38e0/d .functor NOT 1, L_0x2af37b0, C4<0>, C4<0>, C4<0>;
L_0x2af38e0 .delay (10,10,10) L_0x2af38e0/d;
v0x29e0850_0 .alias "a", 0 0, v0x29e3a10_0;
v0x29e08d0_0 .alias "b", 0 0, v0x29e3a90_0;
v0x29e0970_0 .net "nor_ab", 0 0, L_0x2af37b0; 1 drivers
v0x29e09f0_0 .net "or_ab", 0 0, L_0x2af38e0; 1 drivers
v0x29e0a70_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29e0af0_0 .alias "result", 0 0, v0x29e4060_0;
S_0x29e01c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29e00d0;
 .timescale 0 0;
L_0x2af3a30/d .functor NAND 1, L_0x2af38e0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2af3a30 .delay (20,20,20) L_0x2af3a30/d;
L_0x2af3af0/d .functor NOT 1, L_0x2af3a30, C4<0>, C4<0>, C4<0>;
L_0x2af3af0 .delay (10,10,10) L_0x2af3af0/d;
L_0x2af3c20/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2af3c20 .delay (10,10,10) L_0x2af3c20/d;
L_0x2af3ce0/d .functor NAND 1, L_0x2af37b0, L_0x2af3c20, C4<1>, C4<1>;
L_0x2af3ce0 .delay (20,20,20) L_0x2af3ce0/d;
L_0x2af3e30/d .functor NOT 1, L_0x2af3ce0, C4<0>, C4<0>, C4<0>;
L_0x2af3e30 .delay (10,10,10) L_0x2af3e30/d;
L_0x2af3f20/d .functor NOR 1, L_0x2af3e30, L_0x2af3af0, C4<0>, C4<0>;
L_0x2af3f20 .delay (20,20,20) L_0x2af3f20/d;
L_0x2af40c0/d .functor NOT 1, L_0x2af3f20, C4<0>, C4<0>, C4<0>;
L_0x2af40c0 .delay (10,10,10) L_0x2af40c0/d;
v0x29e02b0_0 .net "and_in0ncom", 0 0, L_0x2af3e30; 1 drivers
v0x29e0330_0 .net "and_in1com", 0 0, L_0x2af3af0; 1 drivers
v0x29e03b0_0 .alias "in0", 0 0, v0x29e0970_0;
v0x29e0430_0 .alias "in1", 0 0, v0x29e09f0_0;
v0x29e04b0_0 .net "nand_in0ncom", 0 0, L_0x2af3ce0; 1 drivers
v0x29e0530_0 .net "nand_in1com", 0 0, L_0x2af3a30; 1 drivers
v0x29e05b0_0 .net "ncom", 0 0, L_0x2af3c20; 1 drivers
v0x29e0630_0 .net "nor_wire", 0 0, L_0x2af3f20; 1 drivers
v0x29e0700_0 .alias "result", 0 0, v0x29e4060_0;
v0x29e07d0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29ddb10 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29dda20;
 .timescale 0 0;
v0x29df920_0 .alias "in0", 0 0, v0x29e3dd0_0;
v0x29df9d0_0 .alias "in1", 0 0, v0x29e4170_0;
v0x29dfa80_0 .alias "in2", 0 0, v0x29e3ee0_0;
v0x29dfb30_0 .alias "in3", 0 0, v0x29e4060_0;
v0x29dfc10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29dfcc0_0 .alias "result", 0 0, v0x29e3c20_0;
v0x29dfd40_0 .net "sel0", 0 0, L_0x2af61e0; 1 drivers
v0x29dfdc0_0 .net "sel1", 0 0, L_0x2af6280; 1 drivers
v0x29dfe40_0 .net "sel2", 0 0, L_0x2af63b0; 1 drivers
v0x29dfef0_0 .net "w0", 0 0, L_0x2af4880; 1 drivers
v0x29dffd0_0 .net "w1", 0 0, L_0x2af5000; 1 drivers
v0x29e0050_0 .net "w2", 0 0, L_0x2af5850; 1 drivers
S_0x29df1d0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29ddb10;
 .timescale 0 0;
L_0x2af41f0/d .functor NAND 1, L_0x2af2c20, L_0x2af61e0, C4<1>, C4<1>;
L_0x2af41f0 .delay (20,20,20) L_0x2af41f0/d;
L_0x2af42b0/d .functor NOT 1, L_0x2af41f0, C4<0>, C4<0>, C4<0>;
L_0x2af42b0 .delay (10,10,10) L_0x2af42b0/d;
L_0x2af43e0/d .functor NOT 1, L_0x2af61e0, C4<0>, C4<0>, C4<0>;
L_0x2af43e0 .delay (10,10,10) L_0x2af43e0/d;
L_0x2af4530/d .functor NAND 1, L_0x2af1f20, L_0x2af43e0, C4<1>, C4<1>;
L_0x2af4530 .delay (20,20,20) L_0x2af4530/d;
L_0x2af45f0/d .functor NOT 1, L_0x2af4530, C4<0>, C4<0>, C4<0>;
L_0x2af45f0 .delay (10,10,10) L_0x2af45f0/d;
L_0x2af46e0/d .functor NOR 1, L_0x2af45f0, L_0x2af42b0, C4<0>, C4<0>;
L_0x2af46e0 .delay (20,20,20) L_0x2af46e0/d;
L_0x2af4880/d .functor NOT 1, L_0x2af46e0, C4<0>, C4<0>, C4<0>;
L_0x2af4880 .delay (10,10,10) L_0x2af4880/d;
v0x29df2c0_0 .net "and_in0ncom", 0 0, L_0x2af45f0; 1 drivers
v0x29df380_0 .net "and_in1com", 0 0, L_0x2af42b0; 1 drivers
v0x29df420_0 .alias "in0", 0 0, v0x29e3dd0_0;
v0x29df4c0_0 .alias "in1", 0 0, v0x29e4170_0;
v0x29df540_0 .net "nand_in0ncom", 0 0, L_0x2af4530; 1 drivers
v0x29df5e0_0 .net "nand_in1com", 0 0, L_0x2af41f0; 1 drivers
v0x29df680_0 .net "ncom", 0 0, L_0x2af43e0; 1 drivers
v0x29df720_0 .net "nor_wire", 0 0, L_0x2af46e0; 1 drivers
v0x29df7c0_0 .alias "result", 0 0, v0x29dfef0_0;
v0x29df840_0 .alias "sel0", 0 0, v0x29dfd40_0;
S_0x29dea80 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29ddb10;
 .timescale 0 0;
L_0x2af49b0/d .functor NAND 1, L_0x2af40c0, L_0x2af61e0, C4<1>, C4<1>;
L_0x2af49b0 .delay (20,20,20) L_0x2af49b0/d;
L_0x2af4a70/d .functor NOT 1, L_0x2af49b0, C4<0>, C4<0>, C4<0>;
L_0x2af4a70 .delay (10,10,10) L_0x2af4a70/d;
L_0x2af4ba0/d .functor NOT 1, L_0x2af61e0, C4<0>, C4<0>, C4<0>;
L_0x2af4ba0 .delay (10,10,10) L_0x2af4ba0/d;
L_0x2af4c60/d .functor NAND 1, L_0x2af3680, L_0x2af4ba0, C4<1>, C4<1>;
L_0x2af4c60 .delay (20,20,20) L_0x2af4c60/d;
L_0x2af4d70/d .functor NOT 1, L_0x2af4c60, C4<0>, C4<0>, C4<0>;
L_0x2af4d70 .delay (10,10,10) L_0x2af4d70/d;
L_0x2af4e60/d .functor NOR 1, L_0x2af4d70, L_0x2af4a70, C4<0>, C4<0>;
L_0x2af4e60 .delay (20,20,20) L_0x2af4e60/d;
L_0x2af5000/d .functor NOT 1, L_0x2af4e60, C4<0>, C4<0>, C4<0>;
L_0x2af5000 .delay (10,10,10) L_0x2af5000/d;
v0x29deb70_0 .net "and_in0ncom", 0 0, L_0x2af4d70; 1 drivers
v0x29dec30_0 .net "and_in1com", 0 0, L_0x2af4a70; 1 drivers
v0x29decd0_0 .alias "in0", 0 0, v0x29e3ee0_0;
v0x29ded70_0 .alias "in1", 0 0, v0x29e4060_0;
v0x29dedf0_0 .net "nand_in0ncom", 0 0, L_0x2af4c60; 1 drivers
v0x29dee90_0 .net "nand_in1com", 0 0, L_0x2af49b0; 1 drivers
v0x29def30_0 .net "ncom", 0 0, L_0x2af4ba0; 1 drivers
v0x29defd0_0 .net "nor_wire", 0 0, L_0x2af4e60; 1 drivers
v0x29df070_0 .alias "result", 0 0, v0x29dffd0_0;
v0x29df0f0_0 .alias "sel0", 0 0, v0x29dfd40_0;
S_0x29de330 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29ddb10;
 .timescale 0 0;
L_0x2af5130/d .functor NAND 1, L_0x2af5000, L_0x2af6280, C4<1>, C4<1>;
L_0x2af5130 .delay (20,20,20) L_0x2af5130/d;
L_0x2af5280/d .functor NOT 1, L_0x2af5130, C4<0>, C4<0>, C4<0>;
L_0x2af5280 .delay (10,10,10) L_0x2af5280/d;
L_0x2af53b0/d .functor NOT 1, L_0x2af6280, C4<0>, C4<0>, C4<0>;
L_0x2af53b0 .delay (10,10,10) L_0x2af53b0/d;
L_0x2af5470/d .functor NAND 1, L_0x2af4880, L_0x2af53b0, C4<1>, C4<1>;
L_0x2af5470 .delay (20,20,20) L_0x2af5470/d;
L_0x2af55c0/d .functor NOT 1, L_0x2af5470, C4<0>, C4<0>, C4<0>;
L_0x2af55c0 .delay (10,10,10) L_0x2af55c0/d;
L_0x2af56b0/d .functor NOR 1, L_0x2af55c0, L_0x2af5280, C4<0>, C4<0>;
L_0x2af56b0 .delay (20,20,20) L_0x2af56b0/d;
L_0x2af5850/d .functor NOT 1, L_0x2af56b0, C4<0>, C4<0>, C4<0>;
L_0x2af5850 .delay (10,10,10) L_0x2af5850/d;
v0x29de420_0 .net "and_in0ncom", 0 0, L_0x2af55c0; 1 drivers
v0x29de4e0_0 .net "and_in1com", 0 0, L_0x2af5280; 1 drivers
v0x29de580_0 .alias "in0", 0 0, v0x29dfef0_0;
v0x29de620_0 .alias "in1", 0 0, v0x29dffd0_0;
v0x29de6a0_0 .net "nand_in0ncom", 0 0, L_0x2af5470; 1 drivers
v0x29de740_0 .net "nand_in1com", 0 0, L_0x2af5130; 1 drivers
v0x29de7e0_0 .net "ncom", 0 0, L_0x2af53b0; 1 drivers
v0x29de880_0 .net "nor_wire", 0 0, L_0x2af56b0; 1 drivers
v0x29de920_0 .alias "result", 0 0, v0x29e0050_0;
v0x29de9a0_0 .alias "sel0", 0 0, v0x29dfdc0_0;
S_0x29ddc00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29ddb10;
 .timescale 0 0;
L_0x2af5980/d .functor NAND 1, C4<0>, L_0x2af63b0, C4<1>, C4<1>;
L_0x2af5980 .delay (20,20,20) L_0x2af5980/d;
L_0x2af5ae0/d .functor NOT 1, L_0x2af5980, C4<0>, C4<0>, C4<0>;
L_0x2af5ae0 .delay (10,10,10) L_0x2af5ae0/d;
L_0x2af5c10/d .functor NOT 1, L_0x2af63b0, C4<0>, C4<0>, C4<0>;
L_0x2af5c10 .delay (10,10,10) L_0x2af5c10/d;
L_0x2af5cd0/d .functor NAND 1, L_0x2af5850, L_0x2af5c10, C4<1>, C4<1>;
L_0x2af5cd0 .delay (20,20,20) L_0x2af5cd0/d;
L_0x2af5e20/d .functor NOT 1, L_0x2af5cd0, C4<0>, C4<0>, C4<0>;
L_0x2af5e20 .delay (10,10,10) L_0x2af5e20/d;
L_0x2af5f10/d .functor NOR 1, L_0x2af5e20, L_0x2af5ae0, C4<0>, C4<0>;
L_0x2af5f10 .delay (20,20,20) L_0x2af5f10/d;
L_0x2af60b0/d .functor NOT 1, L_0x2af5f10, C4<0>, C4<0>, C4<0>;
L_0x2af60b0 .delay (10,10,10) L_0x2af60b0/d;
v0x29ddcf0_0 .net "and_in0ncom", 0 0, L_0x2af5e20; 1 drivers
v0x29ddd70_0 .net "and_in1com", 0 0, L_0x2af5ae0; 1 drivers
v0x29dde10_0 .alias "in0", 0 0, v0x29e0050_0;
v0x29ddeb0_0 .alias "in1", 0 0, v0x29dfc10_0;
v0x29ddf30_0 .net "nand_in0ncom", 0 0, L_0x2af5cd0; 1 drivers
v0x29ddfd0_0 .net "nand_in1com", 0 0, L_0x2af5980; 1 drivers
v0x29de0b0_0 .net "ncom", 0 0, L_0x2af5c10; 1 drivers
v0x29de150_0 .net "nor_wire", 0 0, L_0x2af5f10; 1 drivers
v0x29de1f0_0 .alias "result", 0 0, v0x29e3c20_0;
v0x29de290_0 .alias "sel0", 0 0, v0x29dfe40_0;
S_0x29d6f10 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29d5948 .param/l "i" 2 105, +C4<010100>;
S_0x29d7040 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29d6f10;
 .timescale 0 0;
L_0x2af0c50/d .functor NOT 1, L_0x2af6830, C4<0>, C4<0>, C4<0>;
L_0x2af0c50 .delay (10,10,10) L_0x2af0c50/d;
v0x29dcdf0_0 .net "carryin", 0 0, L_0x2af68d0; 1 drivers
v0x29dce90_0 .net "carryout", 0 0, L_0x2af8180; 1 drivers
v0x29dcf10_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29dcf90_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29dd010_0 .net "notB", 0 0, L_0x2af0c50; 1 drivers
v0x29dd090_0 .net "operandA", 0 0, L_0x2af6790; 1 drivers
v0x29dd110_0 .net "operandB", 0 0, L_0x2af6830; 1 drivers
v0x29dd220_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29dd2a0_0 .net "result", 0 0, L_0x2afbc70; 1 drivers
v0x29dd370_0 .net "trueB", 0 0, L_0x2af6fc0; 1 drivers
v0x29dd450_0 .net "wAddSub", 0 0, L_0x2af7ae0; 1 drivers
v0x29dd560_0 .net "wNandAnd", 0 0, L_0x2af9240; 1 drivers
v0x29dd6e0_0 .net "wNorOr", 0 0, L_0x2af9c80; 1 drivers
v0x29dd7f0_0 .net "wXor", 0 0, L_0x2af87e0; 1 drivers
L_0x2afbda0 .part v0x2a6b7d0_0, 0, 1;
L_0x2afbe40 .part v0x2a6b7d0_0, 1, 1;
L_0x2afbf70 .part v0x2a6b7d0_0, 2, 1;
S_0x29dc620 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29d7040;
 .timescale 0 0;
L_0x2af69f0/d .functor NAND 1, L_0x2af0c50, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2af69f0 .delay (20,20,20) L_0x2af69f0/d;
L_0x2af6ad0/d .functor NOT 1, L_0x2af69f0, C4<0>, C4<0>, C4<0>;
L_0x2af6ad0 .delay (10,10,10) L_0x2af6ad0/d;
L_0x2af6bb0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2af6bb0 .delay (10,10,10) L_0x2af6bb0/d;
L_0x2af6c70/d .functor NAND 1, L_0x2af6830, L_0x2af6bb0, C4<1>, C4<1>;
L_0x2af6c70 .delay (20,20,20) L_0x2af6c70/d;
L_0x2af6d30/d .functor NOT 1, L_0x2af6c70, C4<0>, C4<0>, C4<0>;
L_0x2af6d30 .delay (10,10,10) L_0x2af6d30/d;
L_0x2af6e20/d .functor NOR 1, L_0x2af6d30, L_0x2af6ad0, C4<0>, C4<0>;
L_0x2af6e20 .delay (20,20,20) L_0x2af6e20/d;
L_0x2af6fc0/d .functor NOT 1, L_0x2af6e20, C4<0>, C4<0>, C4<0>;
L_0x2af6fc0 .delay (10,10,10) L_0x2af6fc0/d;
v0x29dc710_0 .net "and_in0ncom", 0 0, L_0x2af6d30; 1 drivers
v0x29dc7d0_0 .net "and_in1com", 0 0, L_0x2af6ad0; 1 drivers
v0x29dc870_0 .alias "in0", 0 0, v0x29dd110_0;
v0x29dc8f0_0 .alias "in1", 0 0, v0x29dd010_0;
v0x29dc970_0 .net "nand_in0ncom", 0 0, L_0x2af6c70; 1 drivers
v0x29dca10_0 .net "nand_in1com", 0 0, L_0x2af69f0; 1 drivers
v0x29dcab0_0 .net "ncom", 0 0, L_0x2af6bb0; 1 drivers
v0x29dcb50_0 .net "nor_wire", 0 0, L_0x2af6e20; 1 drivers
v0x29dcc40_0 .alias "result", 0 0, v0x29dd370_0;
v0x29dcd10_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29db330 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29d7040;
 .timescale 0 0;
L_0x2af7bf0/d .functor NAND 1, L_0x2af6790, L_0x2af6fc0, C4<1>, C4<1>;
L_0x2af7bf0 .delay (20,20,20) L_0x2af7bf0/d;
L_0x2af7d60/d .functor NOT 1, L_0x2af7bf0, C4<0>, C4<0>, C4<0>;
L_0x2af7d60 .delay (10,10,10) L_0x2af7d60/d;
L_0x2af7e70/d .functor NAND 1, L_0x2af68d0, L_0x2af7540, C4<1>, C4<1>;
L_0x2af7e70 .delay (20,20,20) L_0x2af7e70/d;
L_0x2af7f30/d .functor NOT 1, L_0x2af7e70, C4<0>, C4<0>, C4<0>;
L_0x2af7f30 .delay (10,10,10) L_0x2af7f30/d;
L_0x2af8040/d .functor NOR 1, L_0x2af7f30, L_0x2af7d60, C4<0>, C4<0>;
L_0x2af8040 .delay (20,20,20) L_0x2af8040/d;
L_0x2af8180/d .functor NOT 1, L_0x2af8040, C4<0>, C4<0>, C4<0>;
L_0x2af8180 .delay (10,10,10) L_0x2af8180/d;
v0x29dbf10_0 .alias "a", 0 0, v0x29dd090_0;
v0x29dc020_0 .net "and_ab", 0 0, L_0x2af7d60; 1 drivers
v0x29dc0c0_0 .net "and_xor_ab_c", 0 0, L_0x2af7f30; 1 drivers
v0x29dc160_0 .alias "b", 0 0, v0x29dd370_0;
v0x29dc1e0_0 .alias "carryin", 0 0, v0x29dcdf0_0;
v0x29dc260_0 .alias "carryout", 0 0, v0x29dce90_0;
v0x29dc320_0 .net "nand_ab", 0 0, L_0x2af7bf0; 1 drivers
v0x29dc3a0_0 .net "nand_xor_ab_c", 0 0, L_0x2af7e70; 1 drivers
v0x29dc420_0 .net "nco", 0 0, L_0x2af8040; 1 drivers
v0x29dc4c0_0 .alias "sum", 0 0, v0x29dd450_0;
v0x29dc5a0_0 .net "xor_ab", 0 0, L_0x2af7540; 1 drivers
S_0x29db9c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29db330;
 .timescale 0 0;
L_0x2af7130/d .functor NAND 1, L_0x2af6790, L_0x2af6fc0, C4<1>, C4<1>;
L_0x2af7130 .delay (20,20,20) L_0x2af7130/d;
L_0x2af71f0/d .functor NOR 1, L_0x2af6790, L_0x2af6fc0, C4<0>, C4<0>;
L_0x2af71f0 .delay (20,20,20) L_0x2af71f0/d;
L_0x2af72d0/d .functor NOT 1, L_0x2af71f0, C4<0>, C4<0>, C4<0>;
L_0x2af72d0 .delay (10,10,10) L_0x2af72d0/d;
L_0x2af73e0/d .functor NAND 1, L_0x2af72d0, L_0x2af7130, C4<1>, C4<1>;
L_0x2af73e0 .delay (20,20,20) L_0x2af73e0/d;
L_0x2af7540/d .functor NOT 1, L_0x2af73e0, C4<0>, C4<0>, C4<0>;
L_0x2af7540 .delay (10,10,10) L_0x2af7540/d;
v0x29dbab0_0 .alias "a", 0 0, v0x29dd090_0;
v0x29dbb50_0 .alias "b", 0 0, v0x29dd370_0;
v0x29dbbf0_0 .net "nand_ab", 0 0, L_0x2af7130; 1 drivers
v0x29dbc90_0 .net "nor_ab", 0 0, L_0x2af71f0; 1 drivers
v0x29dbd10_0 .net "nxor_ab", 0 0, L_0x2af73e0; 1 drivers
v0x29dbdb0_0 .net "or_ab", 0 0, L_0x2af72d0; 1 drivers
v0x29dbe90_0 .alias "result", 0 0, v0x29dc5a0_0;
S_0x29db420 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29db330;
 .timescale 0 0;
L_0x2af7650/d .functor NAND 1, L_0x2af7540, L_0x2af68d0, C4<1>, C4<1>;
L_0x2af7650 .delay (20,20,20) L_0x2af7650/d;
L_0x2af77a0/d .functor NOR 1, L_0x2af7540, L_0x2af68d0, C4<0>, C4<0>;
L_0x2af77a0 .delay (20,20,20) L_0x2af77a0/d;
L_0x2af7910/d .functor NOT 1, L_0x2af77a0, C4<0>, C4<0>, C4<0>;
L_0x2af7910 .delay (10,10,10) L_0x2af7910/d;
L_0x2af79d0/d .functor NAND 1, L_0x2af7910, L_0x2af7650, C4<1>, C4<1>;
L_0x2af79d0 .delay (20,20,20) L_0x2af79d0/d;
L_0x2af7ae0/d .functor NOT 1, L_0x2af79d0, C4<0>, C4<0>, C4<0>;
L_0x2af7ae0 .delay (10,10,10) L_0x2af7ae0/d;
v0x29db510_0 .alias "a", 0 0, v0x29dc5a0_0;
v0x29db5b0_0 .alias "b", 0 0, v0x29dcdf0_0;
v0x29db650_0 .net "nand_ab", 0 0, L_0x2af7650; 1 drivers
v0x29db6f0_0 .net "nor_ab", 0 0, L_0x2af77a0; 1 drivers
v0x29db770_0 .net "nxor_ab", 0 0, L_0x2af79d0; 1 drivers
v0x29db810_0 .net "or_ab", 0 0, L_0x2af7910; 1 drivers
v0x29db8f0_0 .alias "result", 0 0, v0x29dd450_0;
S_0x29dade0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29d7040;
 .timescale 0 0;
L_0x2af8340/d .functor NAND 1, L_0x2af6790, L_0x2af6830, C4<1>, C4<1>;
L_0x2af8340 .delay (20,20,20) L_0x2af8340/d;
L_0x2af8400/d .functor NOR 1, L_0x2af6790, L_0x2af6830, C4<0>, C4<0>;
L_0x2af8400 .delay (20,20,20) L_0x2af8400/d;
L_0x2af8590/d .functor NOT 1, L_0x2af8400, C4<0>, C4<0>, C4<0>;
L_0x2af8590 .delay (10,10,10) L_0x2af8590/d;
L_0x2af8680/d .functor NAND 1, L_0x2af8590, L_0x2af8340, C4<1>, C4<1>;
L_0x2af8680 .delay (20,20,20) L_0x2af8680/d;
L_0x2af87e0/d .functor NOT 1, L_0x2af8680, C4<0>, C4<0>, C4<0>;
L_0x2af87e0 .delay (10,10,10) L_0x2af87e0/d;
v0x29daed0_0 .alias "a", 0 0, v0x29dd090_0;
v0x29daf50_0 .alias "b", 0 0, v0x29dd110_0;
v0x29db020_0 .net "nand_ab", 0 0, L_0x2af8340; 1 drivers
v0x29db0a0_0 .net "nor_ab", 0 0, L_0x2af8400; 1 drivers
v0x29db120_0 .net "nxor_ab", 0 0, L_0x2af8680; 1 drivers
v0x29db1a0_0 .net "or_ab", 0 0, L_0x2af8590; 1 drivers
v0x29db260_0 .alias "result", 0 0, v0x29dd7f0_0;
S_0x29da1f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29d7040;
 .timescale 0 0;
L_0x2af8930/d .functor NAND 1, L_0x2af6790, L_0x2af6830, C4<1>, C4<1>;
L_0x2af8930 .delay (20,20,20) L_0x2af8930/d;
L_0x2af8a60/d .functor NOT 1, L_0x2af8930, C4<0>, C4<0>, C4<0>;
L_0x2af8a60 .delay (10,10,10) L_0x2af8a60/d;
v0x29daa60_0 .alias "a", 0 0, v0x29dd090_0;
v0x29dab00_0 .net "and_ab", 0 0, L_0x2af8a60; 1 drivers
v0x29dab80_0 .alias "b", 0 0, v0x29dd110_0;
v0x29dac00_0 .net "nand_ab", 0 0, L_0x2af8930; 1 drivers
v0x29dace0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29dad60_0 .alias "result", 0 0, v0x29dd560_0;
S_0x29da2e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29da1f0;
 .timescale 0 0;
L_0x2af8bb0/d .functor NAND 1, L_0x2af8a60, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2af8bb0 .delay (20,20,20) L_0x2af8bb0/d;
L_0x2af8c70/d .functor NOT 1, L_0x2af8bb0, C4<0>, C4<0>, C4<0>;
L_0x2af8c70 .delay (10,10,10) L_0x2af8c70/d;
L_0x2af8da0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2af8da0 .delay (10,10,10) L_0x2af8da0/d;
L_0x2af8e60/d .functor NAND 1, L_0x2af8930, L_0x2af8da0, C4<1>, C4<1>;
L_0x2af8e60 .delay (20,20,20) L_0x2af8e60/d;
L_0x2af8fb0/d .functor NOT 1, L_0x2af8e60, C4<0>, C4<0>, C4<0>;
L_0x2af8fb0 .delay (10,10,10) L_0x2af8fb0/d;
L_0x2af90a0/d .functor NOR 1, L_0x2af8fb0, L_0x2af8c70, C4<0>, C4<0>;
L_0x2af90a0 .delay (20,20,20) L_0x2af90a0/d;
L_0x2af9240/d .functor NOT 1, L_0x2af90a0, C4<0>, C4<0>, C4<0>;
L_0x2af9240 .delay (10,10,10) L_0x2af9240/d;
v0x29da3d0_0 .net "and_in0ncom", 0 0, L_0x2af8fb0; 1 drivers
v0x29da450_0 .net "and_in1com", 0 0, L_0x2af8c70; 1 drivers
v0x29da4d0_0 .alias "in0", 0 0, v0x29dac00_0;
v0x29da570_0 .alias "in1", 0 0, v0x29dab00_0;
v0x29da5f0_0 .net "nand_in0ncom", 0 0, L_0x2af8e60; 1 drivers
v0x29da690_0 .net "nand_in1com", 0 0, L_0x2af8bb0; 1 drivers
v0x29da770_0 .net "ncom", 0 0, L_0x2af8da0; 1 drivers
v0x29da810_0 .net "nor_wire", 0 0, L_0x2af90a0; 1 drivers
v0x29da8b0_0 .alias "result", 0 0, v0x29dd560_0;
v0x29da980_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29d9750 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29d7040;
 .timescale 0 0;
L_0x2af9370/d .functor NOR 1, L_0x2af6790, L_0x2af6830, C4<0>, C4<0>;
L_0x2af9370 .delay (20,20,20) L_0x2af9370/d;
L_0x2af94a0/d .functor NOT 1, L_0x2af9370, C4<0>, C4<0>, C4<0>;
L_0x2af94a0 .delay (10,10,10) L_0x2af94a0/d;
v0x29d9ed0_0 .alias "a", 0 0, v0x29dd090_0;
v0x29d9f50_0 .alias "b", 0 0, v0x29dd110_0;
v0x29d9ff0_0 .net "nor_ab", 0 0, L_0x2af9370; 1 drivers
v0x29da070_0 .net "or_ab", 0 0, L_0x2af94a0; 1 drivers
v0x29da0f0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29da170_0 .alias "result", 0 0, v0x29dd6e0_0;
S_0x29d9840 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29d9750;
 .timescale 0 0;
L_0x2af95f0/d .functor NAND 1, L_0x2af94a0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2af95f0 .delay (20,20,20) L_0x2af95f0/d;
L_0x2af96b0/d .functor NOT 1, L_0x2af95f0, C4<0>, C4<0>, C4<0>;
L_0x2af96b0 .delay (10,10,10) L_0x2af96b0/d;
L_0x2af97e0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2af97e0 .delay (10,10,10) L_0x2af97e0/d;
L_0x2af98a0/d .functor NAND 1, L_0x2af9370, L_0x2af97e0, C4<1>, C4<1>;
L_0x2af98a0 .delay (20,20,20) L_0x2af98a0/d;
L_0x2af99f0/d .functor NOT 1, L_0x2af98a0, C4<0>, C4<0>, C4<0>;
L_0x2af99f0 .delay (10,10,10) L_0x2af99f0/d;
L_0x2af9ae0/d .functor NOR 1, L_0x2af99f0, L_0x2af96b0, C4<0>, C4<0>;
L_0x2af9ae0 .delay (20,20,20) L_0x2af9ae0/d;
L_0x2af9c80/d .functor NOT 1, L_0x2af9ae0, C4<0>, C4<0>, C4<0>;
L_0x2af9c80 .delay (10,10,10) L_0x2af9c80/d;
v0x29d9930_0 .net "and_in0ncom", 0 0, L_0x2af99f0; 1 drivers
v0x29d99b0_0 .net "and_in1com", 0 0, L_0x2af96b0; 1 drivers
v0x29d9a30_0 .alias "in0", 0 0, v0x29d9ff0_0;
v0x29d9ab0_0 .alias "in1", 0 0, v0x29da070_0;
v0x29d9b30_0 .net "nand_in0ncom", 0 0, L_0x2af98a0; 1 drivers
v0x29d9bb0_0 .net "nand_in1com", 0 0, L_0x2af95f0; 1 drivers
v0x29d9c30_0 .net "ncom", 0 0, L_0x2af97e0; 1 drivers
v0x29d9cb0_0 .net "nor_wire", 0 0, L_0x2af9ae0; 1 drivers
v0x29d9d80_0 .alias "result", 0 0, v0x29dd6e0_0;
v0x29d9e50_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29d7130 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29d7040;
 .timescale 0 0;
v0x29d8fa0_0 .alias "in0", 0 0, v0x29dd450_0;
v0x29d9050_0 .alias "in1", 0 0, v0x29dd7f0_0;
v0x29d9100_0 .alias "in2", 0 0, v0x29dd560_0;
v0x29d91b0_0 .alias "in3", 0 0, v0x29dd6e0_0;
v0x29d9290_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29d9340_0 .alias "result", 0 0, v0x29dd2a0_0;
v0x29d93c0_0 .net "sel0", 0 0, L_0x2afbda0; 1 drivers
v0x29d9440_0 .net "sel1", 0 0, L_0x2afbe40; 1 drivers
v0x29d94c0_0 .net "sel2", 0 0, L_0x2afbf70; 1 drivers
v0x29d9570_0 .net "w0", 0 0, L_0x2afa440; 1 drivers
v0x29d9650_0 .net "w1", 0 0, L_0x2afabc0; 1 drivers
v0x29d96d0_0 .net "w2", 0 0, L_0x2afb410; 1 drivers
S_0x29d87f0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29d7130;
 .timescale 0 0;
L_0x2af9db0/d .functor NAND 1, L_0x2af87e0, L_0x2afbda0, C4<1>, C4<1>;
L_0x2af9db0 .delay (20,20,20) L_0x2af9db0/d;
L_0x2af9e70/d .functor NOT 1, L_0x2af9db0, C4<0>, C4<0>, C4<0>;
L_0x2af9e70 .delay (10,10,10) L_0x2af9e70/d;
L_0x2af9fa0/d .functor NOT 1, L_0x2afbda0, C4<0>, C4<0>, C4<0>;
L_0x2af9fa0 .delay (10,10,10) L_0x2af9fa0/d;
L_0x2afa0f0/d .functor NAND 1, L_0x2af7ae0, L_0x2af9fa0, C4<1>, C4<1>;
L_0x2afa0f0 .delay (20,20,20) L_0x2afa0f0/d;
L_0x2afa1b0/d .functor NOT 1, L_0x2afa0f0, C4<0>, C4<0>, C4<0>;
L_0x2afa1b0 .delay (10,10,10) L_0x2afa1b0/d;
L_0x2afa2a0/d .functor NOR 1, L_0x2afa1b0, L_0x2af9e70, C4<0>, C4<0>;
L_0x2afa2a0 .delay (20,20,20) L_0x2afa2a0/d;
L_0x2afa440/d .functor NOT 1, L_0x2afa2a0, C4<0>, C4<0>, C4<0>;
L_0x2afa440 .delay (10,10,10) L_0x2afa440/d;
v0x29d88e0_0 .net "and_in0ncom", 0 0, L_0x2afa1b0; 1 drivers
v0x29d89a0_0 .net "and_in1com", 0 0, L_0x2af9e70; 1 drivers
v0x29d8a40_0 .alias "in0", 0 0, v0x29dd450_0;
v0x29d8ae0_0 .alias "in1", 0 0, v0x29dd7f0_0;
v0x29d8b90_0 .net "nand_in0ncom", 0 0, L_0x2afa0f0; 1 drivers
v0x29d8c30_0 .net "nand_in1com", 0 0, L_0x2af9db0; 1 drivers
v0x29d8cd0_0 .net "ncom", 0 0, L_0x2af9fa0; 1 drivers
v0x29d8d70_0 .net "nor_wire", 0 0, L_0x2afa2a0; 1 drivers
v0x29d8e10_0 .alias "result", 0 0, v0x29d9570_0;
v0x29d8e90_0 .alias "sel0", 0 0, v0x29d93c0_0;
S_0x29d80a0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29d7130;
 .timescale 0 0;
L_0x2afa570/d .functor NAND 1, L_0x2af9c80, L_0x2afbda0, C4<1>, C4<1>;
L_0x2afa570 .delay (20,20,20) L_0x2afa570/d;
L_0x2afa630/d .functor NOT 1, L_0x2afa570, C4<0>, C4<0>, C4<0>;
L_0x2afa630 .delay (10,10,10) L_0x2afa630/d;
L_0x2afa760/d .functor NOT 1, L_0x2afbda0, C4<0>, C4<0>, C4<0>;
L_0x2afa760 .delay (10,10,10) L_0x2afa760/d;
L_0x2afa820/d .functor NAND 1, L_0x2af9240, L_0x2afa760, C4<1>, C4<1>;
L_0x2afa820 .delay (20,20,20) L_0x2afa820/d;
L_0x2afa930/d .functor NOT 1, L_0x2afa820, C4<0>, C4<0>, C4<0>;
L_0x2afa930 .delay (10,10,10) L_0x2afa930/d;
L_0x2afaa20/d .functor NOR 1, L_0x2afa930, L_0x2afa630, C4<0>, C4<0>;
L_0x2afaa20 .delay (20,20,20) L_0x2afaa20/d;
L_0x2afabc0/d .functor NOT 1, L_0x2afaa20, C4<0>, C4<0>, C4<0>;
L_0x2afabc0 .delay (10,10,10) L_0x2afabc0/d;
v0x29d8190_0 .net "and_in0ncom", 0 0, L_0x2afa930; 1 drivers
v0x29d8250_0 .net "and_in1com", 0 0, L_0x2afa630; 1 drivers
v0x29d82f0_0 .alias "in0", 0 0, v0x29dd560_0;
v0x29d8390_0 .alias "in1", 0 0, v0x29dd6e0_0;
v0x29d8410_0 .net "nand_in0ncom", 0 0, L_0x2afa820; 1 drivers
v0x29d84b0_0 .net "nand_in1com", 0 0, L_0x2afa570; 1 drivers
v0x29d8550_0 .net "ncom", 0 0, L_0x2afa760; 1 drivers
v0x29d85f0_0 .net "nor_wire", 0 0, L_0x2afaa20; 1 drivers
v0x29d8690_0 .alias "result", 0 0, v0x29d9650_0;
v0x29d8710_0 .alias "sel0", 0 0, v0x29d93c0_0;
S_0x29d7950 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29d7130;
 .timescale 0 0;
L_0x2afacf0/d .functor NAND 1, L_0x2afabc0, L_0x2afbe40, C4<1>, C4<1>;
L_0x2afacf0 .delay (20,20,20) L_0x2afacf0/d;
L_0x2afae40/d .functor NOT 1, L_0x2afacf0, C4<0>, C4<0>, C4<0>;
L_0x2afae40 .delay (10,10,10) L_0x2afae40/d;
L_0x2afaf70/d .functor NOT 1, L_0x2afbe40, C4<0>, C4<0>, C4<0>;
L_0x2afaf70 .delay (10,10,10) L_0x2afaf70/d;
L_0x2afb030/d .functor NAND 1, L_0x2afa440, L_0x2afaf70, C4<1>, C4<1>;
L_0x2afb030 .delay (20,20,20) L_0x2afb030/d;
L_0x2afb180/d .functor NOT 1, L_0x2afb030, C4<0>, C4<0>, C4<0>;
L_0x2afb180 .delay (10,10,10) L_0x2afb180/d;
L_0x2afb270/d .functor NOR 1, L_0x2afb180, L_0x2afae40, C4<0>, C4<0>;
L_0x2afb270 .delay (20,20,20) L_0x2afb270/d;
L_0x2afb410/d .functor NOT 1, L_0x2afb270, C4<0>, C4<0>, C4<0>;
L_0x2afb410 .delay (10,10,10) L_0x2afb410/d;
v0x29d7a40_0 .net "and_in0ncom", 0 0, L_0x2afb180; 1 drivers
v0x29d7b00_0 .net "and_in1com", 0 0, L_0x2afae40; 1 drivers
v0x29d7ba0_0 .alias "in0", 0 0, v0x29d9570_0;
v0x29d7c40_0 .alias "in1", 0 0, v0x29d9650_0;
v0x29d7cc0_0 .net "nand_in0ncom", 0 0, L_0x2afb030; 1 drivers
v0x29d7d60_0 .net "nand_in1com", 0 0, L_0x2afacf0; 1 drivers
v0x29d7e00_0 .net "ncom", 0 0, L_0x2afaf70; 1 drivers
v0x29d7ea0_0 .net "nor_wire", 0 0, L_0x2afb270; 1 drivers
v0x29d7f40_0 .alias "result", 0 0, v0x29d96d0_0;
v0x29d7fc0_0 .alias "sel0", 0 0, v0x29d9440_0;
S_0x29d7220 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29d7130;
 .timescale 0 0;
L_0x2afb540/d .functor NAND 1, C4<0>, L_0x2afbf70, C4<1>, C4<1>;
L_0x2afb540 .delay (20,20,20) L_0x2afb540/d;
L_0x2afb6a0/d .functor NOT 1, L_0x2afb540, C4<0>, C4<0>, C4<0>;
L_0x2afb6a0 .delay (10,10,10) L_0x2afb6a0/d;
L_0x2afb7d0/d .functor NOT 1, L_0x2afbf70, C4<0>, C4<0>, C4<0>;
L_0x2afb7d0 .delay (10,10,10) L_0x2afb7d0/d;
L_0x2afb890/d .functor NAND 1, L_0x2afb410, L_0x2afb7d0, C4<1>, C4<1>;
L_0x2afb890 .delay (20,20,20) L_0x2afb890/d;
L_0x2afb9e0/d .functor NOT 1, L_0x2afb890, C4<0>, C4<0>, C4<0>;
L_0x2afb9e0 .delay (10,10,10) L_0x2afb9e0/d;
L_0x2afbad0/d .functor NOR 1, L_0x2afb9e0, L_0x2afb6a0, C4<0>, C4<0>;
L_0x2afbad0 .delay (20,20,20) L_0x2afbad0/d;
L_0x2afbc70/d .functor NOT 1, L_0x2afbad0, C4<0>, C4<0>, C4<0>;
L_0x2afbc70 .delay (10,10,10) L_0x2afbc70/d;
v0x29d7310_0 .net "and_in0ncom", 0 0, L_0x2afb9e0; 1 drivers
v0x29d7390_0 .net "and_in1com", 0 0, L_0x2afb6a0; 1 drivers
v0x29d7430_0 .alias "in0", 0 0, v0x29d96d0_0;
v0x29d74d0_0 .alias "in1", 0 0, v0x29d9290_0;
v0x29d7550_0 .net "nand_in0ncom", 0 0, L_0x2afb890; 1 drivers
v0x29d75f0_0 .net "nand_in1com", 0 0, L_0x2afb540; 1 drivers
v0x29d76d0_0 .net "ncom", 0 0, L_0x2afb7d0; 1 drivers
v0x29d7770_0 .net "nor_wire", 0 0, L_0x2afbad0; 1 drivers
v0x29d7810_0 .alias "result", 0 0, v0x29dd2a0_0;
v0x29d78b0_0 .alias "sel0", 0 0, v0x29d94c0_0;
S_0x29d05e0 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29cee38 .param/l "i" 2 105, +C4<010101>;
S_0x29d0710 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29d05e0;
 .timescale 0 0;
L_0x2af6970/d .functor NOT 1, L_0x2afc2e0, C4<0>, C4<0>, C4<0>;
L_0x2af6970 .delay (10,10,10) L_0x2af6970/d;
v0x29d6410_0 .net "carryin", 0 0, L_0x2afc380; 1 drivers
v0x29d64b0_0 .net "carryout", 0 0, L_0x2afdda0; 1 drivers
v0x29d6530_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29d65b0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29d6630_0 .net "notB", 0 0, L_0x2af6970; 1 drivers
v0x29d66b0_0 .net "operandA", 0 0, L_0x2afc240; 1 drivers
v0x29d6730_0 .net "operandB", 0 0, L_0x2afc2e0; 1 drivers
v0x29d6840_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29d68c0_0 .net "result", 0 0, L_0x2b01420; 1 drivers
v0x29d6990_0 .net "trueB", 0 0, L_0x2afcbe0; 1 drivers
v0x29d6a70_0 .net "wAddSub", 0 0, L_0x2afd700; 1 drivers
v0x29d6b80_0 .net "wNandAnd", 0 0, L_0x2afee60; 1 drivers
v0x29d6d00_0 .net "wNorOr", 0 0, L_0x2aff5b0; 1 drivers
v0x29d6e10_0 .net "wXor", 0 0, L_0x2afe400; 1 drivers
L_0x2b01550 .part v0x2a6b7d0_0, 0, 1;
L_0x2b015f0 .part v0x2a6b7d0_0, 1, 1;
L_0x2b01720 .part v0x2a6b7d0_0, 2, 1;
S_0x29d5c80 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29d0710;
 .timescale 0 0;
L_0x2afc5d0/d .functor NAND 1, L_0x2af6970, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2afc5d0 .delay (20,20,20) L_0x2afc5d0/d;
L_0x2afc6d0/d .functor NOT 1, L_0x2afc5d0, C4<0>, C4<0>, C4<0>;
L_0x2afc6d0 .delay (10,10,10) L_0x2afc6d0/d;
L_0x2afc7b0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2afc7b0 .delay (10,10,10) L_0x2afc7b0/d;
L_0x2afc870/d .functor NAND 1, L_0x2afc2e0, L_0x2afc7b0, C4<1>, C4<1>;
L_0x2afc870 .delay (20,20,20) L_0x2afc870/d;
L_0x2afc950/d .functor NOT 1, L_0x2afc870, C4<0>, C4<0>, C4<0>;
L_0x2afc950 .delay (10,10,10) L_0x2afc950/d;
L_0x2afca40/d .functor NOR 1, L_0x2afc950, L_0x2afc6d0, C4<0>, C4<0>;
L_0x2afca40 .delay (20,20,20) L_0x2afca40/d;
L_0x2afcbe0/d .functor NOT 1, L_0x2afca40, C4<0>, C4<0>, C4<0>;
L_0x2afcbe0 .delay (10,10,10) L_0x2afcbe0/d;
v0x29d5d70_0 .net "and_in0ncom", 0 0, L_0x2afc950; 1 drivers
v0x29d5e30_0 .net "and_in1com", 0 0, L_0x2afc6d0; 1 drivers
v0x29d5ed0_0 .alias "in0", 0 0, v0x29d6730_0;
v0x29d5f50_0 .alias "in1", 0 0, v0x29d6630_0;
v0x29d5fd0_0 .net "nand_in0ncom", 0 0, L_0x2afc870; 1 drivers
v0x29d6050_0 .net "nand_in1com", 0 0, L_0x2afc5d0; 1 drivers
v0x29d60d0_0 .net "ncom", 0 0, L_0x2afc7b0; 1 drivers
v0x29d6170_0 .net "nor_wire", 0 0, L_0x2afca40; 1 drivers
v0x29d6260_0 .alias "result", 0 0, v0x29d6990_0;
v0x29d6330_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29d4990 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29d0710;
 .timescale 0 0;
L_0x2afd810/d .functor NAND 1, L_0x2afc240, L_0x2afcbe0, C4<1>, C4<1>;
L_0x2afd810 .delay (20,20,20) L_0x2afd810/d;
L_0x2afd980/d .functor NOT 1, L_0x2afd810, C4<0>, C4<0>, C4<0>;
L_0x2afd980 .delay (10,10,10) L_0x2afd980/d;
L_0x2afda90/d .functor NAND 1, L_0x2afc380, L_0x2afd160, C4<1>, C4<1>;
L_0x2afda90 .delay (20,20,20) L_0x2afda90/d;
L_0x2afdb50/d .functor NOT 1, L_0x2afda90, C4<0>, C4<0>, C4<0>;
L_0x2afdb50 .delay (10,10,10) L_0x2afdb50/d;
L_0x2afdc60/d .functor NOR 1, L_0x2afdb50, L_0x2afd980, C4<0>, C4<0>;
L_0x2afdc60 .delay (20,20,20) L_0x2afdc60/d;
L_0x2afdda0/d .functor NOT 1, L_0x2afdc60, C4<0>, C4<0>, C4<0>;
L_0x2afdda0 .delay (10,10,10) L_0x2afdda0/d;
v0x29d5570_0 .alias "a", 0 0, v0x29d66b0_0;
v0x29d5680_0 .net "and_ab", 0 0, L_0x2afd980; 1 drivers
v0x29d5720_0 .net "and_xor_ab_c", 0 0, L_0x2afdb50; 1 drivers
v0x29d57c0_0 .alias "b", 0 0, v0x29d6990_0;
v0x29d5840_0 .alias "carryin", 0 0, v0x29d6410_0;
v0x29d58c0_0 .alias "carryout", 0 0, v0x29d64b0_0;
v0x29d5980_0 .net "nand_ab", 0 0, L_0x2afd810; 1 drivers
v0x29d5a00_0 .net "nand_xor_ab_c", 0 0, L_0x2afda90; 1 drivers
v0x29d5a80_0 .net "nco", 0 0, L_0x2afdc60; 1 drivers
v0x29d5b20_0 .alias "sum", 0 0, v0x29d6a70_0;
v0x29d5c00_0 .net "xor_ab", 0 0, L_0x2afd160; 1 drivers
S_0x29d5020 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29d4990;
 .timescale 0 0;
L_0x2afcd50/d .functor NAND 1, L_0x2afc240, L_0x2afcbe0, C4<1>, C4<1>;
L_0x2afcd50 .delay (20,20,20) L_0x2afcd50/d;
L_0x2afce10/d .functor NOR 1, L_0x2afc240, L_0x2afcbe0, C4<0>, C4<0>;
L_0x2afce10 .delay (20,20,20) L_0x2afce10/d;
L_0x2afcef0/d .functor NOT 1, L_0x2afce10, C4<0>, C4<0>, C4<0>;
L_0x2afcef0 .delay (10,10,10) L_0x2afcef0/d;
L_0x2afd000/d .functor NAND 1, L_0x2afcef0, L_0x2afcd50, C4<1>, C4<1>;
L_0x2afd000 .delay (20,20,20) L_0x2afd000/d;
L_0x2afd160/d .functor NOT 1, L_0x2afd000, C4<0>, C4<0>, C4<0>;
L_0x2afd160 .delay (10,10,10) L_0x2afd160/d;
v0x29d5110_0 .alias "a", 0 0, v0x29d66b0_0;
v0x29d51b0_0 .alias "b", 0 0, v0x29d6990_0;
v0x29d5250_0 .net "nand_ab", 0 0, L_0x2afcd50; 1 drivers
v0x29d52f0_0 .net "nor_ab", 0 0, L_0x2afce10; 1 drivers
v0x29d5370_0 .net "nxor_ab", 0 0, L_0x2afd000; 1 drivers
v0x29d5410_0 .net "or_ab", 0 0, L_0x2afcef0; 1 drivers
v0x29d54f0_0 .alias "result", 0 0, v0x29d5c00_0;
S_0x29d4a80 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29d4990;
 .timescale 0 0;
L_0x2afd270/d .functor NAND 1, L_0x2afd160, L_0x2afc380, C4<1>, C4<1>;
L_0x2afd270 .delay (20,20,20) L_0x2afd270/d;
L_0x2afd3c0/d .functor NOR 1, L_0x2afd160, L_0x2afc380, C4<0>, C4<0>;
L_0x2afd3c0 .delay (20,20,20) L_0x2afd3c0/d;
L_0x2afd530/d .functor NOT 1, L_0x2afd3c0, C4<0>, C4<0>, C4<0>;
L_0x2afd530 .delay (10,10,10) L_0x2afd530/d;
L_0x2afd5f0/d .functor NAND 1, L_0x2afd530, L_0x2afd270, C4<1>, C4<1>;
L_0x2afd5f0 .delay (20,20,20) L_0x2afd5f0/d;
L_0x2afd700/d .functor NOT 1, L_0x2afd5f0, C4<0>, C4<0>, C4<0>;
L_0x2afd700 .delay (10,10,10) L_0x2afd700/d;
v0x29d4b70_0 .alias "a", 0 0, v0x29d5c00_0;
v0x29d4c10_0 .alias "b", 0 0, v0x29d6410_0;
v0x29d4cb0_0 .net "nand_ab", 0 0, L_0x2afd270; 1 drivers
v0x29d4d50_0 .net "nor_ab", 0 0, L_0x2afd3c0; 1 drivers
v0x29d4dd0_0 .net "nxor_ab", 0 0, L_0x2afd5f0; 1 drivers
v0x29d4e70_0 .net "or_ab", 0 0, L_0x2afd530; 1 drivers
v0x29d4f50_0 .alias "result", 0 0, v0x29d6a70_0;
S_0x29d4440 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29d0710;
 .timescale 0 0;
L_0x2afdf60/d .functor NAND 1, L_0x2afc240, L_0x2afc2e0, C4<1>, C4<1>;
L_0x2afdf60 .delay (20,20,20) L_0x2afdf60/d;
L_0x2afe020/d .functor NOR 1, L_0x2afc240, L_0x2afc2e0, C4<0>, C4<0>;
L_0x2afe020 .delay (20,20,20) L_0x2afe020/d;
L_0x2afe1b0/d .functor NOT 1, L_0x2afe020, C4<0>, C4<0>, C4<0>;
L_0x2afe1b0 .delay (10,10,10) L_0x2afe1b0/d;
L_0x2afe2a0/d .functor NAND 1, L_0x2afe1b0, L_0x2afdf60, C4<1>, C4<1>;
L_0x2afe2a0 .delay (20,20,20) L_0x2afe2a0/d;
L_0x2afe400/d .functor NOT 1, L_0x2afe2a0, C4<0>, C4<0>, C4<0>;
L_0x2afe400 .delay (10,10,10) L_0x2afe400/d;
v0x29d4530_0 .alias "a", 0 0, v0x29d66b0_0;
v0x29d45b0_0 .alias "b", 0 0, v0x29d6730_0;
v0x29d4680_0 .net "nand_ab", 0 0, L_0x2afdf60; 1 drivers
v0x29d4700_0 .net "nor_ab", 0 0, L_0x2afe020; 1 drivers
v0x29d4780_0 .net "nxor_ab", 0 0, L_0x2afe2a0; 1 drivers
v0x29d4800_0 .net "or_ab", 0 0, L_0x2afe1b0; 1 drivers
v0x29d48c0_0 .alias "result", 0 0, v0x29d6e10_0;
S_0x29d3850 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29d0710;
 .timescale 0 0;
L_0x2afe550/d .functor NAND 1, L_0x2afc240, L_0x2afc2e0, C4<1>, C4<1>;
L_0x2afe550 .delay (20,20,20) L_0x2afe550/d;
L_0x2afe680/d .functor NOT 1, L_0x2afe550, C4<0>, C4<0>, C4<0>;
L_0x2afe680 .delay (10,10,10) L_0x2afe680/d;
v0x29d40c0_0 .alias "a", 0 0, v0x29d66b0_0;
v0x29d4160_0 .net "and_ab", 0 0, L_0x2afe680; 1 drivers
v0x29d41e0_0 .alias "b", 0 0, v0x29d6730_0;
v0x29d4260_0 .net "nand_ab", 0 0, L_0x2afe550; 1 drivers
v0x29d4340_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29d43c0_0 .alias "result", 0 0, v0x29d6b80_0;
S_0x29d3940 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29d3850;
 .timescale 0 0;
L_0x2afe7d0/d .functor NAND 1, L_0x2afe680, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2afe7d0 .delay (20,20,20) L_0x2afe7d0/d;
L_0x2afe890/d .functor NOT 1, L_0x2afe7d0, C4<0>, C4<0>, C4<0>;
L_0x2afe890 .delay (10,10,10) L_0x2afe890/d;
L_0x2afe9c0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2afe9c0 .delay (10,10,10) L_0x2afe9c0/d;
L_0x2afea80/d .functor NAND 1, L_0x2afe550, L_0x2afe9c0, C4<1>, C4<1>;
L_0x2afea80 .delay (20,20,20) L_0x2afea80/d;
L_0x2afebd0/d .functor NOT 1, L_0x2afea80, C4<0>, C4<0>, C4<0>;
L_0x2afebd0 .delay (10,10,10) L_0x2afebd0/d;
L_0x2afecc0/d .functor NOR 1, L_0x2afebd0, L_0x2afe890, C4<0>, C4<0>;
L_0x2afecc0 .delay (20,20,20) L_0x2afecc0/d;
L_0x2afee60/d .functor NOT 1, L_0x2afecc0, C4<0>, C4<0>, C4<0>;
L_0x2afee60 .delay (10,10,10) L_0x2afee60/d;
v0x29d3a30_0 .net "and_in0ncom", 0 0, L_0x2afebd0; 1 drivers
v0x29d3ab0_0 .net "and_in1com", 0 0, L_0x2afe890; 1 drivers
v0x29d3b30_0 .alias "in0", 0 0, v0x29d4260_0;
v0x29d3bd0_0 .alias "in1", 0 0, v0x29d4160_0;
v0x29d3c50_0 .net "nand_in0ncom", 0 0, L_0x2afea80; 1 drivers
v0x29d3cf0_0 .net "nand_in1com", 0 0, L_0x2afe7d0; 1 drivers
v0x29d3dd0_0 .net "ncom", 0 0, L_0x2afe9c0; 1 drivers
v0x29d3e70_0 .net "nor_wire", 0 0, L_0x2afecc0; 1 drivers
v0x29d3f10_0 .alias "result", 0 0, v0x29d6b80_0;
v0x29d3fe0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29d2db0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29d0710;
 .timescale 0 0;
L_0x2afef90/d .functor NOR 1, L_0x2afc240, L_0x2afc2e0, C4<0>, C4<0>;
L_0x2afef90 .delay (20,20,20) L_0x2afef90/d;
L_0x29e1600/d .functor NOT 1, L_0x2afef90, C4<0>, C4<0>, C4<0>;
L_0x29e1600 .delay (10,10,10) L_0x29e1600/d;
v0x29d3530_0 .alias "a", 0 0, v0x29d66b0_0;
v0x29d35b0_0 .alias "b", 0 0, v0x29d6730_0;
v0x29d3650_0 .net "nor_ab", 0 0, L_0x2afef90; 1 drivers
v0x29d36d0_0 .net "or_ab", 0 0, L_0x29e1600; 1 drivers
v0x29d3750_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29d37d0_0 .alias "result", 0 0, v0x29d6d00_0;
S_0x29d2ea0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29d2db0;
 .timescale 0 0;
L_0x2afeff0/d .functor NAND 1, L_0x29e1600, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2afeff0 .delay (20,20,20) L_0x2afeff0/d;
L_0x2aff090/d .functor NOT 1, L_0x2afeff0, C4<0>, C4<0>, C4<0>;
L_0x2aff090 .delay (10,10,10) L_0x2aff090/d;
L_0x2aff180/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2aff180 .delay (10,10,10) L_0x2aff180/d;
L_0x2aff220/d .functor NAND 1, L_0x2afef90, L_0x2aff180, C4<1>, C4<1>;
L_0x2aff220 .delay (20,20,20) L_0x2aff220/d;
L_0x29dac80/d .functor NOT 1, L_0x2aff220, C4<0>, C4<0>, C4<0>;
L_0x29dac80 .delay (10,10,10) L_0x29dac80/d;
L_0x2aff430/d .functor NOR 1, L_0x29dac80, L_0x2aff090, C4<0>, C4<0>;
L_0x2aff430 .delay (20,20,20) L_0x2aff430/d;
L_0x2aff5b0/d .functor NOT 1, L_0x2aff430, C4<0>, C4<0>, C4<0>;
L_0x2aff5b0 .delay (10,10,10) L_0x2aff5b0/d;
v0x29d2f90_0 .net "and_in0ncom", 0 0, L_0x29dac80; 1 drivers
v0x29d3010_0 .net "and_in1com", 0 0, L_0x2aff090; 1 drivers
v0x29d3090_0 .alias "in0", 0 0, v0x29d3650_0;
v0x29d3110_0 .alias "in1", 0 0, v0x29d36d0_0;
v0x29d3190_0 .net "nand_in0ncom", 0 0, L_0x2aff220; 1 drivers
v0x29d3210_0 .net "nand_in1com", 0 0, L_0x2afeff0; 1 drivers
v0x29d3290_0 .net "ncom", 0 0, L_0x2aff180; 1 drivers
v0x29d3310_0 .net "nor_wire", 0 0, L_0x2aff430; 1 drivers
v0x29d33e0_0 .alias "result", 0 0, v0x29d6d00_0;
v0x29d34b0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29d0800 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29d0710;
 .timescale 0 0;
v0x29d2630_0 .alias "in0", 0 0, v0x29d6a70_0;
v0x29d26b0_0 .alias "in1", 0 0, v0x29d6e10_0;
v0x29d2760_0 .alias "in2", 0 0, v0x29d6b80_0;
v0x29d2810_0 .alias "in3", 0 0, v0x29d6d00_0;
v0x29d28f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29d29a0_0 .alias "result", 0 0, v0x29d68c0_0;
v0x29d2a20_0 .net "sel0", 0 0, L_0x2b01550; 1 drivers
v0x29d2aa0_0 .net "sel1", 0 0, L_0x2b015f0; 1 drivers
v0x29d2b20_0 .net "sel2", 0 0, L_0x2b01720; 1 drivers
v0x29d2bd0_0 .net "w0", 0 0, L_0x2affc70; 1 drivers
v0x29d2cb0_0 .net "w1", 0 0, L_0x2b00370; 1 drivers
v0x29d2d30_0 .net "w2", 0 0, L_0x2b00bc0; 1 drivers
S_0x29d1ee0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29d0800;
 .timescale 0 0;
L_0x2aff6a0/d .functor NAND 1, L_0x2afe400, L_0x2b01550, C4<1>, C4<1>;
L_0x2aff6a0 .delay (20,20,20) L_0x2aff6a0/d;
L_0x2aff740/d .functor NOT 1, L_0x2aff6a0, C4<0>, C4<0>, C4<0>;
L_0x2aff740 .delay (10,10,10) L_0x2aff740/d;
L_0x2aff830/d .functor NOT 1, L_0x2b01550, C4<0>, C4<0>, C4<0>;
L_0x2aff830 .delay (10,10,10) L_0x2aff830/d;
L_0x2aff960/d .functor NAND 1, L_0x2afd700, L_0x2aff830, C4<1>, C4<1>;
L_0x2aff960 .delay (20,20,20) L_0x2aff960/d;
L_0x2affa00/d .functor NOT 1, L_0x2aff960, C4<0>, C4<0>, C4<0>;
L_0x2affa00 .delay (10,10,10) L_0x2affa00/d;
L_0x2affaf0/d .functor NOR 1, L_0x2affa00, L_0x2aff740, C4<0>, C4<0>;
L_0x2affaf0 .delay (20,20,20) L_0x2affaf0/d;
L_0x2affc70/d .functor NOT 1, L_0x2affaf0, C4<0>, C4<0>, C4<0>;
L_0x2affc70 .delay (10,10,10) L_0x2affc70/d;
v0x29d1fd0_0 .net "and_in0ncom", 0 0, L_0x2affa00; 1 drivers
v0x29d2090_0 .net "and_in1com", 0 0, L_0x2aff740; 1 drivers
v0x29d2130_0 .alias "in0", 0 0, v0x29d6a70_0;
v0x29d21d0_0 .alias "in1", 0 0, v0x29d6e10_0;
v0x29d2250_0 .net "nand_in0ncom", 0 0, L_0x2aff960; 1 drivers
v0x29d22f0_0 .net "nand_in1com", 0 0, L_0x2aff6a0; 1 drivers
v0x29d2390_0 .net "ncom", 0 0, L_0x2aff830; 1 drivers
v0x29d2430_0 .net "nor_wire", 0 0, L_0x2affaf0; 1 drivers
v0x29d24d0_0 .alias "result", 0 0, v0x29d2bd0_0;
v0x29d2550_0 .alias "sel0", 0 0, v0x29d2a20_0;
S_0x29d1790 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29d0800;
 .timescale 0 0;
L_0x2affd60/d .functor NAND 1, L_0x2aff5b0, L_0x2b01550, C4<1>, C4<1>;
L_0x2affd60 .delay (20,20,20) L_0x2affd60/d;
L_0x2affe00/d .functor NOT 1, L_0x2affd60, C4<0>, C4<0>, C4<0>;
L_0x2affe00 .delay (10,10,10) L_0x2affe00/d;
L_0x2afff10/d .functor NOT 1, L_0x2b01550, C4<0>, C4<0>, C4<0>;
L_0x2afff10 .delay (10,10,10) L_0x2afff10/d;
L_0x2afffd0/d .functor NAND 1, L_0x2afee60, L_0x2afff10, C4<1>, C4<1>;
L_0x2afffd0 .delay (20,20,20) L_0x2afffd0/d;
L_0x2b000e0/d .functor NOT 1, L_0x2afffd0, C4<0>, C4<0>, C4<0>;
L_0x2b000e0 .delay (10,10,10) L_0x2b000e0/d;
L_0x2b001d0/d .functor NOR 1, L_0x2b000e0, L_0x2affe00, C4<0>, C4<0>;
L_0x2b001d0 .delay (20,20,20) L_0x2b001d0/d;
L_0x2b00370/d .functor NOT 1, L_0x2b001d0, C4<0>, C4<0>, C4<0>;
L_0x2b00370 .delay (10,10,10) L_0x2b00370/d;
v0x29d1880_0 .net "and_in0ncom", 0 0, L_0x2b000e0; 1 drivers
v0x29d1940_0 .net "and_in1com", 0 0, L_0x2affe00; 1 drivers
v0x29d19e0_0 .alias "in0", 0 0, v0x29d6b80_0;
v0x29d1a80_0 .alias "in1", 0 0, v0x29d6d00_0;
v0x29d1b00_0 .net "nand_in0ncom", 0 0, L_0x2afffd0; 1 drivers
v0x29d1ba0_0 .net "nand_in1com", 0 0, L_0x2affd60; 1 drivers
v0x29d1c40_0 .net "ncom", 0 0, L_0x2afff10; 1 drivers
v0x29d1ce0_0 .net "nor_wire", 0 0, L_0x2b001d0; 1 drivers
v0x29d1d80_0 .alias "result", 0 0, v0x29d2cb0_0;
v0x29d1e00_0 .alias "sel0", 0 0, v0x29d2a20_0;
S_0x29d1040 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29d0800;
 .timescale 0 0;
L_0x2b004a0/d .functor NAND 1, L_0x2b00370, L_0x2b015f0, C4<1>, C4<1>;
L_0x2b004a0 .delay (20,20,20) L_0x2b004a0/d;
L_0x2b005f0/d .functor NOT 1, L_0x2b004a0, C4<0>, C4<0>, C4<0>;
L_0x2b005f0 .delay (10,10,10) L_0x2b005f0/d;
L_0x2b00720/d .functor NOT 1, L_0x2b015f0, C4<0>, C4<0>, C4<0>;
L_0x2b00720 .delay (10,10,10) L_0x2b00720/d;
L_0x2b007e0/d .functor NAND 1, L_0x2affc70, L_0x2b00720, C4<1>, C4<1>;
L_0x2b007e0 .delay (20,20,20) L_0x2b007e0/d;
L_0x2b00930/d .functor NOT 1, L_0x2b007e0, C4<0>, C4<0>, C4<0>;
L_0x2b00930 .delay (10,10,10) L_0x2b00930/d;
L_0x2b00a20/d .functor NOR 1, L_0x2b00930, L_0x2b005f0, C4<0>, C4<0>;
L_0x2b00a20 .delay (20,20,20) L_0x2b00a20/d;
L_0x2b00bc0/d .functor NOT 1, L_0x2b00a20, C4<0>, C4<0>, C4<0>;
L_0x2b00bc0 .delay (10,10,10) L_0x2b00bc0/d;
v0x29d1130_0 .net "and_in0ncom", 0 0, L_0x2b00930; 1 drivers
v0x29d11f0_0 .net "and_in1com", 0 0, L_0x2b005f0; 1 drivers
v0x29d1290_0 .alias "in0", 0 0, v0x29d2bd0_0;
v0x29d1330_0 .alias "in1", 0 0, v0x29d2cb0_0;
v0x29d13b0_0 .net "nand_in0ncom", 0 0, L_0x2b007e0; 1 drivers
v0x29d1450_0 .net "nand_in1com", 0 0, L_0x2b004a0; 1 drivers
v0x29d14f0_0 .net "ncom", 0 0, L_0x2b00720; 1 drivers
v0x29d1590_0 .net "nor_wire", 0 0, L_0x2b00a20; 1 drivers
v0x29d1630_0 .alias "result", 0 0, v0x29d2d30_0;
v0x29d16b0_0 .alias "sel0", 0 0, v0x29d2aa0_0;
S_0x29d08f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29d0800;
 .timescale 0 0;
L_0x2b00cf0/d .functor NAND 1, C4<0>, L_0x2b01720, C4<1>, C4<1>;
L_0x2b00cf0 .delay (20,20,20) L_0x2b00cf0/d;
L_0x2b00e50/d .functor NOT 1, L_0x2b00cf0, C4<0>, C4<0>, C4<0>;
L_0x2b00e50 .delay (10,10,10) L_0x2b00e50/d;
L_0x2b00f80/d .functor NOT 1, L_0x2b01720, C4<0>, C4<0>, C4<0>;
L_0x2b00f80 .delay (10,10,10) L_0x2b00f80/d;
L_0x2b01040/d .functor NAND 1, L_0x2b00bc0, L_0x2b00f80, C4<1>, C4<1>;
L_0x2b01040 .delay (20,20,20) L_0x2b01040/d;
L_0x2b01190/d .functor NOT 1, L_0x2b01040, C4<0>, C4<0>, C4<0>;
L_0x2b01190 .delay (10,10,10) L_0x2b01190/d;
L_0x2b01280/d .functor NOR 1, L_0x2b01190, L_0x2b00e50, C4<0>, C4<0>;
L_0x2b01280 .delay (20,20,20) L_0x2b01280/d;
L_0x2b01420/d .functor NOT 1, L_0x2b01280, C4<0>, C4<0>, C4<0>;
L_0x2b01420 .delay (10,10,10) L_0x2b01420/d;
v0x29d09e0_0 .net "and_in0ncom", 0 0, L_0x2b01190; 1 drivers
v0x29d0a80_0 .net "and_in1com", 0 0, L_0x2b00e50; 1 drivers
v0x29d0b20_0 .alias "in0", 0 0, v0x29d2d30_0;
v0x29d0bc0_0 .alias "in1", 0 0, v0x29d28f0_0;
v0x29d0c40_0 .net "nand_in0ncom", 0 0, L_0x2b01040; 1 drivers
v0x29d0ce0_0 .net "nand_in1com", 0 0, L_0x2b00cf0; 1 drivers
v0x29d0dc0_0 .net "ncom", 0 0, L_0x2b00f80; 1 drivers
v0x29d0e60_0 .net "nor_wire", 0 0, L_0x2b01280; 1 drivers
v0x29d0f00_0 .alias "result", 0 0, v0x29d68c0_0;
v0x29d0fa0_0 .alias "sel0", 0 0, v0x29d2b20_0;
S_0x29c9ac0 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29c84b8 .param/l "i" 2 105, +C4<010110>;
S_0x29c9bf0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29c9ac0;
 .timescale 0 0;
L_0x2afc420/d .functor NOT 1, L_0x2b01ba0, C4<0>, C4<0>, C4<0>;
L_0x2afc420 .delay (10,10,10) L_0x2afc420/d;
v0x29b5050_0 .net "carryin", 0 0, L_0x2b01c40; 1 drivers
v0x29cfb50_0 .net "carryout", 0 0, L_0x2b03500; 1 drivers
v0x29cfbd0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29cfc50_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29b52e0_0 .net "notB", 0 0, L_0x2afc420; 1 drivers
v0x29cfde0_0 .net "operandA", 0 0, L_0x2b01b00; 1 drivers
v0x29cfe60_0 .net "operandB", 0 0, L_0x2b01ba0; 1 drivers
v0x29cff70_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29cfff0_0 .net "result", 0 0, L_0x2b06ff0; 1 drivers
v0x29d00c0_0 .net "trueB", 0 0, L_0x2b02340; 1 drivers
v0x29d0140_0 .net "wAddSub", 0 0, L_0x2b02e60; 1 drivers
v0x29d0250_0 .net "wNandAnd", 0 0, L_0x2b045c0; 1 drivers
v0x29d03d0_0 .net "wNorOr", 0 0, L_0x2b05000; 1 drivers
v0x29d04e0_0 .net "wXor", 0 0, L_0x2b03b60; 1 drivers
L_0x2b07120 .part v0x2a6b7d0_0, 0, 1;
L_0x2b071c0 .part v0x2a6b7d0_0, 1, 1;
L_0x2b072f0 .part v0x2a6b7d0_0, 2, 1;
S_0x29cf170 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29c9bf0;
 .timescale 0 0;
L_0x2b01db0/d .functor NAND 1, L_0x2afc420, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b01db0 .delay (20,20,20) L_0x2b01db0/d;
L_0x2b01e50/d .functor NOT 1, L_0x2b01db0, C4<0>, C4<0>, C4<0>;
L_0x2b01e50 .delay (10,10,10) L_0x2b01e50/d;
L_0x2b01f30/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b01f30 .delay (10,10,10) L_0x2b01f30/d;
L_0x2b01ff0/d .functor NAND 1, L_0x2b01ba0, L_0x2b01f30, C4<1>, C4<1>;
L_0x2b01ff0 .delay (20,20,20) L_0x2b01ff0/d;
L_0x2b020b0/d .functor NOT 1, L_0x2b01ff0, C4<0>, C4<0>, C4<0>;
L_0x2b020b0 .delay (10,10,10) L_0x2b020b0/d;
L_0x2b021a0/d .functor NOR 1, L_0x2b020b0, L_0x2b01e50, C4<0>, C4<0>;
L_0x2b021a0 .delay (20,20,20) L_0x2b021a0/d;
L_0x2b02340/d .functor NOT 1, L_0x2b021a0, C4<0>, C4<0>, C4<0>;
L_0x2b02340 .delay (10,10,10) L_0x2b02340/d;
v0x29cf260_0 .net "and_in0ncom", 0 0, L_0x2b020b0; 1 drivers
v0x29cf320_0 .net "and_in1com", 0 0, L_0x2b01e50; 1 drivers
v0x29cf3c0_0 .alias "in0", 0 0, v0x29cfe60_0;
v0x29cf440_0 .alias "in1", 0 0, v0x29b52e0_0;
v0x29cf4c0_0 .net "nand_in0ncom", 0 0, L_0x2b01ff0; 1 drivers
v0x29cf560_0 .net "nand_in1com", 0 0, L_0x2b01db0; 1 drivers
v0x29cf600_0 .net "ncom", 0 0, L_0x2b01f30; 1 drivers
v0x29cf6a0_0 .net "nor_wire", 0 0, L_0x2b021a0; 1 drivers
v0x29cf790_0 .alias "result", 0 0, v0x29d00c0_0;
v0x29cf860_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29cde80 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29c9bf0;
 .timescale 0 0;
L_0x2b02f70/d .functor NAND 1, L_0x2b01b00, L_0x2b02340, C4<1>, C4<1>;
L_0x2b02f70 .delay (20,20,20) L_0x2b02f70/d;
L_0x2b030e0/d .functor NOT 1, L_0x2b02f70, C4<0>, C4<0>, C4<0>;
L_0x2b030e0 .delay (10,10,10) L_0x2b030e0/d;
L_0x2b031f0/d .functor NAND 1, L_0x2b01c40, L_0x2b028c0, C4<1>, C4<1>;
L_0x2b031f0 .delay (20,20,20) L_0x2b031f0/d;
L_0x2b032b0/d .functor NOT 1, L_0x2b031f0, C4<0>, C4<0>, C4<0>;
L_0x2b032b0 .delay (10,10,10) L_0x2b032b0/d;
L_0x2b033c0/d .functor NOR 1, L_0x2b032b0, L_0x2b030e0, C4<0>, C4<0>;
L_0x2b033c0 .delay (20,20,20) L_0x2b033c0/d;
L_0x2b03500/d .functor NOT 1, L_0x2b033c0, C4<0>, C4<0>, C4<0>;
L_0x2b03500 .delay (10,10,10) L_0x2b03500/d;
v0x29cea60_0 .alias "a", 0 0, v0x29cfde0_0;
v0x29ceb70_0 .net "and_ab", 0 0, L_0x2b030e0; 1 drivers
v0x29cec10_0 .net "and_xor_ab_c", 0 0, L_0x2b032b0; 1 drivers
v0x29cecb0_0 .alias "b", 0 0, v0x29d00c0_0;
v0x29ced30_0 .alias "carryin", 0 0, v0x29b5050_0;
v0x29cedb0_0 .alias "carryout", 0 0, v0x29cfb50_0;
v0x29cee70_0 .net "nand_ab", 0 0, L_0x2b02f70; 1 drivers
v0x29ceef0_0 .net "nand_xor_ab_c", 0 0, L_0x2b031f0; 1 drivers
v0x29cef70_0 .net "nco", 0 0, L_0x2b033c0; 1 drivers
v0x29cf010_0 .alias "sum", 0 0, v0x29d0140_0;
v0x29cf0f0_0 .net "xor_ab", 0 0, L_0x2b028c0; 1 drivers
S_0x29ce510 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29cde80;
 .timescale 0 0;
L_0x2b024b0/d .functor NAND 1, L_0x2b01b00, L_0x2b02340, C4<1>, C4<1>;
L_0x2b024b0 .delay (20,20,20) L_0x2b024b0/d;
L_0x2b02570/d .functor NOR 1, L_0x2b01b00, L_0x2b02340, C4<0>, C4<0>;
L_0x2b02570 .delay (20,20,20) L_0x2b02570/d;
L_0x2b02650/d .functor NOT 1, L_0x2b02570, C4<0>, C4<0>, C4<0>;
L_0x2b02650 .delay (10,10,10) L_0x2b02650/d;
L_0x2b02760/d .functor NAND 1, L_0x2b02650, L_0x2b024b0, C4<1>, C4<1>;
L_0x2b02760 .delay (20,20,20) L_0x2b02760/d;
L_0x2b028c0/d .functor NOT 1, L_0x2b02760, C4<0>, C4<0>, C4<0>;
L_0x2b028c0 .delay (10,10,10) L_0x2b028c0/d;
v0x29ce600_0 .alias "a", 0 0, v0x29cfde0_0;
v0x29ce6a0_0 .alias "b", 0 0, v0x29d00c0_0;
v0x29ce740_0 .net "nand_ab", 0 0, L_0x2b024b0; 1 drivers
v0x29ce7e0_0 .net "nor_ab", 0 0, L_0x2b02570; 1 drivers
v0x29ce860_0 .net "nxor_ab", 0 0, L_0x2b02760; 1 drivers
v0x29ce900_0 .net "or_ab", 0 0, L_0x2b02650; 1 drivers
v0x29ce9e0_0 .alias "result", 0 0, v0x29cf0f0_0;
S_0x29cdf70 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29cde80;
 .timescale 0 0;
L_0x2b029d0/d .functor NAND 1, L_0x2b028c0, L_0x2b01c40, C4<1>, C4<1>;
L_0x2b029d0 .delay (20,20,20) L_0x2b029d0/d;
L_0x2b02b20/d .functor NOR 1, L_0x2b028c0, L_0x2b01c40, C4<0>, C4<0>;
L_0x2b02b20 .delay (20,20,20) L_0x2b02b20/d;
L_0x2b02c90/d .functor NOT 1, L_0x2b02b20, C4<0>, C4<0>, C4<0>;
L_0x2b02c90 .delay (10,10,10) L_0x2b02c90/d;
L_0x2b02d50/d .functor NAND 1, L_0x2b02c90, L_0x2b029d0, C4<1>, C4<1>;
L_0x2b02d50 .delay (20,20,20) L_0x2b02d50/d;
L_0x2b02e60/d .functor NOT 1, L_0x2b02d50, C4<0>, C4<0>, C4<0>;
L_0x2b02e60 .delay (10,10,10) L_0x2b02e60/d;
v0x29ce060_0 .alias "a", 0 0, v0x29cf0f0_0;
v0x29ce100_0 .alias "b", 0 0, v0x29b5050_0;
v0x29ce1a0_0 .net "nand_ab", 0 0, L_0x2b029d0; 1 drivers
v0x29ce240_0 .net "nor_ab", 0 0, L_0x2b02b20; 1 drivers
v0x29ce2c0_0 .net "nxor_ab", 0 0, L_0x2b02d50; 1 drivers
v0x29ce360_0 .net "or_ab", 0 0, L_0x2b02c90; 1 drivers
v0x29ce440_0 .alias "result", 0 0, v0x29d0140_0;
S_0x29cd930 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29c9bf0;
 .timescale 0 0;
L_0x2b036c0/d .functor NAND 1, L_0x2b01b00, L_0x2b01ba0, C4<1>, C4<1>;
L_0x2b036c0 .delay (20,20,20) L_0x2b036c0/d;
L_0x2b03780/d .functor NOR 1, L_0x2b01b00, L_0x2b01ba0, C4<0>, C4<0>;
L_0x2b03780 .delay (20,20,20) L_0x2b03780/d;
L_0x2b03910/d .functor NOT 1, L_0x2b03780, C4<0>, C4<0>, C4<0>;
L_0x2b03910 .delay (10,10,10) L_0x2b03910/d;
L_0x2b03a00/d .functor NAND 1, L_0x2b03910, L_0x2b036c0, C4<1>, C4<1>;
L_0x2b03a00 .delay (20,20,20) L_0x2b03a00/d;
L_0x2b03b60/d .functor NOT 1, L_0x2b03a00, C4<0>, C4<0>, C4<0>;
L_0x2b03b60 .delay (10,10,10) L_0x2b03b60/d;
v0x29cda20_0 .alias "a", 0 0, v0x29cfde0_0;
v0x29cdaa0_0 .alias "b", 0 0, v0x29cfe60_0;
v0x29cdb70_0 .net "nand_ab", 0 0, L_0x2b036c0; 1 drivers
v0x29cdbf0_0 .net "nor_ab", 0 0, L_0x2b03780; 1 drivers
v0x29cdc70_0 .net "nxor_ab", 0 0, L_0x2b03a00; 1 drivers
v0x29cdcf0_0 .net "or_ab", 0 0, L_0x2b03910; 1 drivers
v0x29cddb0_0 .alias "result", 0 0, v0x29d04e0_0;
S_0x29ccd40 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29c9bf0;
 .timescale 0 0;
L_0x2b03cb0/d .functor NAND 1, L_0x2b01b00, L_0x2b01ba0, C4<1>, C4<1>;
L_0x2b03cb0 .delay (20,20,20) L_0x2b03cb0/d;
L_0x2b03de0/d .functor NOT 1, L_0x2b03cb0, C4<0>, C4<0>, C4<0>;
L_0x2b03de0 .delay (10,10,10) L_0x2b03de0/d;
v0x29cd5b0_0 .alias "a", 0 0, v0x29cfde0_0;
v0x29cd650_0 .net "and_ab", 0 0, L_0x2b03de0; 1 drivers
v0x29cd6d0_0 .alias "b", 0 0, v0x29cfe60_0;
v0x29cd750_0 .net "nand_ab", 0 0, L_0x2b03cb0; 1 drivers
v0x29cd830_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29cd8b0_0 .alias "result", 0 0, v0x29d0250_0;
S_0x29cce30 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29ccd40;
 .timescale 0 0;
L_0x2b03f30/d .functor NAND 1, L_0x2b03de0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b03f30 .delay (20,20,20) L_0x2b03f30/d;
L_0x2b03ff0/d .functor NOT 1, L_0x2b03f30, C4<0>, C4<0>, C4<0>;
L_0x2b03ff0 .delay (10,10,10) L_0x2b03ff0/d;
L_0x2b04120/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b04120 .delay (10,10,10) L_0x2b04120/d;
L_0x2b041e0/d .functor NAND 1, L_0x2b03cb0, L_0x2b04120, C4<1>, C4<1>;
L_0x2b041e0 .delay (20,20,20) L_0x2b041e0/d;
L_0x2b04330/d .functor NOT 1, L_0x2b041e0, C4<0>, C4<0>, C4<0>;
L_0x2b04330 .delay (10,10,10) L_0x2b04330/d;
L_0x2b04420/d .functor NOR 1, L_0x2b04330, L_0x2b03ff0, C4<0>, C4<0>;
L_0x2b04420 .delay (20,20,20) L_0x2b04420/d;
L_0x2b045c0/d .functor NOT 1, L_0x2b04420, C4<0>, C4<0>, C4<0>;
L_0x2b045c0 .delay (10,10,10) L_0x2b045c0/d;
v0x29ccf20_0 .net "and_in0ncom", 0 0, L_0x2b04330; 1 drivers
v0x29ccfa0_0 .net "and_in1com", 0 0, L_0x2b03ff0; 1 drivers
v0x29cd020_0 .alias "in0", 0 0, v0x29cd750_0;
v0x29cd0c0_0 .alias "in1", 0 0, v0x29cd650_0;
v0x29cd140_0 .net "nand_in0ncom", 0 0, L_0x2b041e0; 1 drivers
v0x29cd1e0_0 .net "nand_in1com", 0 0, L_0x2b03f30; 1 drivers
v0x29cd2c0_0 .net "ncom", 0 0, L_0x2b04120; 1 drivers
v0x29cd360_0 .net "nor_wire", 0 0, L_0x2b04420; 1 drivers
v0x29cd400_0 .alias "result", 0 0, v0x29d0250_0;
v0x29cd4d0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29cc2a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29c9bf0;
 .timescale 0 0;
L_0x2b046f0/d .functor NOR 1, L_0x2b01b00, L_0x2b01ba0, C4<0>, C4<0>;
L_0x2b046f0 .delay (20,20,20) L_0x2b046f0/d;
L_0x2b04820/d .functor NOT 1, L_0x2b046f0, C4<0>, C4<0>, C4<0>;
L_0x2b04820 .delay (10,10,10) L_0x2b04820/d;
v0x29cca20_0 .alias "a", 0 0, v0x29cfde0_0;
v0x29ccaa0_0 .alias "b", 0 0, v0x29cfe60_0;
v0x29ccb40_0 .net "nor_ab", 0 0, L_0x2b046f0; 1 drivers
v0x29ccbc0_0 .net "or_ab", 0 0, L_0x2b04820; 1 drivers
v0x29ccc40_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29cccc0_0 .alias "result", 0 0, v0x29d03d0_0;
S_0x29cc390 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29cc2a0;
 .timescale 0 0;
L_0x2b04970/d .functor NAND 1, L_0x2b04820, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b04970 .delay (20,20,20) L_0x2b04970/d;
L_0x2b04a30/d .functor NOT 1, L_0x2b04970, C4<0>, C4<0>, C4<0>;
L_0x2b04a30 .delay (10,10,10) L_0x2b04a30/d;
L_0x2b04b60/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b04b60 .delay (10,10,10) L_0x2b04b60/d;
L_0x2b04c20/d .functor NAND 1, L_0x2b046f0, L_0x2b04b60, C4<1>, C4<1>;
L_0x2b04c20 .delay (20,20,20) L_0x2b04c20/d;
L_0x2b04d70/d .functor NOT 1, L_0x2b04c20, C4<0>, C4<0>, C4<0>;
L_0x2b04d70 .delay (10,10,10) L_0x2b04d70/d;
L_0x2b04e60/d .functor NOR 1, L_0x2b04d70, L_0x2b04a30, C4<0>, C4<0>;
L_0x2b04e60 .delay (20,20,20) L_0x2b04e60/d;
L_0x2b05000/d .functor NOT 1, L_0x2b04e60, C4<0>, C4<0>, C4<0>;
L_0x2b05000 .delay (10,10,10) L_0x2b05000/d;
v0x29cc480_0 .net "and_in0ncom", 0 0, L_0x2b04d70; 1 drivers
v0x29cc500_0 .net "and_in1com", 0 0, L_0x2b04a30; 1 drivers
v0x29cc580_0 .alias "in0", 0 0, v0x29ccb40_0;
v0x29cc600_0 .alias "in1", 0 0, v0x29ccbc0_0;
v0x29cc680_0 .net "nand_in0ncom", 0 0, L_0x2b04c20; 1 drivers
v0x29cc700_0 .net "nand_in1com", 0 0, L_0x2b04970; 1 drivers
v0x29cc780_0 .net "ncom", 0 0, L_0x2b04b60; 1 drivers
v0x29cc800_0 .net "nor_wire", 0 0, L_0x2b04e60; 1 drivers
v0x29cc8d0_0 .alias "result", 0 0, v0x29d03d0_0;
v0x29cc9a0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29c9ce0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29c9bf0;
 .timescale 0 0;
v0x29cbaf0_0 .alias "in0", 0 0, v0x29d0140_0;
v0x29cbba0_0 .alias "in1", 0 0, v0x29d04e0_0;
v0x29cbc50_0 .alias "in2", 0 0, v0x29d0250_0;
v0x29cbd00_0 .alias "in3", 0 0, v0x29d03d0_0;
v0x29cbde0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29cbe90_0 .alias "result", 0 0, v0x29cfff0_0;
v0x29cbf10_0 .net "sel0", 0 0, L_0x2b07120; 1 drivers
v0x29cbf90_0 .net "sel1", 0 0, L_0x2b071c0; 1 drivers
v0x29cc010_0 .net "sel2", 0 0, L_0x2b072f0; 1 drivers
v0x29cc0c0_0 .net "w0", 0 0, L_0x2b057c0; 1 drivers
v0x29cc1a0_0 .net "w1", 0 0, L_0x2b05f40; 1 drivers
v0x29cc220_0 .net "w2", 0 0, L_0x2b06790; 1 drivers
S_0x29cb3a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29c9ce0;
 .timescale 0 0;
L_0x2b05130/d .functor NAND 1, L_0x2b03b60, L_0x2b07120, C4<1>, C4<1>;
L_0x2b05130 .delay (20,20,20) L_0x2b05130/d;
L_0x2b051f0/d .functor NOT 1, L_0x2b05130, C4<0>, C4<0>, C4<0>;
L_0x2b051f0 .delay (10,10,10) L_0x2b051f0/d;
L_0x2b05320/d .functor NOT 1, L_0x2b07120, C4<0>, C4<0>, C4<0>;
L_0x2b05320 .delay (10,10,10) L_0x2b05320/d;
L_0x2b05470/d .functor NAND 1, L_0x2b02e60, L_0x2b05320, C4<1>, C4<1>;
L_0x2b05470 .delay (20,20,20) L_0x2b05470/d;
L_0x2b05530/d .functor NOT 1, L_0x2b05470, C4<0>, C4<0>, C4<0>;
L_0x2b05530 .delay (10,10,10) L_0x2b05530/d;
L_0x2b05620/d .functor NOR 1, L_0x2b05530, L_0x2b051f0, C4<0>, C4<0>;
L_0x2b05620 .delay (20,20,20) L_0x2b05620/d;
L_0x2b057c0/d .functor NOT 1, L_0x2b05620, C4<0>, C4<0>, C4<0>;
L_0x2b057c0 .delay (10,10,10) L_0x2b057c0/d;
v0x29cb490_0 .net "and_in0ncom", 0 0, L_0x2b05530; 1 drivers
v0x29cb550_0 .net "and_in1com", 0 0, L_0x2b051f0; 1 drivers
v0x29cb5f0_0 .alias "in0", 0 0, v0x29d0140_0;
v0x29cb690_0 .alias "in1", 0 0, v0x29d04e0_0;
v0x29cb710_0 .net "nand_in0ncom", 0 0, L_0x2b05470; 1 drivers
v0x29cb7b0_0 .net "nand_in1com", 0 0, L_0x2b05130; 1 drivers
v0x29cb850_0 .net "ncom", 0 0, L_0x2b05320; 1 drivers
v0x29cb8f0_0 .net "nor_wire", 0 0, L_0x2b05620; 1 drivers
v0x29cb990_0 .alias "result", 0 0, v0x29cc0c0_0;
v0x29cba10_0 .alias "sel0", 0 0, v0x29cbf10_0;
S_0x29cac50 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29c9ce0;
 .timescale 0 0;
L_0x2b058f0/d .functor NAND 1, L_0x2b05000, L_0x2b07120, C4<1>, C4<1>;
L_0x2b058f0 .delay (20,20,20) L_0x2b058f0/d;
L_0x2b059b0/d .functor NOT 1, L_0x2b058f0, C4<0>, C4<0>, C4<0>;
L_0x2b059b0 .delay (10,10,10) L_0x2b059b0/d;
L_0x2b05ae0/d .functor NOT 1, L_0x2b07120, C4<0>, C4<0>, C4<0>;
L_0x2b05ae0 .delay (10,10,10) L_0x2b05ae0/d;
L_0x2b05ba0/d .functor NAND 1, L_0x2b045c0, L_0x2b05ae0, C4<1>, C4<1>;
L_0x2b05ba0 .delay (20,20,20) L_0x2b05ba0/d;
L_0x2b05cb0/d .functor NOT 1, L_0x2b05ba0, C4<0>, C4<0>, C4<0>;
L_0x2b05cb0 .delay (10,10,10) L_0x2b05cb0/d;
L_0x2b05da0/d .functor NOR 1, L_0x2b05cb0, L_0x2b059b0, C4<0>, C4<0>;
L_0x2b05da0 .delay (20,20,20) L_0x2b05da0/d;
L_0x2b05f40/d .functor NOT 1, L_0x2b05da0, C4<0>, C4<0>, C4<0>;
L_0x2b05f40 .delay (10,10,10) L_0x2b05f40/d;
v0x29cad40_0 .net "and_in0ncom", 0 0, L_0x2b05cb0; 1 drivers
v0x29cae00_0 .net "and_in1com", 0 0, L_0x2b059b0; 1 drivers
v0x29caea0_0 .alias "in0", 0 0, v0x29d0250_0;
v0x29caf40_0 .alias "in1", 0 0, v0x29d03d0_0;
v0x29cafc0_0 .net "nand_in0ncom", 0 0, L_0x2b05ba0; 1 drivers
v0x29cb060_0 .net "nand_in1com", 0 0, L_0x2b058f0; 1 drivers
v0x29cb100_0 .net "ncom", 0 0, L_0x2b05ae0; 1 drivers
v0x29cb1a0_0 .net "nor_wire", 0 0, L_0x2b05da0; 1 drivers
v0x29cb240_0 .alias "result", 0 0, v0x29cc1a0_0;
v0x29cb2c0_0 .alias "sel0", 0 0, v0x29cbf10_0;
S_0x29ca500 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29c9ce0;
 .timescale 0 0;
L_0x2b06070/d .functor NAND 1, L_0x2b05f40, L_0x2b071c0, C4<1>, C4<1>;
L_0x2b06070 .delay (20,20,20) L_0x2b06070/d;
L_0x2b061c0/d .functor NOT 1, L_0x2b06070, C4<0>, C4<0>, C4<0>;
L_0x2b061c0 .delay (10,10,10) L_0x2b061c0/d;
L_0x2b062f0/d .functor NOT 1, L_0x2b071c0, C4<0>, C4<0>, C4<0>;
L_0x2b062f0 .delay (10,10,10) L_0x2b062f0/d;
L_0x2b063b0/d .functor NAND 1, L_0x2b057c0, L_0x2b062f0, C4<1>, C4<1>;
L_0x2b063b0 .delay (20,20,20) L_0x2b063b0/d;
L_0x2b06500/d .functor NOT 1, L_0x2b063b0, C4<0>, C4<0>, C4<0>;
L_0x2b06500 .delay (10,10,10) L_0x2b06500/d;
L_0x2b065f0/d .functor NOR 1, L_0x2b06500, L_0x2b061c0, C4<0>, C4<0>;
L_0x2b065f0 .delay (20,20,20) L_0x2b065f0/d;
L_0x2b06790/d .functor NOT 1, L_0x2b065f0, C4<0>, C4<0>, C4<0>;
L_0x2b06790 .delay (10,10,10) L_0x2b06790/d;
v0x29ca5f0_0 .net "and_in0ncom", 0 0, L_0x2b06500; 1 drivers
v0x29ca6b0_0 .net "and_in1com", 0 0, L_0x2b061c0; 1 drivers
v0x29ca750_0 .alias "in0", 0 0, v0x29cc0c0_0;
v0x29ca7f0_0 .alias "in1", 0 0, v0x29cc1a0_0;
v0x29ca870_0 .net "nand_in0ncom", 0 0, L_0x2b063b0; 1 drivers
v0x29ca910_0 .net "nand_in1com", 0 0, L_0x2b06070; 1 drivers
v0x29ca9b0_0 .net "ncom", 0 0, L_0x2b062f0; 1 drivers
v0x29caa50_0 .net "nor_wire", 0 0, L_0x2b065f0; 1 drivers
v0x29caaf0_0 .alias "result", 0 0, v0x29cc220_0;
v0x29cab70_0 .alias "sel0", 0 0, v0x29cbf90_0;
S_0x29c9dd0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29c9ce0;
 .timescale 0 0;
L_0x2b068c0/d .functor NAND 1, C4<0>, L_0x2b072f0, C4<1>, C4<1>;
L_0x2b068c0 .delay (20,20,20) L_0x2b068c0/d;
L_0x2b06a20/d .functor NOT 1, L_0x2b068c0, C4<0>, C4<0>, C4<0>;
L_0x2b06a20 .delay (10,10,10) L_0x2b06a20/d;
L_0x2b06b50/d .functor NOT 1, L_0x2b072f0, C4<0>, C4<0>, C4<0>;
L_0x2b06b50 .delay (10,10,10) L_0x2b06b50/d;
L_0x2b06c10/d .functor NAND 1, L_0x2b06790, L_0x2b06b50, C4<1>, C4<1>;
L_0x2b06c10 .delay (20,20,20) L_0x2b06c10/d;
L_0x2b06d60/d .functor NOT 1, L_0x2b06c10, C4<0>, C4<0>, C4<0>;
L_0x2b06d60 .delay (10,10,10) L_0x2b06d60/d;
L_0x2b06e50/d .functor NOR 1, L_0x2b06d60, L_0x2b06a20, C4<0>, C4<0>;
L_0x2b06e50 .delay (20,20,20) L_0x2b06e50/d;
L_0x2b06ff0/d .functor NOT 1, L_0x2b06e50, C4<0>, C4<0>, C4<0>;
L_0x2b06ff0 .delay (10,10,10) L_0x2b06ff0/d;
v0x29c9ec0_0 .net "and_in0ncom", 0 0, L_0x2b06d60; 1 drivers
v0x29c9f40_0 .net "and_in1com", 0 0, L_0x2b06a20; 1 drivers
v0x29c9fe0_0 .alias "in0", 0 0, v0x29cc220_0;
v0x29ca080_0 .alias "in1", 0 0, v0x29cbde0_0;
v0x29ca100_0 .net "nand_in0ncom", 0 0, L_0x2b06c10; 1 drivers
v0x29ca1a0_0 .net "nand_in1com", 0 0, L_0x2b068c0; 1 drivers
v0x29ca280_0 .net "ncom", 0 0, L_0x2b06b50; 1 drivers
v0x29ca320_0 .net "nor_wire", 0 0, L_0x2b06e50; 1 drivers
v0x29ca3c0_0 .alias "result", 0 0, v0x29cfff0_0;
v0x29ca460_0 .alias "sel0", 0 0, v0x29cc010_0;
S_0x29c3110 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29c1b08 .param/l "i" 2 105, +C4<010111>;
S_0x29c3240 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29c3110;
 .timescale 0 0;
L_0x2b01ce0/d .functor NOT 1, L_0x2b07670, C4<0>, C4<0>, C4<0>;
L_0x2b01ce0 .delay (10,10,10) L_0x2b01ce0/d;
v0x29c8fc0_0 .net "carryin", 0 0, L_0x2b07710; 1 drivers
v0x29c9060_0 .net "carryout", 0 0, L_0x2b09120; 1 drivers
v0x29c90e0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29c9160_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29c91e0_0 .net "notB", 0 0, L_0x2b01ce0; 1 drivers
v0x29c9260_0 .net "operandA", 0 0, L_0x2b075d0; 1 drivers
v0x29c92e0_0 .net "operandB", 0 0, L_0x2b07670; 1 drivers
v0x29c93f0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29c9470_0 .net "result", 0 0, L_0x2b0cc10; 1 drivers
v0x29c9540_0 .net "trueB", 0 0, L_0x2b07f60; 1 drivers
v0x29c9620_0 .net "wAddSub", 0 0, L_0x2b08a80; 1 drivers
v0x29c9730_0 .net "wNandAnd", 0 0, L_0x2b0a1e0; 1 drivers
v0x29c98b0_0 .net "wNorOr", 0 0, L_0x2b0ac20; 1 drivers
v0x29c99c0_0 .net "wXor", 0 0, L_0x2b09780; 1 drivers
L_0x2b0cd40 .part v0x2a6b7d0_0, 0, 1;
L_0x2b0cde0 .part v0x2a6b7d0_0, 1, 1;
L_0x2b0cf10 .part v0x2a6b7d0_0, 2, 1;
S_0x29c87f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29c3240;
 .timescale 0 0;
L_0x2b07990/d .functor NAND 1, L_0x2b01ce0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b07990 .delay (20,20,20) L_0x2b07990/d;
L_0x2b07a70/d .functor NOT 1, L_0x2b07990, C4<0>, C4<0>, C4<0>;
L_0x2b07a70 .delay (10,10,10) L_0x2b07a70/d;
L_0x2b07b50/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b07b50 .delay (10,10,10) L_0x2b07b50/d;
L_0x2b07c10/d .functor NAND 1, L_0x2b07670, L_0x2b07b50, C4<1>, C4<1>;
L_0x2b07c10 .delay (20,20,20) L_0x2b07c10/d;
L_0x2b07cd0/d .functor NOT 1, L_0x2b07c10, C4<0>, C4<0>, C4<0>;
L_0x2b07cd0 .delay (10,10,10) L_0x2b07cd0/d;
L_0x2b07dc0/d .functor NOR 1, L_0x2b07cd0, L_0x2b07a70, C4<0>, C4<0>;
L_0x2b07dc0 .delay (20,20,20) L_0x2b07dc0/d;
L_0x2b07f60/d .functor NOT 1, L_0x2b07dc0, C4<0>, C4<0>, C4<0>;
L_0x2b07f60 .delay (10,10,10) L_0x2b07f60/d;
v0x29c88e0_0 .net "and_in0ncom", 0 0, L_0x2b07cd0; 1 drivers
v0x29c89a0_0 .net "and_in1com", 0 0, L_0x2b07a70; 1 drivers
v0x29c8a40_0 .alias "in0", 0 0, v0x29c92e0_0;
v0x29c8ac0_0 .alias "in1", 0 0, v0x29c91e0_0;
v0x29c8b40_0 .net "nand_in0ncom", 0 0, L_0x2b07c10; 1 drivers
v0x29c8be0_0 .net "nand_in1com", 0 0, L_0x2b07990; 1 drivers
v0x29c8c80_0 .net "ncom", 0 0, L_0x2b07b50; 1 drivers
v0x29c8d20_0 .net "nor_wire", 0 0, L_0x2b07dc0; 1 drivers
v0x29c8e10_0 .alias "result", 0 0, v0x29c9540_0;
v0x29c8ee0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29c7500 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29c3240;
 .timescale 0 0;
L_0x2b08b90/d .functor NAND 1, L_0x2b075d0, L_0x2b07f60, C4<1>, C4<1>;
L_0x2b08b90 .delay (20,20,20) L_0x2b08b90/d;
L_0x2b08d00/d .functor NOT 1, L_0x2b08b90, C4<0>, C4<0>, C4<0>;
L_0x2b08d00 .delay (10,10,10) L_0x2b08d00/d;
L_0x2b08e10/d .functor NAND 1, L_0x2b07710, L_0x2b084e0, C4<1>, C4<1>;
L_0x2b08e10 .delay (20,20,20) L_0x2b08e10/d;
L_0x2b08ed0/d .functor NOT 1, L_0x2b08e10, C4<0>, C4<0>, C4<0>;
L_0x2b08ed0 .delay (10,10,10) L_0x2b08ed0/d;
L_0x2b08fe0/d .functor NOR 1, L_0x2b08ed0, L_0x2b08d00, C4<0>, C4<0>;
L_0x2b08fe0 .delay (20,20,20) L_0x2b08fe0/d;
L_0x2b09120/d .functor NOT 1, L_0x2b08fe0, C4<0>, C4<0>, C4<0>;
L_0x2b09120 .delay (10,10,10) L_0x2b09120/d;
v0x29c80e0_0 .alias "a", 0 0, v0x29c9260_0;
v0x29c81f0_0 .net "and_ab", 0 0, L_0x2b08d00; 1 drivers
v0x29c8290_0 .net "and_xor_ab_c", 0 0, L_0x2b08ed0; 1 drivers
v0x29c8330_0 .alias "b", 0 0, v0x29c9540_0;
v0x29c83b0_0 .alias "carryin", 0 0, v0x29c8fc0_0;
v0x29c8430_0 .alias "carryout", 0 0, v0x29c9060_0;
v0x29c84f0_0 .net "nand_ab", 0 0, L_0x2b08b90; 1 drivers
v0x29c8570_0 .net "nand_xor_ab_c", 0 0, L_0x2b08e10; 1 drivers
v0x29c85f0_0 .net "nco", 0 0, L_0x2b08fe0; 1 drivers
v0x29c8690_0 .alias "sum", 0 0, v0x29c9620_0;
v0x29c8770_0 .net "xor_ab", 0 0, L_0x2b084e0; 1 drivers
S_0x29c7b90 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29c7500;
 .timescale 0 0;
L_0x2b080d0/d .functor NAND 1, L_0x2b075d0, L_0x2b07f60, C4<1>, C4<1>;
L_0x2b080d0 .delay (20,20,20) L_0x2b080d0/d;
L_0x2b08190/d .functor NOR 1, L_0x2b075d0, L_0x2b07f60, C4<0>, C4<0>;
L_0x2b08190 .delay (20,20,20) L_0x2b08190/d;
L_0x2b08270/d .functor NOT 1, L_0x2b08190, C4<0>, C4<0>, C4<0>;
L_0x2b08270 .delay (10,10,10) L_0x2b08270/d;
L_0x2b08380/d .functor NAND 1, L_0x2b08270, L_0x2b080d0, C4<1>, C4<1>;
L_0x2b08380 .delay (20,20,20) L_0x2b08380/d;
L_0x2b084e0/d .functor NOT 1, L_0x2b08380, C4<0>, C4<0>, C4<0>;
L_0x2b084e0 .delay (10,10,10) L_0x2b084e0/d;
v0x29c7c80_0 .alias "a", 0 0, v0x29c9260_0;
v0x29c7d20_0 .alias "b", 0 0, v0x29c9540_0;
v0x29c7dc0_0 .net "nand_ab", 0 0, L_0x2b080d0; 1 drivers
v0x29c7e60_0 .net "nor_ab", 0 0, L_0x2b08190; 1 drivers
v0x29c7ee0_0 .net "nxor_ab", 0 0, L_0x2b08380; 1 drivers
v0x29c7f80_0 .net "or_ab", 0 0, L_0x2b08270; 1 drivers
v0x29c8060_0 .alias "result", 0 0, v0x29c8770_0;
S_0x29c75f0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29c7500;
 .timescale 0 0;
L_0x2b085f0/d .functor NAND 1, L_0x2b084e0, L_0x2b07710, C4<1>, C4<1>;
L_0x2b085f0 .delay (20,20,20) L_0x2b085f0/d;
L_0x2b08740/d .functor NOR 1, L_0x2b084e0, L_0x2b07710, C4<0>, C4<0>;
L_0x2b08740 .delay (20,20,20) L_0x2b08740/d;
L_0x2b088b0/d .functor NOT 1, L_0x2b08740, C4<0>, C4<0>, C4<0>;
L_0x2b088b0 .delay (10,10,10) L_0x2b088b0/d;
L_0x2b08970/d .functor NAND 1, L_0x2b088b0, L_0x2b085f0, C4<1>, C4<1>;
L_0x2b08970 .delay (20,20,20) L_0x2b08970/d;
L_0x2b08a80/d .functor NOT 1, L_0x2b08970, C4<0>, C4<0>, C4<0>;
L_0x2b08a80 .delay (10,10,10) L_0x2b08a80/d;
v0x29c76e0_0 .alias "a", 0 0, v0x29c8770_0;
v0x29c7780_0 .alias "b", 0 0, v0x29c8fc0_0;
v0x29c7820_0 .net "nand_ab", 0 0, L_0x2b085f0; 1 drivers
v0x29c78c0_0 .net "nor_ab", 0 0, L_0x2b08740; 1 drivers
v0x29c7940_0 .net "nxor_ab", 0 0, L_0x2b08970; 1 drivers
v0x29c79e0_0 .net "or_ab", 0 0, L_0x2b088b0; 1 drivers
v0x29c7ac0_0 .alias "result", 0 0, v0x29c9620_0;
S_0x29c6fb0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29c3240;
 .timescale 0 0;
L_0x2b092e0/d .functor NAND 1, L_0x2b075d0, L_0x2b07670, C4<1>, C4<1>;
L_0x2b092e0 .delay (20,20,20) L_0x2b092e0/d;
L_0x2b093a0/d .functor NOR 1, L_0x2b075d0, L_0x2b07670, C4<0>, C4<0>;
L_0x2b093a0 .delay (20,20,20) L_0x2b093a0/d;
L_0x2b09530/d .functor NOT 1, L_0x2b093a0, C4<0>, C4<0>, C4<0>;
L_0x2b09530 .delay (10,10,10) L_0x2b09530/d;
L_0x2b09620/d .functor NAND 1, L_0x2b09530, L_0x2b092e0, C4<1>, C4<1>;
L_0x2b09620 .delay (20,20,20) L_0x2b09620/d;
L_0x2b09780/d .functor NOT 1, L_0x2b09620, C4<0>, C4<0>, C4<0>;
L_0x2b09780 .delay (10,10,10) L_0x2b09780/d;
v0x29c70a0_0 .alias "a", 0 0, v0x29c9260_0;
v0x29c7120_0 .alias "b", 0 0, v0x29c92e0_0;
v0x29c71f0_0 .net "nand_ab", 0 0, L_0x2b092e0; 1 drivers
v0x29c7270_0 .net "nor_ab", 0 0, L_0x2b093a0; 1 drivers
v0x29c72f0_0 .net "nxor_ab", 0 0, L_0x2b09620; 1 drivers
v0x29c7370_0 .net "or_ab", 0 0, L_0x2b09530; 1 drivers
v0x29c7430_0 .alias "result", 0 0, v0x29c99c0_0;
S_0x29c63c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29c3240;
 .timescale 0 0;
L_0x2b098d0/d .functor NAND 1, L_0x2b075d0, L_0x2b07670, C4<1>, C4<1>;
L_0x2b098d0 .delay (20,20,20) L_0x2b098d0/d;
L_0x2b09a00/d .functor NOT 1, L_0x2b098d0, C4<0>, C4<0>, C4<0>;
L_0x2b09a00 .delay (10,10,10) L_0x2b09a00/d;
v0x29c6c30_0 .alias "a", 0 0, v0x29c9260_0;
v0x29c6cd0_0 .net "and_ab", 0 0, L_0x2b09a00; 1 drivers
v0x29c6d50_0 .alias "b", 0 0, v0x29c92e0_0;
v0x29c6dd0_0 .net "nand_ab", 0 0, L_0x2b098d0; 1 drivers
v0x29c6eb0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29c6f30_0 .alias "result", 0 0, v0x29c9730_0;
S_0x29c64b0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29c63c0;
 .timescale 0 0;
L_0x2b09b50/d .functor NAND 1, L_0x2b09a00, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b09b50 .delay (20,20,20) L_0x2b09b50/d;
L_0x2b09c10/d .functor NOT 1, L_0x2b09b50, C4<0>, C4<0>, C4<0>;
L_0x2b09c10 .delay (10,10,10) L_0x2b09c10/d;
L_0x2b09d40/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b09d40 .delay (10,10,10) L_0x2b09d40/d;
L_0x2b09e00/d .functor NAND 1, L_0x2b098d0, L_0x2b09d40, C4<1>, C4<1>;
L_0x2b09e00 .delay (20,20,20) L_0x2b09e00/d;
L_0x2b09f50/d .functor NOT 1, L_0x2b09e00, C4<0>, C4<0>, C4<0>;
L_0x2b09f50 .delay (10,10,10) L_0x2b09f50/d;
L_0x2b0a040/d .functor NOR 1, L_0x2b09f50, L_0x2b09c10, C4<0>, C4<0>;
L_0x2b0a040 .delay (20,20,20) L_0x2b0a040/d;
L_0x2b0a1e0/d .functor NOT 1, L_0x2b0a040, C4<0>, C4<0>, C4<0>;
L_0x2b0a1e0 .delay (10,10,10) L_0x2b0a1e0/d;
v0x29c65a0_0 .net "and_in0ncom", 0 0, L_0x2b09f50; 1 drivers
v0x29c6620_0 .net "and_in1com", 0 0, L_0x2b09c10; 1 drivers
v0x29c66a0_0 .alias "in0", 0 0, v0x29c6dd0_0;
v0x29c6740_0 .alias "in1", 0 0, v0x29c6cd0_0;
v0x29c67c0_0 .net "nand_in0ncom", 0 0, L_0x2b09e00; 1 drivers
v0x29c6860_0 .net "nand_in1com", 0 0, L_0x2b09b50; 1 drivers
v0x29c6940_0 .net "ncom", 0 0, L_0x2b09d40; 1 drivers
v0x29c69e0_0 .net "nor_wire", 0 0, L_0x2b0a040; 1 drivers
v0x29c6a80_0 .alias "result", 0 0, v0x29c9730_0;
v0x29c6b50_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29c5920 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29c3240;
 .timescale 0 0;
L_0x2b0a310/d .functor NOR 1, L_0x2b075d0, L_0x2b07670, C4<0>, C4<0>;
L_0x2b0a310 .delay (20,20,20) L_0x2b0a310/d;
L_0x2b0a440/d .functor NOT 1, L_0x2b0a310, C4<0>, C4<0>, C4<0>;
L_0x2b0a440 .delay (10,10,10) L_0x2b0a440/d;
v0x29c60a0_0 .alias "a", 0 0, v0x29c9260_0;
v0x29c6120_0 .alias "b", 0 0, v0x29c92e0_0;
v0x29c61c0_0 .net "nor_ab", 0 0, L_0x2b0a310; 1 drivers
v0x29c6240_0 .net "or_ab", 0 0, L_0x2b0a440; 1 drivers
v0x29c62c0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29c6340_0 .alias "result", 0 0, v0x29c98b0_0;
S_0x29c5a10 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29c5920;
 .timescale 0 0;
L_0x2b0a590/d .functor NAND 1, L_0x2b0a440, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b0a590 .delay (20,20,20) L_0x2b0a590/d;
L_0x2b0a650/d .functor NOT 1, L_0x2b0a590, C4<0>, C4<0>, C4<0>;
L_0x2b0a650 .delay (10,10,10) L_0x2b0a650/d;
L_0x2b0a780/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b0a780 .delay (10,10,10) L_0x2b0a780/d;
L_0x2b0a840/d .functor NAND 1, L_0x2b0a310, L_0x2b0a780, C4<1>, C4<1>;
L_0x2b0a840 .delay (20,20,20) L_0x2b0a840/d;
L_0x2b0a990/d .functor NOT 1, L_0x2b0a840, C4<0>, C4<0>, C4<0>;
L_0x2b0a990 .delay (10,10,10) L_0x2b0a990/d;
L_0x2b0aa80/d .functor NOR 1, L_0x2b0a990, L_0x2b0a650, C4<0>, C4<0>;
L_0x2b0aa80 .delay (20,20,20) L_0x2b0aa80/d;
L_0x2b0ac20/d .functor NOT 1, L_0x2b0aa80, C4<0>, C4<0>, C4<0>;
L_0x2b0ac20 .delay (10,10,10) L_0x2b0ac20/d;
v0x29c5b00_0 .net "and_in0ncom", 0 0, L_0x2b0a990; 1 drivers
v0x29c5b80_0 .net "and_in1com", 0 0, L_0x2b0a650; 1 drivers
v0x29c5c00_0 .alias "in0", 0 0, v0x29c61c0_0;
v0x29c5c80_0 .alias "in1", 0 0, v0x29c6240_0;
v0x29c5d00_0 .net "nand_in0ncom", 0 0, L_0x2b0a840; 1 drivers
v0x29c5d80_0 .net "nand_in1com", 0 0, L_0x2b0a590; 1 drivers
v0x29c5e00_0 .net "ncom", 0 0, L_0x2b0a780; 1 drivers
v0x29c5e80_0 .net "nor_wire", 0 0, L_0x2b0aa80; 1 drivers
v0x29c5f50_0 .alias "result", 0 0, v0x29c98b0_0;
v0x29c6020_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29c3330 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29c3240;
 .timescale 0 0;
v0x29c5170_0 .alias "in0", 0 0, v0x29c9620_0;
v0x29c5220_0 .alias "in1", 0 0, v0x29c99c0_0;
v0x29c52d0_0 .alias "in2", 0 0, v0x29c9730_0;
v0x29c5380_0 .alias "in3", 0 0, v0x29c98b0_0;
v0x29c5460_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29c5510_0 .alias "result", 0 0, v0x29c9470_0;
v0x29c5590_0 .net "sel0", 0 0, L_0x2b0cd40; 1 drivers
v0x29c5610_0 .net "sel1", 0 0, L_0x2b0cde0; 1 drivers
v0x29c5690_0 .net "sel2", 0 0, L_0x2b0cf10; 1 drivers
v0x29c5740_0 .net "w0", 0 0, L_0x2b0b3e0; 1 drivers
v0x29c5820_0 .net "w1", 0 0, L_0x2b0bb60; 1 drivers
v0x29c58a0_0 .net "w2", 0 0, L_0x2b0c3b0; 1 drivers
S_0x29c49f0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29c3330;
 .timescale 0 0;
L_0x2b0ad50/d .functor NAND 1, L_0x2b09780, L_0x2b0cd40, C4<1>, C4<1>;
L_0x2b0ad50 .delay (20,20,20) L_0x2b0ad50/d;
L_0x2b0ae10/d .functor NOT 1, L_0x2b0ad50, C4<0>, C4<0>, C4<0>;
L_0x2b0ae10 .delay (10,10,10) L_0x2b0ae10/d;
L_0x2b0af40/d .functor NOT 1, L_0x2b0cd40, C4<0>, C4<0>, C4<0>;
L_0x2b0af40 .delay (10,10,10) L_0x2b0af40/d;
L_0x2b0b090/d .functor NAND 1, L_0x2b08a80, L_0x2b0af40, C4<1>, C4<1>;
L_0x2b0b090 .delay (20,20,20) L_0x2b0b090/d;
L_0x2b0b150/d .functor NOT 1, L_0x2b0b090, C4<0>, C4<0>, C4<0>;
L_0x2b0b150 .delay (10,10,10) L_0x2b0b150/d;
L_0x2b0b240/d .functor NOR 1, L_0x2b0b150, L_0x2b0ae10, C4<0>, C4<0>;
L_0x2b0b240 .delay (20,20,20) L_0x2b0b240/d;
L_0x2b0b3e0/d .functor NOT 1, L_0x2b0b240, C4<0>, C4<0>, C4<0>;
L_0x2b0b3e0 .delay (10,10,10) L_0x2b0b3e0/d;
v0x29c4ae0_0 .net "and_in0ncom", 0 0, L_0x2b0b150; 1 drivers
v0x29c4ba0_0 .net "and_in1com", 0 0, L_0x2b0ae10; 1 drivers
v0x29c4c40_0 .alias "in0", 0 0, v0x29c9620_0;
v0x29c4ce0_0 .alias "in1", 0 0, v0x29c99c0_0;
v0x29c4d60_0 .net "nand_in0ncom", 0 0, L_0x2b0b090; 1 drivers
v0x29c4e00_0 .net "nand_in1com", 0 0, L_0x2b0ad50; 1 drivers
v0x29c4ea0_0 .net "ncom", 0 0, L_0x2b0af40; 1 drivers
v0x29c4f40_0 .net "nor_wire", 0 0, L_0x2b0b240; 1 drivers
v0x29c4fe0_0 .alias "result", 0 0, v0x29c5740_0;
v0x29c5060_0 .alias "sel0", 0 0, v0x29c5590_0;
S_0x29c42a0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29c3330;
 .timescale 0 0;
L_0x2b0b510/d .functor NAND 1, L_0x2b0ac20, L_0x2b0cd40, C4<1>, C4<1>;
L_0x2b0b510 .delay (20,20,20) L_0x2b0b510/d;
L_0x2b0b5d0/d .functor NOT 1, L_0x2b0b510, C4<0>, C4<0>, C4<0>;
L_0x2b0b5d0 .delay (10,10,10) L_0x2b0b5d0/d;
L_0x2b0b700/d .functor NOT 1, L_0x2b0cd40, C4<0>, C4<0>, C4<0>;
L_0x2b0b700 .delay (10,10,10) L_0x2b0b700/d;
L_0x2b0b7c0/d .functor NAND 1, L_0x2b0a1e0, L_0x2b0b700, C4<1>, C4<1>;
L_0x2b0b7c0 .delay (20,20,20) L_0x2b0b7c0/d;
L_0x2b0b8d0/d .functor NOT 1, L_0x2b0b7c0, C4<0>, C4<0>, C4<0>;
L_0x2b0b8d0 .delay (10,10,10) L_0x2b0b8d0/d;
L_0x2b0b9c0/d .functor NOR 1, L_0x2b0b8d0, L_0x2b0b5d0, C4<0>, C4<0>;
L_0x2b0b9c0 .delay (20,20,20) L_0x2b0b9c0/d;
L_0x2b0bb60/d .functor NOT 1, L_0x2b0b9c0, C4<0>, C4<0>, C4<0>;
L_0x2b0bb60 .delay (10,10,10) L_0x2b0bb60/d;
v0x29c4390_0 .net "and_in0ncom", 0 0, L_0x2b0b8d0; 1 drivers
v0x29c4450_0 .net "and_in1com", 0 0, L_0x2b0b5d0; 1 drivers
v0x29c44f0_0 .alias "in0", 0 0, v0x29c9730_0;
v0x29c4590_0 .alias "in1", 0 0, v0x29c98b0_0;
v0x29c4610_0 .net "nand_in0ncom", 0 0, L_0x2b0b7c0; 1 drivers
v0x29c46b0_0 .net "nand_in1com", 0 0, L_0x2b0b510; 1 drivers
v0x29c4750_0 .net "ncom", 0 0, L_0x2b0b700; 1 drivers
v0x29c47f0_0 .net "nor_wire", 0 0, L_0x2b0b9c0; 1 drivers
v0x29c4890_0 .alias "result", 0 0, v0x29c5820_0;
v0x29c4910_0 .alias "sel0", 0 0, v0x29c5590_0;
S_0x29c3b50 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29c3330;
 .timescale 0 0;
L_0x2b0bc90/d .functor NAND 1, L_0x2b0bb60, L_0x2b0cde0, C4<1>, C4<1>;
L_0x2b0bc90 .delay (20,20,20) L_0x2b0bc90/d;
L_0x2b0bde0/d .functor NOT 1, L_0x2b0bc90, C4<0>, C4<0>, C4<0>;
L_0x2b0bde0 .delay (10,10,10) L_0x2b0bde0/d;
L_0x2b0bf10/d .functor NOT 1, L_0x2b0cde0, C4<0>, C4<0>, C4<0>;
L_0x2b0bf10 .delay (10,10,10) L_0x2b0bf10/d;
L_0x2b0bfd0/d .functor NAND 1, L_0x2b0b3e0, L_0x2b0bf10, C4<1>, C4<1>;
L_0x2b0bfd0 .delay (20,20,20) L_0x2b0bfd0/d;
L_0x2b0c120/d .functor NOT 1, L_0x2b0bfd0, C4<0>, C4<0>, C4<0>;
L_0x2b0c120 .delay (10,10,10) L_0x2b0c120/d;
L_0x2b0c210/d .functor NOR 1, L_0x2b0c120, L_0x2b0bde0, C4<0>, C4<0>;
L_0x2b0c210 .delay (20,20,20) L_0x2b0c210/d;
L_0x2b0c3b0/d .functor NOT 1, L_0x2b0c210, C4<0>, C4<0>, C4<0>;
L_0x2b0c3b0 .delay (10,10,10) L_0x2b0c3b0/d;
v0x29c3c40_0 .net "and_in0ncom", 0 0, L_0x2b0c120; 1 drivers
v0x29c3d00_0 .net "and_in1com", 0 0, L_0x2b0bde0; 1 drivers
v0x29c3da0_0 .alias "in0", 0 0, v0x29c5740_0;
v0x29c3e40_0 .alias "in1", 0 0, v0x29c5820_0;
v0x29c3ec0_0 .net "nand_in0ncom", 0 0, L_0x2b0bfd0; 1 drivers
v0x29c3f60_0 .net "nand_in1com", 0 0, L_0x2b0bc90; 1 drivers
v0x29c4000_0 .net "ncom", 0 0, L_0x2b0bf10; 1 drivers
v0x29c40a0_0 .net "nor_wire", 0 0, L_0x2b0c210; 1 drivers
v0x29c4140_0 .alias "result", 0 0, v0x29c58a0_0;
v0x29c41c0_0 .alias "sel0", 0 0, v0x29c5610_0;
S_0x29c3420 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29c3330;
 .timescale 0 0;
L_0x2b0c4e0/d .functor NAND 1, C4<0>, L_0x2b0cf10, C4<1>, C4<1>;
L_0x2b0c4e0 .delay (20,20,20) L_0x2b0c4e0/d;
L_0x2b0c640/d .functor NOT 1, L_0x2b0c4e0, C4<0>, C4<0>, C4<0>;
L_0x2b0c640 .delay (10,10,10) L_0x2b0c640/d;
L_0x2b0c770/d .functor NOT 1, L_0x2b0cf10, C4<0>, C4<0>, C4<0>;
L_0x2b0c770 .delay (10,10,10) L_0x2b0c770/d;
L_0x2b0c830/d .functor NAND 1, L_0x2b0c3b0, L_0x2b0c770, C4<1>, C4<1>;
L_0x2b0c830 .delay (20,20,20) L_0x2b0c830/d;
L_0x2b0c980/d .functor NOT 1, L_0x2b0c830, C4<0>, C4<0>, C4<0>;
L_0x2b0c980 .delay (10,10,10) L_0x2b0c980/d;
L_0x2b0ca70/d .functor NOR 1, L_0x2b0c980, L_0x2b0c640, C4<0>, C4<0>;
L_0x2b0ca70 .delay (20,20,20) L_0x2b0ca70/d;
L_0x2b0cc10/d .functor NOT 1, L_0x2b0ca70, C4<0>, C4<0>, C4<0>;
L_0x2b0cc10 .delay (10,10,10) L_0x2b0cc10/d;
v0x29c3510_0 .net "and_in0ncom", 0 0, L_0x2b0c980; 1 drivers
v0x29c3590_0 .net "and_in1com", 0 0, L_0x2b0c640; 1 drivers
v0x29c3630_0 .alias "in0", 0 0, v0x29c58a0_0;
v0x29c36d0_0 .alias "in1", 0 0, v0x29c5460_0;
v0x29c3750_0 .net "nand_in0ncom", 0 0, L_0x2b0c830; 1 drivers
v0x29c37f0_0 .net "nand_in1com", 0 0, L_0x2b0c4e0; 1 drivers
v0x29c38d0_0 .net "ncom", 0 0, L_0x2b0c770; 1 drivers
v0x29c3970_0 .net "nor_wire", 0 0, L_0x2b0ca70; 1 drivers
v0x29c3a10_0 .alias "result", 0 0, v0x29c9470_0;
v0x29c3ab0_0 .alias "sel0", 0 0, v0x29c5690_0;
S_0x29bc5c0 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29bafb8 .param/l "i" 2 105, +C4<011000>;
S_0x29bc6f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29bc5c0;
 .timescale 0 0;
L_0x2b077b0/d .functor NOT 1, L_0x2b0d390, C4<0>, C4<0>, C4<0>;
L_0x2b077b0 .delay (10,10,10) L_0x2b077b0/d;
v0x29c2610_0 .net "carryin", 0 0, L_0x2b0d430; 1 drivers
v0x29c26b0_0 .net "carryout", 0 0, L_0x2b0ece0; 1 drivers
v0x29c2730_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29c27b0_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29c2830_0 .net "notB", 0 0, L_0x2b077b0; 1 drivers
v0x29c28b0_0 .net "operandA", 0 0, L_0x2b0d2f0; 1 drivers
v0x29c2930_0 .net "operandB", 0 0, L_0x2b0d390; 1 drivers
v0x29c2a40_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29c2ac0_0 .net "result", 0 0, L_0x2b13530; 1 drivers
v0x29c2b90_0 .net "trueB", 0 0, L_0x2b0db20; 1 drivers
v0x29c2c70_0 .net "wAddSub", 0 0, L_0x2b0e640; 1 drivers
v0x29c2d80_0 .net "wNandAnd", 0 0, L_0x2b0fda0; 1 drivers
v0x29c2f00_0 .net "wNorOr", 0 0, L_0x2a3e8a0; 1 drivers
v0x29c3010_0 .net "wXor", 0 0, L_0x2b0f340; 1 drivers
L_0x2b13660 .part v0x2a6b7d0_0, 0, 1;
L_0x2b13700 .part v0x2a6b7d0_0, 1, 1;
L_0x2b13830 .part v0x2a6b7d0_0, 2, 1;
S_0x29c1e40 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29bc6f0;
 .timescale 0 0;
L_0x2b078b0/d .functor NAND 1, L_0x2b077b0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b078b0 .delay (20,20,20) L_0x2b078b0/d;
L_0x2b0d630/d .functor NOT 1, L_0x2b078b0, C4<0>, C4<0>, C4<0>;
L_0x2b0d630 .delay (10,10,10) L_0x2b0d630/d;
L_0x2b0d710/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b0d710 .delay (10,10,10) L_0x2b0d710/d;
L_0x2b0d7d0/d .functor NAND 1, L_0x2b0d390, L_0x2b0d710, C4<1>, C4<1>;
L_0x2b0d7d0 .delay (20,20,20) L_0x2b0d7d0/d;
L_0x2b0d890/d .functor NOT 1, L_0x2b0d7d0, C4<0>, C4<0>, C4<0>;
L_0x2b0d890 .delay (10,10,10) L_0x2b0d890/d;
L_0x2b0d980/d .functor NOR 1, L_0x2b0d890, L_0x2b0d630, C4<0>, C4<0>;
L_0x2b0d980 .delay (20,20,20) L_0x2b0d980/d;
L_0x2b0db20/d .functor NOT 1, L_0x2b0d980, C4<0>, C4<0>, C4<0>;
L_0x2b0db20 .delay (10,10,10) L_0x2b0db20/d;
v0x29c1f30_0 .net "and_in0ncom", 0 0, L_0x2b0d890; 1 drivers
v0x29c1ff0_0 .net "and_in1com", 0 0, L_0x2b0d630; 1 drivers
v0x29c2090_0 .alias "in0", 0 0, v0x29c2930_0;
v0x29c2110_0 .alias "in1", 0 0, v0x29c2830_0;
v0x29c2190_0 .net "nand_in0ncom", 0 0, L_0x2b0d7d0; 1 drivers
v0x29c2230_0 .net "nand_in1com", 0 0, L_0x2b078b0; 1 drivers
v0x29c22d0_0 .net "ncom", 0 0, L_0x2b0d710; 1 drivers
v0x29c2370_0 .net "nor_wire", 0 0, L_0x2b0d980; 1 drivers
v0x29c2460_0 .alias "result", 0 0, v0x29c2b90_0;
v0x29c2530_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29c0b90 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29bc6f0;
 .timescale 0 0;
L_0x2b0e750/d .functor NAND 1, L_0x2b0d2f0, L_0x2b0db20, C4<1>, C4<1>;
L_0x2b0e750 .delay (20,20,20) L_0x2b0e750/d;
L_0x2b0e8c0/d .functor NOT 1, L_0x2b0e750, C4<0>, C4<0>, C4<0>;
L_0x2b0e8c0 .delay (10,10,10) L_0x2b0e8c0/d;
L_0x2b0e9d0/d .functor NAND 1, L_0x2b0d430, L_0x2b0e0a0, C4<1>, C4<1>;
L_0x2b0e9d0 .delay (20,20,20) L_0x2b0e9d0/d;
L_0x2b0ea90/d .functor NOT 1, L_0x2b0e9d0, C4<0>, C4<0>, C4<0>;
L_0x2b0ea90 .delay (10,10,10) L_0x2b0ea90/d;
L_0x2b0eba0/d .functor NOR 1, L_0x2b0ea90, L_0x2b0e8c0, C4<0>, C4<0>;
L_0x2b0eba0 .delay (20,20,20) L_0x2b0eba0/d;
L_0x2b0ece0/d .functor NOT 1, L_0x2b0eba0, C4<0>, C4<0>, C4<0>;
L_0x2b0ece0 .delay (10,10,10) L_0x2b0ece0/d;
v0x29c1730_0 .alias "a", 0 0, v0x29c28b0_0;
v0x29c1840_0 .net "and_ab", 0 0, L_0x2b0e8c0; 1 drivers
v0x29c18e0_0 .net "and_xor_ab_c", 0 0, L_0x2b0ea90; 1 drivers
v0x29c1980_0 .alias "b", 0 0, v0x29c2b90_0;
v0x29c1a00_0 .alias "carryin", 0 0, v0x29c2610_0;
v0x29c1a80_0 .alias "carryout", 0 0, v0x29c26b0_0;
v0x29c1b40_0 .net "nand_ab", 0 0, L_0x2b0e750; 1 drivers
v0x29c1bc0_0 .net "nand_xor_ab_c", 0 0, L_0x2b0e9d0; 1 drivers
v0x29c1c40_0 .net "nco", 0 0, L_0x2b0eba0; 1 drivers
v0x29c1ce0_0 .alias "sum", 0 0, v0x29c2c70_0;
v0x29c1dc0_0 .net "xor_ab", 0 0, L_0x2b0e0a0; 1 drivers
S_0x29c11e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29c0b90;
 .timescale 0 0;
L_0x2b0dc90/d .functor NAND 1, L_0x2b0d2f0, L_0x2b0db20, C4<1>, C4<1>;
L_0x2b0dc90 .delay (20,20,20) L_0x2b0dc90/d;
L_0x2b0dd50/d .functor NOR 1, L_0x2b0d2f0, L_0x2b0db20, C4<0>, C4<0>;
L_0x2b0dd50 .delay (20,20,20) L_0x2b0dd50/d;
L_0x2b0de30/d .functor NOT 1, L_0x2b0dd50, C4<0>, C4<0>, C4<0>;
L_0x2b0de30 .delay (10,10,10) L_0x2b0de30/d;
L_0x2b0df40/d .functor NAND 1, L_0x2b0de30, L_0x2b0dc90, C4<1>, C4<1>;
L_0x2b0df40 .delay (20,20,20) L_0x2b0df40/d;
L_0x2b0e0a0/d .functor NOT 1, L_0x2b0df40, C4<0>, C4<0>, C4<0>;
L_0x2b0e0a0 .delay (10,10,10) L_0x2b0e0a0/d;
v0x29c12d0_0 .alias "a", 0 0, v0x29c28b0_0;
v0x29c1370_0 .alias "b", 0 0, v0x29c2b90_0;
v0x29c1410_0 .net "nand_ab", 0 0, L_0x2b0dc90; 1 drivers
v0x29c14b0_0 .net "nor_ab", 0 0, L_0x2b0dd50; 1 drivers
v0x29c1530_0 .net "nxor_ab", 0 0, L_0x2b0df40; 1 drivers
v0x29c15d0_0 .net "or_ab", 0 0, L_0x2b0de30; 1 drivers
v0x29c16b0_0 .alias "result", 0 0, v0x29c1dc0_0;
S_0x29c0c80 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29c0b90;
 .timescale 0 0;
L_0x2b0e1b0/d .functor NAND 1, L_0x2b0e0a0, L_0x2b0d430, C4<1>, C4<1>;
L_0x2b0e1b0 .delay (20,20,20) L_0x2b0e1b0/d;
L_0x2b0e300/d .functor NOR 1, L_0x2b0e0a0, L_0x2b0d430, C4<0>, C4<0>;
L_0x2b0e300 .delay (20,20,20) L_0x2b0e300/d;
L_0x2b0e470/d .functor NOT 1, L_0x2b0e300, C4<0>, C4<0>, C4<0>;
L_0x2b0e470 .delay (10,10,10) L_0x2b0e470/d;
L_0x2b0e530/d .functor NAND 1, L_0x2b0e470, L_0x2b0e1b0, C4<1>, C4<1>;
L_0x2b0e530 .delay (20,20,20) L_0x2b0e530/d;
L_0x2b0e640/d .functor NOT 1, L_0x2b0e530, C4<0>, C4<0>, C4<0>;
L_0x2b0e640 .delay (10,10,10) L_0x2b0e640/d;
v0x29c0d70_0 .alias "a", 0 0, v0x29c1dc0_0;
v0x29c0df0_0 .alias "b", 0 0, v0x29c2610_0;
v0x29c0e70_0 .net "nand_ab", 0 0, L_0x2b0e1b0; 1 drivers
v0x29c0f10_0 .net "nor_ab", 0 0, L_0x2b0e300; 1 drivers
v0x29c0f90_0 .net "nxor_ab", 0 0, L_0x2b0e530; 1 drivers
v0x29c1030_0 .net "or_ab", 0 0, L_0x2b0e470; 1 drivers
v0x29c1110_0 .alias "result", 0 0, v0x29c2c70_0;
S_0x29c0640 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29bc6f0;
 .timescale 0 0;
L_0x2b0eea0/d .functor NAND 1, L_0x2b0d2f0, L_0x2b0d390, C4<1>, C4<1>;
L_0x2b0eea0 .delay (20,20,20) L_0x2b0eea0/d;
L_0x2b0ef60/d .functor NOR 1, L_0x2b0d2f0, L_0x2b0d390, C4<0>, C4<0>;
L_0x2b0ef60 .delay (20,20,20) L_0x2b0ef60/d;
L_0x2b0f0f0/d .functor NOT 1, L_0x2b0ef60, C4<0>, C4<0>, C4<0>;
L_0x2b0f0f0 .delay (10,10,10) L_0x2b0f0f0/d;
L_0x2b0f1e0/d .functor NAND 1, L_0x2b0f0f0, L_0x2b0eea0, C4<1>, C4<1>;
L_0x2b0f1e0 .delay (20,20,20) L_0x2b0f1e0/d;
L_0x2b0f340/d .functor NOT 1, L_0x2b0f1e0, C4<0>, C4<0>, C4<0>;
L_0x2b0f340 .delay (10,10,10) L_0x2b0f340/d;
v0x29c0730_0 .alias "a", 0 0, v0x29c28b0_0;
v0x29c07b0_0 .alias "b", 0 0, v0x29c2930_0;
v0x29c0880_0 .net "nand_ab", 0 0, L_0x2b0eea0; 1 drivers
v0x29c0900_0 .net "nor_ab", 0 0, L_0x2b0ef60; 1 drivers
v0x29c0980_0 .net "nxor_ab", 0 0, L_0x2b0f1e0; 1 drivers
v0x29c0a00_0 .net "or_ab", 0 0, L_0x2b0f0f0; 1 drivers
v0x29c0ac0_0 .alias "result", 0 0, v0x29c3010_0;
S_0x29bf840 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29bc6f0;
 .timescale 0 0;
L_0x2b0f490/d .functor NAND 1, L_0x2b0d2f0, L_0x2b0d390, C4<1>, C4<1>;
L_0x2b0f490 .delay (20,20,20) L_0x2b0f490/d;
L_0x2b0f5c0/d .functor NOT 1, L_0x2b0f490, C4<0>, C4<0>, C4<0>;
L_0x2b0f5c0 .delay (10,10,10) L_0x2b0f5c0/d;
v0x29ab940_0 .alias "a", 0 0, v0x29c28b0_0;
v0x29ab9e0_0 .net "and_ab", 0 0, L_0x2b0f5c0; 1 drivers
v0x29aba60_0 .alias "b", 0 0, v0x29c2930_0;
v0x29c04c0_0 .net "nand_ab", 0 0, L_0x2b0f490; 1 drivers
v0x29c0540_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29c05c0_0 .alias "result", 0 0, v0x29c2d80_0;
S_0x29bf930 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29bf840;
 .timescale 0 0;
L_0x2b0f710/d .functor NAND 1, L_0x2b0f5c0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b0f710 .delay (20,20,20) L_0x2b0f710/d;
L_0x2b0f7d0/d .functor NOT 1, L_0x2b0f710, C4<0>, C4<0>, C4<0>;
L_0x2b0f7d0 .delay (10,10,10) L_0x2b0f7d0/d;
L_0x2b0f900/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b0f900 .delay (10,10,10) L_0x2b0f900/d;
L_0x2b0f9c0/d .functor NAND 1, L_0x2b0f490, L_0x2b0f900, C4<1>, C4<1>;
L_0x2b0f9c0 .delay (20,20,20) L_0x2b0f9c0/d;
L_0x2b0fb10/d .functor NOT 1, L_0x2b0f9c0, C4<0>, C4<0>, C4<0>;
L_0x2b0fb10 .delay (10,10,10) L_0x2b0fb10/d;
L_0x2b0fc00/d .functor NOR 1, L_0x2b0fb10, L_0x2b0f7d0, C4<0>, C4<0>;
L_0x2b0fc00 .delay (20,20,20) L_0x2b0fc00/d;
L_0x2b0fda0/d .functor NOT 1, L_0x2b0fc00, C4<0>, C4<0>, C4<0>;
L_0x2b0fda0 .delay (10,10,10) L_0x2b0fda0/d;
v0x29bfa20_0 .net "and_in0ncom", 0 0, L_0x2b0fb10; 1 drivers
v0x29bfaa0_0 .net "and_in1com", 0 0, L_0x2b0f7d0; 1 drivers
v0x29bfb20_0 .alias "in0", 0 0, v0x29c04c0_0;
v0x29bfbc0_0 .alias "in1", 0 0, v0x29ab9e0_0;
v0x29bfc40_0 .net "nand_in0ncom", 0 0, L_0x2b0f9c0; 1 drivers
v0x29bfce0_0 .net "nand_in1com", 0 0, L_0x2b0f710; 1 drivers
v0x29bfdc0_0 .net "ncom", 0 0, L_0x2b0f900; 1 drivers
v0x29bfe60_0 .net "nor_wire", 0 0, L_0x2b0fc00; 1 drivers
v0x29bff00_0 .alias "result", 0 0, v0x29c2d80_0;
v0x29bffd0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29beda0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29bc6f0;
 .timescale 0 0;
L_0x2b0fed0/d .functor NOR 1, L_0x2b0d2f0, L_0x2b0d390, C4<0>, C4<0>;
L_0x2b0fed0 .delay (20,20,20) L_0x2b0fed0/d;
L_0x2b10000/d .functor NOT 1, L_0x2b0fed0, C4<0>, C4<0>, C4<0>;
L_0x2b10000 .delay (10,10,10) L_0x2b10000/d;
v0x29bf520_0 .alias "a", 0 0, v0x29c28b0_0;
v0x29bf5a0_0 .alias "b", 0 0, v0x29c2930_0;
v0x29bf640_0 .net "nor_ab", 0 0, L_0x2b0fed0; 1 drivers
v0x29bf6c0_0 .net "or_ab", 0 0, L_0x2b10000; 1 drivers
v0x29bf740_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29bf7c0_0 .alias "result", 0 0, v0x29c2f00_0;
S_0x29bee90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29beda0;
 .timescale 0 0;
L_0x2b10150/d .functor NAND 1, L_0x2b10000, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b10150 .delay (20,20,20) L_0x2b10150/d;
L_0x29c6e50/d .functor NOT 1, L_0x2b10150, C4<0>, C4<0>, C4<0>;
L_0x29c6e50 .delay (10,10,10) L_0x29c6e50/d;
L_0x2a3e400/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2a3e400 .delay (10,10,10) L_0x2a3e400/d;
L_0x2a3e4c0/d .functor NAND 1, L_0x2b0fed0, L_0x2a3e400, C4<1>, C4<1>;
L_0x2a3e4c0 .delay (20,20,20) L_0x2a3e4c0/d;
L_0x2a3e610/d .functor NOT 1, L_0x2a3e4c0, C4<0>, C4<0>, C4<0>;
L_0x2a3e610 .delay (10,10,10) L_0x2a3e610/d;
L_0x2a3e700/d .functor NOR 1, L_0x2a3e610, L_0x29c6e50, C4<0>, C4<0>;
L_0x2a3e700 .delay (20,20,20) L_0x2a3e700/d;
L_0x2a3e8a0/d .functor NOT 1, L_0x2a3e700, C4<0>, C4<0>, C4<0>;
L_0x2a3e8a0 .delay (10,10,10) L_0x2a3e8a0/d;
v0x29bef80_0 .net "and_in0ncom", 0 0, L_0x2a3e610; 1 drivers
v0x29bf000_0 .net "and_in1com", 0 0, L_0x29c6e50; 1 drivers
v0x29bf080_0 .alias "in0", 0 0, v0x29bf640_0;
v0x29bf100_0 .alias "in1", 0 0, v0x29bf6c0_0;
v0x29bf180_0 .net "nand_in0ncom", 0 0, L_0x2a3e4c0; 1 drivers
v0x29bf200_0 .net "nand_in1com", 0 0, L_0x2b10150; 1 drivers
v0x29bf280_0 .net "ncom", 0 0, L_0x2a3e400; 1 drivers
v0x29bf300_0 .net "nor_wire", 0 0, L_0x2a3e700; 1 drivers
v0x29bf3d0_0 .alias "result", 0 0, v0x29c2f00_0;
v0x29bf4a0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29bc7e0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29bc6f0;
 .timescale 0 0;
v0x29be5f0_0 .alias "in0", 0 0, v0x29c2c70_0;
v0x29be6a0_0 .alias "in1", 0 0, v0x29c3010_0;
v0x29be750_0 .alias "in2", 0 0, v0x29c2d80_0;
v0x29be800_0 .alias "in3", 0 0, v0x29c2f00_0;
v0x29be8e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29be990_0 .alias "result", 0 0, v0x29c2ac0_0;
v0x29bea10_0 .net "sel0", 0 0, L_0x2b13660; 1 drivers
v0x29bea90_0 .net "sel1", 0 0, L_0x2b13700; 1 drivers
v0x29beb10_0 .net "sel2", 0 0, L_0x2b13830; 1 drivers
v0x29bebc0_0 .net "w0", 0 0, L_0x2a3f060; 1 drivers
v0x29beca0_0 .net "w1", 0 0, L_0x2b125c0; 1 drivers
v0x29bed20_0 .net "w2", 0 0, L_0x2b12d10; 1 drivers
S_0x29bdea0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29bc7e0;
 .timescale 0 0;
L_0x2a3e9d0/d .functor NAND 1, L_0x2b0f340, L_0x2b13660, C4<1>, C4<1>;
L_0x2a3e9d0 .delay (20,20,20) L_0x2a3e9d0/d;
L_0x2a3ea90/d .functor NOT 1, L_0x2a3e9d0, C4<0>, C4<0>, C4<0>;
L_0x2a3ea90 .delay (10,10,10) L_0x2a3ea90/d;
L_0x2a3ebc0/d .functor NOT 1, L_0x2b13660, C4<0>, C4<0>, C4<0>;
L_0x2a3ebc0 .delay (10,10,10) L_0x2a3ebc0/d;
L_0x2a3ed10/d .functor NAND 1, L_0x2b0e640, L_0x2a3ebc0, C4<1>, C4<1>;
L_0x2a3ed10 .delay (20,20,20) L_0x2a3ed10/d;
L_0x2a3edd0/d .functor NOT 1, L_0x2a3ed10, C4<0>, C4<0>, C4<0>;
L_0x2a3edd0 .delay (10,10,10) L_0x2a3edd0/d;
L_0x2a3eec0/d .functor NOR 1, L_0x2a3edd0, L_0x2a3ea90, C4<0>, C4<0>;
L_0x2a3eec0 .delay (20,20,20) L_0x2a3eec0/d;
L_0x2a3f060/d .functor NOT 1, L_0x2a3eec0, C4<0>, C4<0>, C4<0>;
L_0x2a3f060 .delay (10,10,10) L_0x2a3f060/d;
v0x29bdf90_0 .net "and_in0ncom", 0 0, L_0x2a3edd0; 1 drivers
v0x29be050_0 .net "and_in1com", 0 0, L_0x2a3ea90; 1 drivers
v0x29be0f0_0 .alias "in0", 0 0, v0x29c2c70_0;
v0x29be190_0 .alias "in1", 0 0, v0x29c3010_0;
v0x29be210_0 .net "nand_in0ncom", 0 0, L_0x2a3ed10; 1 drivers
v0x29be2b0_0 .net "nand_in1com", 0 0, L_0x2a3e9d0; 1 drivers
v0x29be350_0 .net "ncom", 0 0, L_0x2a3ebc0; 1 drivers
v0x29be3f0_0 .net "nor_wire", 0 0, L_0x2a3eec0; 1 drivers
v0x29be490_0 .alias "result", 0 0, v0x29bebc0_0;
v0x29be510_0 .alias "sel0", 0 0, v0x29bea10_0;
S_0x29bd750 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29bc7e0;
 .timescale 0 0;
L_0x2a3f190/d .functor NAND 1, L_0x2a3e8a0, L_0x2b13660, C4<1>, C4<1>;
L_0x2a3f190 .delay (20,20,20) L_0x2a3f190/d;
L_0x2a3f250/d .functor NOT 1, L_0x2a3f190, C4<0>, C4<0>, C4<0>;
L_0x2a3f250 .delay (10,10,10) L_0x2a3f250/d;
L_0x2b121c0/d .functor NOT 1, L_0x2b13660, C4<0>, C4<0>, C4<0>;
L_0x2b121c0 .delay (10,10,10) L_0x2b121c0/d;
L_0x2b12260/d .functor NAND 1, L_0x2b0fda0, L_0x2b121c0, C4<1>, C4<1>;
L_0x2b12260 .delay (20,20,20) L_0x2b12260/d;
L_0x2b12350/d .functor NOT 1, L_0x2b12260, C4<0>, C4<0>, C4<0>;
L_0x2b12350 .delay (10,10,10) L_0x2b12350/d;
L_0x2b12440/d .functor NOR 1, L_0x2b12350, L_0x2a3f250, C4<0>, C4<0>;
L_0x2b12440 .delay (20,20,20) L_0x2b12440/d;
L_0x2b125c0/d .functor NOT 1, L_0x2b12440, C4<0>, C4<0>, C4<0>;
L_0x2b125c0 .delay (10,10,10) L_0x2b125c0/d;
v0x29bd840_0 .net "and_in0ncom", 0 0, L_0x2b12350; 1 drivers
v0x29bd900_0 .net "and_in1com", 0 0, L_0x2a3f250; 1 drivers
v0x29bd9a0_0 .alias "in0", 0 0, v0x29c2d80_0;
v0x29bda40_0 .alias "in1", 0 0, v0x29c2f00_0;
v0x29bdac0_0 .net "nand_in0ncom", 0 0, L_0x2b12260; 1 drivers
v0x29bdb60_0 .net "nand_in1com", 0 0, L_0x2a3f190; 1 drivers
v0x29bdc00_0 .net "ncom", 0 0, L_0x2b121c0; 1 drivers
v0x29bdca0_0 .net "nor_wire", 0 0, L_0x2b12440; 1 drivers
v0x29bdd40_0 .alias "result", 0 0, v0x29beca0_0;
v0x29bddc0_0 .alias "sel0", 0 0, v0x29bea10_0;
S_0x29bd000 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29bc7e0;
 .timescale 0 0;
L_0x2b126b0/d .functor NAND 1, L_0x2b125c0, L_0x2b13700, C4<1>, C4<1>;
L_0x2b126b0 .delay (20,20,20) L_0x2b126b0/d;
L_0x2b127e0/d .functor NOT 1, L_0x2b126b0, C4<0>, C4<0>, C4<0>;
L_0x2b127e0 .delay (10,10,10) L_0x2b127e0/d;
L_0x2b128d0/d .functor NOT 1, L_0x2b13700, C4<0>, C4<0>, C4<0>;
L_0x2b128d0 .delay (10,10,10) L_0x2b128d0/d;
L_0x2b12970/d .functor NAND 1, L_0x2a3f060, L_0x2b128d0, C4<1>, C4<1>;
L_0x2b12970 .delay (20,20,20) L_0x2b12970/d;
L_0x2b12aa0/d .functor NOT 1, L_0x2b12970, C4<0>, C4<0>, C4<0>;
L_0x2b12aa0 .delay (10,10,10) L_0x2b12aa0/d;
L_0x2b12b90/d .functor NOR 1, L_0x2b12aa0, L_0x2b127e0, C4<0>, C4<0>;
L_0x2b12b90 .delay (20,20,20) L_0x2b12b90/d;
L_0x2b12d10/d .functor NOT 1, L_0x2b12b90, C4<0>, C4<0>, C4<0>;
L_0x2b12d10 .delay (10,10,10) L_0x2b12d10/d;
v0x29bd0f0_0 .net "and_in0ncom", 0 0, L_0x2b12aa0; 1 drivers
v0x29bd1b0_0 .net "and_in1com", 0 0, L_0x2b127e0; 1 drivers
v0x29bd250_0 .alias "in0", 0 0, v0x29bebc0_0;
v0x29bd2f0_0 .alias "in1", 0 0, v0x29beca0_0;
v0x29bd370_0 .net "nand_in0ncom", 0 0, L_0x2b12970; 1 drivers
v0x29bd410_0 .net "nand_in1com", 0 0, L_0x2b126b0; 1 drivers
v0x29bd4b0_0 .net "ncom", 0 0, L_0x2b128d0; 1 drivers
v0x29bd550_0 .net "nor_wire", 0 0, L_0x2b12b90; 1 drivers
v0x29bd5f0_0 .alias "result", 0 0, v0x29bed20_0;
v0x29bd670_0 .alias "sel0", 0 0, v0x29bea90_0;
S_0x29bc8d0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29bc7e0;
 .timescale 0 0;
L_0x2b12e00/d .functor NAND 1, C4<0>, L_0x2b13830, C4<1>, C4<1>;
L_0x2b12e00 .delay (20,20,20) L_0x2b12e00/d;
L_0x2b12f60/d .functor NOT 1, L_0x2b12e00, C4<0>, C4<0>, C4<0>;
L_0x2b12f60 .delay (10,10,10) L_0x2b12f60/d;
L_0x2b13090/d .functor NOT 1, L_0x2b13830, C4<0>, C4<0>, C4<0>;
L_0x2b13090 .delay (10,10,10) L_0x2b13090/d;
L_0x2b13150/d .functor NAND 1, L_0x2b12d10, L_0x2b13090, C4<1>, C4<1>;
L_0x2b13150 .delay (20,20,20) L_0x2b13150/d;
L_0x2b132a0/d .functor NOT 1, L_0x2b13150, C4<0>, C4<0>, C4<0>;
L_0x2b132a0 .delay (10,10,10) L_0x2b132a0/d;
L_0x2b13390/d .functor NOR 1, L_0x2b132a0, L_0x2b12f60, C4<0>, C4<0>;
L_0x2b13390 .delay (20,20,20) L_0x2b13390/d;
L_0x2b13530/d .functor NOT 1, L_0x2b13390, C4<0>, C4<0>, C4<0>;
L_0x2b13530 .delay (10,10,10) L_0x2b13530/d;
v0x29bc9c0_0 .net "and_in0ncom", 0 0, L_0x2b132a0; 1 drivers
v0x29bca40_0 .net "and_in1com", 0 0, L_0x2b12f60; 1 drivers
v0x29bcae0_0 .alias "in0", 0 0, v0x29bed20_0;
v0x29bcb80_0 .alias "in1", 0 0, v0x29be8e0_0;
v0x29bcc00_0 .net "nand_in0ncom", 0 0, L_0x2b13150; 1 drivers
v0x29bcca0_0 .net "nand_in1com", 0 0, L_0x2b12e00; 1 drivers
v0x29bcd80_0 .net "ncom", 0 0, L_0x2b13090; 1 drivers
v0x29bce20_0 .net "nor_wire", 0 0, L_0x2b13390; 1 drivers
v0x29bcec0_0 .alias "result", 0 0, v0x29c2ac0_0;
v0x29bcf60_0 .alias "sel0", 0 0, v0x29beb10_0;
S_0x29b5c00 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29b4548 .param/l "i" 2 105, +C4<011001>;
S_0x29b5d30 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29b5c00;
 .timescale 0 0;
L_0x2b0d4d0/d .functor NOT 1, L_0x2b13bc0, C4<0>, C4<0>, C4<0>;
L_0x2b0d4d0 .delay (10,10,10) L_0x2b0d4d0/d;
v0x29bbac0_0 .net "carryin", 0 0, L_0x2b13c60; 1 drivers
v0x29bbb60_0 .net "carryout", 0 0, L_0x2b15620; 1 drivers
v0x29bbbe0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29bbc60_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29bbce0_0 .net "notB", 0 0, L_0x2b0d4d0; 1 drivers
v0x29bbd60_0 .net "operandA", 0 0, L_0x2b13b20; 1 drivers
v0x29bbde0_0 .net "operandB", 0 0, L_0x2b13bc0; 1 drivers
v0x29bbef0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29bbf70_0 .net "result", 0 0, L_0x2b19150; 1 drivers
v0x29bc040_0 .net "trueB", 0 0, L_0x2b14460; 1 drivers
v0x29bc120_0 .net "wAddSub", 0 0, L_0x2b14f80; 1 drivers
v0x29bc230_0 .net "wNandAnd", 0 0, L_0x2b166e0; 1 drivers
v0x29bc3b0_0 .net "wNorOr", 0 0, L_0x2b17120; 1 drivers
v0x29bc4c0_0 .net "wXor", 0 0, L_0x2b15c80; 1 drivers
L_0x2b19280 .part v0x2a6b7d0_0, 0, 1;
L_0x2b19320 .part v0x2a6b7d0_0, 1, 1;
L_0x2b19450 .part v0x2a6b7d0_0, 2, 1;
S_0x29bb2f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29b5d30;
 .timescale 0 0;
L_0x2b0d590/d .functor NAND 1, L_0x2b0d4d0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b0d590 .delay (20,20,20) L_0x2b0d590/d;
L_0x2b13f70/d .functor NOT 1, L_0x2b0d590, C4<0>, C4<0>, C4<0>;
L_0x2b13f70 .delay (10,10,10) L_0x2b13f70/d;
L_0x2b14050/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b14050 .delay (10,10,10) L_0x2b14050/d;
L_0x2b14110/d .functor NAND 1, L_0x2b13bc0, L_0x2b14050, C4<1>, C4<1>;
L_0x2b14110 .delay (20,20,20) L_0x2b14110/d;
L_0x2b141d0/d .functor NOT 1, L_0x2b14110, C4<0>, C4<0>, C4<0>;
L_0x2b141d0 .delay (10,10,10) L_0x2b141d0/d;
L_0x2b142c0/d .functor NOR 1, L_0x2b141d0, L_0x2b13f70, C4<0>, C4<0>;
L_0x2b142c0 .delay (20,20,20) L_0x2b142c0/d;
L_0x2b14460/d .functor NOT 1, L_0x2b142c0, C4<0>, C4<0>, C4<0>;
L_0x2b14460 .delay (10,10,10) L_0x2b14460/d;
v0x29bb3e0_0 .net "and_in0ncom", 0 0, L_0x2b141d0; 1 drivers
v0x29bb4a0_0 .net "and_in1com", 0 0, L_0x2b13f70; 1 drivers
v0x29bb540_0 .alias "in0", 0 0, v0x29bbde0_0;
v0x29bb5c0_0 .alias "in1", 0 0, v0x29bbce0_0;
v0x29bb640_0 .net "nand_in0ncom", 0 0, L_0x2b14110; 1 drivers
v0x29bb6e0_0 .net "nand_in1com", 0 0, L_0x2b0d590; 1 drivers
v0x29bb780_0 .net "ncom", 0 0, L_0x2b14050; 1 drivers
v0x29bb820_0 .net "nor_wire", 0 0, L_0x2b142c0; 1 drivers
v0x29bb910_0 .alias "result", 0 0, v0x29bc040_0;
v0x29bb9e0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29ba000 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29b5d30;
 .timescale 0 0;
L_0x2b15090/d .functor NAND 1, L_0x2b13b20, L_0x2b14460, C4<1>, C4<1>;
L_0x2b15090 .delay (20,20,20) L_0x2b15090/d;
L_0x2b15200/d .functor NOT 1, L_0x2b15090, C4<0>, C4<0>, C4<0>;
L_0x2b15200 .delay (10,10,10) L_0x2b15200/d;
L_0x2b15310/d .functor NAND 1, L_0x2b13c60, L_0x2b149e0, C4<1>, C4<1>;
L_0x2b15310 .delay (20,20,20) L_0x2b15310/d;
L_0x2b153d0/d .functor NOT 1, L_0x2b15310, C4<0>, C4<0>, C4<0>;
L_0x2b153d0 .delay (10,10,10) L_0x2b153d0/d;
L_0x2b154e0/d .functor NOR 1, L_0x2b153d0, L_0x2b15200, C4<0>, C4<0>;
L_0x2b154e0 .delay (20,20,20) L_0x2b154e0/d;
L_0x2b15620/d .functor NOT 1, L_0x2b154e0, C4<0>, C4<0>, C4<0>;
L_0x2b15620 .delay (10,10,10) L_0x2b15620/d;
v0x29babe0_0 .alias "a", 0 0, v0x29bbd60_0;
v0x29bacf0_0 .net "and_ab", 0 0, L_0x2b15200; 1 drivers
v0x29bad90_0 .net "and_xor_ab_c", 0 0, L_0x2b153d0; 1 drivers
v0x29bae30_0 .alias "b", 0 0, v0x29bc040_0;
v0x29baeb0_0 .alias "carryin", 0 0, v0x29bbac0_0;
v0x29baf30_0 .alias "carryout", 0 0, v0x29bbb60_0;
v0x29baff0_0 .net "nand_ab", 0 0, L_0x2b15090; 1 drivers
v0x29bb070_0 .net "nand_xor_ab_c", 0 0, L_0x2b15310; 1 drivers
v0x29bb0f0_0 .net "nco", 0 0, L_0x2b154e0; 1 drivers
v0x29bb190_0 .alias "sum", 0 0, v0x29bc120_0;
v0x29bb270_0 .net "xor_ab", 0 0, L_0x2b149e0; 1 drivers
S_0x29ba690 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29ba000;
 .timescale 0 0;
L_0x2b145d0/d .functor NAND 1, L_0x2b13b20, L_0x2b14460, C4<1>, C4<1>;
L_0x2b145d0 .delay (20,20,20) L_0x2b145d0/d;
L_0x2b14690/d .functor NOR 1, L_0x2b13b20, L_0x2b14460, C4<0>, C4<0>;
L_0x2b14690 .delay (20,20,20) L_0x2b14690/d;
L_0x2b14770/d .functor NOT 1, L_0x2b14690, C4<0>, C4<0>, C4<0>;
L_0x2b14770 .delay (10,10,10) L_0x2b14770/d;
L_0x2b14880/d .functor NAND 1, L_0x2b14770, L_0x2b145d0, C4<1>, C4<1>;
L_0x2b14880 .delay (20,20,20) L_0x2b14880/d;
L_0x2b149e0/d .functor NOT 1, L_0x2b14880, C4<0>, C4<0>, C4<0>;
L_0x2b149e0 .delay (10,10,10) L_0x2b149e0/d;
v0x29ba780_0 .alias "a", 0 0, v0x29bbd60_0;
v0x29ba820_0 .alias "b", 0 0, v0x29bc040_0;
v0x29ba8c0_0 .net "nand_ab", 0 0, L_0x2b145d0; 1 drivers
v0x29ba960_0 .net "nor_ab", 0 0, L_0x2b14690; 1 drivers
v0x29ba9e0_0 .net "nxor_ab", 0 0, L_0x2b14880; 1 drivers
v0x29baa80_0 .net "or_ab", 0 0, L_0x2b14770; 1 drivers
v0x29bab60_0 .alias "result", 0 0, v0x29bb270_0;
S_0x29ba0f0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29ba000;
 .timescale 0 0;
L_0x2b14af0/d .functor NAND 1, L_0x2b149e0, L_0x2b13c60, C4<1>, C4<1>;
L_0x2b14af0 .delay (20,20,20) L_0x2b14af0/d;
L_0x2b14c40/d .functor NOR 1, L_0x2b149e0, L_0x2b13c60, C4<0>, C4<0>;
L_0x2b14c40 .delay (20,20,20) L_0x2b14c40/d;
L_0x2b14db0/d .functor NOT 1, L_0x2b14c40, C4<0>, C4<0>, C4<0>;
L_0x2b14db0 .delay (10,10,10) L_0x2b14db0/d;
L_0x2b14e70/d .functor NAND 1, L_0x2b14db0, L_0x2b14af0, C4<1>, C4<1>;
L_0x2b14e70 .delay (20,20,20) L_0x2b14e70/d;
L_0x2b14f80/d .functor NOT 1, L_0x2b14e70, C4<0>, C4<0>, C4<0>;
L_0x2b14f80 .delay (10,10,10) L_0x2b14f80/d;
v0x29ba1e0_0 .alias "a", 0 0, v0x29bb270_0;
v0x29ba280_0 .alias "b", 0 0, v0x29bbac0_0;
v0x29ba320_0 .net "nand_ab", 0 0, L_0x2b14af0; 1 drivers
v0x29ba3c0_0 .net "nor_ab", 0 0, L_0x2b14c40; 1 drivers
v0x29ba440_0 .net "nxor_ab", 0 0, L_0x2b14e70; 1 drivers
v0x29ba4e0_0 .net "or_ab", 0 0, L_0x2b14db0; 1 drivers
v0x29ba5c0_0 .alias "result", 0 0, v0x29bc120_0;
S_0x29b9ab0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29b5d30;
 .timescale 0 0;
L_0x2b157e0/d .functor NAND 1, L_0x2b13b20, L_0x2b13bc0, C4<1>, C4<1>;
L_0x2b157e0 .delay (20,20,20) L_0x2b157e0/d;
L_0x2b158a0/d .functor NOR 1, L_0x2b13b20, L_0x2b13bc0, C4<0>, C4<0>;
L_0x2b158a0 .delay (20,20,20) L_0x2b158a0/d;
L_0x2b15a30/d .functor NOT 1, L_0x2b158a0, C4<0>, C4<0>, C4<0>;
L_0x2b15a30 .delay (10,10,10) L_0x2b15a30/d;
L_0x2b15b20/d .functor NAND 1, L_0x2b15a30, L_0x2b157e0, C4<1>, C4<1>;
L_0x2b15b20 .delay (20,20,20) L_0x2b15b20/d;
L_0x2b15c80/d .functor NOT 1, L_0x2b15b20, C4<0>, C4<0>, C4<0>;
L_0x2b15c80 .delay (10,10,10) L_0x2b15c80/d;
v0x29b9ba0_0 .alias "a", 0 0, v0x29bbd60_0;
v0x29b9c20_0 .alias "b", 0 0, v0x29bbde0_0;
v0x29b9cf0_0 .net "nand_ab", 0 0, L_0x2b157e0; 1 drivers
v0x29b9d70_0 .net "nor_ab", 0 0, L_0x2b158a0; 1 drivers
v0x29b9df0_0 .net "nxor_ab", 0 0, L_0x2b15b20; 1 drivers
v0x29b9e70_0 .net "or_ab", 0 0, L_0x2b15a30; 1 drivers
v0x29b9f30_0 .alias "result", 0 0, v0x29bc4c0_0;
S_0x29b8ec0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29b5d30;
 .timescale 0 0;
L_0x2b15dd0/d .functor NAND 1, L_0x2b13b20, L_0x2b13bc0, C4<1>, C4<1>;
L_0x2b15dd0 .delay (20,20,20) L_0x2b15dd0/d;
L_0x2b15f00/d .functor NOT 1, L_0x2b15dd0, C4<0>, C4<0>, C4<0>;
L_0x2b15f00 .delay (10,10,10) L_0x2b15f00/d;
v0x29b9730_0 .alias "a", 0 0, v0x29bbd60_0;
v0x29b97d0_0 .net "and_ab", 0 0, L_0x2b15f00; 1 drivers
v0x29b9850_0 .alias "b", 0 0, v0x29bbde0_0;
v0x29b98d0_0 .net "nand_ab", 0 0, L_0x2b15dd0; 1 drivers
v0x29b99b0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29b9a30_0 .alias "result", 0 0, v0x29bc230_0;
S_0x29b8fb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29b8ec0;
 .timescale 0 0;
L_0x2b16050/d .functor NAND 1, L_0x2b15f00, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b16050 .delay (20,20,20) L_0x2b16050/d;
L_0x2b16110/d .functor NOT 1, L_0x2b16050, C4<0>, C4<0>, C4<0>;
L_0x2b16110 .delay (10,10,10) L_0x2b16110/d;
L_0x2b16240/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b16240 .delay (10,10,10) L_0x2b16240/d;
L_0x2b16300/d .functor NAND 1, L_0x2b15dd0, L_0x2b16240, C4<1>, C4<1>;
L_0x2b16300 .delay (20,20,20) L_0x2b16300/d;
L_0x2b16450/d .functor NOT 1, L_0x2b16300, C4<0>, C4<0>, C4<0>;
L_0x2b16450 .delay (10,10,10) L_0x2b16450/d;
L_0x2b16540/d .functor NOR 1, L_0x2b16450, L_0x2b16110, C4<0>, C4<0>;
L_0x2b16540 .delay (20,20,20) L_0x2b16540/d;
L_0x2b166e0/d .functor NOT 1, L_0x2b16540, C4<0>, C4<0>, C4<0>;
L_0x2b166e0 .delay (10,10,10) L_0x2b166e0/d;
v0x29b90a0_0 .net "and_in0ncom", 0 0, L_0x2b16450; 1 drivers
v0x29b9120_0 .net "and_in1com", 0 0, L_0x2b16110; 1 drivers
v0x29b91a0_0 .alias "in0", 0 0, v0x29b98d0_0;
v0x29b9240_0 .alias "in1", 0 0, v0x29b97d0_0;
v0x29b92c0_0 .net "nand_in0ncom", 0 0, L_0x2b16300; 1 drivers
v0x29b9360_0 .net "nand_in1com", 0 0, L_0x2b16050; 1 drivers
v0x29b9440_0 .net "ncom", 0 0, L_0x2b16240; 1 drivers
v0x29b94e0_0 .net "nor_wire", 0 0, L_0x2b16540; 1 drivers
v0x29b9580_0 .alias "result", 0 0, v0x29bc230_0;
v0x29b9650_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29b8420 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29b5d30;
 .timescale 0 0;
L_0x2b16810/d .functor NOR 1, L_0x2b13b20, L_0x2b13bc0, C4<0>, C4<0>;
L_0x2b16810 .delay (20,20,20) L_0x2b16810/d;
L_0x2b16940/d .functor NOT 1, L_0x2b16810, C4<0>, C4<0>, C4<0>;
L_0x2b16940 .delay (10,10,10) L_0x2b16940/d;
v0x29b8ba0_0 .alias "a", 0 0, v0x29bbd60_0;
v0x29b8c20_0 .alias "b", 0 0, v0x29bbde0_0;
v0x29b8cc0_0 .net "nor_ab", 0 0, L_0x2b16810; 1 drivers
v0x29b8d40_0 .net "or_ab", 0 0, L_0x2b16940; 1 drivers
v0x29b8dc0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29b8e40_0 .alias "result", 0 0, v0x29bc3b0_0;
S_0x29b8510 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29b8420;
 .timescale 0 0;
L_0x2b16a90/d .functor NAND 1, L_0x2b16940, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b16a90 .delay (20,20,20) L_0x2b16a90/d;
L_0x2b16b50/d .functor NOT 1, L_0x2b16a90, C4<0>, C4<0>, C4<0>;
L_0x2b16b50 .delay (10,10,10) L_0x2b16b50/d;
L_0x2b16c80/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b16c80 .delay (10,10,10) L_0x2b16c80/d;
L_0x2b16d40/d .functor NAND 1, L_0x2b16810, L_0x2b16c80, C4<1>, C4<1>;
L_0x2b16d40 .delay (20,20,20) L_0x2b16d40/d;
L_0x2b16e90/d .functor NOT 1, L_0x2b16d40, C4<0>, C4<0>, C4<0>;
L_0x2b16e90 .delay (10,10,10) L_0x2b16e90/d;
L_0x2b16f80/d .functor NOR 1, L_0x2b16e90, L_0x2b16b50, C4<0>, C4<0>;
L_0x2b16f80 .delay (20,20,20) L_0x2b16f80/d;
L_0x2b17120/d .functor NOT 1, L_0x2b16f80, C4<0>, C4<0>, C4<0>;
L_0x2b17120 .delay (10,10,10) L_0x2b17120/d;
v0x29b8600_0 .net "and_in0ncom", 0 0, L_0x2b16e90; 1 drivers
v0x29b8680_0 .net "and_in1com", 0 0, L_0x2b16b50; 1 drivers
v0x29b8700_0 .alias "in0", 0 0, v0x29b8cc0_0;
v0x29b8780_0 .alias "in1", 0 0, v0x29b8d40_0;
v0x29b8800_0 .net "nand_in0ncom", 0 0, L_0x2b16d40; 1 drivers
v0x29b8880_0 .net "nand_in1com", 0 0, L_0x2b16a90; 1 drivers
v0x29b8900_0 .net "ncom", 0 0, L_0x2b16c80; 1 drivers
v0x29b8980_0 .net "nor_wire", 0 0, L_0x2b16f80; 1 drivers
v0x29b8a50_0 .alias "result", 0 0, v0x29bc3b0_0;
v0x29b8b20_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29b5e20 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29b5d30;
 .timescale 0 0;
v0x29b7c70_0 .alias "in0", 0 0, v0x29bc120_0;
v0x29b7d20_0 .alias "in1", 0 0, v0x29bc4c0_0;
v0x29b7dd0_0 .alias "in2", 0 0, v0x29bc230_0;
v0x29b7e80_0 .alias "in3", 0 0, v0x29bc3b0_0;
v0x29b7f60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29b8010_0 .alias "result", 0 0, v0x29bbf70_0;
v0x29b8090_0 .net "sel0", 0 0, L_0x2b19280; 1 drivers
v0x29b8110_0 .net "sel1", 0 0, L_0x2b19320; 1 drivers
v0x29b8190_0 .net "sel2", 0 0, L_0x2b19450; 1 drivers
v0x29b8240_0 .net "w0", 0 0, L_0x2b178e0; 1 drivers
v0x29b8320_0 .net "w1", 0 0, L_0x2b18060; 1 drivers
v0x29b83a0_0 .net "w2", 0 0, L_0x2b188b0; 1 drivers
S_0x29b74c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29b5e20;
 .timescale 0 0;
L_0x2b17250/d .functor NAND 1, L_0x2b15c80, L_0x2b19280, C4<1>, C4<1>;
L_0x2b17250 .delay (20,20,20) L_0x2b17250/d;
L_0x2b17310/d .functor NOT 1, L_0x2b17250, C4<0>, C4<0>, C4<0>;
L_0x2b17310 .delay (10,10,10) L_0x2b17310/d;
L_0x2b17440/d .functor NOT 1, L_0x2b19280, C4<0>, C4<0>, C4<0>;
L_0x2b17440 .delay (10,10,10) L_0x2b17440/d;
L_0x2b17590/d .functor NAND 1, L_0x2b14f80, L_0x2b17440, C4<1>, C4<1>;
L_0x2b17590 .delay (20,20,20) L_0x2b17590/d;
L_0x2b17650/d .functor NOT 1, L_0x2b17590, C4<0>, C4<0>, C4<0>;
L_0x2b17650 .delay (10,10,10) L_0x2b17650/d;
L_0x2b17740/d .functor NOR 1, L_0x2b17650, L_0x2b17310, C4<0>, C4<0>;
L_0x2b17740 .delay (20,20,20) L_0x2b17740/d;
L_0x2b178e0/d .functor NOT 1, L_0x2b17740, C4<0>, C4<0>, C4<0>;
L_0x2b178e0 .delay (10,10,10) L_0x2b178e0/d;
v0x29b75b0_0 .net "and_in0ncom", 0 0, L_0x2b17650; 1 drivers
v0x29b7670_0 .net "and_in1com", 0 0, L_0x2b17310; 1 drivers
v0x29b7710_0 .alias "in0", 0 0, v0x29bc120_0;
v0x29b77b0_0 .alias "in1", 0 0, v0x29bc4c0_0;
v0x29b7860_0 .net "nand_in0ncom", 0 0, L_0x2b17590; 1 drivers
v0x29b7900_0 .net "nand_in1com", 0 0, L_0x2b17250; 1 drivers
v0x29b79a0_0 .net "ncom", 0 0, L_0x2b17440; 1 drivers
v0x29b7a40_0 .net "nor_wire", 0 0, L_0x2b17740; 1 drivers
v0x29b7ae0_0 .alias "result", 0 0, v0x29b8240_0;
v0x29b7b60_0 .alias "sel0", 0 0, v0x29b8090_0;
S_0x29b6d70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29b5e20;
 .timescale 0 0;
L_0x2b17a10/d .functor NAND 1, L_0x2b17120, L_0x2b19280, C4<1>, C4<1>;
L_0x2b17a10 .delay (20,20,20) L_0x2b17a10/d;
L_0x2b17ad0/d .functor NOT 1, L_0x2b17a10, C4<0>, C4<0>, C4<0>;
L_0x2b17ad0 .delay (10,10,10) L_0x2b17ad0/d;
L_0x2b17c00/d .functor NOT 1, L_0x2b19280, C4<0>, C4<0>, C4<0>;
L_0x2b17c00 .delay (10,10,10) L_0x2b17c00/d;
L_0x2b17cc0/d .functor NAND 1, L_0x2b166e0, L_0x2b17c00, C4<1>, C4<1>;
L_0x2b17cc0 .delay (20,20,20) L_0x2b17cc0/d;
L_0x2b17dd0/d .functor NOT 1, L_0x2b17cc0, C4<0>, C4<0>, C4<0>;
L_0x2b17dd0 .delay (10,10,10) L_0x2b17dd0/d;
L_0x2b17ec0/d .functor NOR 1, L_0x2b17dd0, L_0x2b17ad0, C4<0>, C4<0>;
L_0x2b17ec0 .delay (20,20,20) L_0x2b17ec0/d;
L_0x2b18060/d .functor NOT 1, L_0x2b17ec0, C4<0>, C4<0>, C4<0>;
L_0x2b18060 .delay (10,10,10) L_0x2b18060/d;
v0x29b6e60_0 .net "and_in0ncom", 0 0, L_0x2b17dd0; 1 drivers
v0x29b6f20_0 .net "and_in1com", 0 0, L_0x2b17ad0; 1 drivers
v0x29b6fc0_0 .alias "in0", 0 0, v0x29bc230_0;
v0x29b7060_0 .alias "in1", 0 0, v0x29bc3b0_0;
v0x29b70e0_0 .net "nand_in0ncom", 0 0, L_0x2b17cc0; 1 drivers
v0x29b7180_0 .net "nand_in1com", 0 0, L_0x2b17a10; 1 drivers
v0x29b7220_0 .net "ncom", 0 0, L_0x2b17c00; 1 drivers
v0x29b72c0_0 .net "nor_wire", 0 0, L_0x2b17ec0; 1 drivers
v0x29b7360_0 .alias "result", 0 0, v0x29b8320_0;
v0x29b73e0_0 .alias "sel0", 0 0, v0x29b8090_0;
S_0x29b6620 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29b5e20;
 .timescale 0 0;
L_0x2b18190/d .functor NAND 1, L_0x2b18060, L_0x2b19320, C4<1>, C4<1>;
L_0x2b18190 .delay (20,20,20) L_0x2b18190/d;
L_0x2b182e0/d .functor NOT 1, L_0x2b18190, C4<0>, C4<0>, C4<0>;
L_0x2b182e0 .delay (10,10,10) L_0x2b182e0/d;
L_0x2b18410/d .functor NOT 1, L_0x2b19320, C4<0>, C4<0>, C4<0>;
L_0x2b18410 .delay (10,10,10) L_0x2b18410/d;
L_0x2b184d0/d .functor NAND 1, L_0x2b178e0, L_0x2b18410, C4<1>, C4<1>;
L_0x2b184d0 .delay (20,20,20) L_0x2b184d0/d;
L_0x2b18620/d .functor NOT 1, L_0x2b184d0, C4<0>, C4<0>, C4<0>;
L_0x2b18620 .delay (10,10,10) L_0x2b18620/d;
L_0x2b18710/d .functor NOR 1, L_0x2b18620, L_0x2b182e0, C4<0>, C4<0>;
L_0x2b18710 .delay (20,20,20) L_0x2b18710/d;
L_0x2b188b0/d .functor NOT 1, L_0x2b18710, C4<0>, C4<0>, C4<0>;
L_0x2b188b0 .delay (10,10,10) L_0x2b188b0/d;
v0x29b6710_0 .net "and_in0ncom", 0 0, L_0x2b18620; 1 drivers
v0x29b67d0_0 .net "and_in1com", 0 0, L_0x2b182e0; 1 drivers
v0x29b6870_0 .alias "in0", 0 0, v0x29b8240_0;
v0x29b6910_0 .alias "in1", 0 0, v0x29b8320_0;
v0x29b6990_0 .net "nand_in0ncom", 0 0, L_0x2b184d0; 1 drivers
v0x29b6a30_0 .net "nand_in1com", 0 0, L_0x2b18190; 1 drivers
v0x29b6ad0_0 .net "ncom", 0 0, L_0x2b18410; 1 drivers
v0x29b6b70_0 .net "nor_wire", 0 0, L_0x2b18710; 1 drivers
v0x29b6c10_0 .alias "result", 0 0, v0x29b83a0_0;
v0x29b6c90_0 .alias "sel0", 0 0, v0x29b8110_0;
S_0x29b5f10 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29b5e20;
 .timescale 0 0;
L_0x2b189e0/d .functor NAND 1, C4<0>, L_0x2b19450, C4<1>, C4<1>;
L_0x2b189e0 .delay (20,20,20) L_0x2b189e0/d;
L_0x2b18b40/d .functor NOT 1, L_0x2b189e0, C4<0>, C4<0>, C4<0>;
L_0x2b18b40 .delay (10,10,10) L_0x2b18b40/d;
L_0x2b18c90/d .functor NOT 1, L_0x2b19450, C4<0>, C4<0>, C4<0>;
L_0x2b18c90 .delay (10,10,10) L_0x2b18c90/d;
L_0x2b18d50/d .functor NAND 1, L_0x2b188b0, L_0x2b18c90, C4<1>, C4<1>;
L_0x2b18d50 .delay (20,20,20) L_0x2b18d50/d;
L_0x2b18ea0/d .functor NOT 1, L_0x2b18d50, C4<0>, C4<0>, C4<0>;
L_0x2b18ea0 .delay (10,10,10) L_0x2b18ea0/d;
L_0x2b18fb0/d .functor NOR 1, L_0x2b18ea0, L_0x2b18b40, C4<0>, C4<0>;
L_0x2b18fb0 .delay (20,20,20) L_0x2b18fb0/d;
L_0x2b19150/d .functor NOT 1, L_0x2b18fb0, C4<0>, C4<0>, C4<0>;
L_0x2b19150 .delay (10,10,10) L_0x2b19150/d;
v0x29b6000_0 .net "and_in0ncom", 0 0, L_0x2b18ea0; 1 drivers
v0x29b6080_0 .net "and_in1com", 0 0, L_0x2b18b40; 1 drivers
v0x29b6100_0 .alias "in0", 0 0, v0x29b83a0_0;
v0x29b61a0_0 .alias "in1", 0 0, v0x29b7f60_0;
v0x29b6220_0 .net "nand_in0ncom", 0 0, L_0x2b18d50; 1 drivers
v0x29b62c0_0 .net "nand_in1com", 0 0, L_0x2b189e0; 1 drivers
v0x29b63a0_0 .net "ncom", 0 0, L_0x2b18c90; 1 drivers
v0x29b6440_0 .net "nor_wire", 0 0, L_0x2b18fb0; 1 drivers
v0x29b64e0_0 .alias "result", 0 0, v0x29bbf70_0;
v0x29b6580_0 .alias "sel0", 0 0, v0x29b8190_0;
S_0x29af1d0 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29adbc8 .param/l "i" 2 105, +C4<011010>;
S_0x29af300 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29af1d0;
 .timescale 0 0;
L_0x2b13d00/d .functor NOT 1, L_0x2b198d0, C4<0>, C4<0>, C4<0>;
L_0x2b13d00 .delay (10,10,10) L_0x2b13d00/d;
v0x29a7be0_0 .net "carryin", 0 0, L_0x2b19970; 1 drivers
v0x29b5160_0 .net "carryout", 0 0, L_0x2b1b230; 1 drivers
v0x29b51e0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29b5260_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29b5370_0 .net "notB", 0 0, L_0x2b13d00; 1 drivers
v0x29b53f0_0 .net "operandA", 0 0, L_0x2b19830; 1 drivers
v0x29b5470_0 .net "operandB", 0 0, L_0x2b198d0; 1 drivers
v0x29b5580_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29b5600_0 .net "result", 0 0, L_0x2b1ed20; 1 drivers
v0x29b5680_0 .net "trueB", 0 0, L_0x2b1a070; 1 drivers
v0x29b5760_0 .net "wAddSub", 0 0, L_0x2b1ab90; 1 drivers
v0x29b5870_0 .net "wNandAnd", 0 0, L_0x2b1c2f0; 1 drivers
v0x29b59f0_0 .net "wNorOr", 0 0, L_0x2b1cd30; 1 drivers
v0x29b5b00_0 .net "wXor", 0 0, L_0x2b1b890; 1 drivers
L_0x2b1ee50 .part v0x2a6b7d0_0, 0, 1;
L_0x2b1eef0 .part v0x2a6b7d0_0, 1, 1;
L_0x2b1f020 .part v0x2a6b7d0_0, 2, 1;
S_0x29b4880 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29af300;
 .timescale 0 0;
L_0x2b13e00/d .functor NAND 1, L_0x2b13d00, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b13e00 .delay (20,20,20) L_0x2b13e00/d;
L_0x2b19b80/d .functor NOT 1, L_0x2b13e00, C4<0>, C4<0>, C4<0>;
L_0x2b19b80 .delay (10,10,10) L_0x2b19b80/d;
L_0x2b19c60/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b19c60 .delay (10,10,10) L_0x2b19c60/d;
L_0x2b19d20/d .functor NAND 1, L_0x2b198d0, L_0x2b19c60, C4<1>, C4<1>;
L_0x2b19d20 .delay (20,20,20) L_0x2b19d20/d;
L_0x2b19de0/d .functor NOT 1, L_0x2b19d20, C4<0>, C4<0>, C4<0>;
L_0x2b19de0 .delay (10,10,10) L_0x2b19de0/d;
L_0x2b19ed0/d .functor NOR 1, L_0x2b19de0, L_0x2b19b80, C4<0>, C4<0>;
L_0x2b19ed0 .delay (20,20,20) L_0x2b19ed0/d;
L_0x2b1a070/d .functor NOT 1, L_0x2b19ed0, C4<0>, C4<0>, C4<0>;
L_0x2b1a070 .delay (10,10,10) L_0x2b1a070/d;
v0x29b4970_0 .net "and_in0ncom", 0 0, L_0x2b19de0; 1 drivers
v0x29b4a30_0 .net "and_in1com", 0 0, L_0x2b19b80; 1 drivers
v0x29b4ad0_0 .alias "in0", 0 0, v0x29b5470_0;
v0x29b4b50_0 .alias "in1", 0 0, v0x29b5370_0;
v0x29b4bd0_0 .net "nand_in0ncom", 0 0, L_0x2b19d20; 1 drivers
v0x29b4c70_0 .net "nand_in1com", 0 0, L_0x2b13e00; 1 drivers
v0x29b4d10_0 .net "ncom", 0 0, L_0x2b19c60; 1 drivers
v0x29b4db0_0 .net "nor_wire", 0 0, L_0x2b19ed0; 1 drivers
v0x29b4ea0_0 .alias "result", 0 0, v0x29b5680_0;
v0x29b4f70_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29b3590 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29af300;
 .timescale 0 0;
L_0x2b1aca0/d .functor NAND 1, L_0x2b19830, L_0x2b1a070, C4<1>, C4<1>;
L_0x2b1aca0 .delay (20,20,20) L_0x2b1aca0/d;
L_0x2b1ae10/d .functor NOT 1, L_0x2b1aca0, C4<0>, C4<0>, C4<0>;
L_0x2b1ae10 .delay (10,10,10) L_0x2b1ae10/d;
L_0x2b1af20/d .functor NAND 1, L_0x2b19970, L_0x2b1a5f0, C4<1>, C4<1>;
L_0x2b1af20 .delay (20,20,20) L_0x2b1af20/d;
L_0x2b1afe0/d .functor NOT 1, L_0x2b1af20, C4<0>, C4<0>, C4<0>;
L_0x2b1afe0 .delay (10,10,10) L_0x2b1afe0/d;
L_0x2b1b0f0/d .functor NOR 1, L_0x2b1afe0, L_0x2b1ae10, C4<0>, C4<0>;
L_0x2b1b0f0 .delay (20,20,20) L_0x2b1b0f0/d;
L_0x2b1b230/d .functor NOT 1, L_0x2b1b0f0, C4<0>, C4<0>, C4<0>;
L_0x2b1b230 .delay (10,10,10) L_0x2b1b230/d;
v0x29b4170_0 .alias "a", 0 0, v0x29b53f0_0;
v0x29b4280_0 .net "and_ab", 0 0, L_0x2b1ae10; 1 drivers
v0x29b4320_0 .net "and_xor_ab_c", 0 0, L_0x2b1afe0; 1 drivers
v0x29b43c0_0 .alias "b", 0 0, v0x29b5680_0;
v0x29b4440_0 .alias "carryin", 0 0, v0x29a7be0_0;
v0x29b44c0_0 .alias "carryout", 0 0, v0x29b5160_0;
v0x29b4580_0 .net "nand_ab", 0 0, L_0x2b1aca0; 1 drivers
v0x29b4600_0 .net "nand_xor_ab_c", 0 0, L_0x2b1af20; 1 drivers
v0x29b4680_0 .net "nco", 0 0, L_0x2b1b0f0; 1 drivers
v0x29b4720_0 .alias "sum", 0 0, v0x29b5760_0;
v0x29b4800_0 .net "xor_ab", 0 0, L_0x2b1a5f0; 1 drivers
S_0x29b3c20 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29b3590;
 .timescale 0 0;
L_0x2b1a1e0/d .functor NAND 1, L_0x2b19830, L_0x2b1a070, C4<1>, C4<1>;
L_0x2b1a1e0 .delay (20,20,20) L_0x2b1a1e0/d;
L_0x2b1a2a0/d .functor NOR 1, L_0x2b19830, L_0x2b1a070, C4<0>, C4<0>;
L_0x2b1a2a0 .delay (20,20,20) L_0x2b1a2a0/d;
L_0x2b1a380/d .functor NOT 1, L_0x2b1a2a0, C4<0>, C4<0>, C4<0>;
L_0x2b1a380 .delay (10,10,10) L_0x2b1a380/d;
L_0x2b1a490/d .functor NAND 1, L_0x2b1a380, L_0x2b1a1e0, C4<1>, C4<1>;
L_0x2b1a490 .delay (20,20,20) L_0x2b1a490/d;
L_0x2b1a5f0/d .functor NOT 1, L_0x2b1a490, C4<0>, C4<0>, C4<0>;
L_0x2b1a5f0 .delay (10,10,10) L_0x2b1a5f0/d;
v0x29b3d10_0 .alias "a", 0 0, v0x29b53f0_0;
v0x29b3db0_0 .alias "b", 0 0, v0x29b5680_0;
v0x29b3e50_0 .net "nand_ab", 0 0, L_0x2b1a1e0; 1 drivers
v0x29b3ef0_0 .net "nor_ab", 0 0, L_0x2b1a2a0; 1 drivers
v0x29b3f70_0 .net "nxor_ab", 0 0, L_0x2b1a490; 1 drivers
v0x29b4010_0 .net "or_ab", 0 0, L_0x2b1a380; 1 drivers
v0x29b40f0_0 .alias "result", 0 0, v0x29b4800_0;
S_0x29b3680 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29b3590;
 .timescale 0 0;
L_0x2b1a700/d .functor NAND 1, L_0x2b1a5f0, L_0x2b19970, C4<1>, C4<1>;
L_0x2b1a700 .delay (20,20,20) L_0x2b1a700/d;
L_0x2b1a850/d .functor NOR 1, L_0x2b1a5f0, L_0x2b19970, C4<0>, C4<0>;
L_0x2b1a850 .delay (20,20,20) L_0x2b1a850/d;
L_0x2b1a9c0/d .functor NOT 1, L_0x2b1a850, C4<0>, C4<0>, C4<0>;
L_0x2b1a9c0 .delay (10,10,10) L_0x2b1a9c0/d;
L_0x2b1aa80/d .functor NAND 1, L_0x2b1a9c0, L_0x2b1a700, C4<1>, C4<1>;
L_0x2b1aa80 .delay (20,20,20) L_0x2b1aa80/d;
L_0x2b1ab90/d .functor NOT 1, L_0x2b1aa80, C4<0>, C4<0>, C4<0>;
L_0x2b1ab90 .delay (10,10,10) L_0x2b1ab90/d;
v0x29b3770_0 .alias "a", 0 0, v0x29b4800_0;
v0x29b3810_0 .alias "b", 0 0, v0x29a7be0_0;
v0x29b38b0_0 .net "nand_ab", 0 0, L_0x2b1a700; 1 drivers
v0x29b3950_0 .net "nor_ab", 0 0, L_0x2b1a850; 1 drivers
v0x29b39d0_0 .net "nxor_ab", 0 0, L_0x2b1aa80; 1 drivers
v0x29b3a70_0 .net "or_ab", 0 0, L_0x2b1a9c0; 1 drivers
v0x29b3b50_0 .alias "result", 0 0, v0x29b5760_0;
S_0x29b3040 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29af300;
 .timescale 0 0;
L_0x2b1b3f0/d .functor NAND 1, L_0x2b19830, L_0x2b198d0, C4<1>, C4<1>;
L_0x2b1b3f0 .delay (20,20,20) L_0x2b1b3f0/d;
L_0x2b1b4b0/d .functor NOR 1, L_0x2b19830, L_0x2b198d0, C4<0>, C4<0>;
L_0x2b1b4b0 .delay (20,20,20) L_0x2b1b4b0/d;
L_0x2b1b640/d .functor NOT 1, L_0x2b1b4b0, C4<0>, C4<0>, C4<0>;
L_0x2b1b640 .delay (10,10,10) L_0x2b1b640/d;
L_0x2b1b730/d .functor NAND 1, L_0x2b1b640, L_0x2b1b3f0, C4<1>, C4<1>;
L_0x2b1b730 .delay (20,20,20) L_0x2b1b730/d;
L_0x2b1b890/d .functor NOT 1, L_0x2b1b730, C4<0>, C4<0>, C4<0>;
L_0x2b1b890 .delay (10,10,10) L_0x2b1b890/d;
v0x29b3130_0 .alias "a", 0 0, v0x29b53f0_0;
v0x29b31b0_0 .alias "b", 0 0, v0x29b5470_0;
v0x29b3280_0 .net "nand_ab", 0 0, L_0x2b1b3f0; 1 drivers
v0x29b3300_0 .net "nor_ab", 0 0, L_0x2b1b4b0; 1 drivers
v0x29b3380_0 .net "nxor_ab", 0 0, L_0x2b1b730; 1 drivers
v0x29b3400_0 .net "or_ab", 0 0, L_0x2b1b640; 1 drivers
v0x29b34c0_0 .alias "result", 0 0, v0x29b5b00_0;
S_0x29b2450 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29af300;
 .timescale 0 0;
L_0x2b1b9e0/d .functor NAND 1, L_0x2b19830, L_0x2b198d0, C4<1>, C4<1>;
L_0x2b1b9e0 .delay (20,20,20) L_0x2b1b9e0/d;
L_0x2b1bb10/d .functor NOT 1, L_0x2b1b9e0, C4<0>, C4<0>, C4<0>;
L_0x2b1bb10 .delay (10,10,10) L_0x2b1bb10/d;
v0x29b2cc0_0 .alias "a", 0 0, v0x29b53f0_0;
v0x29b2d60_0 .net "and_ab", 0 0, L_0x2b1bb10; 1 drivers
v0x29b2de0_0 .alias "b", 0 0, v0x29b5470_0;
v0x29b2e60_0 .net "nand_ab", 0 0, L_0x2b1b9e0; 1 drivers
v0x29b2f40_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29b2fc0_0 .alias "result", 0 0, v0x29b5870_0;
S_0x29b2540 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29b2450;
 .timescale 0 0;
L_0x2b1bc60/d .functor NAND 1, L_0x2b1bb10, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b1bc60 .delay (20,20,20) L_0x2b1bc60/d;
L_0x2b1bd20/d .functor NOT 1, L_0x2b1bc60, C4<0>, C4<0>, C4<0>;
L_0x2b1bd20 .delay (10,10,10) L_0x2b1bd20/d;
L_0x2b1be50/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b1be50 .delay (10,10,10) L_0x2b1be50/d;
L_0x2b1bf10/d .functor NAND 1, L_0x2b1b9e0, L_0x2b1be50, C4<1>, C4<1>;
L_0x2b1bf10 .delay (20,20,20) L_0x2b1bf10/d;
L_0x2b1c060/d .functor NOT 1, L_0x2b1bf10, C4<0>, C4<0>, C4<0>;
L_0x2b1c060 .delay (10,10,10) L_0x2b1c060/d;
L_0x2b1c150/d .functor NOR 1, L_0x2b1c060, L_0x2b1bd20, C4<0>, C4<0>;
L_0x2b1c150 .delay (20,20,20) L_0x2b1c150/d;
L_0x2b1c2f0/d .functor NOT 1, L_0x2b1c150, C4<0>, C4<0>, C4<0>;
L_0x2b1c2f0 .delay (10,10,10) L_0x2b1c2f0/d;
v0x29b2630_0 .net "and_in0ncom", 0 0, L_0x2b1c060; 1 drivers
v0x29b26b0_0 .net "and_in1com", 0 0, L_0x2b1bd20; 1 drivers
v0x29b2730_0 .alias "in0", 0 0, v0x29b2e60_0;
v0x29b27d0_0 .alias "in1", 0 0, v0x29b2d60_0;
v0x29b2850_0 .net "nand_in0ncom", 0 0, L_0x2b1bf10; 1 drivers
v0x29b28f0_0 .net "nand_in1com", 0 0, L_0x2b1bc60; 1 drivers
v0x29b29d0_0 .net "ncom", 0 0, L_0x2b1be50; 1 drivers
v0x29b2a70_0 .net "nor_wire", 0 0, L_0x2b1c150; 1 drivers
v0x29b2b10_0 .alias "result", 0 0, v0x29b5870_0;
v0x29b2be0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29b19b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29af300;
 .timescale 0 0;
L_0x2b1c420/d .functor NOR 1, L_0x2b19830, L_0x2b198d0, C4<0>, C4<0>;
L_0x2b1c420 .delay (20,20,20) L_0x2b1c420/d;
L_0x2b1c550/d .functor NOT 1, L_0x2b1c420, C4<0>, C4<0>, C4<0>;
L_0x2b1c550 .delay (10,10,10) L_0x2b1c550/d;
v0x29b2130_0 .alias "a", 0 0, v0x29b53f0_0;
v0x29b21b0_0 .alias "b", 0 0, v0x29b5470_0;
v0x29b2250_0 .net "nor_ab", 0 0, L_0x2b1c420; 1 drivers
v0x29b22d0_0 .net "or_ab", 0 0, L_0x2b1c550; 1 drivers
v0x29b2350_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29b23d0_0 .alias "result", 0 0, v0x29b59f0_0;
S_0x29b1aa0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29b19b0;
 .timescale 0 0;
L_0x2b1c6a0/d .functor NAND 1, L_0x2b1c550, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b1c6a0 .delay (20,20,20) L_0x2b1c6a0/d;
L_0x2b1c760/d .functor NOT 1, L_0x2b1c6a0, C4<0>, C4<0>, C4<0>;
L_0x2b1c760 .delay (10,10,10) L_0x2b1c760/d;
L_0x2b1c890/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b1c890 .delay (10,10,10) L_0x2b1c890/d;
L_0x2b1c950/d .functor NAND 1, L_0x2b1c420, L_0x2b1c890, C4<1>, C4<1>;
L_0x2b1c950 .delay (20,20,20) L_0x2b1c950/d;
L_0x2b1caa0/d .functor NOT 1, L_0x2b1c950, C4<0>, C4<0>, C4<0>;
L_0x2b1caa0 .delay (10,10,10) L_0x2b1caa0/d;
L_0x2b1cb90/d .functor NOR 1, L_0x2b1caa0, L_0x2b1c760, C4<0>, C4<0>;
L_0x2b1cb90 .delay (20,20,20) L_0x2b1cb90/d;
L_0x2b1cd30/d .functor NOT 1, L_0x2b1cb90, C4<0>, C4<0>, C4<0>;
L_0x2b1cd30 .delay (10,10,10) L_0x2b1cd30/d;
v0x29b1b90_0 .net "and_in0ncom", 0 0, L_0x2b1caa0; 1 drivers
v0x29b1c10_0 .net "and_in1com", 0 0, L_0x2b1c760; 1 drivers
v0x29b1c90_0 .alias "in0", 0 0, v0x29b2250_0;
v0x29b1d10_0 .alias "in1", 0 0, v0x29b22d0_0;
v0x29b1d90_0 .net "nand_in0ncom", 0 0, L_0x2b1c950; 1 drivers
v0x29b1e10_0 .net "nand_in1com", 0 0, L_0x2b1c6a0; 1 drivers
v0x29b1e90_0 .net "ncom", 0 0, L_0x2b1c890; 1 drivers
v0x29b1f10_0 .net "nor_wire", 0 0, L_0x2b1cb90; 1 drivers
v0x29b1fe0_0 .alias "result", 0 0, v0x29b59f0_0;
v0x29b20b0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29af3f0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29af300;
 .timescale 0 0;
v0x29b1200_0 .alias "in0", 0 0, v0x29b5760_0;
v0x29b12b0_0 .alias "in1", 0 0, v0x29b5b00_0;
v0x29b1360_0 .alias "in2", 0 0, v0x29b5870_0;
v0x29b1410_0 .alias "in3", 0 0, v0x29b59f0_0;
v0x29b14f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29b15a0_0 .alias "result", 0 0, v0x29b5600_0;
v0x29b1620_0 .net "sel0", 0 0, L_0x2b1ee50; 1 drivers
v0x29b16a0_0 .net "sel1", 0 0, L_0x2b1eef0; 1 drivers
v0x29b1720_0 .net "sel2", 0 0, L_0x2b1f020; 1 drivers
v0x29b17d0_0 .net "w0", 0 0, L_0x2b1d4f0; 1 drivers
v0x29b18b0_0 .net "w1", 0 0, L_0x2b1dc70; 1 drivers
v0x29b1930_0 .net "w2", 0 0, L_0x2b1e4c0; 1 drivers
S_0x29b0ab0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29af3f0;
 .timescale 0 0;
L_0x2b1ce60/d .functor NAND 1, L_0x2b1b890, L_0x2b1ee50, C4<1>, C4<1>;
L_0x2b1ce60 .delay (20,20,20) L_0x2b1ce60/d;
L_0x2b1cf20/d .functor NOT 1, L_0x2b1ce60, C4<0>, C4<0>, C4<0>;
L_0x2b1cf20 .delay (10,10,10) L_0x2b1cf20/d;
L_0x2b1d050/d .functor NOT 1, L_0x2b1ee50, C4<0>, C4<0>, C4<0>;
L_0x2b1d050 .delay (10,10,10) L_0x2b1d050/d;
L_0x2b1d1a0/d .functor NAND 1, L_0x2b1ab90, L_0x2b1d050, C4<1>, C4<1>;
L_0x2b1d1a0 .delay (20,20,20) L_0x2b1d1a0/d;
L_0x2b1d260/d .functor NOT 1, L_0x2b1d1a0, C4<0>, C4<0>, C4<0>;
L_0x2b1d260 .delay (10,10,10) L_0x2b1d260/d;
L_0x2b1d350/d .functor NOR 1, L_0x2b1d260, L_0x2b1cf20, C4<0>, C4<0>;
L_0x2b1d350 .delay (20,20,20) L_0x2b1d350/d;
L_0x2b1d4f0/d .functor NOT 1, L_0x2b1d350, C4<0>, C4<0>, C4<0>;
L_0x2b1d4f0 .delay (10,10,10) L_0x2b1d4f0/d;
v0x29b0ba0_0 .net "and_in0ncom", 0 0, L_0x2b1d260; 1 drivers
v0x29b0c60_0 .net "and_in1com", 0 0, L_0x2b1cf20; 1 drivers
v0x29b0d00_0 .alias "in0", 0 0, v0x29b5760_0;
v0x29b0da0_0 .alias "in1", 0 0, v0x29b5b00_0;
v0x29b0e20_0 .net "nand_in0ncom", 0 0, L_0x2b1d1a0; 1 drivers
v0x29b0ec0_0 .net "nand_in1com", 0 0, L_0x2b1ce60; 1 drivers
v0x29b0f60_0 .net "ncom", 0 0, L_0x2b1d050; 1 drivers
v0x29b1000_0 .net "nor_wire", 0 0, L_0x2b1d350; 1 drivers
v0x29b10a0_0 .alias "result", 0 0, v0x29b17d0_0;
v0x29b1120_0 .alias "sel0", 0 0, v0x29b1620_0;
S_0x29b0360 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29af3f0;
 .timescale 0 0;
L_0x2b1d620/d .functor NAND 1, L_0x2b1cd30, L_0x2b1ee50, C4<1>, C4<1>;
L_0x2b1d620 .delay (20,20,20) L_0x2b1d620/d;
L_0x2b1d6e0/d .functor NOT 1, L_0x2b1d620, C4<0>, C4<0>, C4<0>;
L_0x2b1d6e0 .delay (10,10,10) L_0x2b1d6e0/d;
L_0x2b1d810/d .functor NOT 1, L_0x2b1ee50, C4<0>, C4<0>, C4<0>;
L_0x2b1d810 .delay (10,10,10) L_0x2b1d810/d;
L_0x2b1d8d0/d .functor NAND 1, L_0x2b1c2f0, L_0x2b1d810, C4<1>, C4<1>;
L_0x2b1d8d0 .delay (20,20,20) L_0x2b1d8d0/d;
L_0x2b1d9e0/d .functor NOT 1, L_0x2b1d8d0, C4<0>, C4<0>, C4<0>;
L_0x2b1d9e0 .delay (10,10,10) L_0x2b1d9e0/d;
L_0x2b1dad0/d .functor NOR 1, L_0x2b1d9e0, L_0x2b1d6e0, C4<0>, C4<0>;
L_0x2b1dad0 .delay (20,20,20) L_0x2b1dad0/d;
L_0x2b1dc70/d .functor NOT 1, L_0x2b1dad0, C4<0>, C4<0>, C4<0>;
L_0x2b1dc70 .delay (10,10,10) L_0x2b1dc70/d;
v0x29b0450_0 .net "and_in0ncom", 0 0, L_0x2b1d9e0; 1 drivers
v0x29b0510_0 .net "and_in1com", 0 0, L_0x2b1d6e0; 1 drivers
v0x29b05b0_0 .alias "in0", 0 0, v0x29b5870_0;
v0x29b0650_0 .alias "in1", 0 0, v0x29b59f0_0;
v0x29b06d0_0 .net "nand_in0ncom", 0 0, L_0x2b1d8d0; 1 drivers
v0x29b0770_0 .net "nand_in1com", 0 0, L_0x2b1d620; 1 drivers
v0x29b0810_0 .net "ncom", 0 0, L_0x2b1d810; 1 drivers
v0x29b08b0_0 .net "nor_wire", 0 0, L_0x2b1dad0; 1 drivers
v0x29b0950_0 .alias "result", 0 0, v0x29b18b0_0;
v0x29b09d0_0 .alias "sel0", 0 0, v0x29b1620_0;
S_0x29afc10 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29af3f0;
 .timescale 0 0;
L_0x2b1dda0/d .functor NAND 1, L_0x2b1dc70, L_0x2b1eef0, C4<1>, C4<1>;
L_0x2b1dda0 .delay (20,20,20) L_0x2b1dda0/d;
L_0x2b1def0/d .functor NOT 1, L_0x2b1dda0, C4<0>, C4<0>, C4<0>;
L_0x2b1def0 .delay (10,10,10) L_0x2b1def0/d;
L_0x2b1e020/d .functor NOT 1, L_0x2b1eef0, C4<0>, C4<0>, C4<0>;
L_0x2b1e020 .delay (10,10,10) L_0x2b1e020/d;
L_0x2b1e0e0/d .functor NAND 1, L_0x2b1d4f0, L_0x2b1e020, C4<1>, C4<1>;
L_0x2b1e0e0 .delay (20,20,20) L_0x2b1e0e0/d;
L_0x2b1e230/d .functor NOT 1, L_0x2b1e0e0, C4<0>, C4<0>, C4<0>;
L_0x2b1e230 .delay (10,10,10) L_0x2b1e230/d;
L_0x2b1e320/d .functor NOR 1, L_0x2b1e230, L_0x2b1def0, C4<0>, C4<0>;
L_0x2b1e320 .delay (20,20,20) L_0x2b1e320/d;
L_0x2b1e4c0/d .functor NOT 1, L_0x2b1e320, C4<0>, C4<0>, C4<0>;
L_0x2b1e4c0 .delay (10,10,10) L_0x2b1e4c0/d;
v0x29afd00_0 .net "and_in0ncom", 0 0, L_0x2b1e230; 1 drivers
v0x29afdc0_0 .net "and_in1com", 0 0, L_0x2b1def0; 1 drivers
v0x29afe60_0 .alias "in0", 0 0, v0x29b17d0_0;
v0x29aff00_0 .alias "in1", 0 0, v0x29b18b0_0;
v0x29aff80_0 .net "nand_in0ncom", 0 0, L_0x2b1e0e0; 1 drivers
v0x29b0020_0 .net "nand_in1com", 0 0, L_0x2b1dda0; 1 drivers
v0x29b00c0_0 .net "ncom", 0 0, L_0x2b1e020; 1 drivers
v0x29b0160_0 .net "nor_wire", 0 0, L_0x2b1e320; 1 drivers
v0x29b0200_0 .alias "result", 0 0, v0x29b1930_0;
v0x29b0280_0 .alias "sel0", 0 0, v0x29b16a0_0;
S_0x29af4e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29af3f0;
 .timescale 0 0;
L_0x2b1e5f0/d .functor NAND 1, C4<0>, L_0x2b1f020, C4<1>, C4<1>;
L_0x2b1e5f0 .delay (20,20,20) L_0x2b1e5f0/d;
L_0x2b1e750/d .functor NOT 1, L_0x2b1e5f0, C4<0>, C4<0>, C4<0>;
L_0x2b1e750 .delay (10,10,10) L_0x2b1e750/d;
L_0x2b1e880/d .functor NOT 1, L_0x2b1f020, C4<0>, C4<0>, C4<0>;
L_0x2b1e880 .delay (10,10,10) L_0x2b1e880/d;
L_0x2b1e940/d .functor NAND 1, L_0x2b1e4c0, L_0x2b1e880, C4<1>, C4<1>;
L_0x2b1e940 .delay (20,20,20) L_0x2b1e940/d;
L_0x2b1ea90/d .functor NOT 1, L_0x2b1e940, C4<0>, C4<0>, C4<0>;
L_0x2b1ea90 .delay (10,10,10) L_0x2b1ea90/d;
L_0x2b1eb80/d .functor NOR 1, L_0x2b1ea90, L_0x2b1e750, C4<0>, C4<0>;
L_0x2b1eb80 .delay (20,20,20) L_0x2b1eb80/d;
L_0x2b1ed20/d .functor NOT 1, L_0x2b1eb80, C4<0>, C4<0>, C4<0>;
L_0x2b1ed20 .delay (10,10,10) L_0x2b1ed20/d;
v0x29af5d0_0 .net "and_in0ncom", 0 0, L_0x2b1ea90; 1 drivers
v0x29af650_0 .net "and_in1com", 0 0, L_0x2b1e750; 1 drivers
v0x29af6f0_0 .alias "in0", 0 0, v0x29b1930_0;
v0x29af790_0 .alias "in1", 0 0, v0x29b14f0_0;
v0x29af810_0 .net "nand_in0ncom", 0 0, L_0x2b1e940; 1 drivers
v0x29af8b0_0 .net "nand_in1com", 0 0, L_0x2b1e5f0; 1 drivers
v0x29af990_0 .net "ncom", 0 0, L_0x2b1e880; 1 drivers
v0x29afa30_0 .net "nor_wire", 0 0, L_0x2b1eb80; 1 drivers
v0x29afad0_0 .alias "result", 0 0, v0x29b5600_0;
v0x29afb70_0 .alias "sel0", 0 0, v0x29b1720_0;
S_0x29a8770 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29a70d8 .param/l "i" 2 105, +C4<011011>;
S_0x29a88a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29a8770;
 .timescale 0 0;
L_0x29b1490/d .functor NOT 1, L_0x2b1f3c0, C4<0>, C4<0>, C4<0>;
L_0x29b1490 .delay (10,10,10) L_0x29b1490/d;
v0x29ae6d0_0 .net "carryin", 0 0, L_0x2b1f460; 1 drivers
v0x29ae770_0 .net "carryout", 0 0, L_0x2b20bd0; 1 drivers
v0x29ae7f0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29ae870_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29ae8f0_0 .net "notB", 0 0, L_0x29b1490; 1 drivers
v0x29ae970_0 .net "operandA", 0 0, L_0x2b1f320; 1 drivers
v0x29ae9f0_0 .net "operandB", 0 0, L_0x2b1f3c0; 1 drivers
v0x29aeb00_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29aeb80_0 .net "result", 0 0, L_0x2b246c0; 1 drivers
v0x29aec50_0 .net "trueB", 0 0, L_0x2b1fb10; 1 drivers
v0x29aed30_0 .net "wAddSub", 0 0, L_0x2b204d0; 1 drivers
v0x29aee40_0 .net "wNandAnd", 0 0, L_0x2b21c90; 1 drivers
v0x29aefc0_0 .net "wNorOr", 0 0, L_0x2b226d0; 1 drivers
v0x29af0d0_0 .net "wXor", 0 0, L_0x2b21230; 1 drivers
L_0x2b247f0 .part v0x2a6b7d0_0, 0, 1;
L_0x2b24890 .part v0x2a6b7d0_0, 1, 1;
L_0x2b249c0 .part v0x2a6b7d0_0, 2, 1;
S_0x29adf00 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29a88a0;
 .timescale 0 0;
L_0x29b9950/d .functor NAND 1, L_0x29b1490, v0x2a6b750_0, C4<1>, C4<1>;
L_0x29b9950 .delay (20,20,20) L_0x29b9950/d;
L_0x2b1f740/d .functor NOT 1, L_0x29b9950, C4<0>, C4<0>, C4<0>;
L_0x2b1f740 .delay (10,10,10) L_0x2b1f740/d;
L_0x2b1f7a0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b1f7a0 .delay (10,10,10) L_0x2b1f7a0/d;
L_0x2b1f800/d .functor NAND 1, L_0x2b1f3c0, L_0x2b1f7a0, C4<1>, C4<1>;
L_0x2b1f800 .delay (20,20,20) L_0x2b1f800/d;
L_0x2b1f8a0/d .functor NOT 1, L_0x2b1f800, C4<0>, C4<0>, C4<0>;
L_0x2b1f8a0 .delay (10,10,10) L_0x2b1f8a0/d;
L_0x2b1f990/d .functor NOR 1, L_0x2b1f8a0, L_0x2b1f740, C4<0>, C4<0>;
L_0x2b1f990 .delay (20,20,20) L_0x2b1f990/d;
L_0x2b1fb10/d .functor NOT 1, L_0x2b1f990, C4<0>, C4<0>, C4<0>;
L_0x2b1fb10 .delay (10,10,10) L_0x2b1fb10/d;
v0x29adff0_0 .net "and_in0ncom", 0 0, L_0x2b1f8a0; 1 drivers
v0x29ae0b0_0 .net "and_in1com", 0 0, L_0x2b1f740; 1 drivers
v0x29ae150_0 .alias "in0", 0 0, v0x29ae9f0_0;
v0x29ae1d0_0 .alias "in1", 0 0, v0x29ae8f0_0;
v0x29ae250_0 .net "nand_in0ncom", 0 0, L_0x2b1f800; 1 drivers
v0x29ae2f0_0 .net "nand_in1com", 0 0, L_0x29b9950; 1 drivers
v0x29ae390_0 .net "ncom", 0 0, L_0x2b1f7a0; 1 drivers
v0x29ae430_0 .net "nor_wire", 0 0, L_0x2b1f990; 1 drivers
v0x29ae520_0 .alias "result", 0 0, v0x29aec50_0;
v0x29ae5f0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29acc10 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29a88a0;
 .timescale 0 0;
L_0x2b205e0/d .functor NAND 1, L_0x2b1f320, L_0x2b1fb10, C4<1>, C4<1>;
L_0x2b205e0 .delay (20,20,20) L_0x2b205e0/d;
L_0x2b20750/d .functor NOT 1, L_0x2b205e0, C4<0>, C4<0>, C4<0>;
L_0x2b20750 .delay (10,10,10) L_0x2b20750/d;
L_0x2b20860/d .functor NAND 1, L_0x2b1f460, L_0x2b1ffb0, C4<1>, C4<1>;
L_0x2b20860 .delay (20,20,20) L_0x2b20860/d;
L_0x2b20920/d .functor NOT 1, L_0x2b20860, C4<0>, C4<0>, C4<0>;
L_0x2b20920 .delay (10,10,10) L_0x2b20920/d;
L_0x2b20a60/d .functor NOR 1, L_0x2b20920, L_0x2b20750, C4<0>, C4<0>;
L_0x2b20a60 .delay (20,20,20) L_0x2b20a60/d;
L_0x2b20bd0/d .functor NOT 1, L_0x2b20a60, C4<0>, C4<0>, C4<0>;
L_0x2b20bd0 .delay (10,10,10) L_0x2b20bd0/d;
v0x29ad7f0_0 .alias "a", 0 0, v0x29ae970_0;
v0x29ad900_0 .net "and_ab", 0 0, L_0x2b20750; 1 drivers
v0x29ad9a0_0 .net "and_xor_ab_c", 0 0, L_0x2b20920; 1 drivers
v0x29ada40_0 .alias "b", 0 0, v0x29aec50_0;
v0x29adac0_0 .alias "carryin", 0 0, v0x29ae6d0_0;
v0x29adb40_0 .alias "carryout", 0 0, v0x29ae770_0;
v0x29adc00_0 .net "nand_ab", 0 0, L_0x2b205e0; 1 drivers
v0x29adc80_0 .net "nand_xor_ab_c", 0 0, L_0x2b20860; 1 drivers
v0x29add00_0 .net "nco", 0 0, L_0x2b20a60; 1 drivers
v0x29adda0_0 .alias "sum", 0 0, v0x29aed30_0;
v0x29ade80_0 .net "xor_ab", 0 0, L_0x2b1ffb0; 1 drivers
S_0x29ad2a0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29acc10;
 .timescale 0 0;
L_0x2b1fc40/d .functor NAND 1, L_0x2b1f320, L_0x2b1fb10, C4<1>, C4<1>;
L_0x2b1fc40 .delay (20,20,20) L_0x2b1fc40/d;
L_0x2b1fce0/d .functor NOR 1, L_0x2b1f320, L_0x2b1fb10, C4<0>, C4<0>;
L_0x2b1fce0 .delay (20,20,20) L_0x2b1fce0/d;
L_0x2b1fd80/d .functor NOT 1, L_0x2b1fce0, C4<0>, C4<0>, C4<0>;
L_0x2b1fd80 .delay (10,10,10) L_0x2b1fd80/d;
L_0x2b1fe70/d .functor NAND 1, L_0x2b1fd80, L_0x2b1fc40, C4<1>, C4<1>;
L_0x2b1fe70 .delay (20,20,20) L_0x2b1fe70/d;
L_0x2b1ffb0/d .functor NOT 1, L_0x2b1fe70, C4<0>, C4<0>, C4<0>;
L_0x2b1ffb0 .delay (10,10,10) L_0x2b1ffb0/d;
v0x29ad390_0 .alias "a", 0 0, v0x29ae970_0;
v0x29ad430_0 .alias "b", 0 0, v0x29aec50_0;
v0x29ad4d0_0 .net "nand_ab", 0 0, L_0x2b1fc40; 1 drivers
v0x29ad570_0 .net "nor_ab", 0 0, L_0x2b1fce0; 1 drivers
v0x29ad5f0_0 .net "nxor_ab", 0 0, L_0x2b1fe70; 1 drivers
v0x29ad690_0 .net "or_ab", 0 0, L_0x2b1fd80; 1 drivers
v0x29ad770_0 .alias "result", 0 0, v0x29ade80_0;
S_0x29acd00 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29acc10;
 .timescale 0 0;
L_0x2b200a0/d .functor NAND 1, L_0x2b1ffb0, L_0x2b1f460, C4<1>, C4<1>;
L_0x2b200a0 .delay (20,20,20) L_0x2b200a0/d;
L_0x2b201d0/d .functor NOR 1, L_0x2b1ffb0, L_0x2b1f460, C4<0>, C4<0>;
L_0x2b201d0 .delay (20,20,20) L_0x2b201d0/d;
L_0x2b20300/d .functor NOT 1, L_0x2b201d0, C4<0>, C4<0>, C4<0>;
L_0x2b20300 .delay (10,10,10) L_0x2b20300/d;
L_0x2b203c0/d .functor NAND 1, L_0x2b20300, L_0x2b200a0, C4<1>, C4<1>;
L_0x2b203c0 .delay (20,20,20) L_0x2b203c0/d;
L_0x2b204d0/d .functor NOT 1, L_0x2b203c0, C4<0>, C4<0>, C4<0>;
L_0x2b204d0 .delay (10,10,10) L_0x2b204d0/d;
v0x29acdf0_0 .alias "a", 0 0, v0x29ade80_0;
v0x29ace90_0 .alias "b", 0 0, v0x29ae6d0_0;
v0x29acf30_0 .net "nand_ab", 0 0, L_0x2b200a0; 1 drivers
v0x29acfd0_0 .net "nor_ab", 0 0, L_0x2b201d0; 1 drivers
v0x29ad050_0 .net "nxor_ab", 0 0, L_0x2b203c0; 1 drivers
v0x29ad0f0_0 .net "or_ab", 0 0, L_0x2b20300; 1 drivers
v0x29ad1d0_0 .alias "result", 0 0, v0x29aed30_0;
S_0x29ac6c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29a88a0;
 .timescale 0 0;
L_0x2b20d90/d .functor NAND 1, L_0x2b1f320, L_0x2b1f3c0, C4<1>, C4<1>;
L_0x2b20d90 .delay (20,20,20) L_0x2b20d90/d;
L_0x2b20e50/d .functor NOR 1, L_0x2b1f320, L_0x2b1f3c0, C4<0>, C4<0>;
L_0x2b20e50 .delay (20,20,20) L_0x2b20e50/d;
L_0x2b20fe0/d .functor NOT 1, L_0x2b20e50, C4<0>, C4<0>, C4<0>;
L_0x2b20fe0 .delay (10,10,10) L_0x2b20fe0/d;
L_0x2b210d0/d .functor NAND 1, L_0x2b20fe0, L_0x2b20d90, C4<1>, C4<1>;
L_0x2b210d0 .delay (20,20,20) L_0x2b210d0/d;
L_0x2b21230/d .functor NOT 1, L_0x2b210d0, C4<0>, C4<0>, C4<0>;
L_0x2b21230 .delay (10,10,10) L_0x2b21230/d;
v0x29ac7b0_0 .alias "a", 0 0, v0x29ae970_0;
v0x29ac830_0 .alias "b", 0 0, v0x29ae9f0_0;
v0x29ac900_0 .net "nand_ab", 0 0, L_0x2b20d90; 1 drivers
v0x29ac980_0 .net "nor_ab", 0 0, L_0x2b20e50; 1 drivers
v0x29aca00_0 .net "nxor_ab", 0 0, L_0x2b210d0; 1 drivers
v0x29aca80_0 .net "or_ab", 0 0, L_0x2b20fe0; 1 drivers
v0x29acb40_0 .alias "result", 0 0, v0x29af0d0_0;
S_0x29abb50 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29a88a0;
 .timescale 0 0;
L_0x2b21380/d .functor NAND 1, L_0x2b1f320, L_0x2b1f3c0, C4<1>, C4<1>;
L_0x2b21380 .delay (20,20,20) L_0x2b21380/d;
L_0x2b214b0/d .functor NOT 1, L_0x2b21380, C4<0>, C4<0>, C4<0>;
L_0x2b214b0 .delay (10,10,10) L_0x2b214b0/d;
v0x29ac340_0 .alias "a", 0 0, v0x29ae970_0;
v0x29ac3e0_0 .net "and_ab", 0 0, L_0x2b214b0; 1 drivers
v0x29ac460_0 .alias "b", 0 0, v0x29ae9f0_0;
v0x29ac4e0_0 .net "nand_ab", 0 0, L_0x2b21380; 1 drivers
v0x29ac5c0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29ac640_0 .alias "result", 0 0, v0x29aee40_0;
S_0x29abc40 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29abb50;
 .timescale 0 0;
L_0x2b21600/d .functor NAND 1, L_0x2b214b0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b21600 .delay (20,20,20) L_0x2b21600/d;
L_0x2b216c0/d .functor NOT 1, L_0x2b21600, C4<0>, C4<0>, C4<0>;
L_0x2b216c0 .delay (10,10,10) L_0x2b216c0/d;
L_0x2b217f0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b217f0 .delay (10,10,10) L_0x2b217f0/d;
L_0x2b218b0/d .functor NAND 1, L_0x2b21380, L_0x2b217f0, C4<1>, C4<1>;
L_0x2b218b0 .delay (20,20,20) L_0x2b218b0/d;
L_0x2b21a00/d .functor NOT 1, L_0x2b218b0, C4<0>, C4<0>, C4<0>;
L_0x2b21a00 .delay (10,10,10) L_0x2b21a00/d;
L_0x2b21af0/d .functor NOR 1, L_0x2b21a00, L_0x2b216c0, C4<0>, C4<0>;
L_0x2b21af0 .delay (20,20,20) L_0x2b21af0/d;
L_0x2b21c90/d .functor NOT 1, L_0x2b21af0, C4<0>, C4<0>, C4<0>;
L_0x2b21c90 .delay (10,10,10) L_0x2b21c90/d;
v0x299f190_0 .net "and_in0ncom", 0 0, L_0x2b21a00; 1 drivers
v0x29abd30_0 .net "and_in1com", 0 0, L_0x2b216c0; 1 drivers
v0x29abdb0_0 .alias "in0", 0 0, v0x29ac4e0_0;
v0x29abe50_0 .alias "in1", 0 0, v0x29ac3e0_0;
v0x29abed0_0 .net "nand_in0ncom", 0 0, L_0x2b218b0; 1 drivers
v0x29abf70_0 .net "nand_in1com", 0 0, L_0x2b21600; 1 drivers
v0x29ac050_0 .net "ncom", 0 0, L_0x2b217f0; 1 drivers
v0x29ac0f0_0 .net "nor_wire", 0 0, L_0x2b21af0; 1 drivers
v0x29ac190_0 .alias "result", 0 0, v0x29aee40_0;
v0x29ac260_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29aaf20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29a88a0;
 .timescale 0 0;
L_0x2b21dc0/d .functor NOR 1, L_0x2b1f320, L_0x2b1f3c0, C4<0>, C4<0>;
L_0x2b21dc0 .delay (20,20,20) L_0x2b21dc0/d;
L_0x2b21ef0/d .functor NOT 1, L_0x2b21dc0, C4<0>, C4<0>, C4<0>;
L_0x2b21ef0 .delay (10,10,10) L_0x2b21ef0/d;
v0x29ab6a0_0 .alias "a", 0 0, v0x29ae970_0;
v0x29ab720_0 .alias "b", 0 0, v0x29ae9f0_0;
v0x29ab7c0_0 .net "nor_ab", 0 0, L_0x2b21dc0; 1 drivers
v0x29ab840_0 .net "or_ab", 0 0, L_0x2b21ef0; 1 drivers
v0x29ab8c0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x299f110_0 .alias "result", 0 0, v0x29aefc0_0;
S_0x29ab010 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29aaf20;
 .timescale 0 0;
L_0x2b22040/d .functor NAND 1, L_0x2b21ef0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b22040 .delay (20,20,20) L_0x2b22040/d;
L_0x2b22100/d .functor NOT 1, L_0x2b22040, C4<0>, C4<0>, C4<0>;
L_0x2b22100 .delay (10,10,10) L_0x2b22100/d;
L_0x2b22230/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b22230 .delay (10,10,10) L_0x2b22230/d;
L_0x2b222f0/d .functor NAND 1, L_0x2b21dc0, L_0x2b22230, C4<1>, C4<1>;
L_0x2b222f0 .delay (20,20,20) L_0x2b222f0/d;
L_0x2b22440/d .functor NOT 1, L_0x2b222f0, C4<0>, C4<0>, C4<0>;
L_0x2b22440 .delay (10,10,10) L_0x2b22440/d;
L_0x2b22530/d .functor NOR 1, L_0x2b22440, L_0x2b22100, C4<0>, C4<0>;
L_0x2b22530 .delay (20,20,20) L_0x2b22530/d;
L_0x2b226d0/d .functor NOT 1, L_0x2b22530, C4<0>, C4<0>, C4<0>;
L_0x2b226d0 .delay (10,10,10) L_0x2b226d0/d;
v0x29ab100_0 .net "and_in0ncom", 0 0, L_0x2b22440; 1 drivers
v0x29ab180_0 .net "and_in1com", 0 0, L_0x2b22100; 1 drivers
v0x29ab200_0 .alias "in0", 0 0, v0x29ab7c0_0;
v0x29ab280_0 .alias "in1", 0 0, v0x29ab840_0;
v0x29ab300_0 .net "nand_in0ncom", 0 0, L_0x2b222f0; 1 drivers
v0x29ab380_0 .net "nand_in1com", 0 0, L_0x2b22040; 1 drivers
v0x29ab400_0 .net "ncom", 0 0, L_0x2b22230; 1 drivers
v0x29ab480_0 .net "nor_wire", 0 0, L_0x2b22530; 1 drivers
v0x29ab550_0 .alias "result", 0 0, v0x29aefc0_0;
v0x29ab620_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29a8990 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29a88a0;
 .timescale 0 0;
v0x29aa7a0_0 .alias "in0", 0 0, v0x29aed30_0;
v0x29aa820_0 .alias "in1", 0 0, v0x29af0d0_0;
v0x29aa8d0_0 .alias "in2", 0 0, v0x29aee40_0;
v0x29aa980_0 .alias "in3", 0 0, v0x29aefc0_0;
v0x29aaa60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29aab10_0 .alias "result", 0 0, v0x29aeb80_0;
v0x29aab90_0 .net "sel0", 0 0, L_0x2b247f0; 1 drivers
v0x29aac10_0 .net "sel1", 0 0, L_0x2b24890; 1 drivers
v0x29aac90_0 .net "sel2", 0 0, L_0x2b249c0; 1 drivers
v0x29aad40_0 .net "w0", 0 0, L_0x2b22e90; 1 drivers
v0x29aae20_0 .net "w1", 0 0, L_0x2b23610; 1 drivers
v0x29aaea0_0 .net "w2", 0 0, L_0x2b23e60; 1 drivers
S_0x29aa050 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29a8990;
 .timescale 0 0;
L_0x2b22800/d .functor NAND 1, L_0x2b21230, L_0x2b247f0, C4<1>, C4<1>;
L_0x2b22800 .delay (20,20,20) L_0x2b22800/d;
L_0x2b228c0/d .functor NOT 1, L_0x2b22800, C4<0>, C4<0>, C4<0>;
L_0x2b228c0 .delay (10,10,10) L_0x2b228c0/d;
L_0x2b229f0/d .functor NOT 1, L_0x2b247f0, C4<0>, C4<0>, C4<0>;
L_0x2b229f0 .delay (10,10,10) L_0x2b229f0/d;
L_0x2b22b40/d .functor NAND 1, L_0x2b204d0, L_0x2b229f0, C4<1>, C4<1>;
L_0x2b22b40 .delay (20,20,20) L_0x2b22b40/d;
L_0x2b22c00/d .functor NOT 1, L_0x2b22b40, C4<0>, C4<0>, C4<0>;
L_0x2b22c00 .delay (10,10,10) L_0x2b22c00/d;
L_0x2b22cf0/d .functor NOR 1, L_0x2b22c00, L_0x2b228c0, C4<0>, C4<0>;
L_0x2b22cf0 .delay (20,20,20) L_0x2b22cf0/d;
L_0x2b22e90/d .functor NOT 1, L_0x2b22cf0, C4<0>, C4<0>, C4<0>;
L_0x2b22e90 .delay (10,10,10) L_0x2b22e90/d;
v0x29aa140_0 .net "and_in0ncom", 0 0, L_0x2b22c00; 1 drivers
v0x29aa200_0 .net "and_in1com", 0 0, L_0x2b228c0; 1 drivers
v0x29aa2a0_0 .alias "in0", 0 0, v0x29aed30_0;
v0x29aa340_0 .alias "in1", 0 0, v0x29af0d0_0;
v0x29aa3c0_0 .net "nand_in0ncom", 0 0, L_0x2b22b40; 1 drivers
v0x29aa460_0 .net "nand_in1com", 0 0, L_0x2b22800; 1 drivers
v0x29aa500_0 .net "ncom", 0 0, L_0x2b229f0; 1 drivers
v0x29aa5a0_0 .net "nor_wire", 0 0, L_0x2b22cf0; 1 drivers
v0x29aa640_0 .alias "result", 0 0, v0x29aad40_0;
v0x29aa6c0_0 .alias "sel0", 0 0, v0x29aab90_0;
S_0x29a9900 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29a8990;
 .timescale 0 0;
L_0x2b22fc0/d .functor NAND 1, L_0x2b226d0, L_0x2b247f0, C4<1>, C4<1>;
L_0x2b22fc0 .delay (20,20,20) L_0x2b22fc0/d;
L_0x2b23080/d .functor NOT 1, L_0x2b22fc0, C4<0>, C4<0>, C4<0>;
L_0x2b23080 .delay (10,10,10) L_0x2b23080/d;
L_0x2b231b0/d .functor NOT 1, L_0x2b247f0, C4<0>, C4<0>, C4<0>;
L_0x2b231b0 .delay (10,10,10) L_0x2b231b0/d;
L_0x2b23270/d .functor NAND 1, L_0x2b21c90, L_0x2b231b0, C4<1>, C4<1>;
L_0x2b23270 .delay (20,20,20) L_0x2b23270/d;
L_0x2b23380/d .functor NOT 1, L_0x2b23270, C4<0>, C4<0>, C4<0>;
L_0x2b23380 .delay (10,10,10) L_0x2b23380/d;
L_0x2b23470/d .functor NOR 1, L_0x2b23380, L_0x2b23080, C4<0>, C4<0>;
L_0x2b23470 .delay (20,20,20) L_0x2b23470/d;
L_0x2b23610/d .functor NOT 1, L_0x2b23470, C4<0>, C4<0>, C4<0>;
L_0x2b23610 .delay (10,10,10) L_0x2b23610/d;
v0x29a99f0_0 .net "and_in0ncom", 0 0, L_0x2b23380; 1 drivers
v0x29a9ab0_0 .net "and_in1com", 0 0, L_0x2b23080; 1 drivers
v0x29a9b50_0 .alias "in0", 0 0, v0x29aee40_0;
v0x29a9bf0_0 .alias "in1", 0 0, v0x29aefc0_0;
v0x29a9c70_0 .net "nand_in0ncom", 0 0, L_0x2b23270; 1 drivers
v0x29a9d10_0 .net "nand_in1com", 0 0, L_0x2b22fc0; 1 drivers
v0x29a9db0_0 .net "ncom", 0 0, L_0x2b231b0; 1 drivers
v0x29a9e50_0 .net "nor_wire", 0 0, L_0x2b23470; 1 drivers
v0x29a9ef0_0 .alias "result", 0 0, v0x29aae20_0;
v0x29a9f70_0 .alias "sel0", 0 0, v0x29aab90_0;
S_0x29a91b0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29a8990;
 .timescale 0 0;
L_0x2b23740/d .functor NAND 1, L_0x2b23610, L_0x2b24890, C4<1>, C4<1>;
L_0x2b23740 .delay (20,20,20) L_0x2b23740/d;
L_0x2b23890/d .functor NOT 1, L_0x2b23740, C4<0>, C4<0>, C4<0>;
L_0x2b23890 .delay (10,10,10) L_0x2b23890/d;
L_0x2b239c0/d .functor NOT 1, L_0x2b24890, C4<0>, C4<0>, C4<0>;
L_0x2b239c0 .delay (10,10,10) L_0x2b239c0/d;
L_0x2b23a80/d .functor NAND 1, L_0x2b22e90, L_0x2b239c0, C4<1>, C4<1>;
L_0x2b23a80 .delay (20,20,20) L_0x2b23a80/d;
L_0x2b23bd0/d .functor NOT 1, L_0x2b23a80, C4<0>, C4<0>, C4<0>;
L_0x2b23bd0 .delay (10,10,10) L_0x2b23bd0/d;
L_0x2b23cc0/d .functor NOR 1, L_0x2b23bd0, L_0x2b23890, C4<0>, C4<0>;
L_0x2b23cc0 .delay (20,20,20) L_0x2b23cc0/d;
L_0x2b23e60/d .functor NOT 1, L_0x2b23cc0, C4<0>, C4<0>, C4<0>;
L_0x2b23e60 .delay (10,10,10) L_0x2b23e60/d;
v0x29a92a0_0 .net "and_in0ncom", 0 0, L_0x2b23bd0; 1 drivers
v0x29a9360_0 .net "and_in1com", 0 0, L_0x2b23890; 1 drivers
v0x29a9400_0 .alias "in0", 0 0, v0x29aad40_0;
v0x29a94a0_0 .alias "in1", 0 0, v0x29aae20_0;
v0x29a9520_0 .net "nand_in0ncom", 0 0, L_0x2b23a80; 1 drivers
v0x29a95c0_0 .net "nand_in1com", 0 0, L_0x2b23740; 1 drivers
v0x29a9660_0 .net "ncom", 0 0, L_0x2b239c0; 1 drivers
v0x29a9700_0 .net "nor_wire", 0 0, L_0x2b23cc0; 1 drivers
v0x29a97a0_0 .alias "result", 0 0, v0x29aaea0_0;
v0x29a9820_0 .alias "sel0", 0 0, v0x29aac10_0;
S_0x29a8a80 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29a8990;
 .timescale 0 0;
L_0x2b23f90/d .functor NAND 1, C4<0>, L_0x2b249c0, C4<1>, C4<1>;
L_0x2b23f90 .delay (20,20,20) L_0x2b23f90/d;
L_0x2b240f0/d .functor NOT 1, L_0x2b23f90, C4<0>, C4<0>, C4<0>;
L_0x2b240f0 .delay (10,10,10) L_0x2b240f0/d;
L_0x2b24220/d .functor NOT 1, L_0x2b249c0, C4<0>, C4<0>, C4<0>;
L_0x2b24220 .delay (10,10,10) L_0x2b24220/d;
L_0x2b242e0/d .functor NAND 1, L_0x2b23e60, L_0x2b24220, C4<1>, C4<1>;
L_0x2b242e0 .delay (20,20,20) L_0x2b242e0/d;
L_0x2b24430/d .functor NOT 1, L_0x2b242e0, C4<0>, C4<0>, C4<0>;
L_0x2b24430 .delay (10,10,10) L_0x2b24430/d;
L_0x2b24520/d .functor NOR 1, L_0x2b24430, L_0x2b240f0, C4<0>, C4<0>;
L_0x2b24520 .delay (20,20,20) L_0x2b24520/d;
L_0x2b246c0/d .functor NOT 1, L_0x2b24520, C4<0>, C4<0>, C4<0>;
L_0x2b246c0 .delay (10,10,10) L_0x2b246c0/d;
v0x29a8b70_0 .net "and_in0ncom", 0 0, L_0x2b24430; 1 drivers
v0x29a8bf0_0 .net "and_in1com", 0 0, L_0x2b240f0; 1 drivers
v0x29a8c90_0 .alias "in0", 0 0, v0x29aaea0_0;
v0x29a8d30_0 .alias "in1", 0 0, v0x29aaa60_0;
v0x29a8db0_0 .net "nand_in0ncom", 0 0, L_0x2b242e0; 1 drivers
v0x29a8e50_0 .net "nand_in1com", 0 0, L_0x2b23f90; 1 drivers
v0x29a8f30_0 .net "ncom", 0 0, L_0x2b24220; 1 drivers
v0x29a8fd0_0 .net "nor_wire", 0 0, L_0x2b24520; 1 drivers
v0x29a9070_0 .alias "result", 0 0, v0x29aeb80_0;
v0x29a9110_0 .alias "sel0", 0 0, v0x29aac90_0;
S_0x29a1d80 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x29a0728 .param/l "i" 2 105, +C4<011100>;
S_0x29a1eb0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x29a1d80;
 .timescale 0 0;
L_0x2b1f500/d .functor NOT 1, L_0x2b24e40, C4<0>, C4<0>, C4<0>;
L_0x2b1f500 .delay (10,10,10) L_0x2b1f500/d;
v0x29a7c70_0 .net "carryin", 0 0, L_0x2b24ee0; 1 drivers
v0x29a7d10_0 .net "carryout", 0 0, L_0x2b266f0; 1 drivers
v0x29a7d90_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29a7e10_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29a7e90_0 .net "notB", 0 0, L_0x2b1f500; 1 drivers
v0x29a7f10_0 .net "operandA", 0 0, L_0x2b24da0; 1 drivers
v0x29a7f90_0 .net "operandB", 0 0, L_0x2b24e40; 1 drivers
v0x29a80a0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29a8120_0 .net "result", 0 0, L_0x2b2a1e0; 1 drivers
v0x29a81f0_0 .net "trueB", 0 0, L_0x2b25540; 1 drivers
v0x29a82d0_0 .net "wAddSub", 0 0, L_0x2b26020; 1 drivers
v0x29a83e0_0 .net "wNandAnd", 0 0, L_0x2b277b0; 1 drivers
v0x29a8560_0 .net "wNorOr", 0 0, L_0x2b281f0; 1 drivers
v0x29a8670_0 .net "wXor", 0 0, L_0x2b26d50; 1 drivers
L_0x2b2a310 .part v0x2a6b7d0_0, 0, 1;
L_0x2b2a3b0 .part v0x2a6b7d0_0, 1, 1;
L_0x2b2a4e0 .part v0x2a6b7d0_0, 2, 1;
S_0x29a7410 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x29a1eb0;
 .timescale 0 0;
L_0x2b1f600/d .functor NAND 1, L_0x2b1f500, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b1f600 .delay (20,20,20) L_0x2b1f600/d;
L_0x2b1f6e0/d .functor NOT 1, L_0x2b1f600, C4<0>, C4<0>, C4<0>;
L_0x2b1f6e0 .delay (10,10,10) L_0x2b1f6e0/d;
L_0x2b25140/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b25140 .delay (10,10,10) L_0x2b25140/d;
L_0x2b251e0/d .functor NAND 1, L_0x2b24e40, L_0x2b25140, C4<1>, C4<1>;
L_0x2b251e0 .delay (20,20,20) L_0x2b251e0/d;
L_0x2b252d0/d .functor NOT 1, L_0x2b251e0, C4<0>, C4<0>, C4<0>;
L_0x2b252d0 .delay (10,10,10) L_0x2b252d0/d;
L_0x2b253c0/d .functor NOR 1, L_0x2b252d0, L_0x2b1f6e0, C4<0>, C4<0>;
L_0x2b253c0 .delay (20,20,20) L_0x2b253c0/d;
L_0x2b25540/d .functor NOT 1, L_0x2b253c0, C4<0>, C4<0>, C4<0>;
L_0x2b25540 .delay (10,10,10) L_0x2b25540/d;
v0x29a7500_0 .net "and_in0ncom", 0 0, L_0x2b252d0; 1 drivers
v0x29a75c0_0 .net "and_in1com", 0 0, L_0x2b1f6e0; 1 drivers
v0x29a7660_0 .alias "in0", 0 0, v0x29a7f90_0;
v0x29a76e0_0 .alias "in1", 0 0, v0x29a7e90_0;
v0x29a7760_0 .net "nand_in0ncom", 0 0, L_0x2b251e0; 1 drivers
v0x29a7800_0 .net "nand_in1com", 0 0, L_0x2b1f600; 1 drivers
v0x29a78a0_0 .net "ncom", 0 0, L_0x2b25140; 1 drivers
v0x29a7940_0 .net "nor_wire", 0 0, L_0x2b253c0; 1 drivers
v0x29a7a30_0 .alias "result", 0 0, v0x29a81f0_0;
v0x29a7b00_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x29a6120 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x29a1eb0;
 .timescale 0 0;
L_0x2b26130/d .functor NAND 1, L_0x2b24da0, L_0x2b25540, C4<1>, C4<1>;
L_0x2b26130 .delay (20,20,20) L_0x2b26130/d;
L_0x2b262a0/d .functor NOT 1, L_0x2b26130, C4<0>, C4<0>, C4<0>;
L_0x2b262a0 .delay (10,10,10) L_0x2b262a0/d;
L_0x2b263b0/d .functor NAND 1, L_0x2b24ee0, L_0x2b25a80, C4<1>, C4<1>;
L_0x2b263b0 .delay (20,20,20) L_0x2b263b0/d;
L_0x2b26470/d .functor NOT 1, L_0x2b263b0, C4<0>, C4<0>, C4<0>;
L_0x2b26470 .delay (10,10,10) L_0x2b26470/d;
L_0x2b26580/d .functor NOR 1, L_0x2b26470, L_0x2b262a0, C4<0>, C4<0>;
L_0x2b26580 .delay (20,20,20) L_0x2b26580/d;
L_0x2b266f0/d .functor NOT 1, L_0x2b26580, C4<0>, C4<0>, C4<0>;
L_0x2b266f0 .delay (10,10,10) L_0x2b266f0/d;
v0x29a6d00_0 .alias "a", 0 0, v0x29a7f10_0;
v0x29a6e10_0 .net "and_ab", 0 0, L_0x2b262a0; 1 drivers
v0x29a6eb0_0 .net "and_xor_ab_c", 0 0, L_0x2b26470; 1 drivers
v0x29a6f50_0 .alias "b", 0 0, v0x29a81f0_0;
v0x29a6fd0_0 .alias "carryin", 0 0, v0x29a7c70_0;
v0x29a7050_0 .alias "carryout", 0 0, v0x29a7d10_0;
v0x29a7110_0 .net "nand_ab", 0 0, L_0x2b26130; 1 drivers
v0x29a7190_0 .net "nand_xor_ab_c", 0 0, L_0x2b263b0; 1 drivers
v0x29a7210_0 .net "nco", 0 0, L_0x2b26580; 1 drivers
v0x29a72b0_0 .alias "sum", 0 0, v0x29a82d0_0;
v0x29a7390_0 .net "xor_ab", 0 0, L_0x2b25a80; 1 drivers
S_0x29a67b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x29a6120;
 .timescale 0 0;
L_0x2b25670/d .functor NAND 1, L_0x2b24da0, L_0x2b25540, C4<1>, C4<1>;
L_0x2b25670 .delay (20,20,20) L_0x2b25670/d;
L_0x2b25730/d .functor NOR 1, L_0x2b24da0, L_0x2b25540, C4<0>, C4<0>;
L_0x2b25730 .delay (20,20,20) L_0x2b25730/d;
L_0x2b25810/d .functor NOT 1, L_0x2b25730, C4<0>, C4<0>, C4<0>;
L_0x2b25810 .delay (10,10,10) L_0x2b25810/d;
L_0x2b25920/d .functor NAND 1, L_0x2b25810, L_0x2b25670, C4<1>, C4<1>;
L_0x2b25920 .delay (20,20,20) L_0x2b25920/d;
L_0x2b25a80/d .functor NOT 1, L_0x2b25920, C4<0>, C4<0>, C4<0>;
L_0x2b25a80 .delay (10,10,10) L_0x2b25a80/d;
v0x29a68a0_0 .alias "a", 0 0, v0x29a7f10_0;
v0x29a6940_0 .alias "b", 0 0, v0x29a81f0_0;
v0x29a69e0_0 .net "nand_ab", 0 0, L_0x2b25670; 1 drivers
v0x29a6a80_0 .net "nor_ab", 0 0, L_0x2b25730; 1 drivers
v0x29a6b00_0 .net "nxor_ab", 0 0, L_0x2b25920; 1 drivers
v0x29a6ba0_0 .net "or_ab", 0 0, L_0x2b25810; 1 drivers
v0x29a6c80_0 .alias "result", 0 0, v0x29a7390_0;
S_0x29a6210 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x29a6120;
 .timescale 0 0;
L_0x2b25b90/d .functor NAND 1, L_0x2b25a80, L_0x2b24ee0, C4<1>, C4<1>;
L_0x2b25b90 .delay (20,20,20) L_0x2b25b90/d;
L_0x2b25ce0/d .functor NOR 1, L_0x2b25a80, L_0x2b24ee0, C4<0>, C4<0>;
L_0x2b25ce0 .delay (20,20,20) L_0x2b25ce0/d;
L_0x2b25e50/d .functor NOT 1, L_0x2b25ce0, C4<0>, C4<0>, C4<0>;
L_0x2b25e50 .delay (10,10,10) L_0x2b25e50/d;
L_0x2b25f10/d .functor NAND 1, L_0x2b25e50, L_0x2b25b90, C4<1>, C4<1>;
L_0x2b25f10 .delay (20,20,20) L_0x2b25f10/d;
L_0x2b26020/d .functor NOT 1, L_0x2b25f10, C4<0>, C4<0>, C4<0>;
L_0x2b26020 .delay (10,10,10) L_0x2b26020/d;
v0x29a6300_0 .alias "a", 0 0, v0x29a7390_0;
v0x29a63a0_0 .alias "b", 0 0, v0x29a7c70_0;
v0x29a6440_0 .net "nand_ab", 0 0, L_0x2b25b90; 1 drivers
v0x29a64e0_0 .net "nor_ab", 0 0, L_0x2b25ce0; 1 drivers
v0x29a6560_0 .net "nxor_ab", 0 0, L_0x2b25f10; 1 drivers
v0x29a6600_0 .net "or_ab", 0 0, L_0x2b25e50; 1 drivers
v0x29a66e0_0 .alias "result", 0 0, v0x29a82d0_0;
S_0x29a5bd0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x29a1eb0;
 .timescale 0 0;
L_0x2b268b0/d .functor NAND 1, L_0x2b24da0, L_0x2b24e40, C4<1>, C4<1>;
L_0x2b268b0 .delay (20,20,20) L_0x2b268b0/d;
L_0x2b26970/d .functor NOR 1, L_0x2b24da0, L_0x2b24e40, C4<0>, C4<0>;
L_0x2b26970 .delay (20,20,20) L_0x2b26970/d;
L_0x2b26b00/d .functor NOT 1, L_0x2b26970, C4<0>, C4<0>, C4<0>;
L_0x2b26b00 .delay (10,10,10) L_0x2b26b00/d;
L_0x2b26bf0/d .functor NAND 1, L_0x2b26b00, L_0x2b268b0, C4<1>, C4<1>;
L_0x2b26bf0 .delay (20,20,20) L_0x2b26bf0/d;
L_0x2b26d50/d .functor NOT 1, L_0x2b26bf0, C4<0>, C4<0>, C4<0>;
L_0x2b26d50 .delay (10,10,10) L_0x2b26d50/d;
v0x29a5cc0_0 .alias "a", 0 0, v0x29a7f10_0;
v0x29a5d40_0 .alias "b", 0 0, v0x29a7f90_0;
v0x29a5e10_0 .net "nand_ab", 0 0, L_0x2b268b0; 1 drivers
v0x29a5e90_0 .net "nor_ab", 0 0, L_0x2b26970; 1 drivers
v0x29a5f10_0 .net "nxor_ab", 0 0, L_0x2b26bf0; 1 drivers
v0x29a5f90_0 .net "or_ab", 0 0, L_0x2b26b00; 1 drivers
v0x29a6050_0 .alias "result", 0 0, v0x29a8670_0;
S_0x29a4fe0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x29a1eb0;
 .timescale 0 0;
L_0x2b26ea0/d .functor NAND 1, L_0x2b24da0, L_0x2b24e40, C4<1>, C4<1>;
L_0x2b26ea0 .delay (20,20,20) L_0x2b26ea0/d;
L_0x2b26fd0/d .functor NOT 1, L_0x2b26ea0, C4<0>, C4<0>, C4<0>;
L_0x2b26fd0 .delay (10,10,10) L_0x2b26fd0/d;
v0x29a5850_0 .alias "a", 0 0, v0x29a7f10_0;
v0x29a58f0_0 .net "and_ab", 0 0, L_0x2b26fd0; 1 drivers
v0x29a5970_0 .alias "b", 0 0, v0x29a7f90_0;
v0x29a59f0_0 .net "nand_ab", 0 0, L_0x2b26ea0; 1 drivers
v0x29a5ad0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29a5b50_0 .alias "result", 0 0, v0x29a83e0_0;
S_0x29a50d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x29a4fe0;
 .timescale 0 0;
L_0x2b27120/d .functor NAND 1, L_0x2b26fd0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b27120 .delay (20,20,20) L_0x2b27120/d;
L_0x2b271e0/d .functor NOT 1, L_0x2b27120, C4<0>, C4<0>, C4<0>;
L_0x2b271e0 .delay (10,10,10) L_0x2b271e0/d;
L_0x2b27310/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b27310 .delay (10,10,10) L_0x2b27310/d;
L_0x2b273d0/d .functor NAND 1, L_0x2b26ea0, L_0x2b27310, C4<1>, C4<1>;
L_0x2b273d0 .delay (20,20,20) L_0x2b273d0/d;
L_0x2b27520/d .functor NOT 1, L_0x2b273d0, C4<0>, C4<0>, C4<0>;
L_0x2b27520 .delay (10,10,10) L_0x2b27520/d;
L_0x2b27610/d .functor NOR 1, L_0x2b27520, L_0x2b271e0, C4<0>, C4<0>;
L_0x2b27610 .delay (20,20,20) L_0x2b27610/d;
L_0x2b277b0/d .functor NOT 1, L_0x2b27610, C4<0>, C4<0>, C4<0>;
L_0x2b277b0 .delay (10,10,10) L_0x2b277b0/d;
v0x29a51c0_0 .net "and_in0ncom", 0 0, L_0x2b27520; 1 drivers
v0x29a5240_0 .net "and_in1com", 0 0, L_0x2b271e0; 1 drivers
v0x29a52c0_0 .alias "in0", 0 0, v0x29a59f0_0;
v0x29a5360_0 .alias "in1", 0 0, v0x29a58f0_0;
v0x29a53e0_0 .net "nand_in0ncom", 0 0, L_0x2b273d0; 1 drivers
v0x29a5480_0 .net "nand_in1com", 0 0, L_0x2b27120; 1 drivers
v0x29a5560_0 .net "ncom", 0 0, L_0x2b27310; 1 drivers
v0x29a5600_0 .net "nor_wire", 0 0, L_0x2b27610; 1 drivers
v0x29a56a0_0 .alias "result", 0 0, v0x29a83e0_0;
v0x29a5770_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29a4540 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x29a1eb0;
 .timescale 0 0;
L_0x2b278e0/d .functor NOR 1, L_0x2b24da0, L_0x2b24e40, C4<0>, C4<0>;
L_0x2b278e0 .delay (20,20,20) L_0x2b278e0/d;
L_0x2b27a10/d .functor NOT 1, L_0x2b278e0, C4<0>, C4<0>, C4<0>;
L_0x2b27a10 .delay (10,10,10) L_0x2b27a10/d;
v0x29a4cc0_0 .alias "a", 0 0, v0x29a7f10_0;
v0x29a4d40_0 .alias "b", 0 0, v0x29a7f90_0;
v0x29a4de0_0 .net "nor_ab", 0 0, L_0x2b278e0; 1 drivers
v0x29a4e60_0 .net "or_ab", 0 0, L_0x2b27a10; 1 drivers
v0x29a4ee0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29a4f60_0 .alias "result", 0 0, v0x29a8560_0;
S_0x29a4630 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29a4540;
 .timescale 0 0;
L_0x2b27b60/d .functor NAND 1, L_0x2b27a10, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b27b60 .delay (20,20,20) L_0x2b27b60/d;
L_0x2b27c20/d .functor NOT 1, L_0x2b27b60, C4<0>, C4<0>, C4<0>;
L_0x2b27c20 .delay (10,10,10) L_0x2b27c20/d;
L_0x2b27d50/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b27d50 .delay (10,10,10) L_0x2b27d50/d;
L_0x2b27e10/d .functor NAND 1, L_0x2b278e0, L_0x2b27d50, C4<1>, C4<1>;
L_0x2b27e10 .delay (20,20,20) L_0x2b27e10/d;
L_0x2b27f60/d .functor NOT 1, L_0x2b27e10, C4<0>, C4<0>, C4<0>;
L_0x2b27f60 .delay (10,10,10) L_0x2b27f60/d;
L_0x2b28050/d .functor NOR 1, L_0x2b27f60, L_0x2b27c20, C4<0>, C4<0>;
L_0x2b28050 .delay (20,20,20) L_0x2b28050/d;
L_0x2b281f0/d .functor NOT 1, L_0x2b28050, C4<0>, C4<0>, C4<0>;
L_0x2b281f0 .delay (10,10,10) L_0x2b281f0/d;
v0x29a4720_0 .net "and_in0ncom", 0 0, L_0x2b27f60; 1 drivers
v0x29a47a0_0 .net "and_in1com", 0 0, L_0x2b27c20; 1 drivers
v0x29a4820_0 .alias "in0", 0 0, v0x29a4de0_0;
v0x29a48a0_0 .alias "in1", 0 0, v0x29a4e60_0;
v0x29a4920_0 .net "nand_in0ncom", 0 0, L_0x2b27e10; 1 drivers
v0x29a49a0_0 .net "nand_in1com", 0 0, L_0x2b27b60; 1 drivers
v0x29a4a20_0 .net "ncom", 0 0, L_0x2b27d50; 1 drivers
v0x29a4aa0_0 .net "nor_wire", 0 0, L_0x2b28050; 1 drivers
v0x29a4b70_0 .alias "result", 0 0, v0x29a8560_0;
v0x29a4c40_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29a1fa0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x29a1eb0;
 .timescale 0 0;
v0x29a3d90_0 .alias "in0", 0 0, v0x29a82d0_0;
v0x29a3e40_0 .alias "in1", 0 0, v0x29a8670_0;
v0x29a3ef0_0 .alias "in2", 0 0, v0x29a83e0_0;
v0x29a3fa0_0 .alias "in3", 0 0, v0x29a8560_0;
v0x29a4080_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x29a4130_0 .alias "result", 0 0, v0x29a8120_0;
v0x29a41b0_0 .net "sel0", 0 0, L_0x2b2a310; 1 drivers
v0x29a4230_0 .net "sel1", 0 0, L_0x2b2a3b0; 1 drivers
v0x29a42b0_0 .net "sel2", 0 0, L_0x2b2a4e0; 1 drivers
v0x29a4360_0 .net "w0", 0 0, L_0x2b289b0; 1 drivers
v0x29a4440_0 .net "w1", 0 0, L_0x2b29130; 1 drivers
v0x29a44c0_0 .net "w2", 0 0, L_0x2b29980; 1 drivers
S_0x29a3640 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29a1fa0;
 .timescale 0 0;
L_0x2b28320/d .functor NAND 1, L_0x2b26d50, L_0x2b2a310, C4<1>, C4<1>;
L_0x2b28320 .delay (20,20,20) L_0x2b28320/d;
L_0x2b283e0/d .functor NOT 1, L_0x2b28320, C4<0>, C4<0>, C4<0>;
L_0x2b283e0 .delay (10,10,10) L_0x2b283e0/d;
L_0x2b28510/d .functor NOT 1, L_0x2b2a310, C4<0>, C4<0>, C4<0>;
L_0x2b28510 .delay (10,10,10) L_0x2b28510/d;
L_0x2b28660/d .functor NAND 1, L_0x2b26020, L_0x2b28510, C4<1>, C4<1>;
L_0x2b28660 .delay (20,20,20) L_0x2b28660/d;
L_0x2b28720/d .functor NOT 1, L_0x2b28660, C4<0>, C4<0>, C4<0>;
L_0x2b28720 .delay (10,10,10) L_0x2b28720/d;
L_0x2b28810/d .functor NOR 1, L_0x2b28720, L_0x2b283e0, C4<0>, C4<0>;
L_0x2b28810 .delay (20,20,20) L_0x2b28810/d;
L_0x2b289b0/d .functor NOT 1, L_0x2b28810, C4<0>, C4<0>, C4<0>;
L_0x2b289b0 .delay (10,10,10) L_0x2b289b0/d;
v0x29a3730_0 .net "and_in0ncom", 0 0, L_0x2b28720; 1 drivers
v0x29a37f0_0 .net "and_in1com", 0 0, L_0x2b283e0; 1 drivers
v0x29a3890_0 .alias "in0", 0 0, v0x29a82d0_0;
v0x29a3930_0 .alias "in1", 0 0, v0x29a8670_0;
v0x29a39b0_0 .net "nand_in0ncom", 0 0, L_0x2b28660; 1 drivers
v0x29a3a50_0 .net "nand_in1com", 0 0, L_0x2b28320; 1 drivers
v0x29a3af0_0 .net "ncom", 0 0, L_0x2b28510; 1 drivers
v0x29a3b90_0 .net "nor_wire", 0 0, L_0x2b28810; 1 drivers
v0x29a3c30_0 .alias "result", 0 0, v0x29a4360_0;
v0x29a3cb0_0 .alias "sel0", 0 0, v0x29a41b0_0;
S_0x29a2ef0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29a1fa0;
 .timescale 0 0;
L_0x2b28ae0/d .functor NAND 1, L_0x2b281f0, L_0x2b2a310, C4<1>, C4<1>;
L_0x2b28ae0 .delay (20,20,20) L_0x2b28ae0/d;
L_0x2b28ba0/d .functor NOT 1, L_0x2b28ae0, C4<0>, C4<0>, C4<0>;
L_0x2b28ba0 .delay (10,10,10) L_0x2b28ba0/d;
L_0x2b28cd0/d .functor NOT 1, L_0x2b2a310, C4<0>, C4<0>, C4<0>;
L_0x2b28cd0 .delay (10,10,10) L_0x2b28cd0/d;
L_0x2b28d90/d .functor NAND 1, L_0x2b277b0, L_0x2b28cd0, C4<1>, C4<1>;
L_0x2b28d90 .delay (20,20,20) L_0x2b28d90/d;
L_0x2b28ea0/d .functor NOT 1, L_0x2b28d90, C4<0>, C4<0>, C4<0>;
L_0x2b28ea0 .delay (10,10,10) L_0x2b28ea0/d;
L_0x2b28f90/d .functor NOR 1, L_0x2b28ea0, L_0x2b28ba0, C4<0>, C4<0>;
L_0x2b28f90 .delay (20,20,20) L_0x2b28f90/d;
L_0x2b29130/d .functor NOT 1, L_0x2b28f90, C4<0>, C4<0>, C4<0>;
L_0x2b29130 .delay (10,10,10) L_0x2b29130/d;
v0x29a2fe0_0 .net "and_in0ncom", 0 0, L_0x2b28ea0; 1 drivers
v0x29a30a0_0 .net "and_in1com", 0 0, L_0x2b28ba0; 1 drivers
v0x29a3140_0 .alias "in0", 0 0, v0x29a83e0_0;
v0x29a31e0_0 .alias "in1", 0 0, v0x29a8560_0;
v0x29a3260_0 .net "nand_in0ncom", 0 0, L_0x2b28d90; 1 drivers
v0x29a3300_0 .net "nand_in1com", 0 0, L_0x2b28ae0; 1 drivers
v0x29a33a0_0 .net "ncom", 0 0, L_0x2b28cd0; 1 drivers
v0x29a3440_0 .net "nor_wire", 0 0, L_0x2b28f90; 1 drivers
v0x29a34e0_0 .alias "result", 0 0, v0x29a4440_0;
v0x29a3560_0 .alias "sel0", 0 0, v0x29a41b0_0;
S_0x29a27a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29a1fa0;
 .timescale 0 0;
L_0x2b29260/d .functor NAND 1, L_0x2b29130, L_0x2b2a3b0, C4<1>, C4<1>;
L_0x2b29260 .delay (20,20,20) L_0x2b29260/d;
L_0x2b293b0/d .functor NOT 1, L_0x2b29260, C4<0>, C4<0>, C4<0>;
L_0x2b293b0 .delay (10,10,10) L_0x2b293b0/d;
L_0x2b294e0/d .functor NOT 1, L_0x2b2a3b0, C4<0>, C4<0>, C4<0>;
L_0x2b294e0 .delay (10,10,10) L_0x2b294e0/d;
L_0x2b295a0/d .functor NAND 1, L_0x2b289b0, L_0x2b294e0, C4<1>, C4<1>;
L_0x2b295a0 .delay (20,20,20) L_0x2b295a0/d;
L_0x2b296f0/d .functor NOT 1, L_0x2b295a0, C4<0>, C4<0>, C4<0>;
L_0x2b296f0 .delay (10,10,10) L_0x2b296f0/d;
L_0x2b297e0/d .functor NOR 1, L_0x2b296f0, L_0x2b293b0, C4<0>, C4<0>;
L_0x2b297e0 .delay (20,20,20) L_0x2b297e0/d;
L_0x2b29980/d .functor NOT 1, L_0x2b297e0, C4<0>, C4<0>, C4<0>;
L_0x2b29980 .delay (10,10,10) L_0x2b29980/d;
v0x29a2890_0 .net "and_in0ncom", 0 0, L_0x2b296f0; 1 drivers
v0x29a2950_0 .net "and_in1com", 0 0, L_0x2b293b0; 1 drivers
v0x29a29f0_0 .alias "in0", 0 0, v0x29a4360_0;
v0x29a2a90_0 .alias "in1", 0 0, v0x29a4440_0;
v0x29a2b10_0 .net "nand_in0ncom", 0 0, L_0x2b295a0; 1 drivers
v0x29a2bb0_0 .net "nand_in1com", 0 0, L_0x2b29260; 1 drivers
v0x29a2c50_0 .net "ncom", 0 0, L_0x2b294e0; 1 drivers
v0x29a2cf0_0 .net "nor_wire", 0 0, L_0x2b297e0; 1 drivers
v0x29a2d90_0 .alias "result", 0 0, v0x29a44c0_0;
v0x29a2e10_0 .alias "sel0", 0 0, v0x29a4230_0;
S_0x29a2090 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29a1fa0;
 .timescale 0 0;
L_0x2b29ab0/d .functor NAND 1, C4<0>, L_0x2b2a4e0, C4<1>, C4<1>;
L_0x2b29ab0 .delay (20,20,20) L_0x2b29ab0/d;
L_0x2b29c10/d .functor NOT 1, L_0x2b29ab0, C4<0>, C4<0>, C4<0>;
L_0x2b29c10 .delay (10,10,10) L_0x2b29c10/d;
L_0x2b29d40/d .functor NOT 1, L_0x2b2a4e0, C4<0>, C4<0>, C4<0>;
L_0x2b29d40 .delay (10,10,10) L_0x2b29d40/d;
L_0x2b29e00/d .functor NAND 1, L_0x2b29980, L_0x2b29d40, C4<1>, C4<1>;
L_0x2b29e00 .delay (20,20,20) L_0x2b29e00/d;
L_0x2b29f50/d .functor NOT 1, L_0x2b29e00, C4<0>, C4<0>, C4<0>;
L_0x2b29f50 .delay (10,10,10) L_0x2b29f50/d;
L_0x2b2a040/d .functor NOR 1, L_0x2b29f50, L_0x2b29c10, C4<0>, C4<0>;
L_0x2b2a040 .delay (20,20,20) L_0x2b2a040/d;
L_0x2b2a1e0/d .functor NOT 1, L_0x2b2a040, C4<0>, C4<0>, C4<0>;
L_0x2b2a1e0 .delay (10,10,10) L_0x2b2a1e0/d;
v0x29a2180_0 .net "and_in0ncom", 0 0, L_0x2b29f50; 1 drivers
v0x29a2200_0 .net "and_in1com", 0 0, L_0x2b29c10; 1 drivers
v0x29a2280_0 .alias "in0", 0 0, v0x29a44c0_0;
v0x29a2320_0 .alias "in1", 0 0, v0x29a4080_0;
v0x29a23a0_0 .net "nand_in0ncom", 0 0, L_0x2b29e00; 1 drivers
v0x29a2440_0 .net "nand_in1com", 0 0, L_0x2b29ab0; 1 drivers
v0x29a2520_0 .net "ncom", 0 0, L_0x2b29d40; 1 drivers
v0x29a25c0_0 .net "nor_wire", 0 0, L_0x2b2a040; 1 drivers
v0x29a2660_0 .alias "result", 0 0, v0x29a8120_0;
v0x29a2700_0 .alias "sel0", 0 0, v0x29a42b0_0;
S_0x299b2f0 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2999c88 .param/l "i" 2 105, +C4<011101>;
S_0x299b420 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x299b2f0;
 .timescale 0 0;
L_0x2b1f230/d .functor NOT 1, L_0x2b2a890, C4<0>, C4<0>, C4<0>;
L_0x2b1f230 .delay (10,10,10) L_0x2b1f230/d;
v0x29a1230_0 .net "carryin", 0 0, L_0x2b2a930; 1 drivers
v0x29a1320_0 .net "carryout", 0 0, L_0x2b2c210; 1 drivers
v0x29a13a0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x29a1420_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x29a14a0_0 .net "notB", 0 0, L_0x2b1f230; 1 drivers
v0x29a1520_0 .net "operandA", 0 0, L_0x2b2a7f0; 1 drivers
v0x29a15a0_0 .net "operandB", 0 0, L_0x2b2a890; 1 drivers
v0x29a16b0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29a1730_0 .net "result", 0 0, L_0x2b2fd00; 1 drivers
v0x29a1800_0 .net "trueB", 0 0, L_0x2b2b020; 1 drivers
v0x29a18e0_0 .net "wAddSub", 0 0, L_0x2b2bb40; 1 drivers
v0x29a19f0_0 .net "wNandAnd", 0 0, L_0x2b2d2d0; 1 drivers
v0x29a1b70_0 .net "wNorOr", 0 0, L_0x2b2dd10; 1 drivers
v0x29a1c80_0 .net "wXor", 0 0, L_0x2b2c870; 1 drivers
L_0x2b2fe30 .part v0x2a6b7d0_0, 0, 1;
L_0x2b2fed0 .part v0x2a6b7d0_0, 1, 1;
L_0x2b30000 .part v0x2a6b7d0_0, 2, 1;
S_0x29a0a60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x299b420;
 .timescale 0 0;
L_0x29a4020/d .functor NAND 1, L_0x2b1f230, v0x2a6b750_0, C4<1>, C4<1>;
L_0x29a4020 .delay (20,20,20) L_0x29a4020/d;
L_0x2b250a0/d .functor NOT 1, L_0x29a4020, C4<0>, C4<0>, C4<0>;
L_0x2b250a0 .delay (10,10,10) L_0x2b250a0/d;
L_0x2b2ac60/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b2ac60 .delay (10,10,10) L_0x2b2ac60/d;
L_0x2b2acc0/d .functor NAND 1, L_0x2b2a890, L_0x2b2ac60, C4<1>, C4<1>;
L_0x2b2acc0 .delay (20,20,20) L_0x2b2acc0/d;
L_0x2b2adb0/d .functor NOT 1, L_0x2b2acc0, C4<0>, C4<0>, C4<0>;
L_0x2b2adb0 .delay (10,10,10) L_0x2b2adb0/d;
L_0x2b2aea0/d .functor NOR 1, L_0x2b2adb0, L_0x2b250a0, C4<0>, C4<0>;
L_0x2b2aea0 .delay (20,20,20) L_0x2b2aea0/d;
L_0x2b2b020/d .functor NOT 1, L_0x2b2aea0, C4<0>, C4<0>, C4<0>;
L_0x2b2b020 .delay (10,10,10) L_0x2b2b020/d;
v0x29a0b50_0 .net "and_in0ncom", 0 0, L_0x2b2adb0; 1 drivers
v0x29a0c10_0 .net "and_in1com", 0 0, L_0x2b250a0; 1 drivers
v0x29a0cb0_0 .alias "in0", 0 0, v0x29a15a0_0;
v0x29a0d30_0 .alias "in1", 0 0, v0x29a14a0_0;
v0x29a0db0_0 .net "nand_in0ncom", 0 0, L_0x2b2acc0; 1 drivers
v0x29a0e50_0 .net "nand_in1com", 0 0, L_0x29a4020; 1 drivers
v0x29a0ef0_0 .net "ncom", 0 0, L_0x2b2ac60; 1 drivers
v0x29a0f90_0 .net "nor_wire", 0 0, L_0x2b2aea0; 1 drivers
v0x29a1080_0 .alias "result", 0 0, v0x29a1800_0;
v0x29a1150_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x299f770 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x299b420;
 .timescale 0 0;
L_0x2b2bc50/d .functor NAND 1, L_0x2b2a7f0, L_0x2b2b020, C4<1>, C4<1>;
L_0x2b2bc50 .delay (20,20,20) L_0x2b2bc50/d;
L_0x2b2bdc0/d .functor NOT 1, L_0x2b2bc50, C4<0>, C4<0>, C4<0>;
L_0x2b2bdc0 .delay (10,10,10) L_0x2b2bdc0/d;
L_0x2b2bed0/d .functor NAND 1, L_0x2b2a930, L_0x2b2b5a0, C4<1>, C4<1>;
L_0x2b2bed0 .delay (20,20,20) L_0x2b2bed0/d;
L_0x2b2bf90/d .functor NOT 1, L_0x2b2bed0, C4<0>, C4<0>, C4<0>;
L_0x2b2bf90 .delay (10,10,10) L_0x2b2bf90/d;
L_0x2b2c0a0/d .functor NOR 1, L_0x2b2bf90, L_0x2b2bdc0, C4<0>, C4<0>;
L_0x2b2c0a0 .delay (20,20,20) L_0x2b2c0a0/d;
L_0x2b2c210/d .functor NOT 1, L_0x2b2c0a0, C4<0>, C4<0>, C4<0>;
L_0x2b2c210 .delay (10,10,10) L_0x2b2c210/d;
v0x29a0350_0 .alias "a", 0 0, v0x29a1520_0;
v0x29a0460_0 .net "and_ab", 0 0, L_0x2b2bdc0; 1 drivers
v0x29a0500_0 .net "and_xor_ab_c", 0 0, L_0x2b2bf90; 1 drivers
v0x29a05a0_0 .alias "b", 0 0, v0x29a1800_0;
v0x29a0620_0 .alias "carryin", 0 0, v0x29a1230_0;
v0x29a06a0_0 .alias "carryout", 0 0, v0x29a1320_0;
v0x29a0760_0 .net "nand_ab", 0 0, L_0x2b2bc50; 1 drivers
v0x29a07e0_0 .net "nand_xor_ab_c", 0 0, L_0x2b2bed0; 1 drivers
v0x29a0860_0 .net "nco", 0 0, L_0x2b2c0a0; 1 drivers
v0x29a0900_0 .alias "sum", 0 0, v0x29a18e0_0;
v0x29a09e0_0 .net "xor_ab", 0 0, L_0x2b2b5a0; 1 drivers
S_0x299fe00 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x299f770;
 .timescale 0 0;
L_0x2b2b170/d .functor NAND 1, L_0x2b2a7f0, L_0x2b2b020, C4<1>, C4<1>;
L_0x2b2b170 .delay (20,20,20) L_0x2b2b170/d;
L_0x2b2b250/d .functor NOR 1, L_0x2b2a7f0, L_0x2b2b020, C4<0>, C4<0>;
L_0x2b2b250 .delay (20,20,20) L_0x2b2b250/d;
L_0x2b2b330/d .functor NOT 1, L_0x2b2b250, C4<0>, C4<0>, C4<0>;
L_0x2b2b330 .delay (10,10,10) L_0x2b2b330/d;
L_0x2b2b440/d .functor NAND 1, L_0x2b2b330, L_0x2b2b170, C4<1>, C4<1>;
L_0x2b2b440 .delay (20,20,20) L_0x2b2b440/d;
L_0x2b2b5a0/d .functor NOT 1, L_0x2b2b440, C4<0>, C4<0>, C4<0>;
L_0x2b2b5a0 .delay (10,10,10) L_0x2b2b5a0/d;
v0x299fef0_0 .alias "a", 0 0, v0x29a1520_0;
v0x299ff90_0 .alias "b", 0 0, v0x29a1800_0;
v0x29a0030_0 .net "nand_ab", 0 0, L_0x2b2b170; 1 drivers
v0x29a00d0_0 .net "nor_ab", 0 0, L_0x2b2b250; 1 drivers
v0x29a0150_0 .net "nxor_ab", 0 0, L_0x2b2b440; 1 drivers
v0x29a01f0_0 .net "or_ab", 0 0, L_0x2b2b330; 1 drivers
v0x29a02d0_0 .alias "result", 0 0, v0x29a09e0_0;
S_0x299f860 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x299f770;
 .timescale 0 0;
L_0x2b2b6b0/d .functor NAND 1, L_0x2b2b5a0, L_0x2b2a930, C4<1>, C4<1>;
L_0x2b2b6b0 .delay (20,20,20) L_0x2b2b6b0/d;
L_0x2b2b800/d .functor NOR 1, L_0x2b2b5a0, L_0x2b2a930, C4<0>, C4<0>;
L_0x2b2b800 .delay (20,20,20) L_0x2b2b800/d;
L_0x2b2b970/d .functor NOT 1, L_0x2b2b800, C4<0>, C4<0>, C4<0>;
L_0x2b2b970 .delay (10,10,10) L_0x2b2b970/d;
L_0x2b2ba30/d .functor NAND 1, L_0x2b2b970, L_0x2b2b6b0, C4<1>, C4<1>;
L_0x2b2ba30 .delay (20,20,20) L_0x2b2ba30/d;
L_0x2b2bb40/d .functor NOT 1, L_0x2b2ba30, C4<0>, C4<0>, C4<0>;
L_0x2b2bb40 .delay (10,10,10) L_0x2b2bb40/d;
v0x299f950_0 .alias "a", 0 0, v0x29a09e0_0;
v0x299f9f0_0 .alias "b", 0 0, v0x29a1230_0;
v0x299fa90_0 .net "nand_ab", 0 0, L_0x2b2b6b0; 1 drivers
v0x299fb30_0 .net "nor_ab", 0 0, L_0x2b2b800; 1 drivers
v0x299fbb0_0 .net "nxor_ab", 0 0, L_0x2b2ba30; 1 drivers
v0x299fc50_0 .net "or_ab", 0 0, L_0x2b2b970; 1 drivers
v0x299fd30_0 .alias "result", 0 0, v0x29a18e0_0;
S_0x299f220 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x299b420;
 .timescale 0 0;
L_0x2b2c3d0/d .functor NAND 1, L_0x2b2a7f0, L_0x2b2a890, C4<1>, C4<1>;
L_0x2b2c3d0 .delay (20,20,20) L_0x2b2c3d0/d;
L_0x2b2c490/d .functor NOR 1, L_0x2b2a7f0, L_0x2b2a890, C4<0>, C4<0>;
L_0x2b2c490 .delay (20,20,20) L_0x2b2c490/d;
L_0x2b2c620/d .functor NOT 1, L_0x2b2c490, C4<0>, C4<0>, C4<0>;
L_0x2b2c620 .delay (10,10,10) L_0x2b2c620/d;
L_0x2b2c710/d .functor NAND 1, L_0x2b2c620, L_0x2b2c3d0, C4<1>, C4<1>;
L_0x2b2c710 .delay (20,20,20) L_0x2b2c710/d;
L_0x2b2c870/d .functor NOT 1, L_0x2b2c710, C4<0>, C4<0>, C4<0>;
L_0x2b2c870 .delay (10,10,10) L_0x2b2c870/d;
v0x299f310_0 .alias "a", 0 0, v0x29a1520_0;
v0x299f390_0 .alias "b", 0 0, v0x29a15a0_0;
v0x299f460_0 .net "nand_ab", 0 0, L_0x2b2c3d0; 1 drivers
v0x299f4e0_0 .net "nor_ab", 0 0, L_0x2b2c490; 1 drivers
v0x299f560_0 .net "nxor_ab", 0 0, L_0x2b2c710; 1 drivers
v0x299f5e0_0 .net "or_ab", 0 0, L_0x2b2c620; 1 drivers
v0x299f6a0_0 .alias "result", 0 0, v0x29a1c80_0;
S_0x299e5a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x299b420;
 .timescale 0 0;
L_0x2b2c9c0/d .functor NAND 1, L_0x2b2a7f0, L_0x2b2a890, C4<1>, C4<1>;
L_0x2b2c9c0 .delay (20,20,20) L_0x2b2c9c0/d;
L_0x2b2caf0/d .functor NOT 1, L_0x2b2c9c0, C4<0>, C4<0>, C4<0>;
L_0x2b2caf0 .delay (10,10,10) L_0x2b2caf0/d;
v0x299ee10_0 .alias "a", 0 0, v0x29a1520_0;
v0x299eeb0_0 .net "and_ab", 0 0, L_0x2b2caf0; 1 drivers
v0x299ef30_0 .alias "b", 0 0, v0x29a15a0_0;
v0x299efb0_0 .net "nand_ab", 0 0, L_0x2b2c9c0; 1 drivers
v0x299f090_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x299ac60_0 .alias "result", 0 0, v0x29a19f0_0;
S_0x299e690 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x299e5a0;
 .timescale 0 0;
L_0x2b2cc40/d .functor NAND 1, L_0x2b2caf0, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b2cc40 .delay (20,20,20) L_0x2b2cc40/d;
L_0x2b2cd00/d .functor NOT 1, L_0x2b2cc40, C4<0>, C4<0>, C4<0>;
L_0x2b2cd00 .delay (10,10,10) L_0x2b2cd00/d;
L_0x2b2ce30/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b2ce30 .delay (10,10,10) L_0x2b2ce30/d;
L_0x2b2cef0/d .functor NAND 1, L_0x2b2c9c0, L_0x2b2ce30, C4<1>, C4<1>;
L_0x2b2cef0 .delay (20,20,20) L_0x2b2cef0/d;
L_0x2b2d040/d .functor NOT 1, L_0x2b2cef0, C4<0>, C4<0>, C4<0>;
L_0x2b2d040 .delay (10,10,10) L_0x2b2d040/d;
L_0x2b2d130/d .functor NOR 1, L_0x2b2d040, L_0x2b2cd00, C4<0>, C4<0>;
L_0x2b2d130 .delay (20,20,20) L_0x2b2d130/d;
L_0x2b2d2d0/d .functor NOT 1, L_0x2b2d130, C4<0>, C4<0>, C4<0>;
L_0x2b2d2d0 .delay (10,10,10) L_0x2b2d2d0/d;
v0x299e780_0 .net "and_in0ncom", 0 0, L_0x2b2d040; 1 drivers
v0x299e800_0 .net "and_in1com", 0 0, L_0x2b2cd00; 1 drivers
v0x299e880_0 .alias "in0", 0 0, v0x299efb0_0;
v0x299e920_0 .alias "in1", 0 0, v0x299eeb0_0;
v0x299e9a0_0 .net "nand_in0ncom", 0 0, L_0x2b2cef0; 1 drivers
v0x299ea40_0 .net "nand_in1com", 0 0, L_0x2b2cc40; 1 drivers
v0x299eb20_0 .net "ncom", 0 0, L_0x2b2ce30; 1 drivers
v0x299ebc0_0 .net "nor_wire", 0 0, L_0x2b2d130; 1 drivers
v0x299ec60_0 .alias "result", 0 0, v0x29a19f0_0;
v0x299ed30_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x299db00 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x299b420;
 .timescale 0 0;
L_0x2b2d400/d .functor NOR 1, L_0x2b2a7f0, L_0x2b2a890, C4<0>, C4<0>;
L_0x2b2d400 .delay (20,20,20) L_0x2b2d400/d;
L_0x2b2d530/d .functor NOT 1, L_0x2b2d400, C4<0>, C4<0>, C4<0>;
L_0x2b2d530 .delay (10,10,10) L_0x2b2d530/d;
v0x299e280_0 .alias "a", 0 0, v0x29a1520_0;
v0x299e300_0 .alias "b", 0 0, v0x29a15a0_0;
v0x299e3a0_0 .net "nor_ab", 0 0, L_0x2b2d400; 1 drivers
v0x299e420_0 .net "or_ab", 0 0, L_0x2b2d530; 1 drivers
v0x299e4a0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x299e520_0 .alias "result", 0 0, v0x29a1b70_0;
S_0x299dbf0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x299db00;
 .timescale 0 0;
L_0x2b2d680/d .functor NAND 1, L_0x2b2d530, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b2d680 .delay (20,20,20) L_0x2b2d680/d;
L_0x2b2d740/d .functor NOT 1, L_0x2b2d680, C4<0>, C4<0>, C4<0>;
L_0x2b2d740 .delay (10,10,10) L_0x2b2d740/d;
L_0x2b2d870/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b2d870 .delay (10,10,10) L_0x2b2d870/d;
L_0x2b2d930/d .functor NAND 1, L_0x2b2d400, L_0x2b2d870, C4<1>, C4<1>;
L_0x2b2d930 .delay (20,20,20) L_0x2b2d930/d;
L_0x2b2da80/d .functor NOT 1, L_0x2b2d930, C4<0>, C4<0>, C4<0>;
L_0x2b2da80 .delay (10,10,10) L_0x2b2da80/d;
L_0x2b2db70/d .functor NOR 1, L_0x2b2da80, L_0x2b2d740, C4<0>, C4<0>;
L_0x2b2db70 .delay (20,20,20) L_0x2b2db70/d;
L_0x2b2dd10/d .functor NOT 1, L_0x2b2db70, C4<0>, C4<0>, C4<0>;
L_0x2b2dd10 .delay (10,10,10) L_0x2b2dd10/d;
v0x299dce0_0 .net "and_in0ncom", 0 0, L_0x2b2da80; 1 drivers
v0x299dd60_0 .net "and_in1com", 0 0, L_0x2b2d740; 1 drivers
v0x299dde0_0 .alias "in0", 0 0, v0x299e3a0_0;
v0x299de60_0 .alias "in1", 0 0, v0x299e420_0;
v0x299dee0_0 .net "nand_in0ncom", 0 0, L_0x2b2d930; 1 drivers
v0x299df60_0 .net "nand_in1com", 0 0, L_0x2b2d680; 1 drivers
v0x299dfe0_0 .net "ncom", 0 0, L_0x2b2d870; 1 drivers
v0x299e060_0 .net "nor_wire", 0 0, L_0x2b2db70; 1 drivers
v0x299e130_0 .alias "result", 0 0, v0x29a1b70_0;
v0x299e200_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x299b510 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x299b420;
 .timescale 0 0;
v0x299d350_0 .alias "in0", 0 0, v0x29a18e0_0;
v0x299d400_0 .alias "in1", 0 0, v0x29a1c80_0;
v0x299d4b0_0 .alias "in2", 0 0, v0x29a19f0_0;
v0x299d560_0 .alias "in3", 0 0, v0x29a1b70_0;
v0x299d640_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x299d6f0_0 .alias "result", 0 0, v0x29a1730_0;
v0x299d770_0 .net "sel0", 0 0, L_0x2b2fe30; 1 drivers
v0x299d7f0_0 .net "sel1", 0 0, L_0x2b2fed0; 1 drivers
v0x299d870_0 .net "sel2", 0 0, L_0x2b30000; 1 drivers
v0x299d920_0 .net "w0", 0 0, L_0x2b2e4d0; 1 drivers
v0x299da00_0 .net "w1", 0 0, L_0x2b2ec50; 1 drivers
v0x299da80_0 .net "w2", 0 0, L_0x2b2f4a0; 1 drivers
S_0x299cbd0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x299b510;
 .timescale 0 0;
L_0x2b2de40/d .functor NAND 1, L_0x2b2c870, L_0x2b2fe30, C4<1>, C4<1>;
L_0x2b2de40 .delay (20,20,20) L_0x2b2de40/d;
L_0x2b2df00/d .functor NOT 1, L_0x2b2de40, C4<0>, C4<0>, C4<0>;
L_0x2b2df00 .delay (10,10,10) L_0x2b2df00/d;
L_0x2b2e030/d .functor NOT 1, L_0x2b2fe30, C4<0>, C4<0>, C4<0>;
L_0x2b2e030 .delay (10,10,10) L_0x2b2e030/d;
L_0x2b2e180/d .functor NAND 1, L_0x2b2bb40, L_0x2b2e030, C4<1>, C4<1>;
L_0x2b2e180 .delay (20,20,20) L_0x2b2e180/d;
L_0x2b2e240/d .functor NOT 1, L_0x2b2e180, C4<0>, C4<0>, C4<0>;
L_0x2b2e240 .delay (10,10,10) L_0x2b2e240/d;
L_0x2b2e330/d .functor NOR 1, L_0x2b2e240, L_0x2b2df00, C4<0>, C4<0>;
L_0x2b2e330 .delay (20,20,20) L_0x2b2e330/d;
L_0x2b2e4d0/d .functor NOT 1, L_0x2b2e330, C4<0>, C4<0>, C4<0>;
L_0x2b2e4d0 .delay (10,10,10) L_0x2b2e4d0/d;
v0x299ccc0_0 .net "and_in0ncom", 0 0, L_0x2b2e240; 1 drivers
v0x299cd80_0 .net "and_in1com", 0 0, L_0x2b2df00; 1 drivers
v0x299ce20_0 .alias "in0", 0 0, v0x29a18e0_0;
v0x299cec0_0 .alias "in1", 0 0, v0x29a1c80_0;
v0x299cf40_0 .net "nand_in0ncom", 0 0, L_0x2b2e180; 1 drivers
v0x299cfe0_0 .net "nand_in1com", 0 0, L_0x2b2de40; 1 drivers
v0x299d080_0 .net "ncom", 0 0, L_0x2b2e030; 1 drivers
v0x299d120_0 .net "nor_wire", 0 0, L_0x2b2e330; 1 drivers
v0x299d1c0_0 .alias "result", 0 0, v0x299d920_0;
v0x299d240_0 .alias "sel0", 0 0, v0x299d770_0;
S_0x299c480 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x299b510;
 .timescale 0 0;
L_0x2b2e600/d .functor NAND 1, L_0x2b2dd10, L_0x2b2fe30, C4<1>, C4<1>;
L_0x2b2e600 .delay (20,20,20) L_0x2b2e600/d;
L_0x2b2e6c0/d .functor NOT 1, L_0x2b2e600, C4<0>, C4<0>, C4<0>;
L_0x2b2e6c0 .delay (10,10,10) L_0x2b2e6c0/d;
L_0x2b2e7f0/d .functor NOT 1, L_0x2b2fe30, C4<0>, C4<0>, C4<0>;
L_0x2b2e7f0 .delay (10,10,10) L_0x2b2e7f0/d;
L_0x2b2e8b0/d .functor NAND 1, L_0x2b2d2d0, L_0x2b2e7f0, C4<1>, C4<1>;
L_0x2b2e8b0 .delay (20,20,20) L_0x2b2e8b0/d;
L_0x2b2e9c0/d .functor NOT 1, L_0x2b2e8b0, C4<0>, C4<0>, C4<0>;
L_0x2b2e9c0 .delay (10,10,10) L_0x2b2e9c0/d;
L_0x2b2eab0/d .functor NOR 1, L_0x2b2e9c0, L_0x2b2e6c0, C4<0>, C4<0>;
L_0x2b2eab0 .delay (20,20,20) L_0x2b2eab0/d;
L_0x2b2ec50/d .functor NOT 1, L_0x2b2eab0, C4<0>, C4<0>, C4<0>;
L_0x2b2ec50 .delay (10,10,10) L_0x2b2ec50/d;
v0x299c570_0 .net "and_in0ncom", 0 0, L_0x2b2e9c0; 1 drivers
v0x299c630_0 .net "and_in1com", 0 0, L_0x2b2e6c0; 1 drivers
v0x299c6d0_0 .alias "in0", 0 0, v0x29a19f0_0;
v0x299c770_0 .alias "in1", 0 0, v0x29a1b70_0;
v0x299c7f0_0 .net "nand_in0ncom", 0 0, L_0x2b2e8b0; 1 drivers
v0x299c890_0 .net "nand_in1com", 0 0, L_0x2b2e600; 1 drivers
v0x299c930_0 .net "ncom", 0 0, L_0x2b2e7f0; 1 drivers
v0x299c9d0_0 .net "nor_wire", 0 0, L_0x2b2eab0; 1 drivers
v0x299ca70_0 .alias "result", 0 0, v0x299da00_0;
v0x299caf0_0 .alias "sel0", 0 0, v0x299d770_0;
S_0x299bd30 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x299b510;
 .timescale 0 0;
L_0x2b2ed80/d .functor NAND 1, L_0x2b2ec50, L_0x2b2fed0, C4<1>, C4<1>;
L_0x2b2ed80 .delay (20,20,20) L_0x2b2ed80/d;
L_0x2b2eed0/d .functor NOT 1, L_0x2b2ed80, C4<0>, C4<0>, C4<0>;
L_0x2b2eed0 .delay (10,10,10) L_0x2b2eed0/d;
L_0x2b2f000/d .functor NOT 1, L_0x2b2fed0, C4<0>, C4<0>, C4<0>;
L_0x2b2f000 .delay (10,10,10) L_0x2b2f000/d;
L_0x2b2f0c0/d .functor NAND 1, L_0x2b2e4d0, L_0x2b2f000, C4<1>, C4<1>;
L_0x2b2f0c0 .delay (20,20,20) L_0x2b2f0c0/d;
L_0x2b2f210/d .functor NOT 1, L_0x2b2f0c0, C4<0>, C4<0>, C4<0>;
L_0x2b2f210 .delay (10,10,10) L_0x2b2f210/d;
L_0x2b2f300/d .functor NOR 1, L_0x2b2f210, L_0x2b2eed0, C4<0>, C4<0>;
L_0x2b2f300 .delay (20,20,20) L_0x2b2f300/d;
L_0x2b2f4a0/d .functor NOT 1, L_0x2b2f300, C4<0>, C4<0>, C4<0>;
L_0x2b2f4a0 .delay (10,10,10) L_0x2b2f4a0/d;
v0x299be20_0 .net "and_in0ncom", 0 0, L_0x2b2f210; 1 drivers
v0x299bee0_0 .net "and_in1com", 0 0, L_0x2b2eed0; 1 drivers
v0x299bf80_0 .alias "in0", 0 0, v0x299d920_0;
v0x299c020_0 .alias "in1", 0 0, v0x299da00_0;
v0x299c0a0_0 .net "nand_in0ncom", 0 0, L_0x2b2f0c0; 1 drivers
v0x299c140_0 .net "nand_in1com", 0 0, L_0x2b2ed80; 1 drivers
v0x299c1e0_0 .net "ncom", 0 0, L_0x2b2f000; 1 drivers
v0x299c280_0 .net "nor_wire", 0 0, L_0x2b2f300; 1 drivers
v0x299c320_0 .alias "result", 0 0, v0x299da80_0;
v0x299c3a0_0 .alias "sel0", 0 0, v0x299d7f0_0;
S_0x299b600 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x299b510;
 .timescale 0 0;
L_0x2b2f5d0/d .functor NAND 1, C4<0>, L_0x2b30000, C4<1>, C4<1>;
L_0x2b2f5d0 .delay (20,20,20) L_0x2b2f5d0/d;
L_0x2b2f730/d .functor NOT 1, L_0x2b2f5d0, C4<0>, C4<0>, C4<0>;
L_0x2b2f730 .delay (10,10,10) L_0x2b2f730/d;
L_0x2b2f860/d .functor NOT 1, L_0x2b30000, C4<0>, C4<0>, C4<0>;
L_0x2b2f860 .delay (10,10,10) L_0x2b2f860/d;
L_0x2b2f920/d .functor NAND 1, L_0x2b2f4a0, L_0x2b2f860, C4<1>, C4<1>;
L_0x2b2f920 .delay (20,20,20) L_0x2b2f920/d;
L_0x2b2fa70/d .functor NOT 1, L_0x2b2f920, C4<0>, C4<0>, C4<0>;
L_0x2b2fa70 .delay (10,10,10) L_0x2b2fa70/d;
L_0x2b2fb60/d .functor NOR 1, L_0x2b2fa70, L_0x2b2f730, C4<0>, C4<0>;
L_0x2b2fb60 .delay (20,20,20) L_0x2b2fb60/d;
L_0x2b2fd00/d .functor NOT 1, L_0x2b2fb60, C4<0>, C4<0>, C4<0>;
L_0x2b2fd00 .delay (10,10,10) L_0x2b2fd00/d;
v0x299b6f0_0 .net "and_in0ncom", 0 0, L_0x2b2fa70; 1 drivers
v0x299b770_0 .net "and_in1com", 0 0, L_0x2b2f730; 1 drivers
v0x299b810_0 .alias "in0", 0 0, v0x299da80_0;
v0x299b8b0_0 .alias "in1", 0 0, v0x299d640_0;
v0x299b930_0 .net "nand_in0ncom", 0 0, L_0x2b2f920; 1 drivers
v0x299b9d0_0 .net "nand_in1com", 0 0, L_0x2b2f5d0; 1 drivers
v0x299bab0_0 .net "ncom", 0 0, L_0x2b2f860; 1 drivers
v0x299bb50_0 .net "nor_wire", 0 0, L_0x2b2fb60; 1 drivers
v0x299bbf0_0 .alias "result", 0 0, v0x29a1730_0;
v0x299bc90_0 .alias "sel0", 0 0, v0x299d870_0;
S_0x2994550 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x29940b0;
 .timescale 0 0;
P_0x2994648 .param/l "i" 2 105, +C4<011110>;
S_0x2994700 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x2994550;
 .timescale 0 0;
L_0x2b2a9d0/d .functor NOT 1, L_0x2b30480, C4<0>, C4<0>, C4<0>;
L_0x2b2a9d0 .delay (10,10,10) L_0x2b2a9d0/d;
v0x299a7b0_0 .net "carryin", 0 0, L_0x2b30520; 1 drivers
v0x299a850_0 .net "carryout", 0 0, L_0x2b32560; 1 drivers
v0x299a8d0_0 .alias "invertB", 0 0, v0x2a6d1a0_0;
v0x299a950_0 .alias "muxIndex", 2 0, v0x2a6d220_0;
v0x299a9d0_0 .net "notB", 0 0, L_0x2b2a9d0; 1 drivers
v0x299aa50_0 .net "operandA", 0 0, L_0x2b303e0; 1 drivers
v0x299aad0_0 .net "operandB", 0 0, L_0x2b30480; 1 drivers
v0x299abe0_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x299acf0_0 .net "result", 0 0, L_0x2b36050; 1 drivers
v0x299ad70_0 .net "trueB", 0 0, L_0x2a6ab90; 1 drivers
v0x299ae50_0 .net "wAddSub", 0 0, L_0x2b31e60; 1 drivers
v0x299af60_0 .net "wNandAnd", 0 0, L_0x2b33620; 1 drivers
v0x299b0e0_0 .net "wNorOr", 0 0, L_0x2b34060; 1 drivers
v0x299b1f0_0 .net "wXor", 0 0, L_0x2b32bc0; 1 drivers
L_0x2b36180 .part v0x2a6b7d0_0, 0, 1;
L_0x2b36220 .part v0x2a6b7d0_0, 1, 1;
L_0x2b36350 .part v0x2a6b7d0_0, 2, 1;
S_0x2999fc0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x2994700;
 .timescale 0 0;
L_0x2b2aad0/d .functor NAND 1, L_0x2b2a9d0, v0x2a6b750_0, C4<1>, C4<1>;
L_0x2b2aad0 .delay (20,20,20) L_0x2b2aad0/d;
L_0x2b2abb0/d .functor NOT 1, L_0x2b2aad0, C4<0>, C4<0>, C4<0>;
L_0x2b2abb0 .delay (10,10,10) L_0x2b2abb0/d;
L_0x2b307d0/d .functor NOT 1, v0x2a6b750_0, C4<0>, C4<0>, C4<0>;
L_0x2b307d0 .delay (10,10,10) L_0x2b307d0/d;
L_0x2a6a7f0/d .functor NAND 1, L_0x2b30480, L_0x2b307d0, C4<1>, C4<1>;
L_0x2a6a7f0 .delay (20,20,20) L_0x2a6a7f0/d;
L_0x2a6a900/d .functor NOT 1, L_0x2a6a7f0, C4<0>, C4<0>, C4<0>;
L_0x2a6a900 .delay (10,10,10) L_0x2a6a900/d;
L_0x2a6a9f0/d .functor NOR 1, L_0x2a6a900, L_0x2b2abb0, C4<0>, C4<0>;
L_0x2a6a9f0 .delay (20,20,20) L_0x2a6a9f0/d;
L_0x2a6ab90/d .functor NOT 1, L_0x2a6a9f0, C4<0>, C4<0>, C4<0>;
L_0x2a6ab90 .delay (10,10,10) L_0x2a6ab90/d;
v0x299a0b0_0 .net "and_in0ncom", 0 0, L_0x2a6a900; 1 drivers
v0x299a170_0 .net "and_in1com", 0 0, L_0x2b2abb0; 1 drivers
v0x299a210_0 .alias "in0", 0 0, v0x299aad0_0;
v0x299a290_0 .alias "in1", 0 0, v0x299a9d0_0;
v0x299a310_0 .net "nand_in0ncom", 0 0, L_0x2a6a7f0; 1 drivers
v0x299a3b0_0 .net "nand_in1com", 0 0, L_0x2b2aad0; 1 drivers
v0x299a450_0 .net "ncom", 0 0, L_0x2b307d0; 1 drivers
v0x299a4f0_0 .net "nor_wire", 0 0, L_0x2a6a9f0; 1 drivers
v0x299a5e0_0 .alias "result", 0 0, v0x299ad70_0;
v0x299a6b0_0 .alias "sel0", 0 0, v0x2a6d1a0_0;
S_0x2998cd0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x2994700;
 .timescale 0 0;
L_0x2b31f70/d .functor NAND 1, L_0x2b303e0, L_0x2a6ab90, C4<1>, C4<1>;
L_0x2b31f70 .delay (20,20,20) L_0x2b31f70/d;
L_0x2b320e0/d .functor NOT 1, L_0x2b31f70, C4<0>, C4<0>, C4<0>;
L_0x2b320e0 .delay (10,10,10) L_0x2b320e0/d;
L_0x2b321f0/d .functor NAND 1, L_0x2b30520, L_0x2b31980, C4<1>, C4<1>;
L_0x2b321f0 .delay (20,20,20) L_0x2b321f0/d;
L_0x2b322b0/d .functor NOT 1, L_0x2b321f0, C4<0>, C4<0>, C4<0>;
L_0x2b322b0 .delay (10,10,10) L_0x2b322b0/d;
L_0x2b323f0/d .functor NOR 1, L_0x2b322b0, L_0x2b320e0, C4<0>, C4<0>;
L_0x2b323f0 .delay (20,20,20) L_0x2b323f0/d;
L_0x2b32560/d .functor NOT 1, L_0x2b323f0, C4<0>, C4<0>, C4<0>;
L_0x2b32560 .delay (10,10,10) L_0x2b32560/d;
v0x29998b0_0 .alias "a", 0 0, v0x299aa50_0;
v0x29999c0_0 .net "and_ab", 0 0, L_0x2b320e0; 1 drivers
v0x2999a60_0 .net "and_xor_ab_c", 0 0, L_0x2b322b0; 1 drivers
v0x2999b00_0 .alias "b", 0 0, v0x299ad70_0;
v0x2999b80_0 .alias "carryin", 0 0, v0x299a7b0_0;
v0x2999c00_0 .alias "carryout", 0 0, v0x299a850_0;
v0x2999cc0_0 .net "nand_ab", 0 0, L_0x2b31f70; 1 drivers
v0x2999d40_0 .net "nand_xor_ab_c", 0 0, L_0x2b321f0; 1 drivers
v0x2999dc0_0 .net "nco", 0 0, L_0x2b323f0; 1 drivers
v0x2999e60_0 .alias "sum", 0 0, v0x299ae50_0;
v0x2999f40_0 .net "xor_ab", 0 0, L_0x2b31980; 1 drivers
S_0x2999360 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x2998cd0;
 .timescale 0 0;
L_0x2a6ad00/d .functor NAND 1, L_0x2b303e0, L_0x2a6ab90, C4<1>, C4<1>;
L_0x2a6ad00 .delay (20,20,20) L_0x2a6ad00/d;
L_0x2a6adc0/d .functor NOR 1, L_0x2b303e0, L_0x2a6ab90, C4<0>, C4<0>;
L_0x2a6adc0 .delay (20,20,20) L_0x2a6adc0/d;
L_0x2a6aea0/d .functor NOT 1, L_0x2a6adc0, C4<0>, C4<0>, C4<0>;
L_0x2a6aea0 .delay (10,10,10) L_0x2a6aea0/d;
L_0x2b31840/d .functor NAND 1, L_0x2a6aea0, L_0x2a6ad00, C4<1>, C4<1>;
L_0x2b31840 .delay (20,20,20) L_0x2b31840/d;
L_0x2b31980/d .functor NOT 1, L_0x2b31840, C4<0>, C4<0>, C4<0>;
L_0x2b31980 .delay (10,10,10) L_0x2b31980/d;
v0x2999450_0 .alias "a", 0 0, v0x299aa50_0;
v0x29994f0_0 .alias "b", 0 0, v0x299ad70_0;
v0x2999590_0 .net "nand_ab", 0 0, L_0x2a6ad00; 1 drivers
v0x2999630_0 .net "nor_ab", 0 0, L_0x2a6adc0; 1 drivers
v0x29996b0_0 .net "nxor_ab", 0 0, L_0x2b31840; 1 drivers
v0x2999750_0 .net "or_ab", 0 0, L_0x2a6aea0; 1 drivers
v0x2999830_0 .alias "result", 0 0, v0x2999f40_0;
S_0x2998dc0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x2998cd0;
 .timescale 0 0;
L_0x2b31a70/d .functor NAND 1, L_0x2b31980, L_0x2b30520, C4<1>, C4<1>;
L_0x2b31a70 .delay (20,20,20) L_0x2b31a70/d;
L_0x2b31ba0/d .functor NOR 1, L_0x2b31980, L_0x2b30520, C4<0>, C4<0>;
L_0x2b31ba0 .delay (20,20,20) L_0x2b31ba0/d;
L_0x2b31cd0/d .functor NOT 1, L_0x2b31ba0, C4<0>, C4<0>, C4<0>;
L_0x2b31cd0 .delay (10,10,10) L_0x2b31cd0/d;
L_0x2b31d70/d .functor NAND 1, L_0x2b31cd0, L_0x2b31a70, C4<1>, C4<1>;
L_0x2b31d70 .delay (20,20,20) L_0x2b31d70/d;
L_0x2b31e60/d .functor NOT 1, L_0x2b31d70, C4<0>, C4<0>, C4<0>;
L_0x2b31e60 .delay (10,10,10) L_0x2b31e60/d;
v0x2998eb0_0 .alias "a", 0 0, v0x2999f40_0;
v0x2998f50_0 .alias "b", 0 0, v0x299a7b0_0;
v0x2998ff0_0 .net "nand_ab", 0 0, L_0x2b31a70; 1 drivers
v0x2999090_0 .net "nor_ab", 0 0, L_0x2b31ba0; 1 drivers
v0x2999110_0 .net "nxor_ab", 0 0, L_0x2b31d70; 1 drivers
v0x29991b0_0 .net "or_ab", 0 0, L_0x2b31cd0; 1 drivers
v0x2999290_0 .alias "result", 0 0, v0x299ae50_0;
S_0x2998730 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x2994700;
 .timescale 0 0;
L_0x2b32720/d .functor NAND 1, L_0x2b303e0, L_0x2b30480, C4<1>, C4<1>;
L_0x2b32720 .delay (20,20,20) L_0x2b32720/d;
L_0x2b327e0/d .functor NOR 1, L_0x2b303e0, L_0x2b30480, C4<0>, C4<0>;
L_0x2b327e0 .delay (20,20,20) L_0x2b327e0/d;
L_0x2b32970/d .functor NOT 1, L_0x2b327e0, C4<0>, C4<0>, C4<0>;
L_0x2b32970 .delay (10,10,10) L_0x2b32970/d;
L_0x2b32a60/d .functor NAND 1, L_0x2b32970, L_0x2b32720, C4<1>, C4<1>;
L_0x2b32a60 .delay (20,20,20) L_0x2b32a60/d;
L_0x2b32bc0/d .functor NOT 1, L_0x2b32a60, C4<0>, C4<0>, C4<0>;
L_0x2b32bc0 .delay (10,10,10) L_0x2b32bc0/d;
v0x2998820_0 .alias "a", 0 0, v0x299aa50_0;
v0x29988f0_0 .alias "b", 0 0, v0x299aad0_0;
v0x29989c0_0 .net "nand_ab", 0 0, L_0x2b32720; 1 drivers
v0x2998a40_0 .net "nor_ab", 0 0, L_0x2b327e0; 1 drivers
v0x2998ac0_0 .net "nxor_ab", 0 0, L_0x2b32a60; 1 drivers
v0x2998b40_0 .net "or_ab", 0 0, L_0x2b32970; 1 drivers
v0x2998c00_0 .alias "result", 0 0, v0x299b1f0_0;
S_0x2997b60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x2994700;
 .timescale 0 0;
L_0x2b32d10/d .functor NAND 1, L_0x2b303e0, L_0x2b30480, C4<1>, C4<1>;
L_0x2b32d10 .delay (20,20,20) L_0x2b32d10/d;
L_0x2b32e40/d .functor NOT 1, L_0x2b32d10, C4<0>, C4<0>, C4<0>;
L_0x2b32e40 .delay (10,10,10) L_0x2b32e40/d;
v0x29983b0_0 .alias "a", 0 0, v0x299aa50_0;
v0x2998450_0 .net "and_ab", 0 0, L_0x2b32e40; 1 drivers
v0x29984d0_0 .alias "b", 0 0, v0x299aad0_0;
v0x2998550_0 .net "nand_ab", 0 0, L_0x2b32d10; 1 drivers
v0x2998630_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x29986b0_0 .alias "result", 0 0, v0x299af60_0;
S_0x2997c50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x2997b60;
 .timescale 0 0;
L_0x2b32f90/d .functor NAND 1, L_0x2b32e40, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b32f90 .delay (20,20,20) L_0x2b32f90/d;
L_0x2b33050/d .functor NOT 1, L_0x2b32f90, C4<0>, C4<0>, C4<0>;
L_0x2b33050 .delay (10,10,10) L_0x2b33050/d;
L_0x2b33180/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b33180 .delay (10,10,10) L_0x2b33180/d;
L_0x2b33240/d .functor NAND 1, L_0x2b32d10, L_0x2b33180, C4<1>, C4<1>;
L_0x2b33240 .delay (20,20,20) L_0x2b33240/d;
L_0x2b33390/d .functor NOT 1, L_0x2b33240, C4<0>, C4<0>, C4<0>;
L_0x2b33390 .delay (10,10,10) L_0x2b33390/d;
L_0x2b33480/d .functor NOR 1, L_0x2b33390, L_0x2b33050, C4<0>, C4<0>;
L_0x2b33480 .delay (20,20,20) L_0x2b33480/d;
L_0x2b33620/d .functor NOT 1, L_0x2b33480, C4<0>, C4<0>, C4<0>;
L_0x2b33620 .delay (10,10,10) L_0x2b33620/d;
v0x2997d40_0 .net "and_in0ncom", 0 0, L_0x2b33390; 1 drivers
v0x2997dc0_0 .net "and_in1com", 0 0, L_0x2b33050; 1 drivers
v0x2997e40_0 .alias "in0", 0 0, v0x2998550_0;
v0x2997ec0_0 .alias "in1", 0 0, v0x2998450_0;
v0x2997f40_0 .net "nand_in0ncom", 0 0, L_0x2b33240; 1 drivers
v0x2997fe0_0 .net "nand_in1com", 0 0, L_0x2b32f90; 1 drivers
v0x29980c0_0 .net "ncom", 0 0, L_0x2b33180; 1 drivers
v0x2998160_0 .net "nor_wire", 0 0, L_0x2b33480; 1 drivers
v0x2998200_0 .alias "result", 0 0, v0x299af60_0;
v0x29982d0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29970a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x2994700;
 .timescale 0 0;
L_0x2b33750/d .functor NOR 1, L_0x2b303e0, L_0x2b30480, C4<0>, C4<0>;
L_0x2b33750 .delay (20,20,20) L_0x2b33750/d;
L_0x2b33880/d .functor NOT 1, L_0x2b33750, C4<0>, C4<0>, C4<0>;
L_0x2b33880 .delay (10,10,10) L_0x2b33880/d;
v0x2997820_0 .alias "a", 0 0, v0x299aa50_0;
v0x29978c0_0 .alias "b", 0 0, v0x299aad0_0;
v0x2997960_0 .net "nor_ab", 0 0, L_0x2b33750; 1 drivers
v0x29979e0_0 .net "or_ab", 0 0, L_0x2b33880; 1 drivers
v0x2997a60_0 .alias "othercontrolsignal", 0 0, v0x2a6d3f0_0;
v0x2997ae0_0 .alias "result", 0 0, v0x299b0e0_0;
S_0x2997190 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x29970a0;
 .timescale 0 0;
L_0x2b339d0/d .functor NAND 1, L_0x2b33880, v0x2a04fb0_0, C4<1>, C4<1>;
L_0x2b339d0 .delay (20,20,20) L_0x2b339d0/d;
L_0x2b33a90/d .functor NOT 1, L_0x2b339d0, C4<0>, C4<0>, C4<0>;
L_0x2b33a90 .delay (10,10,10) L_0x2b33a90/d;
L_0x2b33bc0/d .functor NOT 1, v0x2a04fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2b33bc0 .delay (10,10,10) L_0x2b33bc0/d;
L_0x2b33c80/d .functor NAND 1, L_0x2b33750, L_0x2b33bc0, C4<1>, C4<1>;
L_0x2b33c80 .delay (20,20,20) L_0x2b33c80/d;
L_0x2b33dd0/d .functor NOT 1, L_0x2b33c80, C4<0>, C4<0>, C4<0>;
L_0x2b33dd0 .delay (10,10,10) L_0x2b33dd0/d;
L_0x2b33ec0/d .functor NOR 1, L_0x2b33dd0, L_0x2b33a90, C4<0>, C4<0>;
L_0x2b33ec0 .delay (20,20,20) L_0x2b33ec0/d;
L_0x2b34060/d .functor NOT 1, L_0x2b33ec0, C4<0>, C4<0>, C4<0>;
L_0x2b34060 .delay (10,10,10) L_0x2b34060/d;
v0x2997280_0 .net "and_in0ncom", 0 0, L_0x2b33dd0; 1 drivers
v0x2997300_0 .net "and_in1com", 0 0, L_0x2b33a90; 1 drivers
v0x2997380_0 .alias "in0", 0 0, v0x2997960_0;
v0x2997400_0 .alias "in1", 0 0, v0x29979e0_0;
v0x2997480_0 .net "nand_in0ncom", 0 0, L_0x2b33c80; 1 drivers
v0x2997500_0 .net "nand_in1com", 0 0, L_0x2b339d0; 1 drivers
v0x2997580_0 .net "ncom", 0 0, L_0x2b33bc0; 1 drivers
v0x2997600_0 .net "nor_wire", 0 0, L_0x2b33ec0; 1 drivers
v0x29976d0_0 .alias "result", 0 0, v0x299b0e0_0;
v0x29977a0_0 .alias "sel0", 0 0, v0x2a6d3f0_0;
S_0x29947f0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x2994700;
 .timescale 0 0;
v0x2996790_0 .alias "in0", 0 0, v0x299ae50_0;
v0x2996840_0 .alias "in1", 0 0, v0x299b1f0_0;
v0x29968f0_0 .alias "in2", 0 0, v0x299af60_0;
v0x29969a0_0 .alias "in3", 0 0, v0x299b0e0_0;
v0x2996a80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x2996b30_0 .alias "result", 0 0, v0x299acf0_0;
v0x2996bb0_0 .net "sel0", 0 0, L_0x2b36180; 1 drivers
v0x2996c30_0 .net "sel1", 0 0, L_0x2b36220; 1 drivers
v0x2996d00_0 .net "sel2", 0 0, L_0x2b36350; 1 drivers
v0x2996db0_0 .net "w0", 0 0, L_0x2b34820; 1 drivers
v0x2996e90_0 .net "w1", 0 0, L_0x2b34fa0; 1 drivers
v0x2996f60_0 .net "w2", 0 0, L_0x2b357f0; 1 drivers
S_0x2995fe0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x29947f0;
 .timescale 0 0;
L_0x2b34190/d .functor NAND 1, L_0x2b32bc0, L_0x2b36180, C4<1>, C4<1>;
L_0x2b34190 .delay (20,20,20) L_0x2b34190/d;
L_0x2b34250/d .functor NOT 1, L_0x2b34190, C4<0>, C4<0>, C4<0>;
L_0x2b34250 .delay (10,10,10) L_0x2b34250/d;
L_0x2b34380/d .functor NOT 1, L_0x2b36180, C4<0>, C4<0>, C4<0>;
L_0x2b34380 .delay (10,10,10) L_0x2b34380/d;
L_0x2b344d0/d .functor NAND 1, L_0x2b31e60, L_0x2b34380, C4<1>, C4<1>;
L_0x2b344d0 .delay (20,20,20) L_0x2b344d0/d;
L_0x2b34590/d .functor NOT 1, L_0x2b344d0, C4<0>, C4<0>, C4<0>;
L_0x2b34590 .delay (10,10,10) L_0x2b34590/d;
L_0x2b34680/d .functor NOR 1, L_0x2b34590, L_0x2b34250, C4<0>, C4<0>;
L_0x2b34680 .delay (20,20,20) L_0x2b34680/d;
L_0x2b34820/d .functor NOT 1, L_0x2b34680, C4<0>, C4<0>, C4<0>;
L_0x2b34820 .delay (10,10,10) L_0x2b34820/d;
v0x29960d0_0 .net "and_in0ncom", 0 0, L_0x2b34590; 1 drivers
v0x2996190_0 .net "and_in1com", 0 0, L_0x2b34250; 1 drivers
v0x2996230_0 .alias "in0", 0 0, v0x299ae50_0;
v0x29962d0_0 .alias "in1", 0 0, v0x299b1f0_0;
v0x2996380_0 .net "nand_in0ncom", 0 0, L_0x2b344d0; 1 drivers
v0x2996420_0 .net "nand_in1com", 0 0, L_0x2b34190; 1 drivers
v0x29964c0_0 .net "ncom", 0 0, L_0x2b34380; 1 drivers
v0x2996560_0 .net "nor_wire", 0 0, L_0x2b34680; 1 drivers
v0x2996600_0 .alias "result", 0 0, v0x2996db0_0;
v0x2996680_0 .alias "sel0", 0 0, v0x2996bb0_0;
S_0x2995860 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x29947f0;
 .timescale 0 0;
L_0x2b34950/d .functor NAND 1, L_0x2b34060, L_0x2b36180, C4<1>, C4<1>;
L_0x2b34950 .delay (20,20,20) L_0x2b34950/d;
L_0x2b34a10/d .functor NOT 1, L_0x2b34950, C4<0>, C4<0>, C4<0>;
L_0x2b34a10 .delay (10,10,10) L_0x2b34a10/d;
L_0x2b34b40/d .functor NOT 1, L_0x2b36180, C4<0>, C4<0>, C4<0>;
L_0x2b34b40 .delay (10,10,10) L_0x2b34b40/d;
L_0x2b34c00/d .functor NAND 1, L_0x2b33620, L_0x2b34b40, C4<1>, C4<1>;
L_0x2b34c00 .delay (20,20,20) L_0x2b34c00/d;
L_0x2b34d10/d .functor NOT 1, L_0x2b34c00, C4<0>, C4<0>, C4<0>;
L_0x2b34d10 .delay (10,10,10) L_0x2b34d10/d;
L_0x2b34e00/d .functor NOR 1, L_0x2b34d10, L_0x2b34a10, C4<0>, C4<0>;
L_0x2b34e00 .delay (20,20,20) L_0x2b34e00/d;
L_0x2b34fa0/d .functor NOT 1, L_0x2b34e00, C4<0>, C4<0>, C4<0>;
L_0x2b34fa0 .delay (10,10,10) L_0x2b34fa0/d;
v0x2995950_0 .net "and_in0ncom", 0 0, L_0x2b34d10; 1 drivers
v0x2995a10_0 .net "and_in1com", 0 0, L_0x2b34a10; 1 drivers
v0x2995ab0_0 .alias "in0", 0 0, v0x299af60_0;
v0x2995b50_0 .alias "in1", 0 0, v0x299b0e0_0;
v0x2995c00_0 .net "nand_in0ncom", 0 0, L_0x2b34c00; 1 drivers
v0x2995ca0_0 .net "nand_in1com", 0 0, L_0x2b34950; 1 drivers
v0x2995d40_0 .net "ncom", 0 0, L_0x2b34b40; 1 drivers
v0x2995de0_0 .net "nor_wire", 0 0, L_0x2b34e00; 1 drivers
v0x2995e80_0 .alias "result", 0 0, v0x2996e90_0;
v0x2995f00_0 .alias "sel0", 0 0, v0x2996bb0_0;
S_0x2995110 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x29947f0;
 .timescale 0 0;
L_0x2b350d0/d .functor NAND 1, L_0x2b34fa0, L_0x2b36220, C4<1>, C4<1>;
L_0x2b350d0 .delay (20,20,20) L_0x2b350d0/d;
L_0x2b35220/d .functor NOT 1, L_0x2b350d0, C4<0>, C4<0>, C4<0>;
L_0x2b35220 .delay (10,10,10) L_0x2b35220/d;
L_0x2b35350/d .functor NOT 1, L_0x2b36220, C4<0>, C4<0>, C4<0>;
L_0x2b35350 .delay (10,10,10) L_0x2b35350/d;
L_0x2b35410/d .functor NAND 1, L_0x2b34820, L_0x2b35350, C4<1>, C4<1>;
L_0x2b35410 .delay (20,20,20) L_0x2b35410/d;
L_0x2b35560/d .functor NOT 1, L_0x2b35410, C4<0>, C4<0>, C4<0>;
L_0x2b35560 .delay (10,10,10) L_0x2b35560/d;
L_0x2b35650/d .functor NOR 1, L_0x2b35560, L_0x2b35220, C4<0>, C4<0>;
L_0x2b35650 .delay (20,20,20) L_0x2b35650/d;
L_0x2b357f0/d .functor NOT 1, L_0x2b35650, C4<0>, C4<0>, C4<0>;
L_0x2b357f0 .delay (10,10,10) L_0x2b357f0/d;
v0x2995200_0 .net "and_in0ncom", 0 0, L_0x2b35560; 1 drivers
v0x29952c0_0 .net "and_in1com", 0 0, L_0x2b35220; 1 drivers
v0x2995360_0 .alias "in0", 0 0, v0x2996db0_0;
v0x2995400_0 .alias "in1", 0 0, v0x2996e90_0;
v0x2995480_0 .net "nand_in0ncom", 0 0, L_0x2b35410; 1 drivers
v0x2995520_0 .net "nand_in1com", 0 0, L_0x2b350d0; 1 drivers
v0x29955c0_0 .net "ncom", 0 0, L_0x2b35350; 1 drivers
v0x2995660_0 .net "nor_wire", 0 0, L_0x2b35650; 1 drivers
v0x2995700_0 .alias "result", 0 0, v0x2996f60_0;
v0x2995780_0 .alias "sel0", 0 0, v0x2996c30_0;
S_0x29948e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x29947f0;
 .timescale 0 0;
L_0x2b35920/d .functor NAND 1, C4<0>, L_0x2b36350, C4<1>, C4<1>;
L_0x2b35920 .delay (20,20,20) L_0x2b35920/d;
L_0x2b35a80/d .functor NOT 1, L_0x2b35920, C4<0>, C4<0>, C4<0>;
L_0x2b35a80 .delay (10,10,10) L_0x2b35a80/d;
L_0x2b35bb0/d .functor NOT 1, L_0x2b36350, C4<0>, C4<0>, C4<0>;
L_0x2b35bb0 .delay (10,10,10) L_0x2b35bb0/d;
L_0x2b35c70/d .functor NAND 1, L_0x2b357f0, L_0x2b35bb0, C4<1>, C4<1>;
L_0x2b35c70 .delay (20,20,20) L_0x2b35c70/d;
L_0x2b35dc0/d .functor NOT 1, L_0x2b35c70, C4<0>, C4<0>, C4<0>;
L_0x2b35dc0 .delay (10,10,10) L_0x2b35dc0/d;
L_0x2b35eb0/d .functor NOR 1, L_0x2b35dc0, L_0x2b35a80, C4<0>, C4<0>;
L_0x2b35eb0 .delay (20,20,20) L_0x2b35eb0/d;
L_0x2b36050/d .functor NOT 1, L_0x2b35eb0, C4<0>, C4<0>, C4<0>;
L_0x2b36050 .delay (10,10,10) L_0x2b36050/d;
v0x29949d0_0 .net "and_in0ncom", 0 0, L_0x2b35dc0; 1 drivers
v0x2994a70_0 .net "and_in1com", 0 0, L_0x2b35a80; 1 drivers
v0x2994b10_0 .alias "in0", 0 0, v0x2996f60_0;
v0x2994bb0_0 .alias "in1", 0 0, v0x2996a80_0;
v0x2994c60_0 .net "nand_in0ncom", 0 0, L_0x2b35c70; 1 drivers
v0x2994d00_0 .net "nand_in1com", 0 0, L_0x2b35920; 1 drivers
v0x2994de0_0 .net "ncom", 0 0, L_0x2b35bb0; 1 drivers
v0x2994e80_0 .net "nor_wire", 0 0, L_0x2b35eb0; 1 drivers
v0x2994f70_0 .alias "result", 0 0, v0x299acf0_0;
v0x2995010_0 .alias "sel0", 0 0, v0x2996d00_0;
    .scope S_0x2991750;
T_0 ;
    %wait E_0x2988140;
    %load/v 8, v0x2991840_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0x2991960_0, 0, 3;
    %set/v v0x29918e0_0, 0, 1;
    %set/v v0x2991a70_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0x2991960_0, 0, 3;
    %set/v v0x29918e0_0, 1, 1;
    %set/v v0x2991a70_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0x2991960_0, 8, 3;
    %set/v v0x29918e0_0, 0, 1;
    %set/v v0x2991a70_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0x2991960_0, 8, 3;
    %set/v v0x29918e0_0, 0, 1;
    %set/v v0x2991a70_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0x2991960_0, 8, 3;
    %set/v v0x29918e0_0, 0, 1;
    %set/v v0x2991a70_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0x2991960_0, 8, 3;
    %set/v v0x29918e0_0, 0, 1;
    %set/v v0x2991a70_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0x2991960_0, 8, 3;
    %set/v v0x29918e0_0, 0, 1;
    %set/v v0x2991a70_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0x2991960_0, 8, 3;
    %set/v v0x29918e0_0, 1, 1;
    %set/v v0x2991a70_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2a6b5e0;
T_1 ;
    %wait E_0x2a669b0;
    %load/v 8, v0x2a6b6d0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %set/v v0x2a6b7d0_0, 0, 3;
    %set/v v0x2a6b750_0, 0, 1;
    %set/v v0x2a04fb0_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %set/v v0x2a6b7d0_0, 0, 3;
    %set/v v0x2a6b750_0, 1, 1;
    %set/v v0x2a04fb0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 3;
    %set/v v0x2a6b7d0_0, 8, 3;
    %set/v v0x2a6b750_0, 0, 1;
    %set/v v0x2a04fb0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %movi 8, 2, 3;
    %set/v v0x2a6b7d0_0, 8, 3;
    %set/v v0x2a6b750_0, 0, 1;
    %set/v v0x2a04fb0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %movi 8, 2, 3;
    %set/v v0x2a6b7d0_0, 8, 3;
    %set/v v0x2a6b750_0, 0, 1;
    %set/v v0x2a04fb0_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %movi 8, 3, 3;
    %set/v v0x2a6b7d0_0, 8, 3;
    %set/v v0x2a6b750_0, 0, 1;
    %set/v v0x2a04fb0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %movi 8, 3, 3;
    %set/v v0x2a6b7d0_0, 8, 3;
    %set/v v0x2a6b750_0, 0, 1;
    %set/v v0x2a04fb0_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %movi 8, 4, 3;
    %set/v v0x2a6b7d0_0, 8, 3;
    %set/v v0x2a6b750_0, 1, 1;
    %set/v v0x2a04fb0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2951fb0;
T_2 ;
    %set/v v0x2a6db90_0, 1, 1;
    %movi 8, 2863311530, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 5, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 2004318071, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.0, 4;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 28 "$display", "Test Case 1 Failed: NAND implementation failed";
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 4 31 "$display", "Test Case 1 Passed";
T_2.1 ;
    %movi 8, 2863311530, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 4, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 2290649224, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.2, 4;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 37 "$display", "Test Case 2 Failed: AND implementation failed";
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 4 40 "$display", "Test Case 2 Passed";
T_2.3 ;
    %movi 8, 2863311530, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 6, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 286331153, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.4, 4;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 46 "$display", "Test Case 3 Failed: NOR implementation failed";
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 4 49 "$display", "Test Case 3 Passed";
T_2.5 ;
    %movi 8, 2863311530, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %set/v v0x2a6db10_0, 1, 3;
    %delay 1000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 4008636142, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.6, 4;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 55 "$display", "Test Case 4 Failed: OR implementation failed";
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 4 58 "$display", "Test Case 4 Passed";
T_2.7 ;
    %movi 8, 2863311530, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 2, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 1717986918, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.8, 4;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 64 "$display", "Test Case 5 Failed: XOR implementation failed";
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 4 67 "$display", "Test Case 5 Passed";
T_2.9 ;
    %movi 8, 268435456, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %set/v v0x2a6db10_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 805306368, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.10, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 74 "$display", "Test Case 6 Failed: ADD 1 implementation failed";
T_2.10 ;
    %movi 8, 3758096384, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3221225472, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %set/v v0x2a6db10_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 2684354560, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.12, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 80 "$display", "Test Case 6 Failed: ADD 2 implementation failed";
T_2.12 ;
    %movi 8, 1879048192, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %set/v v0x2a6db10_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 2415919104, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.14, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 86 "$display", "Test Case 6 Failed: ADD 3 implementation failed";
T_2.14 ;
    %movi 8, 4026531840, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %set/v v0x2a6db10_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.16, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 92 "$display", "Test Case 6 Failed: ADD 4 implementation failed";
T_2.16 ;
    %movi 8, 268435456, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %set/v v0x2a6db10_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.18, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 98 "$display", "Test Case 6 Failed: ADD 5 implementation failed";
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 4 101 "$display", "Last of Test Case 6 Passed";
T_2.19 ;
    %movi 8, 268435456, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 805306368, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.20, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 110 "$display", "Test Case 7 Failed: SUB 1 implementation failed";
T_2.20 ;
    %movi 8, 3758096384, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 1073741824, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 2684354560, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.22, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 116 "$display", "Test Case 7 Failed: SUB 2 implementation failed";
T_2.22 ;
    %movi 8, 1879048192, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 2415919104, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.24, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 122 "$display", "Test Case 7 Failed: SUB 3 implementation failed";
T_2.24 ;
    %movi 8, 4026531840, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.26, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 128 "$display", "Test Case 7 Failed: SUB 4 implementation failed";
T_2.26 ;
    %movi 8, 1879048192, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 1342177280, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 536870912, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.28, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 134 "$display", "Test Case 7 Failed: SUB 5 implementation failed";
T_2.28 ;
    %set/v v0x2a6dc10_0, 1, 32;
    %set/v v0x2a6dc90_0, 1, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.30, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 140 "$display", "Test Case 7 Failed: SUB 6 implementation failed";
    %jmp T_2.31;
T_2.30 ;
    %vpi_call 4 143 "$display", "Last of Test Case 7 Passed";
T_2.31 ;
    %movi 8, 2147483648, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %set/v v0x2a6dc90_0, 1, 32;
    %movi 8, 3, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.32, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 150 "$display", "Test Case 8 Failed: SLT 1 implementation failed";
T_2.32 ;
    %set/v v0x2a6dc10_0, 1, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.34, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 156 "$display", "Test Case 8 Failed: SLT 2 implementation failed";
T_2.34 ;
    %movi 8, 17895697, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 268435455, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.36, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 162 "$display", "Test Case 8 Failed: SLT 3 implementation failed";
T_2.36 ;
    %movi 8, 268435455, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 17895697, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.38, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 168 "$display", "Test Case 8 Failed: SLT 4 implementation failed";
T_2.38 ;
    %movi 8, 4026531840, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 268435455, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.40, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 174 "$display", "Test Case 8 Failed: SLT 5 implementation failed";
T_2.40 ;
    %movi 8, 268435455, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6da00_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x2a6dd10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.42, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 180 "$display", "Test Case 8 Failed: SLT 6 implementation failed";
    %jmp T_2.43;
T_2.42 ;
    %vpi_call 4 183 "$display", "Last of Test Case 8 Passed";
T_2.43 ;
    %movi 8, 305441741, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 305441741, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6de50_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.44, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 190 "$display", "Test Case 9 Failed: Zero 1 implementation failed";
T_2.44 ;
    %movi 8, 305441741, 32;
    %set/v v0x2a6dc10_0, 8, 32;
    %movi 8, 2882343476, 32;
    %set/v v0x2a6dc90_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x2a6db10_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x2a6ddd0_0, 32;
    %movi 40, 1718065561, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x2a6de50_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.46, 8;
    %set/v v0x2a6db90_0, 0, 1;
    %vpi_call 4 196 "$display", "Test Case 9 Failed: Zero 2 implementation failed";
    %jmp T_2.47;
T_2.46 ;
    %vpi_call 4 199 "$display", "Last of Test Case 9 Passed";
T_2.47 ;
    %vpi_call 4 202 "$display", "dutpassed: %b", v0x2a6db90_0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./multiplexers.v";
    "alu_32bit.t.v";
