    #
    # Copyright (c) 2005-2023 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32VR RISC-V "V" Vector Extension:
    146 test source files
    2 different instruction categories
    34 different instructions
    110,676 total instructions

Instruction category: OPV_IRED integer reduction arithmetic
  vfredmax.vs : 224
  vfredmin.vs : 224
  vfredosum.vs : 224
  vfredusum.vs : 224
  vredand.vs : 336
  vredmax.vs : 336
  vredmaxu.vs : 336
  vredmin.vs : 336
  vredminu.vs : 336
  vredor.vs : 336
  vredsum.vs : 336
  vredxor.vs : 336
Instruction category: OPV_IWRED integer widening reduction arithmetic
  vfwredosum.vs : 80
  vfwredusum.vs : 80
  vwredsum.vs : 160
  vwredsumu.vs : 160

Other instructions (those not the focus of this suite)
  jal : 146
  lui : 4,526
  addi : 35,304
  csrrs : 584
  auipc : 7,842
  csrrw : 438
  mret : 146
  vsetvli : 22,352
  vle16.v : 5,264
  add : 16,256
  vse16.v : 1,504
  fence : 146
  ecall : 146
  beq : 438
  vle32.v : 5,824
  vse32.v : 1,664
  vle8.v : 3,136
  vse8.v : 896

