

================================================================
== Vivado HLS Report for 'Kernel64x64'
================================================================
* Date:           Fri Feb 26 20:29:28 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FDTD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.442 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  9352001| 10.000 ns | 93.520 ms |    1|  9352001|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1         |        0|  9352000|      9352|          -|          -| 0 ~ 1000 |    no    |
        | + Loop 1.1      |     5141|     5141|        25|          5|          1|      1024|    yes   |
        | + Loop 1.2      |     4192|     4192|       131|          -|          -|        32|    no    |
        |  ++ Loop 1.2.1  |       64|       64|         2|          -|          -|        32|    no    |
        |  ++ Loop 1.2.2  |       64|       64|         2|          -|          -|        32|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|   1027|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|     60|   4505|   9060|    -|
|Memory           |        8|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|   2111|    -|
|Register         |        0|      -|   6615|    736|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        8|     60|  11120|  12934|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        6|     75|     31|     73|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |wrapper_fadd_32nsfYi_U1   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U2   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U3   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U4   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U5   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U6   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U7   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U8   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U9   |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U10  |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U11  |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U12  |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U13  |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U14  |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fadd_32nsfYi_U15  |wrapper_fadd_32nsfYi  |        0|      2|  205|  390|    0|
    |wrapper_fmul_32nsg8j_U16  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U17  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U18  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U19  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U20  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U21  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U22  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U23  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U24  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    |wrapper_fmul_32nsg8j_U25  |wrapper_fmul_32nsg8j  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     60| 4505| 9060|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |array_buffer_tmp_0_s_U  |Kernel64x64_arraybkb  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |array_buffer_tmp_0_1_U  |Kernel64x64_arraybkb  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |array_buffer_tmp_1_s_U  |Kernel64x64_arraybkb  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |array_buffer_tmp_1_1_U  |Kernel64x64_arraybkb  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln109_fu_2901_p2       |     +    |      0|  0|  15|           7|           2|
    |add_ln112_1_fu_2895_p2     |     +    |      0|  0|  15|           7|           2|
    |add_ln112_fu_2858_p2       |     +    |      0|  0|  15|           7|           2|
    |add_ln115_1_fu_2884_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln115_fu_2847_p2       |     +    |      0|  0|  12|          12|          12|
    |add_ln27_fu_1743_p2        |     +    |      0|  0|  38|          31|           1|
    |add_ln30_fu_2720_p2        |     +    |      0|  0|  13|           1|          11|
    |add_ln43_1_fu_2388_p2      |     +    |      0|  0|  15|           1|           7|
    |add_ln43_2_fu_2041_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln43_fu_2222_p2        |     +    |      0|  0|  15|           1|           7|
    |add_ln50_1_fu_2228_p2      |     +    |      0|  0|  15|           2|           7|
    |add_ln50_2_fu_1890_p2      |     +    |      0|  0|  15|           1|           7|
    |add_ln50_3_fu_2394_p2      |     +    |      0|  0|  15|           2|           7|
    |add_ln50_fu_1777_p2        |     +    |      0|  0|  15|           2|           7|
    |add_ln84_3_fu_1989_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln84_4_fu_2098_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln84_5_fu_2580_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln84_6_fu_2641_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln91_3_fu_2003_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln91_4_fu_2109_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln91_5_fu_2558_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln91_6_fu_2619_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln91_7_fu_2664_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln99_6_fu_2124_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln99_7_fu_2569_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln99_8_fu_2630_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln99_9_fu_2650_p2      |     +    |      0|  0|  12|          12|          12|
    |grp_fu_1278_p2             |     +    |      0|  0|  15|           6|           2|
    |grp_fu_1293_p2             |     +    |      0|  0|  15|           7|           2|
    |grp_fu_1308_p2             |     +    |      0|  0|  15|           6|           1|
    |grp_fu_1323_p2             |     +    |      0|  0|  15|           6|           1|
    |tile_i_fu_1811_p2          |     +    |      0|  0|  15|           2|           7|
    |tile_j_fu_2732_p2          |     +    |      0|  0|  15|           7|           2|
    |and_ln48_fu_2150_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln54_fu_2071_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln61_fu_2171_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1486          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1579          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2862          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2868          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2872          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2877          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2882          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2886          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2890          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2894          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2900          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2904          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2908          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2914          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2919          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2925          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2930          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2944          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln109_fu_2799_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln112_1_fu_2864_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln112_fu_2827_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln27_fu_1738_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln30_fu_1805_p2       |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln41_fu_1965_p2       |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln48_1_fu_1789_p2     |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln48_2_fu_2144_p2     |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln48_3_fu_1910_p2     |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln48_fu_1971_p2       |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln54_1_fu_2065_p2     |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln54_2_fu_1896_p2     |   icmp   |      0|  0|  11|           7|           1|
    |icmp_ln54_fu_1783_p2       |   icmp   |      0|  0|  11|           7|           1|
    |or_ln40_fu_2054_p2         |    or    |      0|  0|   6|           6|           1|
    |or_ln41_fu_1959_p2         |    or    |      0|  0|   6|           6|           6|
    |or_ln43_1_fu_1846_p2       |    or    |      0|  0|   6|           6|           1|
    |or_ln43_fu_1753_p2         |    or    |      0|  0|   6|           6|           1|
    |or_ln63_1_fu_2427_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln63_fu_2261_p2         |    or    |      0|  0|  11|          11|           5|
    |or_ln77_1_fu_2303_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln77_2_fu_2334_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln77_3_fu_2368_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln77_5_fu_2476_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln77_6_fu_2514_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln77_7_fu_2780_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln77_fu_2207_p2         |    or    |      0|  0|  11|          11|           5|
    |select_ln30_10_fu_2755_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln30_11_fu_1934_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln30_12_fu_2761_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln30_13_fu_2768_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln30_14_fu_2726_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln30_1_fu_1838_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln30_2_fu_1870_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln30_3_fu_1902_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln30_4_fu_1916_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln30_5_fu_2446_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln30_6_fu_2737_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln30_7_fu_2743_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln30_8_fu_2491_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln30_9_fu_2749_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln30_fu_1825_p3     |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1027|         564|         655|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter4                   |    9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_1084_p4  |    9|          2|   11|         22|
    |ap_phi_mux_storemerge1_phi_fu_1128_p4     |    9|          2|   32|         64|
    |ap_phi_mux_storemerge_phi_fu_1118_p4      |    9|          2|   32|         64|
    |ap_phi_mux_tile_i_0_phi_fu_1096_p4        |    9|          2|    7|         14|
    |ap_phi_mux_tile_j_0_phi_fu_1108_p4        |    9|          2|    7|         14|
    |array_buffer_0_0_address0                 |   47|         10|   10|        100|
    |array_buffer_0_0_address1                 |   47|         10|   10|        100|
    |array_buffer_0_1_address0                 |   47|         10|   10|        100|
    |array_buffer_0_1_address1                 |   47|         10|   10|        100|
    |array_buffer_1_0_address0                 |   47|         10|   10|        100|
    |array_buffer_1_0_address1                 |   41|          8|   10|         80|
    |array_buffer_1_1_address0                 |   41|          8|   10|         80|
    |array_buffer_1_1_address1                 |   44|          9|   10|         90|
    |array_buffer_tmp_0_1_address0             |   33|          6|   10|         60|
    |array_buffer_tmp_0_1_d0                   |   21|          4|   32|        128|
    |array_buffer_tmp_0_s_address0             |   33|          6|   10|         60|
    |array_buffer_tmp_0_s_d0                   |   15|          3|   32|         96|
    |array_buffer_tmp_1_1_address0             |   21|          4|   10|         40|
    |array_buffer_tmp_1_1_d0                   |   21|          4|   32|        128|
    |array_buffer_tmp_1_s_address0             |   21|          4|   10|         40|
    |array_buffer_tmp_1_s_d0                   |   21|          4|   32|        128|
    |bondary_e_buffer_0_address0               |   15|          3|    5|         15|
    |bondary_n_buffer_0_address0               |   15|          3|    5|         15|
    |bondary_n_buffer_1_address0               |   15|          3|    5|         15|
    |bondary_s_buffer_0_address0               |   15|          3|    5|         15|
    |bondary_s_buffer_1_address0               |   15|          3|    5|         15|
    |bondary_w_buffer_0_address0               |   15|          3|    5|         15|
    |grp_fu_1169_p0                            |   47|         10|   32|        320|
    |grp_fu_1169_p1                            |   47|         10|   32|        320|
    |grp_fu_1173_p0                            |   33|          6|   32|        192|
    |grp_fu_1173_p1                            |   33|          6|   32|        192|
    |grp_fu_1177_p0                            |   38|          7|   32|        224|
    |grp_fu_1177_p1                            |   44|          9|   32|        288|
    |grp_fu_1181_p0                            |   38|          7|   32|        224|
    |grp_fu_1181_p1                            |   38|          7|   32|        224|
    |grp_fu_1185_p0                            |   38|          7|   32|        224|
    |grp_fu_1185_p1                            |   33|          6|   32|        192|
    |grp_fu_1189_p0                            |   27|          5|   32|        160|
    |grp_fu_1189_p1                            |   27|          5|   32|        160|
    |grp_fu_1193_p0                            |   27|          5|   32|        160|
    |grp_fu_1193_p1                            |   27|          5|   32|        160|
    |grp_fu_1197_p0                            |   21|          4|   32|        128|
    |grp_fu_1197_p1                            |   21|          4|   32|        128|
    |grp_fu_1201_p0                            |   21|          4|   32|        128|
    |grp_fu_1201_p1                            |   21|          4|   32|        128|
    |grp_fu_1205_p0                            |   21|          4|   32|        128|
    |grp_fu_1205_p1                            |   21|          4|   32|        128|
    |grp_fu_1209_p0                            |   21|          4|   32|        128|
    |grp_fu_1209_p1                            |   21|          4|   32|        128|
    |grp_fu_1213_p0                            |   15|          3|   32|         96|
    |grp_fu_1213_p1                            |   15|          3|   32|         96|
    |grp_fu_1217_p0                            |   15|          3|   32|         96|
    |grp_fu_1217_p1                            |   15|          3|   32|         96|
    |grp_fu_1221_p0                            |   15|          3|   32|         96|
    |grp_fu_1221_p1                            |   15|          3|   32|         96|
    |grp_fu_1225_p0                            |   15|          3|   32|         96|
    |grp_fu_1225_p1                            |   15|          3|   32|         96|
    |grp_fu_1229_p0                            |   38|          7|   32|        224|
    |grp_fu_1233_p0                            |   38|          7|   32|        224|
    |grp_fu_1233_p1                            |   21|          4|   32|        128|
    |grp_fu_1237_p0                            |   27|          5|   32|        160|
    |grp_fu_1237_p1                            |   21|          4|   32|        128|
    |grp_fu_1241_p0                            |   27|          5|   32|        160|
    |grp_fu_1241_p1                            |   21|          4|   32|        128|
    |grp_fu_1245_p0                            |   21|          4|   32|        128|
    |grp_fu_1245_p1                            |   15|          3|   32|         96|
    |grp_fu_1249_p0                            |   21|          4|   32|        128|
    |grp_fu_1249_p1                            |   15|          3|   32|         96|
    |grp_fu_1253_p0                            |   21|          4|   32|        128|
    |grp_fu_1253_p1                            |   15|          3|   32|         96|
    |grp_fu_1257_p0                            |   21|          4|   32|        128|
    |grp_fu_1257_p1                            |   15|          3|   32|         96|
    |grp_fu_1261_p0                            |   21|          4|   32|        128|
    |grp_fu_1261_p1                            |   15|          3|   32|         96|
    |grp_fu_1265_p0                            |   21|          4|   32|        128|
    |grp_fu_1265_p1                            |   15|          3|   32|         96|
    |grp_fu_1278_p0                            |   15|          3|    6|         18|
    |grp_fu_1293_p0                            |   15|          3|    7|         21|
    |i1_0_0_reg_1135                           |    9|          2|    7|         14|
    |indvar_flatten_reg_1080                   |    9|          2|   11|         22|
    |it_0_reg_1069                             |    9|          2|   31|         62|
    |j2_0_0_0_reg_1147                         |    9|          2|    7|         14|
    |j2_0_1_0_reg_1158                         |    9|          2|    7|         14|
    |tile_i_0_reg_1092                         |    9|          2|    7|         14|
    |tile_j_0_reg_1104                         |    9|          2|    7|         14|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 2111|        418| 2027|       9250|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln112_1_reg_3990                     |   7|   0|    7|          0|
    |add_ln112_reg_3966                       |   7|   0|    7|          0|
    |add_ln27_reg_2984                        |  31|   0|   31|          0|
    |add_ln30_reg_3691                        |  11|   0|   11|          0|
    |add_ln84_6_reg_3561                      |  12|   0|   12|          0|
    |and_ln48_reg_3290                        |   1|   0|    1|          0|
    |and_ln54_reg_3241                        |   1|   0|    1|          0|
    |and_ln61_reg_3304                        |   1|   0|    1|          0|
    |ap_CS_fsm                                |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |array_buffer_0_0_l_11_reg_3641           |  32|   0|   32|          0|
    |array_buffer_0_0_l_12_reg_3646           |  32|   0|   32|          0|
    |array_buffer_0_0_l_reg_2989              |  32|   0|   32|          0|
    |array_buffer_0_1_l_10_reg_3711           |  32|   0|   32|          0|
    |array_buffer_0_1_l_11_reg_3661           |  32|   0|   32|          0|
    |array_buffer_0_1_l_12_reg_3666           |  32|   0|   32|          0|
    |array_buffer_1_0_l_6_reg_3486            |  32|   0|   32|          0|
    |array_buffer_1_0_l_7_reg_3636            |  32|   0|   32|          0|
    |array_buffer_1_1_l_11_reg_3716           |  32|   0|   32|          0|
    |array_buffer_1_1_l_6_reg_3491            |  32|   0|   32|          0|
    |array_buffer_tmp_0_4_reg_3176            |   6|   0|   10|          4|
    |array_buffer_tmp_0_5_reg_3181            |  10|   0|   10|          0|
    |array_buffer_tmp_0_6_reg_3266            |   6|   0|   10|          4|
    |array_buffer_tmp_0_7_reg_3621            |  10|   0|   10|          0|
    |array_buffer_tmp_1_2_reg_3536            |  10|   0|   10|          0|
    |array_buffer_tmp_1_3_reg_3656            |  10|   0|   10|          0|
    |bondary_e_buffer_0_1_reg_3347            |  32|   0|   32|          0|
    |bondary_e_buffer_0_3_reg_3426            |  32|   0|   32|          0|
    |bondary_e_buffer_0_5_reg_3511            |  32|   0|   32|          0|
    |bondary_e_buffer_1_1_reg_3367            |  32|   0|   32|          0|
    |bondary_e_buffer_1_3_reg_3456            |  32|   0|   32|          0|
    |bondary_s_buffer_0_1_reg_2994            |  32|   0|   32|          0|
    |bondary_s_buffer_0_3_reg_3496            |  32|   0|   32|          0|
    |bondary_s_buffer_1_1_reg_2999            |  32|   0|   32|          0|
    |bondary_s_buffer_1_3_reg_3501            |  32|   0|   32|          0|
    |bondary_w_buffer_0_1_reg_3342            |  32|   0|   32|          0|
    |bondary_w_buffer_0_3_reg_3416            |  32|   0|   32|          0|
    |bondary_w_buffer_0_5_reg_3506            |  32|   0|   32|          0|
    |bondary_w_buffer_1_1_reg_3362            |  32|   0|   32|          0|
    |bondary_w_buffer_1_3_reg_3451            |  32|   0|   32|          0|
    |i1_0_0_reg_1135                          |   7|   0|    7|          0|
    |icmp_ln30_reg_3039                       |   1|   0|    1|          0|
    |icmp_ln41_reg_3138                       |   1|   0|    1|          0|
    |icmp_ln48_2_reg_3286                     |   1|   0|    1|          0|
    |icmp_ln48_reg_3142                       |   1|   0|    1|          0|
    |icmp_ln54_1_reg_3237                     |   1|   0|    1|          0|
    |indvar_flatten_reg_1080                  |  11|   0|   11|          0|
    |it_0_reg_1069                            |  31|   0|   31|          0|
    |j2_0_0_0_reg_1147                        |   7|   0|    7|          0|
    |j2_0_1_0_reg_1158                        |   7|   0|    7|          0|
    |lshr_ln43_mid1_reg_3071                  |   6|   0|    6|          0|
    |lshr_ln84_5_reg_3294                     |   6|   0|    6|          0|
    |lshr_ln84_6_reg_3308                     |   6|   0|    6|          0|
    |lshr_ln_reg_3009                         |   6|   0|    6|          0|
    |or_ln40_reg_3226                         |   5|   0|    6|          1|
    |or_ln43_1_reg_3066                       |   5|   0|    6|          1|
    |or_ln43_reg_3004                         |   5|   0|    6|          1|
    |prod1_1_1_mid1_reg_3732                  |  32|   0|   32|          0|
    |prod1_1_1_reg_3726                       |  32|   0|   32|          0|
    |prod1_1_1_reg_3726_pp0_iter2_reg         |  32|   0|   32|          0|
    |prod1_3_1_1_mid1_reg_3738                |  32|   0|   32|          0|
    |prod2_4_1_mid1_reg_3804                  |  32|   0|   32|          0|
    |prod2_4_1_reg_3779                       |  32|   0|   32|          0|
    |prod2_4_mid1_reg_3814                    |  32|   0|   32|          0|
    |prod2_4_reg_3789                         |  32|   0|   32|          0|
    |prod2_5_0_1_mid1_reg_3809                |  32|   0|   32|          0|
    |prod2_5_0_1_reg_3784                     |  32|   0|   32|          0|
    |prod2_5_1_1_mid1_reg_3799                |  32|   0|   32|          0|
    |prod2_5_1_1_reg_3774                     |  32|   0|   32|          0|
    |prod3_1_1_mid1_reg_3836                  |  32|   0|   32|          0|
    |prod3_1_1_mid1_reg_3836_pp0_iter3_reg    |  32|   0|   32|          0|
    |prod3_1_1_reg_3824                       |  32|   0|   32|          0|
    |prod3_3_1_1_mid1_reg_3842                |  32|   0|   32|          0|
    |prod3_3_1_1_mid1_reg_3842_pp0_iter3_reg  |  32|   0|   32|          0|
    |prod3_3_1_1_reg_3830                     |  32|   0|   32|          0|
    |prod3_reg_3819                           |  32|   0|   32|          0|
    |reg_1338                                 |  32|   0|   32|          0|
    |reg_1344                                 |  32|   0|   32|          0|
    |reg_1351                                 |  32|   0|   32|          0|
    |reg_1358                                 |  32|   0|   32|          0|
    |reg_1364                                 |  32|   0|   32|          0|
    |reg_1364_pp0_iter2_reg                   |  32|   0|   32|          0|
    |reg_1370                                 |  32|   0|   32|          0|
    |reg_1370_pp0_iter2_reg                   |  32|   0|   32|          0|
    |reg_1377                                 |  32|   0|   32|          0|
    |reg_1382                                 |  32|   0|   32|          0|
    |reg_1388                                 |  32|   0|   32|          0|
    |reg_1393                                 |  32|   0|   32|          0|
    |reg_1398                                 |  32|   0|   32|          0|
    |reg_1403                                 |  32|   0|   32|          0|
    |reg_1410                                 |  32|   0|   32|          0|
    |reg_1416                                 |  32|   0|   32|          0|
    |reg_1423                                 |  32|   0|   32|          0|
    |reg_1429                                 |  32|   0|   32|          0|
    |reg_1434                                 |  32|   0|   32|          0|
    |reg_1439                                 |  32|   0|   32|          0|
    |reg_1444                                 |  32|   0|   32|          0|
    |reg_1449                                 |  32|   0|   32|          0|
    |reg_1454                                 |  32|   0|   32|          0|
    |reg_1459                                 |  32|   0|   32|          0|
    |reg_1464                                 |  32|   0|   32|          0|
    |reg_1470                                 |  32|   0|   32|          0|
    |reg_1476                                 |  32|   0|   32|          0|
    |reg_1481                                 |  32|   0|   32|          0|
    |reg_1486                                 |  32|   0|   32|          0|
    |reg_1491                                 |  32|   0|   32|          0|
    |reg_1496                                 |  32|   0|   32|          0|
    |reg_1501                                 |  32|   0|   32|          0|
    |reg_1506                                 |  32|   0|   32|          0|
    |reg_1511                                 |  32|   0|   32|          0|
    |reg_1516                                 |  32|   0|   32|          0|
    |reg_1521                                 |  32|   0|   32|          0|
    |reg_1526                                 |  32|   0|   32|          0|
    |reg_1531                                 |  32|   0|   32|          0|
    |reg_1537                                 |  32|   0|   32|          0|
    |reg_1543                                 |  32|   0|   32|          0|
    |reg_1549                                 |  32|   0|   32|          0|
    |reg_1555                                 |  32|   0|   32|          0|
    |reg_1560                                 |  32|   0|   32|          0|
    |reg_1566                                 |  32|   0|   32|          0|
    |reg_1571                                 |  32|   0|   32|          0|
    |reg_1576                                 |  32|   0|   32|          0|
    |reg_1581                                 |  32|   0|   32|          0|
    |reg_1581_pp0_iter2_reg                   |  32|   0|   32|          0|
    |reg_1586                                 |  32|   0|   32|          0|
    |reg_1591                                 |  32|   0|   32|          0|
    |reg_1596                                 |  32|   0|   32|          0|
    |reg_1602                                 |  32|   0|   32|          0|
    |reg_1607                                 |  32|   0|   32|          0|
    |reg_1612                                 |  32|   0|   32|          0|
    |reg_1617                                 |  32|   0|   32|          0|
    |reg_1622                                 |  32|   0|   32|          0|
    |reg_1622_pp0_iter3_reg                   |  32|   0|   32|          0|
    |reg_1627                                 |  32|   0|   32|          0|
    |reg_1632                                 |  32|   0|   32|          0|
    |reg_1637                                 |  32|   0|   32|          0|
    |reg_1642                                 |  32|   0|   32|          0|
    |reg_1647                                 |  32|   0|   32|          0|
    |reg_1652                                 |  32|   0|   32|          0|
    |reg_1657                                 |  32|   0|   32|          0|
    |reg_1657_pp0_iter3_reg                   |  32|   0|   32|          0|
    |reg_1663                                 |  32|   0|   32|          0|
    |reg_1668                                 |  32|   0|   32|          0|
    |reg_1668_pp0_iter3_reg                   |  32|   0|   32|          0|
    |reg_1673                                 |  32|   0|   32|          0|
    |reg_1679                                 |  32|   0|   32|          0|
    |reg_1684                                 |  32|   0|   32|          0|
    |reg_1689                                 |  32|   0|   32|          0|
    |reg_1695                                 |  32|   0|   32|          0|
    |reg_1701                                 |  32|   0|   32|          0|
    |reg_1707                                 |  32|   0|   32|          0|
    |reg_1712                                 |  32|   0|   32|          0|
    |reg_1717                                 |  32|   0|   32|          0|
    |reg_1722                                 |  32|   0|   32|          0|
    |reg_1728                                 |  32|   0|   32|          0|
    |select_ln30_10_reg_3923                  |  32|   0|   32|          0|
    |select_ln30_12_reg_3928                  |  32|   0|   32|          0|
    |select_ln30_13_reg_3933                  |  32|   0|   32|          0|
    |select_ln30_14_reg_3706                  |   7|   0|    7|          0|
    |select_ln30_2_reg_3076                   |   6|   0|    6|          0|
    |select_ln30_3_reg_3100                   |   1|   0|    1|          0|
    |select_ln30_4_reg_3114                   |   1|   0|    1|          0|
    |select_ln30_5_reg_3446                   |   6|   0|    6|          0|
    |select_ln30_6_reg_3908                   |  32|   0|   32|          0|
    |select_ln30_7_reg_3913                   |  32|   0|   32|          0|
    |select_ln30_8_reg_3471                   |   6|   0|    6|          0|
    |select_ln30_9_reg_3918                   |  32|   0|   32|          0|
    |select_ln30_reg_3061                     |   7|   0|    7|          0|
    |tile_i_0_reg_1092                        |   7|   0|    7|          0|
    |tile_i_reg_3043                          |   7|   0|    7|          0|
    |tile_j_0_reg_1104                        |   7|   0|    7|          0|
    |tile_j_reg_3721                          |   7|   0|    7|          0|
    |tmp_10_0_1_mid2_v_reg_3794               |  32|   0|   32|          0|
    |tmp_10_0_1_mid2_v_v_reg_3744             |  32|   0|   32|          0|
    |tmp_12_1_1_mid1_reg_3769                 |  32|   0|   32|          0|
    |tmp_12_1_1_reg_3759                      |  32|   0|   32|          0|
    |tmp_14_1_1_reg_3893                      |  32|   0|   32|          0|
    |tmp_17_1_mid1_reg_3873                   |  32|   0|   32|          0|
    |tmp_17_1_reg_3853                        |  32|   0|   32|          0|
    |tmp_18_1_reg_3903                        |  32|   0|   32|          0|
    |tmp_19_reg_3325                          |   6|   0|   64|         58|
    |tmp_21_0_1_mid1_reg_3878                 |  32|   0|   32|          0|
    |tmp_21_0_1_reg_3858                      |  32|   0|   32|          0|
    |tmp_21_1_1_mid1_reg_3868                 |  32|   0|   32|          0|
    |tmp_21_1_1_reg_3848                      |  32|   0|   32|          0|
    |tmp_22_1_1_reg_3898                      |  32|   0|   32|          0|
    |tmp_27_reg_3399                          |   6|   0|   64|         58|
    |tmp_28_reg_3048                          |   1|   0|    1|          0|
    |tmp_2_mid1_reg_3883                      |  32|   0|   32|          0|
    |tmp_2_reg_3863                           |  32|   0|   32|          0|
    |tmp_32_reg_3086                          |   6|   0|   11|          5|
    |tmp_3_reg_3749                           |  32|   0|   32|          0|
    |tmp_7_1_mid1_reg_3764                    |  32|   0|   32|          0|
    |tmp_7_1_reg_3754                         |  32|   0|   32|          0|
    |tmp_9_1_reg_3888                         |  32|   0|   32|          0|
    |trunc_ln32_reg_3133                      |   6|   0|    6|          0|
    |trunc_ln5_reg_3034                       |   6|   0|    6|          0|
    |trunc_ln77_mid1_reg_3128                 |   6|   0|    6|          0|
    |zext_ln112_reg_3941                      |   6|   0|   12|          6|
    |zext_ln115_1_reg_3950                    |  12|   0|   64|         52|
    |zext_ln115_3_reg_3974                    |  12|   0|   64|         52|
    |zext_ln40_reg_3232                       |   5|   0|    7|          2|
    |zext_ln43_7_reg_3201                     |  12|   0|   64|         52|
    |zext_ln70_4_reg_3092                     |   6|   0|   12|          6|
    |zext_ln77_1_reg_3392                     |   6|   0|   64|         58|
    |zext_ln77_reg_3318                       |   6|   0|   64|         58|
    |zext_ln84_10_reg_3245                    |  12|   0|   64|         52|
    |and_ln48_reg_3290                        |  64|  32|    1|          0|
    |and_ln54_reg_3241                        |  64|  32|    1|          0|
    |and_ln61_reg_3304                        |  64|  32|    1|          0|
    |array_buffer_tmp_0_4_reg_3176            |  64|  32|   10|          4|
    |array_buffer_tmp_0_5_reg_3181            |  64|  32|   10|          0|
    |array_buffer_tmp_0_6_reg_3266            |  64|  32|   10|          4|
    |array_buffer_tmp_0_7_reg_3621            |  64|  32|   10|          0|
    |array_buffer_tmp_1_2_reg_3536            |  64|  32|   10|          0|
    |array_buffer_tmp_1_3_reg_3656            |  64|  32|   10|          0|
    |icmp_ln30_reg_3039                       |  64|  32|    1|          0|
    |icmp_ln41_reg_3138                       |  64|  32|    1|          0|
    |icmp_ln48_2_reg_3286                     |  64|  32|    1|          0|
    |icmp_ln48_reg_3142                       |  64|  32|    1|          0|
    |icmp_ln54_1_reg_3237                     |  64|  32|    1|          0|
    |prod1_1_1_mid1_reg_3732                  |  64|  32|   32|          0|
    |prod1_3_1_1_mid1_reg_3738                |  64|  32|   32|          0|
    |reg_1555                                 |  64|  32|   32|          0|
    |reg_1647                                 |  64|  32|   32|          0|
    |select_ln30_3_reg_3100                   |  64|  32|    1|          0|
    |select_ln30_4_reg_3114                   |  64|  32|    1|          0|
    |tmp_28_reg_3048                          |  64|  32|    1|          0|
    |tmp_32_reg_3086                          |  64|  32|   11|          5|
    |zext_ln43_7_reg_3201                     |  64|  32|   64|         52|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |6615| 736| 5887|        535|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     Kernel64x64    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     Kernel64x64    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     Kernel64x64    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     Kernel64x64    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     Kernel64x64    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     Kernel64x64    | return value |
|array_buffer_0_0_address0    | out |   10|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_ce0         | out |    1|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_we0         | out |    1|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_d0          | out |   32|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_q0          |  in |   32|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_address1    | out |   10|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_ce1         | out |    1|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_0_q1          |  in |   32|  ap_memory |  array_buffer_0_0  |     array    |
|array_buffer_0_1_address0    | out |   10|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_ce0         | out |    1|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_we0         | out |    1|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_d0          | out |   32|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_q0          |  in |   32|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_address1    | out |   10|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_ce1         | out |    1|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_0_1_q1          |  in |   32|  ap_memory |  array_buffer_0_1  |     array    |
|array_buffer_1_0_address0    | out |   10|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_ce0         | out |    1|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_q0          |  in |   32|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_address1    | out |   10|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_ce1         | out |    1|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_we1         | out |    1|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_d1          | out |   32|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_0_q1          |  in |   32|  ap_memory |  array_buffer_1_0  |     array    |
|array_buffer_1_1_address0    | out |   10|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_ce0         | out |    1|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_q0          |  in |   32|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_address1    | out |   10|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_ce1         | out |    1|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_we1         | out |    1|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_d1          | out |   32|  ap_memory |  array_buffer_1_1  |     array    |
|array_buffer_1_1_q1          |  in |   32|  ap_memory |  array_buffer_1_1  |     array    |
|bondary_n_buffer_0_address0  | out |    5|  ap_memory | bondary_n_buffer_0 |     array    |
|bondary_n_buffer_0_ce0       | out |    1|  ap_memory | bondary_n_buffer_0 |     array    |
|bondary_n_buffer_0_q0        |  in |   32|  ap_memory | bondary_n_buffer_0 |     array    |
|bondary_n_buffer_1_address0  | out |    5|  ap_memory | bondary_n_buffer_1 |     array    |
|bondary_n_buffer_1_ce0       | out |    1|  ap_memory | bondary_n_buffer_1 |     array    |
|bondary_n_buffer_1_q0        |  in |   32|  ap_memory | bondary_n_buffer_1 |     array    |
|bondary_s_buffer_0_address0  | out |    5|  ap_memory | bondary_s_buffer_0 |     array    |
|bondary_s_buffer_0_ce0       | out |    1|  ap_memory | bondary_s_buffer_0 |     array    |
|bondary_s_buffer_0_q0        |  in |   32|  ap_memory | bondary_s_buffer_0 |     array    |
|bondary_s_buffer_1_address0  | out |    5|  ap_memory | bondary_s_buffer_1 |     array    |
|bondary_s_buffer_1_ce0       | out |    1|  ap_memory | bondary_s_buffer_1 |     array    |
|bondary_s_buffer_1_q0        |  in |   32|  ap_memory | bondary_s_buffer_1 |     array    |
|bondary_w_buffer_0_address0  | out |    5|  ap_memory | bondary_w_buffer_0 |     array    |
|bondary_w_buffer_0_ce0       | out |    1|  ap_memory | bondary_w_buffer_0 |     array    |
|bondary_w_buffer_0_q0        |  in |   32|  ap_memory | bondary_w_buffer_0 |     array    |
|bondary_w_buffer_0_address1  | out |    5|  ap_memory | bondary_w_buffer_0 |     array    |
|bondary_w_buffer_0_ce1       | out |    1|  ap_memory | bondary_w_buffer_0 |     array    |
|bondary_w_buffer_0_q1        |  in |   32|  ap_memory | bondary_w_buffer_0 |     array    |
|bondary_w_buffer_1_address0  | out |    5|  ap_memory | bondary_w_buffer_1 |     array    |
|bondary_w_buffer_1_ce0       | out |    1|  ap_memory | bondary_w_buffer_1 |     array    |
|bondary_w_buffer_1_q0        |  in |   32|  ap_memory | bondary_w_buffer_1 |     array    |
|bondary_w_buffer_1_address1  | out |    5|  ap_memory | bondary_w_buffer_1 |     array    |
|bondary_w_buffer_1_ce1       | out |    1|  ap_memory | bondary_w_buffer_1 |     array    |
|bondary_w_buffer_1_q1        |  in |   32|  ap_memory | bondary_w_buffer_1 |     array    |
|bondary_e_buffer_0_address0  | out |    5|  ap_memory | bondary_e_buffer_0 |     array    |
|bondary_e_buffer_0_ce0       | out |    1|  ap_memory | bondary_e_buffer_0 |     array    |
|bondary_e_buffer_0_q0        |  in |   32|  ap_memory | bondary_e_buffer_0 |     array    |
|bondary_e_buffer_0_address1  | out |    5|  ap_memory | bondary_e_buffer_0 |     array    |
|bondary_e_buffer_0_ce1       | out |    1|  ap_memory | bondary_e_buffer_0 |     array    |
|bondary_e_buffer_0_q1        |  in |   32|  ap_memory | bondary_e_buffer_0 |     array    |
|bondary_e_buffer_1_address0  | out |    5|  ap_memory | bondary_e_buffer_1 |     array    |
|bondary_e_buffer_1_ce0       | out |    1|  ap_memory | bondary_e_buffer_1 |     array    |
|bondary_e_buffer_1_q0        |  in |   32|  ap_memory | bondary_e_buffer_1 |     array    |
|bondary_e_buffer_1_address1  | out |    5|  ap_memory | bondary_e_buffer_1 |     array    |
|bondary_e_buffer_1_ce1       | out |    1|  ap_memory | bondary_e_buffer_1 |     array    |
|bondary_e_buffer_1_q1        |  in |   32|  ap_memory | bondary_e_buffer_1 |     array    |
|coef_tij                     |  in |   32|   ap_none  |      coef_tij      |    scalar    |
|coef_ti                      |  in |   32|   ap_none  |       coef_ti      |    scalar    |
|coef_tj                      |  in |   32|   ap_none  |       coef_tj      |    scalar    |
|iter                         |  in |   32|   ap_none  |        iter        |    scalar    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

