Version 3.2 HI-TECH Software Intermediate Code
"315 parser/../mcc_generated_files/LoRaWAN/lorawan_private.h
[c E7586 0 1 2 3 4 5 6 .. ]
[n E7586 . MAC_NOT_OK MAC_OK RADIO_NOT_OK RADIO_OK INVALID_BUFFER_LEN MAC_REJOIN_NEEDED MCAST_RE_KEYING_NEEDED  ]
[v F7635 `(v ~T0 @X0 0 tf3`*uc`uc`E7586 ]
[v F7640 `(v ~T0 @X0 0 tf1`uc ]
"144 parser/../mcc_generated_files/LoRaWAN/lorawan.h
[s S865 `*F7635 1 `*F7640 1 ]
[n S865 . RxAppData RxJoinResponse ]
"79 parser/parser_system.c
[c E8332 0 1 2 3 .. ]
[n E8332 . PM_DIGOUT PM_DIGIN PM_ANAIN PM_SFUN  ]
"41 parser/parser_tsp.h
[v _Parser_RxClearBuffer `(v ~T0 @X0 0 ef ]
"48
[v _Parser_TxAddReply `(v ~T0 @X0 0 ef2`*uc`ui ]
"103 parser/parser_system.c
[c E7189 0 1 2 3 .. ]
[n E7189 . OK_STATUS_IDX INVALID_PARAM_IDX ERR_STATUS_IDX BUSY_STATUS_IDX  ]
"56 C:\Program Files (x86)\Microchip\xc8\v1.45\include\string.h
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"72 parser/parser_private.h
[s S853 `*uc 1 `*uc 1 `*uc 1 `*uc 1 ]
[n S853 parserCmdInfo_tag pParam1 pParam2 pParam3 pReplyCmd ]
"58 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdlib.h
[v _strtol `(l ~T0 @X0 0 ef3`*Cuc`**uc`i ]
"53 parser/parser_utils.h
[v _Validate_UintDecAsciiValue `(uc ~T0 @X0 0 ef3`*v`uc`ul ]
"106 parser/../system/system_low_power.h
[v _SysSleepStart `(v ~T0 @X0 0 ef1`ul ]
"217 parser/../mcc_generated_files/memory.h
[v _FLASH_EraseBlock `(v ~T0 @X0 0 ef1`ul ]
[v F6949 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v __delay `JF6949 ~T0 @X0 0 e ]
[p i __delay ]
"248 parser/../mcc_generated_files/memory.h
[v _DATAEE_WriteByte `(v ~T0 @X0 0 ef2`ui`uc ]
"47 parser/parser_utils.h
[v _Validate_HexValue `(uc ~T0 @X0 0 ef1`*v ]
"45 C:\Program Files (x86)\Microchip\xc8\v1.45\include\string.h
[v _strcmp `(i ~T0 @X0 0 ef2`*Cuc`*Cuc ]
"61 parser/../system/system.h
[v _nvm_write `(v ~T0 @X0 0 ef2`ui`uc ]
"60
[v _nvm_read `(uc ~T0 @X0 0 ef1`ui ]
"96 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdlib.h
[v _utoa `(*uc ~T0 @X0 0 ef3`*uc`ui`i ]
"56 parser/parser_utils.h
[v _Pin_Index `(c ~T0 @X0 0 ef1`*uc ]
"56 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18lf46k22.h
[s S2 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2 . ANSA0 ANSA1 ANSA2 ANSA3 . ANSA5 ]
"55
[u S1 `S2 1 ]
[n S1 . . ]
"65
[v _ANSELAbits `VS1 ~T0 @X0 0 e@3896 ]
"8069
[s S390 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S390 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"8079
[s S391 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S391 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"8068
[u S389 `S390 1 `S391 1 ]
[n S389 . . . ]
"8090
[v _TRISAbits `VS389 ~T0 @X0 0 e@3986 ]
"264
[s S10 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S10 . ANSE0 ANSE1 ANSE2 ]
"263
[u S9 `S10 1 ]
[n S9 . . ]
"270
[v _ANSELEbits `VS9 ~T0 @X0 0 e@3900 ]
"8957
[s S414 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S414 . TRISE0 TRISE1 TRISE2 . WPUE3 ]
"8964
[s S415 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S415 . RE0 RE1 RE2 ]
"8956
[u S413 `S414 1 `S415 1 ]
[n S413 . . . ]
"8970
[v _TRISEbits `VS413 ~T0 @X0 0 e@3990 ]
"202
[s S8 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S8 . ANSD0 ANSD1 ANSD2 ANSD3 ANSD4 ANSD5 ANSD6 ANSD7 ]
"201
[u S7 `S8 1 ]
[n S7 . . ]
"213
[v _ANSELDbits `VS7 ~T0 @X0 0 e@3899 ]
"8735
[s S408 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S408 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"8745
[s S409 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S409 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"8734
[u S407 `S408 1 `S409 1 ]
[n S407 . . . ]
"8756
[v _TRISDbits `VS407 ~T0 @X0 0 e@3989 ]
"151
[s S6 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S6 . . ANSC2 ANSC3 ANSC4 ANSC5 ANSC6 ANSC7 ]
"150
[u S5 `S6 1 ]
[n S5 . . ]
"161
[v _ANSELCbits `VS5 ~T0 @X0 0 e@3898 ]
"8513
[s S402 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S402 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"8523
[s S403 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S403 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"8512
[u S401 `S402 1 `S403 1 ]
[n S401 . . . ]
"8534
[v _TRISCbits `VS401 ~T0 @X0 0 e@3988 ]
"8291
[s S396 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S396 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"8301
[s S397 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S397 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"8290
[u S395 `S396 1 `S397 1 ]
[n S395 . . . ]
"8312
[v _TRISBbits `VS395 ~T0 @X0 0 e@3987 ]
"55 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdlib.h
[v _atoi `(i ~T0 @X0 0 ef1`*Cuc ]
"7564 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18lf46k22.h
[s S375 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S375 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"7574
[s S376 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S376 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 LA7 ]
"7563
[u S374 `S375 1 `S376 1 ]
[n S374 . . . ]
"7585
[v _LATAbits `VS374 ~T0 @X0 0 e@3977 ]
"8012
[s S387 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S387 . LATE0 LATE1 LATE2 ]
"8017
[s S388 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S388 . LE0 LE1 LE2 ]
"8011
[u S386 `S387 1 `S388 1 ]
[n S386 . . . ]
"8023
[v _LATEbits `VS386 ~T0 @X0 0 e@3981 ]
"7900
[s S384 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S384 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"7910
[s S385 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S385 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"7899
[u S383 `S384 1 `S385 1 ]
[n S383 . . . ]
"7921
[v _LATDbits `VS383 ~T0 @X0 0 e@3980 ]
"7788
[s S381 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S381 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"7798
[s S382 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S382 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"7787
[u S380 `S381 1 `S382 1 ]
[n S380 . . . ]
"7809
[v _LATCbits `VS380 ~T0 @X0 0 e@3979 ]
"7676
[s S378 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S378 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"7686
[s S379 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S379 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"7675
[u S377 `S378 1 `S379 1 ]
[n S377 . . . ]
"7697
[v _LATBbits `VS377 ~T0 @X0 0 e@3978 ]
"6284
[s S327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S327 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"6294
[s S328 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S328 . AN0 AN1 AN2 AN3 . AN4 ]
"6302
[s S329 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S329 . C12IN0M C12IN1M C2INP C1INP C1OUT C2OUT ]
"6310
[s S330 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S330 . C12IN0N C12IN1N VREFM VREFP T0CKI SS ]
"6318
[s S331 :5 `uc 1 :1 `uc 1 ]
[n S331 . . NOT_SS ]
"6322
[s S332 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S332 . . VREFN . SRQ nSS ]
"6329
[s S333 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S333 . . CVREF . LVDIN ]
"6335
[s S334 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S334 . . DACOUT . HLVDIN ]
"6341
[s S335 :5 `uc 1 :1 `uc 1 ]
[n S335 . . SS1 ]
"6345
[s S336 :5 `uc 1 :1 `uc 1 ]
[n S336 . . NOT_SS1 ]
"6349
[s S337 :5 `uc 1 :1 `uc 1 ]
[n S337 . . nSS1 ]
"6353
[s S338 :5 `uc 1 :1 `uc 1 ]
[n S338 . . SRNQ ]
"6357
[s S339 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S339 . ULPWUIN . RJPU ]
"6283
[u S326 `S327 1 `S328 1 `S329 1 `S330 1 `S331 1 `S332 1 `S333 1 `S334 1 `S335 1 `S336 1 `S337 1 `S338 1 `S339 1 ]
[n S326 . . . . . . . . . . . . . . ]
"6363
[v _PORTAbits `VS326 ~T0 @X0 0 e@3968 ]
"7389
[s S366 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S366 . RE0 RE1 RE2 RE3 ]
"7395
[s S367 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S367 . AN5 AN6 AN7 MCLR ]
"7401
[s S368 :3 `uc 1 :1 `uc 1 ]
[n S368 . . NOT_MCLR ]
"7405
[s S369 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S369 . P3A P3B CCP5 nMCLR ]
"7411
[s S370 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S370 . CCP3 . VPP ]
"7416
[s S371 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S371 . PD2 PC2 CCP10 CCP9E ]
"7422
[s S372 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S372 . RDE WRE CS PC3E ]
"7428
[s S373 :2 `uc 1 :1 `uc 1 ]
[n S373 . . PB2 ]
"7388
[u S365 `S366 1 `S367 1 `S368 1 `S369 1 `S370 1 `S371 1 `S372 1 `S373 1 ]
[n S365 . . . . . . . . . ]
"7433
[v _PORTEbits `VS365 ~T0 @X0 0 e@3972 ]
"7146
[s S358 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S358 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"7156
[s S359 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S359 . . P2B P2C P2D P1B P1C P1D ]
"7165
[s S360 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S360 . . CCP4 . TX2 RX2 ]
"7172
[s S361 :3 `uc 1 :1 `uc 1 ]
[n S361 . . NOT_SS2 ]
"7176
[s S362 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . SCK2 SDI2 . nSS2 SDO2 . CK2 DT2 ]
"7186
[s S363 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S363 . SCL2 SDA2 . SS2 ]
"7192
[s S364 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S364 . AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 ]
"7145
[u S357 `S358 1 `S359 1 `S360 1 `S361 1 `S362 1 `S363 1 `S364 1 ]
[n S357 . . . . . . . . ]
"7203
[v _PORTDbits `VS357 ~T0 @X0 0 e@3971 ]
"6839
[s S350 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S350 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"6849
[s S351 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S351 . T1OSO T1OSI T5CKI SCK SDI SDO TX RX ]
"6859
[s S352 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S352 . P2B P2A P1A SCL SDA . CK DT ]
"6869
[s S353 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S353 . T1CKI CCP2 CCP1 SCK1 SDI1 SDO1 TX1 RX1 ]
"6879
[s S354 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S354 . T3CKI . CTPLS SCL1 SDA1 . CK1 DT1 ]
"6889
[s S355 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S355 . T3G . AN14 AN15 AN16 AN17 AN18 AN19 ]
"6899
[s S356 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S356 . . PA2 PA1 ]
"6838
[u S349 `S350 1 `S351 1 `S352 1 `S353 1 `S354 1 `S355 1 `S356 1 ]
[n S349 . . . . . . . . ]
"6905
[v _PORTCbits `VS349 ~T0 @X0 0 e@3970 ]
"6569
[s S341 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S341 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"6579
[s S342 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S342 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"6589
[s S343 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S343 . AN12 AN10 AN8 AN9 AN11 AN13 PGC PGD ]
"6599
[s S344 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S344 . FLT0 C12IN3M . C12IN2M T5G T1G ]
"6607
[s S345 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S345 . SRI C12IN3N . C12IN2N . CCP3 ]
"6615
[s S346 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S346 . . CTED1 CTED2 . T3CKI ]
"6622
[s S347 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S347 . . P2A . P3A ]
"6628
[s S348 :3 `uc 1 :1 `uc 1 ]
[n S348 . . CCP2_PA2 ]
"6568
[u S340 `S341 1 `S342 1 `S343 1 `S344 1 `S345 1 `S346 1 `S347 1 `S348 1 ]
[n S340 . . . . . . . . . ]
"6633
[v _PORTBbits `VS340 ~T0 @X0 0 e@3969 ]
"55 parser/../system/system.h
[v _System_GetAnalogReading `(ui ~T0 @X0 0 ef1`uc ]
"80 parser/parser.h
[v _Parser_GetSwVersion `(v ~T0 @X0 0 ef1`*uc ]
"17442 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18lf46k22.h
[v _ADCMD `Vb ~T0 @X0 0 e@31208 ]
"134 parser/../mcc_generated_files/adc.h
[v _ADC_Initialize `(v ~T0 @X0 0 ef ]
"92 parser/../mcc_generated_files/fvr.h
[v _FVR_Initialize `(v ~T0 @X0 0 ef ]
"126
[v _FVR_IsOutputReady `(uc ~T0 @X0 0 ef ]
"885 parser/parser_system.c
[c E7444 29 30 31 .. ]
[n E7444 . channel_CTMU channel_DAC channel_FVRBuf2  ]
"286 parser/../mcc_generated_files/adc.h
[v _ADC_GetConversion `(ui ~T0 @X0 0 ef1`E7444 ]
"63 parser/../system/system.h
[v _FVR_DeInitialize `(v ~T0 @X0 0 ef ]
"54
[v _System_GetExternalEui `(v ~T0 @X0 0 ef1`*uc ]
"51 parser/parser_utils.h
[v _Parser_IntArrayToHexAscii `(v ~T0 @X0 0 ef3`uc`*uc`*uc ]
"1345 parser/../mcc_generated_files/LoRaWAN/lorawan.h
[v _LORAWAN_SetABDTimeout `(v ~T0 @X0 0 ef1`ul ]
"1346
[v _LORAWAN_GetABDTimeout `(ul ~T0 @X0 0 ef ]
"102 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdlib.h
[v _ultoa `(*uc ~T0 @X0 0 ef3`*uc`ul`i ]
"946 parser/parser_system.c
[c E8326 0 1 2 .. ]
[n E8326 . SYS_STATUS_OK SYS_STATUS_INVALID SYS_STATUS_ERR  ]
"49 parser/parser_utils.h
[v _Parser_HexAsciiToInt `(uc ~T0 @X0 0 ef3`ui`*uc`*uc ]
"378 parser/../mcc_generated_files/LoRaWAN/lorawan_private.h
[v _ExecuteLinkAdr `(*uc ~T0 @X0 0 ef2`*uc`*uc ]
"954 parser/parser_system.c
[c E7570 0 1 2 3 4 5 6 7 8 9 10 11 12 13 .. ]
[n E7570 . OK NETWORK_NOT_JOINED MAC_STATE_NOT_READY_FOR_TRANSMISSION INVALID_PARAMETER KEYS_NOT_INITIALIZED SILENT_IMMEDIATELY_ACTIVE FRAME_COUNTER_ERROR_REJOIN_NEEDED INVALID_BUFFER_LENGTH MAC_PAUSED NO_CHANNELS_FOUND MAC_CMD_SENT INVALID_CLASS MCAST_PARAM_ERROR MCAST_MSG_ERROR  ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18lf46k22.h: 50: extern volatile unsigned char ANSELA @ 0xF38;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18lf46k22.h
[; ;pic18lf46k22.h: 52: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18lf46k22.h: 55: typedef union {
[; ;pic18lf46k22.h: 56: struct {
[; ;pic18lf46k22.h: 57: unsigned ANSA0 :1;
[; ;pic18lf46k22.h: 58: unsigned ANSA1 :1;
[; ;pic18lf46k22.h: 59: unsigned ANSA2 :1;
[; ;pic18lf46k22.h: 60: unsigned ANSA3 :1;
[; ;pic18lf46k22.h: 61: unsigned :1;
[; ;pic18lf46k22.h: 62: unsigned ANSA5 :1;
[; ;pic18lf46k22.h: 63: };
[; ;pic18lf46k22.h: 64: } ANSELAbits_t;
[; ;pic18lf46k22.h: 65: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18lf46k22.h: 95: extern volatile unsigned char ANSELB @ 0xF39;
"97
[; ;pic18lf46k22.h: 97: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18lf46k22.h: 100: typedef union {
[; ;pic18lf46k22.h: 101: struct {
[; ;pic18lf46k22.h: 102: unsigned ANSB0 :1;
[; ;pic18lf46k22.h: 103: unsigned ANSB1 :1;
[; ;pic18lf46k22.h: 104: unsigned ANSB2 :1;
[; ;pic18lf46k22.h: 105: unsigned ANSB3 :1;
[; ;pic18lf46k22.h: 106: unsigned ANSB4 :1;
[; ;pic18lf46k22.h: 107: unsigned ANSB5 :1;
[; ;pic18lf46k22.h: 108: };
[; ;pic18lf46k22.h: 109: } ANSELBbits_t;
[; ;pic18lf46k22.h: 110: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18lf46k22.h: 145: extern volatile unsigned char ANSELC @ 0xF3A;
"147
[; ;pic18lf46k22.h: 147: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18lf46k22.h: 150: typedef union {
[; ;pic18lf46k22.h: 151: struct {
[; ;pic18lf46k22.h: 152: unsigned :2;
[; ;pic18lf46k22.h: 153: unsigned ANSC2 :1;
[; ;pic18lf46k22.h: 154: unsigned ANSC3 :1;
[; ;pic18lf46k22.h: 155: unsigned ANSC4 :1;
[; ;pic18lf46k22.h: 156: unsigned ANSC5 :1;
[; ;pic18lf46k22.h: 157: unsigned ANSC6 :1;
[; ;pic18lf46k22.h: 158: unsigned ANSC7 :1;
[; ;pic18lf46k22.h: 159: };
[; ;pic18lf46k22.h: 160: } ANSELCbits_t;
[; ;pic18lf46k22.h: 161: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18lf46k22.h: 196: extern volatile unsigned char ANSELD @ 0xF3B;
"198
[; ;pic18lf46k22.h: 198: asm("ANSELD equ 0F3Bh");
[; <" ANSELD equ 0F3Bh ;# ">
[; ;pic18lf46k22.h: 201: typedef union {
[; ;pic18lf46k22.h: 202: struct {
[; ;pic18lf46k22.h: 203: unsigned ANSD0 :1;
[; ;pic18lf46k22.h: 204: unsigned ANSD1 :1;
[; ;pic18lf46k22.h: 205: unsigned ANSD2 :1;
[; ;pic18lf46k22.h: 206: unsigned ANSD3 :1;
[; ;pic18lf46k22.h: 207: unsigned ANSD4 :1;
[; ;pic18lf46k22.h: 208: unsigned ANSD5 :1;
[; ;pic18lf46k22.h: 209: unsigned ANSD6 :1;
[; ;pic18lf46k22.h: 210: unsigned ANSD7 :1;
[; ;pic18lf46k22.h: 211: };
[; ;pic18lf46k22.h: 212: } ANSELDbits_t;
[; ;pic18lf46k22.h: 213: extern volatile ANSELDbits_t ANSELDbits @ 0xF3B;
[; ;pic18lf46k22.h: 258: extern volatile unsigned char ANSELE @ 0xF3C;
"260
[; ;pic18lf46k22.h: 260: asm("ANSELE equ 0F3Ch");
[; <" ANSELE equ 0F3Ch ;# ">
[; ;pic18lf46k22.h: 263: typedef union {
[; ;pic18lf46k22.h: 264: struct {
[; ;pic18lf46k22.h: 265: unsigned ANSE0 :1;
[; ;pic18lf46k22.h: 266: unsigned ANSE1 :1;
[; ;pic18lf46k22.h: 267: unsigned ANSE2 :1;
[; ;pic18lf46k22.h: 268: };
[; ;pic18lf46k22.h: 269: } ANSELEbits_t;
[; ;pic18lf46k22.h: 270: extern volatile ANSELEbits_t ANSELEbits @ 0xF3C;
[; ;pic18lf46k22.h: 290: extern volatile unsigned char PMD2 @ 0xF3D;
"292
[; ;pic18lf46k22.h: 292: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18lf46k22.h: 295: typedef union {
[; ;pic18lf46k22.h: 296: struct {
[; ;pic18lf46k22.h: 297: unsigned ADCMD :1;
[; ;pic18lf46k22.h: 298: unsigned CMP1MD :1;
[; ;pic18lf46k22.h: 299: unsigned CMP2MD :1;
[; ;pic18lf46k22.h: 300: unsigned CTMUMD :1;
[; ;pic18lf46k22.h: 301: };
[; ;pic18lf46k22.h: 302: } PMD2bits_t;
[; ;pic18lf46k22.h: 303: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18lf46k22.h: 328: extern volatile unsigned char PMD1 @ 0xF3E;
"330
[; ;pic18lf46k22.h: 330: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18lf46k22.h: 333: typedef union {
[; ;pic18lf46k22.h: 334: struct {
[; ;pic18lf46k22.h: 335: unsigned CCP1MD :1;
[; ;pic18lf46k22.h: 336: unsigned CCP2MD :1;
[; ;pic18lf46k22.h: 337: unsigned CCP3MD :1;
[; ;pic18lf46k22.h: 338: unsigned CCP4MD :1;
[; ;pic18lf46k22.h: 339: unsigned CCP5MD :1;
[; ;pic18lf46k22.h: 340: unsigned :1;
[; ;pic18lf46k22.h: 341: unsigned MSSP1MD :1;
[; ;pic18lf46k22.h: 342: unsigned MSSP2MD :1;
[; ;pic18lf46k22.h: 343: };
[; ;pic18lf46k22.h: 344: struct {
[; ;pic18lf46k22.h: 345: unsigned EMBMD :1;
[; ;pic18lf46k22.h: 346: };
[; ;pic18lf46k22.h: 347: } PMD1bits_t;
[; ;pic18lf46k22.h: 348: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18lf46k22.h: 393: extern volatile unsigned char PMD0 @ 0xF3F;
"395
[; ;pic18lf46k22.h: 395: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18lf46k22.h: 398: typedef union {
[; ;pic18lf46k22.h: 399: struct {
[; ;pic18lf46k22.h: 400: unsigned TMR1MD :1;
[; ;pic18lf46k22.h: 401: unsigned TMR2MD :1;
[; ;pic18lf46k22.h: 402: unsigned TMR3MD :1;
[; ;pic18lf46k22.h: 403: unsigned TMR4MD :1;
[; ;pic18lf46k22.h: 404: unsigned TMR5MD :1;
[; ;pic18lf46k22.h: 405: unsigned TMR6MD :1;
[; ;pic18lf46k22.h: 406: unsigned UART1MD :1;
[; ;pic18lf46k22.h: 407: unsigned UART2MD :1;
[; ;pic18lf46k22.h: 408: };
[; ;pic18lf46k22.h: 409: struct {
[; ;pic18lf46k22.h: 410: unsigned :1;
[; ;pic18lf46k22.h: 411: unsigned SPI1MD :1;
[; ;pic18lf46k22.h: 412: unsigned SPI2MD :1;
[; ;pic18lf46k22.h: 413: };
[; ;pic18lf46k22.h: 414: } PMD0bits_t;
[; ;pic18lf46k22.h: 415: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18lf46k22.h: 470: extern volatile unsigned char VREFCON2 @ 0xF40;
"472
[; ;pic18lf46k22.h: 472: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18lf46k22.h: 475: extern volatile unsigned char DACCON1 @ 0xF40;
"477
[; ;pic18lf46k22.h: 477: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18lf46k22.h: 480: typedef union {
[; ;pic18lf46k22.h: 481: struct {
[; ;pic18lf46k22.h: 482: unsigned DACR :5;
[; ;pic18lf46k22.h: 483: };
[; ;pic18lf46k22.h: 484: struct {
[; ;pic18lf46k22.h: 485: unsigned DACR0 :1;
[; ;pic18lf46k22.h: 486: unsigned DACR1 :1;
[; ;pic18lf46k22.h: 487: unsigned DACR2 :1;
[; ;pic18lf46k22.h: 488: unsigned DACR3 :1;
[; ;pic18lf46k22.h: 489: unsigned DACR4 :1;
[; ;pic18lf46k22.h: 490: };
[; ;pic18lf46k22.h: 491: } VREFCON2bits_t;
[; ;pic18lf46k22.h: 492: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18lf46k22.h: 525: typedef union {
[; ;pic18lf46k22.h: 526: struct {
[; ;pic18lf46k22.h: 527: unsigned DACR :5;
[; ;pic18lf46k22.h: 528: };
[; ;pic18lf46k22.h: 529: struct {
[; ;pic18lf46k22.h: 530: unsigned DACR0 :1;
[; ;pic18lf46k22.h: 531: unsigned DACR1 :1;
[; ;pic18lf46k22.h: 532: unsigned DACR2 :1;
[; ;pic18lf46k22.h: 533: unsigned DACR3 :1;
[; ;pic18lf46k22.h: 534: unsigned DACR4 :1;
[; ;pic18lf46k22.h: 535: };
[; ;pic18lf46k22.h: 536: } DACCON1bits_t;
[; ;pic18lf46k22.h: 537: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18lf46k22.h: 572: extern volatile unsigned char VREFCON1 @ 0xF41;
"574
[; ;pic18lf46k22.h: 574: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18lf46k22.h: 577: extern volatile unsigned char DACCON0 @ 0xF41;
"579
[; ;pic18lf46k22.h: 579: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18lf46k22.h: 582: typedef union {
[; ;pic18lf46k22.h: 583: struct {
[; ;pic18lf46k22.h: 584: unsigned DACNSS :1;
[; ;pic18lf46k22.h: 585: unsigned :1;
[; ;pic18lf46k22.h: 586: unsigned DACPSS :2;
[; ;pic18lf46k22.h: 587: unsigned :1;
[; ;pic18lf46k22.h: 588: unsigned DACOE :1;
[; ;pic18lf46k22.h: 589: unsigned DACLPS :1;
[; ;pic18lf46k22.h: 590: unsigned DACEN :1;
[; ;pic18lf46k22.h: 591: };
[; ;pic18lf46k22.h: 592: struct {
[; ;pic18lf46k22.h: 593: unsigned :2;
[; ;pic18lf46k22.h: 594: unsigned DACPSS0 :1;
[; ;pic18lf46k22.h: 595: unsigned DACPSS1 :1;
[; ;pic18lf46k22.h: 596: };
[; ;pic18lf46k22.h: 597: } VREFCON1bits_t;
[; ;pic18lf46k22.h: 598: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18lf46k22.h: 636: typedef union {
[; ;pic18lf46k22.h: 637: struct {
[; ;pic18lf46k22.h: 638: unsigned DACNSS :1;
[; ;pic18lf46k22.h: 639: unsigned :1;
[; ;pic18lf46k22.h: 640: unsigned DACPSS :2;
[; ;pic18lf46k22.h: 641: unsigned :1;
[; ;pic18lf46k22.h: 642: unsigned DACOE :1;
[; ;pic18lf46k22.h: 643: unsigned DACLPS :1;
[; ;pic18lf46k22.h: 644: unsigned DACEN :1;
[; ;pic18lf46k22.h: 645: };
[; ;pic18lf46k22.h: 646: struct {
[; ;pic18lf46k22.h: 647: unsigned :2;
[; ;pic18lf46k22.h: 648: unsigned DACPSS0 :1;
[; ;pic18lf46k22.h: 649: unsigned DACPSS1 :1;
[; ;pic18lf46k22.h: 650: };
[; ;pic18lf46k22.h: 651: } DACCON0bits_t;
[; ;pic18lf46k22.h: 652: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18lf46k22.h: 692: extern volatile unsigned char VREFCON0 @ 0xF42;
"694
[; ;pic18lf46k22.h: 694: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18lf46k22.h: 697: extern volatile unsigned char FVRCON @ 0xF42;
"699
[; ;pic18lf46k22.h: 699: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18lf46k22.h: 702: typedef union {
[; ;pic18lf46k22.h: 703: struct {
[; ;pic18lf46k22.h: 704: unsigned :4;
[; ;pic18lf46k22.h: 705: unsigned FVRS :2;
[; ;pic18lf46k22.h: 706: unsigned FVRST :1;
[; ;pic18lf46k22.h: 707: unsigned FVREN :1;
[; ;pic18lf46k22.h: 708: };
[; ;pic18lf46k22.h: 709: struct {
[; ;pic18lf46k22.h: 710: unsigned :4;
[; ;pic18lf46k22.h: 711: unsigned FVRS0 :1;
[; ;pic18lf46k22.h: 712: unsigned FVRS1 :1;
[; ;pic18lf46k22.h: 713: };
[; ;pic18lf46k22.h: 714: } VREFCON0bits_t;
[; ;pic18lf46k22.h: 715: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18lf46k22.h: 743: typedef union {
[; ;pic18lf46k22.h: 744: struct {
[; ;pic18lf46k22.h: 745: unsigned :4;
[; ;pic18lf46k22.h: 746: unsigned FVRS :2;
[; ;pic18lf46k22.h: 747: unsigned FVRST :1;
[; ;pic18lf46k22.h: 748: unsigned FVREN :1;
[; ;pic18lf46k22.h: 749: };
[; ;pic18lf46k22.h: 750: struct {
[; ;pic18lf46k22.h: 751: unsigned :4;
[; ;pic18lf46k22.h: 752: unsigned FVRS0 :1;
[; ;pic18lf46k22.h: 753: unsigned FVRS1 :1;
[; ;pic18lf46k22.h: 754: };
[; ;pic18lf46k22.h: 755: } FVRCONbits_t;
[; ;pic18lf46k22.h: 756: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18lf46k22.h: 786: extern volatile unsigned char CTMUICON @ 0xF43;
"788
[; ;pic18lf46k22.h: 788: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18lf46k22.h: 791: extern volatile unsigned char CTMUICONH @ 0xF43;
"793
[; ;pic18lf46k22.h: 793: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18lf46k22.h: 796: typedef union {
[; ;pic18lf46k22.h: 797: struct {
[; ;pic18lf46k22.h: 798: unsigned IRNG :2;
[; ;pic18lf46k22.h: 799: unsigned ITRIM :6;
[; ;pic18lf46k22.h: 800: };
[; ;pic18lf46k22.h: 801: struct {
[; ;pic18lf46k22.h: 802: unsigned IRNG0 :1;
[; ;pic18lf46k22.h: 803: unsigned IRNG1 :1;
[; ;pic18lf46k22.h: 804: unsigned ITRIM0 :1;
[; ;pic18lf46k22.h: 805: unsigned ITRIM1 :1;
[; ;pic18lf46k22.h: 806: unsigned ITRIM2 :1;
[; ;pic18lf46k22.h: 807: unsigned ITRIM3 :1;
[; ;pic18lf46k22.h: 808: unsigned ITRIM4 :1;
[; ;pic18lf46k22.h: 809: unsigned ITRIM5 :1;
[; ;pic18lf46k22.h: 810: };
[; ;pic18lf46k22.h: 811: } CTMUICONbits_t;
[; ;pic18lf46k22.h: 812: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18lf46k22.h: 865: typedef union {
[; ;pic18lf46k22.h: 866: struct {
[; ;pic18lf46k22.h: 867: unsigned IRNG :2;
[; ;pic18lf46k22.h: 868: unsigned ITRIM :6;
[; ;pic18lf46k22.h: 869: };
[; ;pic18lf46k22.h: 870: struct {
[; ;pic18lf46k22.h: 871: unsigned IRNG0 :1;
[; ;pic18lf46k22.h: 872: unsigned IRNG1 :1;
[; ;pic18lf46k22.h: 873: unsigned ITRIM0 :1;
[; ;pic18lf46k22.h: 874: unsigned ITRIM1 :1;
[; ;pic18lf46k22.h: 875: unsigned ITRIM2 :1;
[; ;pic18lf46k22.h: 876: unsigned ITRIM3 :1;
[; ;pic18lf46k22.h: 877: unsigned ITRIM4 :1;
[; ;pic18lf46k22.h: 878: unsigned ITRIM5 :1;
[; ;pic18lf46k22.h: 879: };
[; ;pic18lf46k22.h: 880: } CTMUICONHbits_t;
[; ;pic18lf46k22.h: 881: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18lf46k22.h: 936: extern volatile unsigned char CTMUCONL @ 0xF44;
"938
[; ;pic18lf46k22.h: 938: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18lf46k22.h: 941: extern volatile unsigned char CTMUCON1 @ 0xF44;
"943
[; ;pic18lf46k22.h: 943: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18lf46k22.h: 946: typedef union {
[; ;pic18lf46k22.h: 947: struct {
[; ;pic18lf46k22.h: 948: unsigned EDG1STAT :1;
[; ;pic18lf46k22.h: 949: unsigned EDG2STAT :1;
[; ;pic18lf46k22.h: 950: unsigned EDG1SEL :2;
[; ;pic18lf46k22.h: 951: unsigned EDG1POL :1;
[; ;pic18lf46k22.h: 952: unsigned EDG2SEL :2;
[; ;pic18lf46k22.h: 953: unsigned EDG2POL :1;
[; ;pic18lf46k22.h: 954: };
[; ;pic18lf46k22.h: 955: struct {
[; ;pic18lf46k22.h: 956: unsigned :2;
[; ;pic18lf46k22.h: 957: unsigned EDG1SEL0 :1;
[; ;pic18lf46k22.h: 958: unsigned EDG1SEL1 :1;
[; ;pic18lf46k22.h: 959: unsigned :1;
[; ;pic18lf46k22.h: 960: unsigned EDG2SEL0 :1;
[; ;pic18lf46k22.h: 961: unsigned EDG2SEL1 :1;
[; ;pic18lf46k22.h: 962: };
[; ;pic18lf46k22.h: 963: } CTMUCONLbits_t;
[; ;pic18lf46k22.h: 964: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18lf46k22.h: 1017: typedef union {
[; ;pic18lf46k22.h: 1018: struct {
[; ;pic18lf46k22.h: 1019: unsigned EDG1STAT :1;
[; ;pic18lf46k22.h: 1020: unsigned EDG2STAT :1;
[; ;pic18lf46k22.h: 1021: unsigned EDG1SEL :2;
[; ;pic18lf46k22.h: 1022: unsigned EDG1POL :1;
[; ;pic18lf46k22.h: 1023: unsigned EDG2SEL :2;
[; ;pic18lf46k22.h: 1024: unsigned EDG2POL :1;
[; ;pic18lf46k22.h: 1025: };
[; ;pic18lf46k22.h: 1026: struct {
[; ;pic18lf46k22.h: 1027: unsigned :2;
[; ;pic18lf46k22.h: 1028: unsigned EDG1SEL0 :1;
[; ;pic18lf46k22.h: 1029: unsigned EDG1SEL1 :1;
[; ;pic18lf46k22.h: 1030: unsigned :1;
[; ;pic18lf46k22.h: 1031: unsigned EDG2SEL0 :1;
[; ;pic18lf46k22.h: 1032: unsigned EDG2SEL1 :1;
[; ;pic18lf46k22.h: 1033: };
[; ;pic18lf46k22.h: 1034: } CTMUCON1bits_t;
[; ;pic18lf46k22.h: 1035: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18lf46k22.h: 1090: extern volatile unsigned char CTMUCONH @ 0xF45;
"1092
[; ;pic18lf46k22.h: 1092: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18lf46k22.h: 1095: extern volatile unsigned char CTMUCON0 @ 0xF45;
"1097
[; ;pic18lf46k22.h: 1097: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18lf46k22.h: 1100: typedef union {
[; ;pic18lf46k22.h: 1101: struct {
[; ;pic18lf46k22.h: 1102: unsigned CTTRIG :1;
[; ;pic18lf46k22.h: 1103: unsigned IDISSEN :1;
[; ;pic18lf46k22.h: 1104: unsigned EDGSEQEN :1;
[; ;pic18lf46k22.h: 1105: unsigned EDGEN :1;
[; ;pic18lf46k22.h: 1106: unsigned TGEN :1;
[; ;pic18lf46k22.h: 1107: unsigned CTMUSIDL :1;
[; ;pic18lf46k22.h: 1108: unsigned :1;
[; ;pic18lf46k22.h: 1109: unsigned CTMUEN :1;
[; ;pic18lf46k22.h: 1110: };
[; ;pic18lf46k22.h: 1111: } CTMUCONHbits_t;
[; ;pic18lf46k22.h: 1112: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18lf46k22.h: 1150: typedef union {
[; ;pic18lf46k22.h: 1151: struct {
[; ;pic18lf46k22.h: 1152: unsigned CTTRIG :1;
[; ;pic18lf46k22.h: 1153: unsigned IDISSEN :1;
[; ;pic18lf46k22.h: 1154: unsigned EDGSEQEN :1;
[; ;pic18lf46k22.h: 1155: unsigned EDGEN :1;
[; ;pic18lf46k22.h: 1156: unsigned TGEN :1;
[; ;pic18lf46k22.h: 1157: unsigned CTMUSIDL :1;
[; ;pic18lf46k22.h: 1158: unsigned :1;
[; ;pic18lf46k22.h: 1159: unsigned CTMUEN :1;
[; ;pic18lf46k22.h: 1160: };
[; ;pic18lf46k22.h: 1161: } CTMUCON0bits_t;
[; ;pic18lf46k22.h: 1162: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18lf46k22.h: 1202: extern volatile unsigned char SRCON1 @ 0xF46;
"1204
[; ;pic18lf46k22.h: 1204: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18lf46k22.h: 1207: typedef union {
[; ;pic18lf46k22.h: 1208: struct {
[; ;pic18lf46k22.h: 1209: unsigned SRRC1E :1;
[; ;pic18lf46k22.h: 1210: unsigned SRRC2E :1;
[; ;pic18lf46k22.h: 1211: unsigned SRRCKE :1;
[; ;pic18lf46k22.h: 1212: unsigned SRRPE :1;
[; ;pic18lf46k22.h: 1213: unsigned SRSC1E :1;
[; ;pic18lf46k22.h: 1214: unsigned SRSC2E :1;
[; ;pic18lf46k22.h: 1215: unsigned SRSCKE :1;
[; ;pic18lf46k22.h: 1216: unsigned SRSPE :1;
[; ;pic18lf46k22.h: 1217: };
[; ;pic18lf46k22.h: 1218: } SRCON1bits_t;
[; ;pic18lf46k22.h: 1219: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18lf46k22.h: 1264: extern volatile unsigned char SRCON0 @ 0xF47;
"1266
[; ;pic18lf46k22.h: 1266: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18lf46k22.h: 1269: typedef union {
[; ;pic18lf46k22.h: 1270: struct {
[; ;pic18lf46k22.h: 1271: unsigned SRPR :1;
[; ;pic18lf46k22.h: 1272: unsigned SRPS :1;
[; ;pic18lf46k22.h: 1273: unsigned SRNQEN :1;
[; ;pic18lf46k22.h: 1274: unsigned SRQEN :1;
[; ;pic18lf46k22.h: 1275: unsigned SRCLK :3;
[; ;pic18lf46k22.h: 1276: unsigned SRLEN :1;
[; ;pic18lf46k22.h: 1277: };
[; ;pic18lf46k22.h: 1278: struct {
[; ;pic18lf46k22.h: 1279: unsigned :4;
[; ;pic18lf46k22.h: 1280: unsigned SRCLK0 :1;
[; ;pic18lf46k22.h: 1281: unsigned SRCLK1 :1;
[; ;pic18lf46k22.h: 1282: unsigned SRCLK2 :1;
[; ;pic18lf46k22.h: 1283: };
[; ;pic18lf46k22.h: 1284: } SRCON0bits_t;
[; ;pic18lf46k22.h: 1285: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18lf46k22.h: 1335: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1337
[; ;pic18lf46k22.h: 1337: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18lf46k22.h: 1340: typedef union {
[; ;pic18lf46k22.h: 1341: struct {
[; ;pic18lf46k22.h: 1342: unsigned C4TSEL :2;
[; ;pic18lf46k22.h: 1343: unsigned C5TSEL :2;
[; ;pic18lf46k22.h: 1344: };
[; ;pic18lf46k22.h: 1345: struct {
[; ;pic18lf46k22.h: 1346: unsigned C4TSEL0 :1;
[; ;pic18lf46k22.h: 1347: unsigned C4TSEL1 :1;
[; ;pic18lf46k22.h: 1348: unsigned C5TSEL0 :1;
[; ;pic18lf46k22.h: 1349: unsigned C5TSEL1 :1;
[; ;pic18lf46k22.h: 1350: };
[; ;pic18lf46k22.h: 1351: } CCPTMRS1bits_t;
[; ;pic18lf46k22.h: 1352: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18lf46k22.h: 1387: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1389
[; ;pic18lf46k22.h: 1389: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18lf46k22.h: 1392: typedef union {
[; ;pic18lf46k22.h: 1393: struct {
[; ;pic18lf46k22.h: 1394: unsigned C1TSEL :2;
[; ;pic18lf46k22.h: 1395: unsigned :1;
[; ;pic18lf46k22.h: 1396: unsigned C2TSEL :2;
[; ;pic18lf46k22.h: 1397: unsigned :1;
[; ;pic18lf46k22.h: 1398: unsigned C3TSEL :2;
[; ;pic18lf46k22.h: 1399: };
[; ;pic18lf46k22.h: 1400: struct {
[; ;pic18lf46k22.h: 1401: unsigned C1TSEL0 :1;
[; ;pic18lf46k22.h: 1402: unsigned C1TSEL1 :1;
[; ;pic18lf46k22.h: 1403: unsigned :1;
[; ;pic18lf46k22.h: 1404: unsigned C2TSEL0 :1;
[; ;pic18lf46k22.h: 1405: unsigned C2TSEL1 :1;
[; ;pic18lf46k22.h: 1406: unsigned :1;
[; ;pic18lf46k22.h: 1407: unsigned C3TSEL0 :1;
[; ;pic18lf46k22.h: 1408: unsigned C3TSEL1 :1;
[; ;pic18lf46k22.h: 1409: };
[; ;pic18lf46k22.h: 1410: } CCPTMRS0bits_t;
[; ;pic18lf46k22.h: 1411: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18lf46k22.h: 1461: extern volatile unsigned char T6CON @ 0xF4A;
"1463
[; ;pic18lf46k22.h: 1463: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18lf46k22.h: 1466: typedef union {
[; ;pic18lf46k22.h: 1467: struct {
[; ;pic18lf46k22.h: 1468: unsigned T6CKPS :2;
[; ;pic18lf46k22.h: 1469: unsigned TMR6ON :1;
[; ;pic18lf46k22.h: 1470: unsigned T6OUTPS :4;
[; ;pic18lf46k22.h: 1471: };
[; ;pic18lf46k22.h: 1472: struct {
[; ;pic18lf46k22.h: 1473: unsigned T6CKPS0 :1;
[; ;pic18lf46k22.h: 1474: unsigned T6CKPS1 :1;
[; ;pic18lf46k22.h: 1475: unsigned :1;
[; ;pic18lf46k22.h: 1476: unsigned T6OUTPS0 :1;
[; ;pic18lf46k22.h: 1477: unsigned T6OUTPS1 :1;
[; ;pic18lf46k22.h: 1478: unsigned T6OUTPS2 :1;
[; ;pic18lf46k22.h: 1479: unsigned T6OUTPS3 :1;
[; ;pic18lf46k22.h: 1480: };
[; ;pic18lf46k22.h: 1481: } T6CONbits_t;
[; ;pic18lf46k22.h: 1482: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18lf46k22.h: 1532: extern volatile unsigned char PR6 @ 0xF4B;
"1534
[; ;pic18lf46k22.h: 1534: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18lf46k22.h: 1537: typedef union {
[; ;pic18lf46k22.h: 1538: struct {
[; ;pic18lf46k22.h: 1539: unsigned PR6 :8;
[; ;pic18lf46k22.h: 1540: };
[; ;pic18lf46k22.h: 1541: } PR6bits_t;
[; ;pic18lf46k22.h: 1542: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18lf46k22.h: 1552: extern volatile unsigned char TMR6 @ 0xF4C;
"1554
[; ;pic18lf46k22.h: 1554: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18lf46k22.h: 1557: typedef union {
[; ;pic18lf46k22.h: 1558: struct {
[; ;pic18lf46k22.h: 1559: unsigned TMR6 :8;
[; ;pic18lf46k22.h: 1560: };
[; ;pic18lf46k22.h: 1561: } TMR6bits_t;
[; ;pic18lf46k22.h: 1562: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18lf46k22.h: 1572: extern volatile unsigned char T5GCON @ 0xF4D;
"1574
[; ;pic18lf46k22.h: 1574: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18lf46k22.h: 1577: typedef union {
[; ;pic18lf46k22.h: 1578: struct {
[; ;pic18lf46k22.h: 1579: unsigned :3;
[; ;pic18lf46k22.h: 1580: unsigned T5GGO_NOT_DONE :1;
[; ;pic18lf46k22.h: 1581: };
[; ;pic18lf46k22.h: 1582: struct {
[; ;pic18lf46k22.h: 1583: unsigned T5GSS :2;
[; ;pic18lf46k22.h: 1584: unsigned T5GVAL :1;
[; ;pic18lf46k22.h: 1585: unsigned T5GGO_nDONE :1;
[; ;pic18lf46k22.h: 1586: unsigned T5GSPM :1;
[; ;pic18lf46k22.h: 1587: unsigned T5GTM :1;
[; ;pic18lf46k22.h: 1588: unsigned T5GPOL :1;
[; ;pic18lf46k22.h: 1589: unsigned TMR5GE :1;
[; ;pic18lf46k22.h: 1590: };
[; ;pic18lf46k22.h: 1591: struct {
[; ;pic18lf46k22.h: 1592: unsigned T5GSS0 :1;
[; ;pic18lf46k22.h: 1593: unsigned T5GSS1 :1;
[; ;pic18lf46k22.h: 1594: unsigned :1;
[; ;pic18lf46k22.h: 1595: unsigned T5GGO :1;
[; ;pic18lf46k22.h: 1596: };
[; ;pic18lf46k22.h: 1597: struct {
[; ;pic18lf46k22.h: 1598: unsigned :3;
[; ;pic18lf46k22.h: 1599: unsigned T5G_DONE :1;
[; ;pic18lf46k22.h: 1600: };
[; ;pic18lf46k22.h: 1601: } T5GCONbits_t;
[; ;pic18lf46k22.h: 1602: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18lf46k22.h: 1667: extern volatile unsigned char T5CON @ 0xF4E;
"1669
[; ;pic18lf46k22.h: 1669: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18lf46k22.h: 1672: typedef union {
[; ;pic18lf46k22.h: 1673: struct {
[; ;pic18lf46k22.h: 1674: unsigned :2;
[; ;pic18lf46k22.h: 1675: unsigned NOT_T5SYNC :1;
[; ;pic18lf46k22.h: 1676: };
[; ;pic18lf46k22.h: 1677: struct {
[; ;pic18lf46k22.h: 1678: unsigned TMR5ON :1;
[; ;pic18lf46k22.h: 1679: unsigned T5RD16 :1;
[; ;pic18lf46k22.h: 1680: unsigned nT5SYNC :1;
[; ;pic18lf46k22.h: 1681: unsigned T5SOSCEN :1;
[; ;pic18lf46k22.h: 1682: unsigned T5CKPS :2;
[; ;pic18lf46k22.h: 1683: unsigned TMR5CS :2;
[; ;pic18lf46k22.h: 1684: };
[; ;pic18lf46k22.h: 1685: struct {
[; ;pic18lf46k22.h: 1686: unsigned :2;
[; ;pic18lf46k22.h: 1687: unsigned T5SYNC :1;
[; ;pic18lf46k22.h: 1688: unsigned :1;
[; ;pic18lf46k22.h: 1689: unsigned T5CKPS0 :1;
[; ;pic18lf46k22.h: 1690: unsigned T5CKPS1 :1;
[; ;pic18lf46k22.h: 1691: unsigned TMR5CS0 :1;
[; ;pic18lf46k22.h: 1692: unsigned TMR5CS1 :1;
[; ;pic18lf46k22.h: 1693: };
[; ;pic18lf46k22.h: 1694: struct {
[; ;pic18lf46k22.h: 1695: unsigned :1;
[; ;pic18lf46k22.h: 1696: unsigned RD165 :1;
[; ;pic18lf46k22.h: 1697: unsigned :1;
[; ;pic18lf46k22.h: 1698: unsigned SOSCEN5 :1;
[; ;pic18lf46k22.h: 1699: };
[; ;pic18lf46k22.h: 1700: } T5CONbits_t;
[; ;pic18lf46k22.h: 1701: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18lf46k22.h: 1776: extern volatile unsigned short TMR5 @ 0xF4F;
"1778
[; ;pic18lf46k22.h: 1778: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18lf46k22.h: 1783: extern volatile unsigned char TMR5L @ 0xF4F;
"1785
[; ;pic18lf46k22.h: 1785: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18lf46k22.h: 1788: typedef union {
[; ;pic18lf46k22.h: 1789: struct {
[; ;pic18lf46k22.h: 1790: unsigned TMR5L :8;
[; ;pic18lf46k22.h: 1791: };
[; ;pic18lf46k22.h: 1792: } TMR5Lbits_t;
[; ;pic18lf46k22.h: 1793: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18lf46k22.h: 1803: extern volatile unsigned char TMR5H @ 0xF50;
"1805
[; ;pic18lf46k22.h: 1805: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18lf46k22.h: 1808: typedef union {
[; ;pic18lf46k22.h: 1809: struct {
[; ;pic18lf46k22.h: 1810: unsigned TMR5H :8;
[; ;pic18lf46k22.h: 1811: };
[; ;pic18lf46k22.h: 1812: } TMR5Hbits_t;
[; ;pic18lf46k22.h: 1813: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18lf46k22.h: 1823: extern volatile unsigned char T4CON @ 0xF51;
"1825
[; ;pic18lf46k22.h: 1825: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18lf46k22.h: 1828: typedef union {
[; ;pic18lf46k22.h: 1829: struct {
[; ;pic18lf46k22.h: 1830: unsigned T4CKPS :2;
[; ;pic18lf46k22.h: 1831: unsigned TMR4ON :1;
[; ;pic18lf46k22.h: 1832: unsigned T4OUTPS :4;
[; ;pic18lf46k22.h: 1833: };
[; ;pic18lf46k22.h: 1834: struct {
[; ;pic18lf46k22.h: 1835: unsigned T4CKPS0 :1;
[; ;pic18lf46k22.h: 1836: unsigned T4CKPS1 :1;
[; ;pic18lf46k22.h: 1837: unsigned :1;
[; ;pic18lf46k22.h: 1838: unsigned T4OUTPS0 :1;
[; ;pic18lf46k22.h: 1839: unsigned T4OUTPS1 :1;
[; ;pic18lf46k22.h: 1840: unsigned T4OUTPS2 :1;
[; ;pic18lf46k22.h: 1841: unsigned T4OUTPS3 :1;
[; ;pic18lf46k22.h: 1842: };
[; ;pic18lf46k22.h: 1843: } T4CONbits_t;
[; ;pic18lf46k22.h: 1844: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18lf46k22.h: 1894: extern volatile unsigned char PR4 @ 0xF52;
"1896
[; ;pic18lf46k22.h: 1896: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18lf46k22.h: 1899: typedef union {
[; ;pic18lf46k22.h: 1900: struct {
[; ;pic18lf46k22.h: 1901: unsigned PR4 :8;
[; ;pic18lf46k22.h: 1902: };
[; ;pic18lf46k22.h: 1903: } PR4bits_t;
[; ;pic18lf46k22.h: 1904: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18lf46k22.h: 1914: extern volatile unsigned char TMR4 @ 0xF53;
"1916
[; ;pic18lf46k22.h: 1916: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18lf46k22.h: 1919: typedef union {
[; ;pic18lf46k22.h: 1920: struct {
[; ;pic18lf46k22.h: 1921: unsigned TMR4 :8;
[; ;pic18lf46k22.h: 1922: };
[; ;pic18lf46k22.h: 1923: } TMR4bits_t;
[; ;pic18lf46k22.h: 1924: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18lf46k22.h: 1934: extern volatile unsigned char CCP5CON @ 0xF54;
"1936
[; ;pic18lf46k22.h: 1936: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18lf46k22.h: 1939: typedef union {
[; ;pic18lf46k22.h: 1940: struct {
[; ;pic18lf46k22.h: 1941: unsigned CCP5M :4;
[; ;pic18lf46k22.h: 1942: unsigned DC5B :2;
[; ;pic18lf46k22.h: 1943: };
[; ;pic18lf46k22.h: 1944: struct {
[; ;pic18lf46k22.h: 1945: unsigned CCP5M0 :1;
[; ;pic18lf46k22.h: 1946: unsigned CCP5M1 :1;
[; ;pic18lf46k22.h: 1947: unsigned CCP5M2 :1;
[; ;pic18lf46k22.h: 1948: unsigned CCP5M3 :1;
[; ;pic18lf46k22.h: 1949: unsigned DC5B0 :1;
[; ;pic18lf46k22.h: 1950: unsigned DC5B1 :1;
[; ;pic18lf46k22.h: 1951: };
[; ;pic18lf46k22.h: 1952: } CCP5CONbits_t;
[; ;pic18lf46k22.h: 1953: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18lf46k22.h: 1998: extern volatile unsigned short CCPR5 @ 0xF55;
"2000
[; ;pic18lf46k22.h: 2000: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18lf46k22.h: 2005: extern volatile unsigned char CCPR5L @ 0xF55;
"2007
[; ;pic18lf46k22.h: 2007: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18lf46k22.h: 2010: typedef union {
[; ;pic18lf46k22.h: 2011: struct {
[; ;pic18lf46k22.h: 2012: unsigned CCPR5L :8;
[; ;pic18lf46k22.h: 2013: };
[; ;pic18lf46k22.h: 2014: } CCPR5Lbits_t;
[; ;pic18lf46k22.h: 2015: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18lf46k22.h: 2025: extern volatile unsigned char CCPR5H @ 0xF56;
"2027
[; ;pic18lf46k22.h: 2027: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18lf46k22.h: 2030: typedef union {
[; ;pic18lf46k22.h: 2031: struct {
[; ;pic18lf46k22.h: 2032: unsigned CCPR5H :8;
[; ;pic18lf46k22.h: 2033: };
[; ;pic18lf46k22.h: 2034: } CCPR5Hbits_t;
[; ;pic18lf46k22.h: 2035: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18lf46k22.h: 2045: extern volatile unsigned char CCP4CON @ 0xF57;
"2047
[; ;pic18lf46k22.h: 2047: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18lf46k22.h: 2050: typedef union {
[; ;pic18lf46k22.h: 2051: struct {
[; ;pic18lf46k22.h: 2052: unsigned CCP4M :4;
[; ;pic18lf46k22.h: 2053: unsigned DC4B :2;
[; ;pic18lf46k22.h: 2054: };
[; ;pic18lf46k22.h: 2055: struct {
[; ;pic18lf46k22.h: 2056: unsigned CCP4M0 :1;
[; ;pic18lf46k22.h: 2057: unsigned CCP4M1 :1;
[; ;pic18lf46k22.h: 2058: unsigned CCP4M2 :1;
[; ;pic18lf46k22.h: 2059: unsigned CCP4M3 :1;
[; ;pic18lf46k22.h: 2060: unsigned DC4B0 :1;
[; ;pic18lf46k22.h: 2061: unsigned DC4B1 :1;
[; ;pic18lf46k22.h: 2062: };
[; ;pic18lf46k22.h: 2063: } CCP4CONbits_t;
[; ;pic18lf46k22.h: 2064: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18lf46k22.h: 2109: extern volatile unsigned short CCPR4 @ 0xF58;
"2111
[; ;pic18lf46k22.h: 2111: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18lf46k22.h: 2116: extern volatile unsigned char CCPR4L @ 0xF58;
"2118
[; ;pic18lf46k22.h: 2118: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18lf46k22.h: 2121: typedef union {
[; ;pic18lf46k22.h: 2122: struct {
[; ;pic18lf46k22.h: 2123: unsigned CCPR4L :8;
[; ;pic18lf46k22.h: 2124: };
[; ;pic18lf46k22.h: 2125: } CCPR4Lbits_t;
[; ;pic18lf46k22.h: 2126: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18lf46k22.h: 2136: extern volatile unsigned char CCPR4H @ 0xF59;
"2138
[; ;pic18lf46k22.h: 2138: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18lf46k22.h: 2141: typedef union {
[; ;pic18lf46k22.h: 2142: struct {
[; ;pic18lf46k22.h: 2143: unsigned CCPR4H :8;
[; ;pic18lf46k22.h: 2144: };
[; ;pic18lf46k22.h: 2145: } CCPR4Hbits_t;
[; ;pic18lf46k22.h: 2146: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18lf46k22.h: 2156: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2158
[; ;pic18lf46k22.h: 2158: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18lf46k22.h: 2161: typedef union {
[; ;pic18lf46k22.h: 2162: struct {
[; ;pic18lf46k22.h: 2163: unsigned STR3A :1;
[; ;pic18lf46k22.h: 2164: unsigned STR3B :1;
[; ;pic18lf46k22.h: 2165: unsigned STR3C :1;
[; ;pic18lf46k22.h: 2166: unsigned STR3D :1;
[; ;pic18lf46k22.h: 2167: unsigned STR3SYNC :1;
[; ;pic18lf46k22.h: 2168: };
[; ;pic18lf46k22.h: 2169: struct {
[; ;pic18lf46k22.h: 2170: unsigned STRA3 :1;
[; ;pic18lf46k22.h: 2171: unsigned STRB3 :1;
[; ;pic18lf46k22.h: 2172: unsigned STRC3 :1;
[; ;pic18lf46k22.h: 2173: unsigned STRD3 :1;
[; ;pic18lf46k22.h: 2174: unsigned STRSYNC3 :1;
[; ;pic18lf46k22.h: 2175: };
[; ;pic18lf46k22.h: 2176: } PSTR3CONbits_t;
[; ;pic18lf46k22.h: 2177: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18lf46k22.h: 2232: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2234
[; ;pic18lf46k22.h: 2234: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18lf46k22.h: 2237: extern volatile unsigned char CCP3AS @ 0xF5B;
"2239
[; ;pic18lf46k22.h: 2239: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18lf46k22.h: 2242: typedef union {
[; ;pic18lf46k22.h: 2243: struct {
[; ;pic18lf46k22.h: 2244: unsigned P3SSBD :2;
[; ;pic18lf46k22.h: 2245: unsigned P3SSAC :2;
[; ;pic18lf46k22.h: 2246: unsigned CCP3AS :3;
[; ;pic18lf46k22.h: 2247: unsigned CCP3ASE :1;
[; ;pic18lf46k22.h: 2248: };
[; ;pic18lf46k22.h: 2249: struct {
[; ;pic18lf46k22.h: 2250: unsigned P3SSBD0 :1;
[; ;pic18lf46k22.h: 2251: unsigned P3SSBD1 :1;
[; ;pic18lf46k22.h: 2252: unsigned P3SSAC0 :1;
[; ;pic18lf46k22.h: 2253: unsigned P3SSAC1 :1;
[; ;pic18lf46k22.h: 2254: unsigned CCP3AS0 :1;
[; ;pic18lf46k22.h: 2255: unsigned CCP3AS1 :1;
[; ;pic18lf46k22.h: 2256: unsigned CCP3AS2 :1;
[; ;pic18lf46k22.h: 2257: };
[; ;pic18lf46k22.h: 2258: struct {
[; ;pic18lf46k22.h: 2259: unsigned PSS3BD :2;
[; ;pic18lf46k22.h: 2260: unsigned PSS3AC :2;
[; ;pic18lf46k22.h: 2261: };
[; ;pic18lf46k22.h: 2262: struct {
[; ;pic18lf46k22.h: 2263: unsigned PSS3BD0 :1;
[; ;pic18lf46k22.h: 2264: unsigned PSS3BD1 :1;
[; ;pic18lf46k22.h: 2265: unsigned PSS3AC0 :1;
[; ;pic18lf46k22.h: 2266: unsigned PSS3AC1 :1;
[; ;pic18lf46k22.h: 2267: };
[; ;pic18lf46k22.h: 2268: } ECCP3ASbits_t;
[; ;pic18lf46k22.h: 2269: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18lf46k22.h: 2357: typedef union {
[; ;pic18lf46k22.h: 2358: struct {
[; ;pic18lf46k22.h: 2359: unsigned P3SSBD :2;
[; ;pic18lf46k22.h: 2360: unsigned P3SSAC :2;
[; ;pic18lf46k22.h: 2361: unsigned CCP3AS :3;
[; ;pic18lf46k22.h: 2362: unsigned CCP3ASE :1;
[; ;pic18lf46k22.h: 2363: };
[; ;pic18lf46k22.h: 2364: struct {
[; ;pic18lf46k22.h: 2365: unsigned P3SSBD0 :1;
[; ;pic18lf46k22.h: 2366: unsigned P3SSBD1 :1;
[; ;pic18lf46k22.h: 2367: unsigned P3SSAC0 :1;
[; ;pic18lf46k22.h: 2368: unsigned P3SSAC1 :1;
[; ;pic18lf46k22.h: 2369: unsigned CCP3AS0 :1;
[; ;pic18lf46k22.h: 2370: unsigned CCP3AS1 :1;
[; ;pic18lf46k22.h: 2371: unsigned CCP3AS2 :1;
[; ;pic18lf46k22.h: 2372: };
[; ;pic18lf46k22.h: 2373: struct {
[; ;pic18lf46k22.h: 2374: unsigned PSS3BD :2;
[; ;pic18lf46k22.h: 2375: unsigned PSS3AC :2;
[; ;pic18lf46k22.h: 2376: };
[; ;pic18lf46k22.h: 2377: struct {
[; ;pic18lf46k22.h: 2378: unsigned PSS3BD0 :1;
[; ;pic18lf46k22.h: 2379: unsigned PSS3BD1 :1;
[; ;pic18lf46k22.h: 2380: unsigned PSS3AC0 :1;
[; ;pic18lf46k22.h: 2381: unsigned PSS3AC1 :1;
[; ;pic18lf46k22.h: 2382: };
[; ;pic18lf46k22.h: 2383: } CCP3ASbits_t;
[; ;pic18lf46k22.h: 2384: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18lf46k22.h: 2474: extern volatile unsigned char PWM3CON @ 0xF5C;
"2476
[; ;pic18lf46k22.h: 2476: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18lf46k22.h: 2479: typedef union {
[; ;pic18lf46k22.h: 2480: struct {
[; ;pic18lf46k22.h: 2481: unsigned P3DC :7;
[; ;pic18lf46k22.h: 2482: unsigned P3RSEN :1;
[; ;pic18lf46k22.h: 2483: };
[; ;pic18lf46k22.h: 2484: struct {
[; ;pic18lf46k22.h: 2485: unsigned P3DC0 :1;
[; ;pic18lf46k22.h: 2486: unsigned P3DC1 :1;
[; ;pic18lf46k22.h: 2487: unsigned P3DC2 :1;
[; ;pic18lf46k22.h: 2488: unsigned P3DC3 :1;
[; ;pic18lf46k22.h: 2489: unsigned P3DC4 :1;
[; ;pic18lf46k22.h: 2490: unsigned P3DC5 :1;
[; ;pic18lf46k22.h: 2491: unsigned P3DC6 :1;
[; ;pic18lf46k22.h: 2492: };
[; ;pic18lf46k22.h: 2493: } PWM3CONbits_t;
[; ;pic18lf46k22.h: 2494: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18lf46k22.h: 2544: extern volatile unsigned char CCP3CON @ 0xF5D;
"2546
[; ;pic18lf46k22.h: 2546: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18lf46k22.h: 2549: typedef union {
[; ;pic18lf46k22.h: 2550: struct {
[; ;pic18lf46k22.h: 2551: unsigned CCP3M :4;
[; ;pic18lf46k22.h: 2552: unsigned DC3B :2;
[; ;pic18lf46k22.h: 2553: unsigned P3M :2;
[; ;pic18lf46k22.h: 2554: };
[; ;pic18lf46k22.h: 2555: struct {
[; ;pic18lf46k22.h: 2556: unsigned CCP3M0 :1;
[; ;pic18lf46k22.h: 2557: unsigned CCP3M1 :1;
[; ;pic18lf46k22.h: 2558: unsigned CCP3M2 :1;
[; ;pic18lf46k22.h: 2559: unsigned CCP3M3 :1;
[; ;pic18lf46k22.h: 2560: unsigned DC3B0 :1;
[; ;pic18lf46k22.h: 2561: unsigned DC3B1 :1;
[; ;pic18lf46k22.h: 2562: unsigned P3M0 :1;
[; ;pic18lf46k22.h: 2563: unsigned P3M1 :1;
[; ;pic18lf46k22.h: 2564: };
[; ;pic18lf46k22.h: 2565: } CCP3CONbits_t;
[; ;pic18lf46k22.h: 2566: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18lf46k22.h: 2626: extern volatile unsigned short CCPR3 @ 0xF5E;
"2628
[; ;pic18lf46k22.h: 2628: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18lf46k22.h: 2633: extern volatile unsigned char CCPR3L @ 0xF5E;
"2635
[; ;pic18lf46k22.h: 2635: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18lf46k22.h: 2638: typedef union {
[; ;pic18lf46k22.h: 2639: struct {
[; ;pic18lf46k22.h: 2640: unsigned CCPR3L :8;
[; ;pic18lf46k22.h: 2641: };
[; ;pic18lf46k22.h: 2642: } CCPR3Lbits_t;
[; ;pic18lf46k22.h: 2643: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18lf46k22.h: 2653: extern volatile unsigned char CCPR3H @ 0xF5F;
"2655
[; ;pic18lf46k22.h: 2655: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18lf46k22.h: 2658: typedef union {
[; ;pic18lf46k22.h: 2659: struct {
[; ;pic18lf46k22.h: 2660: unsigned CCPR3H :8;
[; ;pic18lf46k22.h: 2661: };
[; ;pic18lf46k22.h: 2662: } CCPR3Hbits_t;
[; ;pic18lf46k22.h: 2663: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18lf46k22.h: 2673: extern volatile unsigned char SLRCON @ 0xF60;
"2675
[; ;pic18lf46k22.h: 2675: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18lf46k22.h: 2678: typedef union {
[; ;pic18lf46k22.h: 2679: struct {
[; ;pic18lf46k22.h: 2680: unsigned SLRA :1;
[; ;pic18lf46k22.h: 2681: unsigned SLRB :1;
[; ;pic18lf46k22.h: 2682: unsigned SLRC :1;
[; ;pic18lf46k22.h: 2683: unsigned SLRD :1;
[; ;pic18lf46k22.h: 2684: unsigned SLRE :1;
[; ;pic18lf46k22.h: 2685: };
[; ;pic18lf46k22.h: 2686: } SLRCONbits_t;
[; ;pic18lf46k22.h: 2687: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18lf46k22.h: 2717: extern volatile unsigned char WPUB @ 0xF61;
"2719
[; ;pic18lf46k22.h: 2719: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18lf46k22.h: 2722: typedef union {
[; ;pic18lf46k22.h: 2723: struct {
[; ;pic18lf46k22.h: 2724: unsigned WPUB0 :1;
[; ;pic18lf46k22.h: 2725: unsigned WPUB1 :1;
[; ;pic18lf46k22.h: 2726: unsigned WPUB2 :1;
[; ;pic18lf46k22.h: 2727: unsigned WPUB3 :1;
[; ;pic18lf46k22.h: 2728: unsigned WPUB4 :1;
[; ;pic18lf46k22.h: 2729: unsigned WPUB5 :1;
[; ;pic18lf46k22.h: 2730: unsigned WPUB6 :1;
[; ;pic18lf46k22.h: 2731: unsigned WPUB7 :1;
[; ;pic18lf46k22.h: 2732: };
[; ;pic18lf46k22.h: 2733: } WPUBbits_t;
[; ;pic18lf46k22.h: 2734: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18lf46k22.h: 2779: extern volatile unsigned char IOCB @ 0xF62;
"2781
[; ;pic18lf46k22.h: 2781: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18lf46k22.h: 2784: typedef union {
[; ;pic18lf46k22.h: 2785: struct {
[; ;pic18lf46k22.h: 2786: unsigned :4;
[; ;pic18lf46k22.h: 2787: unsigned IOCB4 :1;
[; ;pic18lf46k22.h: 2788: unsigned IOCB5 :1;
[; ;pic18lf46k22.h: 2789: unsigned IOCB6 :1;
[; ;pic18lf46k22.h: 2790: unsigned IOCB7 :1;
[; ;pic18lf46k22.h: 2791: };
[; ;pic18lf46k22.h: 2792: } IOCBbits_t;
[; ;pic18lf46k22.h: 2793: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18lf46k22.h: 2818: extern volatile unsigned char PSTR2CON @ 0xF63;
"2820
[; ;pic18lf46k22.h: 2820: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18lf46k22.h: 2823: typedef union {
[; ;pic18lf46k22.h: 2824: struct {
[; ;pic18lf46k22.h: 2825: unsigned STR2A :1;
[; ;pic18lf46k22.h: 2826: unsigned STR2B :1;
[; ;pic18lf46k22.h: 2827: unsigned STR2C :1;
[; ;pic18lf46k22.h: 2828: unsigned STR2D :1;
[; ;pic18lf46k22.h: 2829: unsigned STR2SYNC :1;
[; ;pic18lf46k22.h: 2830: };
[; ;pic18lf46k22.h: 2831: struct {
[; ;pic18lf46k22.h: 2832: unsigned P2DC02 :1;
[; ;pic18lf46k22.h: 2833: unsigned P2DC12 :1;
[; ;pic18lf46k22.h: 2834: unsigned P2DC22 :1;
[; ;pic18lf46k22.h: 2835: unsigned P2DC32 :1;
[; ;pic18lf46k22.h: 2836: unsigned P2DC42 :1;
[; ;pic18lf46k22.h: 2837: };
[; ;pic18lf46k22.h: 2838: struct {
[; ;pic18lf46k22.h: 2839: unsigned P2DC0CON :1;
[; ;pic18lf46k22.h: 2840: unsigned P2DC1CON :1;
[; ;pic18lf46k22.h: 2841: unsigned P2DC2CON :1;
[; ;pic18lf46k22.h: 2842: unsigned P2DC3CON :1;
[; ;pic18lf46k22.h: 2843: unsigned P2DC4CON :1;
[; ;pic18lf46k22.h: 2844: };
[; ;pic18lf46k22.h: 2845: struct {
[; ;pic18lf46k22.h: 2846: unsigned STRA2 :1;
[; ;pic18lf46k22.h: 2847: unsigned STRB2 :1;
[; ;pic18lf46k22.h: 2848: unsigned STRC2 :1;
[; ;pic18lf46k22.h: 2849: unsigned STRD2 :1;
[; ;pic18lf46k22.h: 2850: unsigned STRSYNC2 :1;
[; ;pic18lf46k22.h: 2851: };
[; ;pic18lf46k22.h: 2852: } PSTR2CONbits_t;
[; ;pic18lf46k22.h: 2853: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18lf46k22.h: 2958: extern volatile unsigned char ECCP2AS @ 0xF64;
"2960
[; ;pic18lf46k22.h: 2960: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18lf46k22.h: 2963: extern volatile unsigned char CCP2AS @ 0xF64;
"2965
[; ;pic18lf46k22.h: 2965: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18lf46k22.h: 2968: typedef union {
[; ;pic18lf46k22.h: 2969: struct {
[; ;pic18lf46k22.h: 2970: unsigned P2SSBD :2;
[; ;pic18lf46k22.h: 2971: unsigned P2SSAC :2;
[; ;pic18lf46k22.h: 2972: unsigned CCP2AS :3;
[; ;pic18lf46k22.h: 2973: unsigned CCP2ASE :1;
[; ;pic18lf46k22.h: 2974: };
[; ;pic18lf46k22.h: 2975: struct {
[; ;pic18lf46k22.h: 2976: unsigned P2SSBD0 :1;
[; ;pic18lf46k22.h: 2977: unsigned P2SSBD1 :1;
[; ;pic18lf46k22.h: 2978: unsigned P2SSAC0 :1;
[; ;pic18lf46k22.h: 2979: unsigned P2SSAC1 :1;
[; ;pic18lf46k22.h: 2980: unsigned CCP2AS0 :1;
[; ;pic18lf46k22.h: 2981: unsigned CCP2AS1 :1;
[; ;pic18lf46k22.h: 2982: unsigned CCP2AS2 :1;
[; ;pic18lf46k22.h: 2983: };
[; ;pic18lf46k22.h: 2984: struct {
[; ;pic18lf46k22.h: 2985: unsigned PSS2BD :2;
[; ;pic18lf46k22.h: 2986: unsigned PSS2AC :2;
[; ;pic18lf46k22.h: 2987: };
[; ;pic18lf46k22.h: 2988: struct {
[; ;pic18lf46k22.h: 2989: unsigned PSS2BD0 :1;
[; ;pic18lf46k22.h: 2990: unsigned PSS2BD1 :1;
[; ;pic18lf46k22.h: 2991: unsigned PSS2AC0 :1;
[; ;pic18lf46k22.h: 2992: unsigned PSS2AC1 :1;
[; ;pic18lf46k22.h: 2993: };
[; ;pic18lf46k22.h: 2994: } ECCP2ASbits_t;
[; ;pic18lf46k22.h: 2995: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18lf46k22.h: 3083: typedef union {
[; ;pic18lf46k22.h: 3084: struct {
[; ;pic18lf46k22.h: 3085: unsigned P2SSBD :2;
[; ;pic18lf46k22.h: 3086: unsigned P2SSAC :2;
[; ;pic18lf46k22.h: 3087: unsigned CCP2AS :3;
[; ;pic18lf46k22.h: 3088: unsigned CCP2ASE :1;
[; ;pic18lf46k22.h: 3089: };
[; ;pic18lf46k22.h: 3090: struct {
[; ;pic18lf46k22.h: 3091: unsigned P2SSBD0 :1;
[; ;pic18lf46k22.h: 3092: unsigned P2SSBD1 :1;
[; ;pic18lf46k22.h: 3093: unsigned P2SSAC0 :1;
[; ;pic18lf46k22.h: 3094: unsigned P2SSAC1 :1;
[; ;pic18lf46k22.h: 3095: unsigned CCP2AS0 :1;
[; ;pic18lf46k22.h: 3096: unsigned CCP2AS1 :1;
[; ;pic18lf46k22.h: 3097: unsigned CCP2AS2 :1;
[; ;pic18lf46k22.h: 3098: };
[; ;pic18lf46k22.h: 3099: struct {
[; ;pic18lf46k22.h: 3100: unsigned PSS2BD :2;
[; ;pic18lf46k22.h: 3101: unsigned PSS2AC :2;
[; ;pic18lf46k22.h: 3102: };
[; ;pic18lf46k22.h: 3103: struct {
[; ;pic18lf46k22.h: 3104: unsigned PSS2BD0 :1;
[; ;pic18lf46k22.h: 3105: unsigned PSS2BD1 :1;
[; ;pic18lf46k22.h: 3106: unsigned PSS2AC0 :1;
[; ;pic18lf46k22.h: 3107: unsigned PSS2AC1 :1;
[; ;pic18lf46k22.h: 3108: };
[; ;pic18lf46k22.h: 3109: } CCP2ASbits_t;
[; ;pic18lf46k22.h: 3110: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18lf46k22.h: 3200: extern volatile unsigned char PWM2CON @ 0xF65;
"3202
[; ;pic18lf46k22.h: 3202: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18lf46k22.h: 3205: typedef union {
[; ;pic18lf46k22.h: 3206: struct {
[; ;pic18lf46k22.h: 3207: unsigned P2DC :7;
[; ;pic18lf46k22.h: 3208: unsigned P2RSEN :1;
[; ;pic18lf46k22.h: 3209: };
[; ;pic18lf46k22.h: 3210: struct {
[; ;pic18lf46k22.h: 3211: unsigned P2DC0 :1;
[; ;pic18lf46k22.h: 3212: unsigned P2DC1 :1;
[; ;pic18lf46k22.h: 3213: unsigned P2DC2 :1;
[; ;pic18lf46k22.h: 3214: unsigned P2DC3 :1;
[; ;pic18lf46k22.h: 3215: unsigned P2DC4 :1;
[; ;pic18lf46k22.h: 3216: unsigned P2DC5 :1;
[; ;pic18lf46k22.h: 3217: unsigned P2DC6 :1;
[; ;pic18lf46k22.h: 3218: };
[; ;pic18lf46k22.h: 3219: } PWM2CONbits_t;
[; ;pic18lf46k22.h: 3220: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18lf46k22.h: 3270: extern volatile unsigned char CCP2CON @ 0xF66;
"3272
[; ;pic18lf46k22.h: 3272: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18lf46k22.h: 3275: typedef union {
[; ;pic18lf46k22.h: 3276: struct {
[; ;pic18lf46k22.h: 3277: unsigned CCP2M :4;
[; ;pic18lf46k22.h: 3278: unsigned DC2B :2;
[; ;pic18lf46k22.h: 3279: unsigned P2M :2;
[; ;pic18lf46k22.h: 3280: };
[; ;pic18lf46k22.h: 3281: struct {
[; ;pic18lf46k22.h: 3282: unsigned CCP2M0 :1;
[; ;pic18lf46k22.h: 3283: unsigned CCP2M1 :1;
[; ;pic18lf46k22.h: 3284: unsigned CCP2M2 :1;
[; ;pic18lf46k22.h: 3285: unsigned CCP2M3 :1;
[; ;pic18lf46k22.h: 3286: unsigned DC2B0 :1;
[; ;pic18lf46k22.h: 3287: unsigned DC2B1 :1;
[; ;pic18lf46k22.h: 3288: unsigned P2M0 :1;
[; ;pic18lf46k22.h: 3289: unsigned P2M1 :1;
[; ;pic18lf46k22.h: 3290: };
[; ;pic18lf46k22.h: 3291: } CCP2CONbits_t;
[; ;pic18lf46k22.h: 3292: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18lf46k22.h: 3352: extern volatile unsigned short CCPR2 @ 0xF67;
"3354
[; ;pic18lf46k22.h: 3354: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18lf46k22.h: 3359: extern volatile unsigned char CCPR2L @ 0xF67;
"3361
[; ;pic18lf46k22.h: 3361: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18lf46k22.h: 3364: typedef union {
[; ;pic18lf46k22.h: 3365: struct {
[; ;pic18lf46k22.h: 3366: unsigned CCPR2L :8;
[; ;pic18lf46k22.h: 3367: };
[; ;pic18lf46k22.h: 3368: } CCPR2Lbits_t;
[; ;pic18lf46k22.h: 3369: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18lf46k22.h: 3379: extern volatile unsigned char CCPR2H @ 0xF68;
"3381
[; ;pic18lf46k22.h: 3381: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18lf46k22.h: 3384: typedef union {
[; ;pic18lf46k22.h: 3385: struct {
[; ;pic18lf46k22.h: 3386: unsigned CCPR2H :8;
[; ;pic18lf46k22.h: 3387: };
[; ;pic18lf46k22.h: 3388: } CCPR2Hbits_t;
[; ;pic18lf46k22.h: 3389: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18lf46k22.h: 3399: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3401
[; ;pic18lf46k22.h: 3401: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18lf46k22.h: 3404: typedef union {
[; ;pic18lf46k22.h: 3405: struct {
[; ;pic18lf46k22.h: 3406: unsigned DHEN :1;
[; ;pic18lf46k22.h: 3407: unsigned AHEN :1;
[; ;pic18lf46k22.h: 3408: unsigned SBCDE :1;
[; ;pic18lf46k22.h: 3409: unsigned SDAHT :1;
[; ;pic18lf46k22.h: 3410: unsigned BOEN :1;
[; ;pic18lf46k22.h: 3411: unsigned SCIE :1;
[; ;pic18lf46k22.h: 3412: unsigned PCIE :1;
[; ;pic18lf46k22.h: 3413: unsigned ACKTIM :1;
[; ;pic18lf46k22.h: 3414: };
[; ;pic18lf46k22.h: 3415: } SSP2CON3bits_t;
[; ;pic18lf46k22.h: 3416: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18lf46k22.h: 3461: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3463
[; ;pic18lf46k22.h: 3463: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18lf46k22.h: 3466: typedef union {
[; ;pic18lf46k22.h: 3467: struct {
[; ;pic18lf46k22.h: 3468: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 3469: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 3470: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 3471: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 3472: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 3473: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 3474: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 3475: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 3476: };
[; ;pic18lf46k22.h: 3477: struct {
[; ;pic18lf46k22.h: 3478: unsigned MSK :8;
[; ;pic18lf46k22.h: 3479: };
[; ;pic18lf46k22.h: 3480: } SSP2MSKbits_t;
[; ;pic18lf46k22.h: 3481: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18lf46k22.h: 3531: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3533
[; ;pic18lf46k22.h: 3533: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18lf46k22.h: 3536: typedef union {
[; ;pic18lf46k22.h: 3537: struct {
[; ;pic18lf46k22.h: 3538: unsigned SEN :1;
[; ;pic18lf46k22.h: 3539: unsigned RSEN :1;
[; ;pic18lf46k22.h: 3540: unsigned PEN :1;
[; ;pic18lf46k22.h: 3541: unsigned RCEN :1;
[; ;pic18lf46k22.h: 3542: unsigned ACKEN :1;
[; ;pic18lf46k22.h: 3543: unsigned ACKDT :1;
[; ;pic18lf46k22.h: 3544: unsigned ACKSTAT :1;
[; ;pic18lf46k22.h: 3545: unsigned GCEN :1;
[; ;pic18lf46k22.h: 3546: };
[; ;pic18lf46k22.h: 3547: struct {
[; ;pic18lf46k22.h: 3548: unsigned SEN2 :1;
[; ;pic18lf46k22.h: 3549: unsigned ADMSK12 :1;
[; ;pic18lf46k22.h: 3550: unsigned ADMSK22 :1;
[; ;pic18lf46k22.h: 3551: unsigned ADMSK32 :1;
[; ;pic18lf46k22.h: 3552: unsigned ACKEN2 :1;
[; ;pic18lf46k22.h: 3553: unsigned ACKDT2 :1;
[; ;pic18lf46k22.h: 3554: unsigned ACKSTAT2 :1;
[; ;pic18lf46k22.h: 3555: unsigned GCEN2 :1;
[; ;pic18lf46k22.h: 3556: };
[; ;pic18lf46k22.h: 3557: struct {
[; ;pic18lf46k22.h: 3558: unsigned :1;
[; ;pic18lf46k22.h: 3559: unsigned RSEN2 :1;
[; ;pic18lf46k22.h: 3560: unsigned PEN2 :1;
[; ;pic18lf46k22.h: 3561: unsigned RCEN2 :1;
[; ;pic18lf46k22.h: 3562: unsigned ADMSK42 :1;
[; ;pic18lf46k22.h: 3563: unsigned ADMSK52 :1;
[; ;pic18lf46k22.h: 3564: };
[; ;pic18lf46k22.h: 3565: } SSP2CON2bits_t;
[; ;pic18lf46k22.h: 3566: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18lf46k22.h: 3676: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3678
[; ;pic18lf46k22.h: 3678: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18lf46k22.h: 3681: typedef union {
[; ;pic18lf46k22.h: 3682: struct {
[; ;pic18lf46k22.h: 3683: unsigned SSPM :4;
[; ;pic18lf46k22.h: 3684: unsigned CKP :1;
[; ;pic18lf46k22.h: 3685: unsigned SSPEN :1;
[; ;pic18lf46k22.h: 3686: unsigned SSPOV :1;
[; ;pic18lf46k22.h: 3687: unsigned WCOL :1;
[; ;pic18lf46k22.h: 3688: };
[; ;pic18lf46k22.h: 3689: struct {
[; ;pic18lf46k22.h: 3690: unsigned SSPM0 :1;
[; ;pic18lf46k22.h: 3691: unsigned SSPM1 :1;
[; ;pic18lf46k22.h: 3692: unsigned SSPM2 :1;
[; ;pic18lf46k22.h: 3693: unsigned SSPM3 :1;
[; ;pic18lf46k22.h: 3694: };
[; ;pic18lf46k22.h: 3695: struct {
[; ;pic18lf46k22.h: 3696: unsigned SSPM02 :1;
[; ;pic18lf46k22.h: 3697: unsigned SSPM12 :1;
[; ;pic18lf46k22.h: 3698: unsigned SSPM22 :1;
[; ;pic18lf46k22.h: 3699: unsigned SSPM32 :1;
[; ;pic18lf46k22.h: 3700: unsigned CKP2 :1;
[; ;pic18lf46k22.h: 3701: unsigned SSPEN2 :1;
[; ;pic18lf46k22.h: 3702: unsigned SSPOV2 :1;
[; ;pic18lf46k22.h: 3703: unsigned WCOL2 :1;
[; ;pic18lf46k22.h: 3704: };
[; ;pic18lf46k22.h: 3705: } SSP2CON1bits_t;
[; ;pic18lf46k22.h: 3706: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18lf46k22.h: 3796: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3798
[; ;pic18lf46k22.h: 3798: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18lf46k22.h: 3801: typedef union {
[; ;pic18lf46k22.h: 3802: struct {
[; ;pic18lf46k22.h: 3803: unsigned :2;
[; ;pic18lf46k22.h: 3804: unsigned R_NOT_W :1;
[; ;pic18lf46k22.h: 3805: };
[; ;pic18lf46k22.h: 3806: struct {
[; ;pic18lf46k22.h: 3807: unsigned :5;
[; ;pic18lf46k22.h: 3808: unsigned D_NOT_A :1;
[; ;pic18lf46k22.h: 3809: };
[; ;pic18lf46k22.h: 3810: struct {
[; ;pic18lf46k22.h: 3811: unsigned BF :1;
[; ;pic18lf46k22.h: 3812: unsigned UA :1;
[; ;pic18lf46k22.h: 3813: unsigned R_nW :1;
[; ;pic18lf46k22.h: 3814: unsigned S :1;
[; ;pic18lf46k22.h: 3815: unsigned P :1;
[; ;pic18lf46k22.h: 3816: unsigned D_nA :1;
[; ;pic18lf46k22.h: 3817: unsigned CKE :1;
[; ;pic18lf46k22.h: 3818: unsigned SMP :1;
[; ;pic18lf46k22.h: 3819: };
[; ;pic18lf46k22.h: 3820: struct {
[; ;pic18lf46k22.h: 3821: unsigned :2;
[; ;pic18lf46k22.h: 3822: unsigned R :1;
[; ;pic18lf46k22.h: 3823: unsigned :2;
[; ;pic18lf46k22.h: 3824: unsigned D :1;
[; ;pic18lf46k22.h: 3825: };
[; ;pic18lf46k22.h: 3826: struct {
[; ;pic18lf46k22.h: 3827: unsigned :2;
[; ;pic18lf46k22.h: 3828: unsigned W :1;
[; ;pic18lf46k22.h: 3829: unsigned :2;
[; ;pic18lf46k22.h: 3830: unsigned A :1;
[; ;pic18lf46k22.h: 3831: };
[; ;pic18lf46k22.h: 3832: struct {
[; ;pic18lf46k22.h: 3833: unsigned :2;
[; ;pic18lf46k22.h: 3834: unsigned nW :1;
[; ;pic18lf46k22.h: 3835: unsigned :2;
[; ;pic18lf46k22.h: 3836: unsigned nA :1;
[; ;pic18lf46k22.h: 3837: };
[; ;pic18lf46k22.h: 3838: struct {
[; ;pic18lf46k22.h: 3839: unsigned :2;
[; ;pic18lf46k22.h: 3840: unsigned R_W :1;
[; ;pic18lf46k22.h: 3841: unsigned :2;
[; ;pic18lf46k22.h: 3842: unsigned D_A :1;
[; ;pic18lf46k22.h: 3843: };
[; ;pic18lf46k22.h: 3844: struct {
[; ;pic18lf46k22.h: 3845: unsigned :2;
[; ;pic18lf46k22.h: 3846: unsigned NOT_WRITE :1;
[; ;pic18lf46k22.h: 3847: };
[; ;pic18lf46k22.h: 3848: struct {
[; ;pic18lf46k22.h: 3849: unsigned :5;
[; ;pic18lf46k22.h: 3850: unsigned NOT_ADDRESS :1;
[; ;pic18lf46k22.h: 3851: };
[; ;pic18lf46k22.h: 3852: struct {
[; ;pic18lf46k22.h: 3853: unsigned :2;
[; ;pic18lf46k22.h: 3854: unsigned nWRITE :1;
[; ;pic18lf46k22.h: 3855: unsigned :2;
[; ;pic18lf46k22.h: 3856: unsigned nADDRESS :1;
[; ;pic18lf46k22.h: 3857: };
[; ;pic18lf46k22.h: 3858: struct {
[; ;pic18lf46k22.h: 3859: unsigned BF2 :1;
[; ;pic18lf46k22.h: 3860: unsigned UA2 :1;
[; ;pic18lf46k22.h: 3861: unsigned I2C_READ2 :1;
[; ;pic18lf46k22.h: 3862: unsigned I2C_START2 :1;
[; ;pic18lf46k22.h: 3863: unsigned I2C_STOP2 :1;
[; ;pic18lf46k22.h: 3864: unsigned DA2 :1;
[; ;pic18lf46k22.h: 3865: unsigned CKE2 :1;
[; ;pic18lf46k22.h: 3866: unsigned SMP2 :1;
[; ;pic18lf46k22.h: 3867: };
[; ;pic18lf46k22.h: 3868: struct {
[; ;pic18lf46k22.h: 3869: unsigned :2;
[; ;pic18lf46k22.h: 3870: unsigned READ_WRITE2 :1;
[; ;pic18lf46k22.h: 3871: unsigned S2 :1;
[; ;pic18lf46k22.h: 3872: unsigned P2 :1;
[; ;pic18lf46k22.h: 3873: unsigned DATA_ADDRESS2 :1;
[; ;pic18lf46k22.h: 3874: };
[; ;pic18lf46k22.h: 3875: struct {
[; ;pic18lf46k22.h: 3876: unsigned :2;
[; ;pic18lf46k22.h: 3877: unsigned RW2 :1;
[; ;pic18lf46k22.h: 3878: unsigned START2 :1;
[; ;pic18lf46k22.h: 3879: unsigned STOP2 :1;
[; ;pic18lf46k22.h: 3880: unsigned D_A2 :1;
[; ;pic18lf46k22.h: 3881: };
[; ;pic18lf46k22.h: 3882: struct {
[; ;pic18lf46k22.h: 3883: unsigned :5;
[; ;pic18lf46k22.h: 3884: unsigned D_NOT_A2 :1;
[; ;pic18lf46k22.h: 3885: };
[; ;pic18lf46k22.h: 3886: struct {
[; ;pic18lf46k22.h: 3887: unsigned :2;
[; ;pic18lf46k22.h: 3888: unsigned R_W2 :1;
[; ;pic18lf46k22.h: 3889: unsigned :2;
[; ;pic18lf46k22.h: 3890: unsigned D_nA2 :1;
[; ;pic18lf46k22.h: 3891: };
[; ;pic18lf46k22.h: 3892: struct {
[; ;pic18lf46k22.h: 3893: unsigned :2;
[; ;pic18lf46k22.h: 3894: unsigned R_NOT_W2 :1;
[; ;pic18lf46k22.h: 3895: };
[; ;pic18lf46k22.h: 3896: struct {
[; ;pic18lf46k22.h: 3897: unsigned :2;
[; ;pic18lf46k22.h: 3898: unsigned R_nW2 :1;
[; ;pic18lf46k22.h: 3899: unsigned :2;
[; ;pic18lf46k22.h: 3900: unsigned I2C_DAT2 :1;
[; ;pic18lf46k22.h: 3901: };
[; ;pic18lf46k22.h: 3902: struct {
[; ;pic18lf46k22.h: 3903: unsigned :2;
[; ;pic18lf46k22.h: 3904: unsigned NOT_W2 :1;
[; ;pic18lf46k22.h: 3905: };
[; ;pic18lf46k22.h: 3906: struct {
[; ;pic18lf46k22.h: 3907: unsigned :5;
[; ;pic18lf46k22.h: 3908: unsigned NOT_A2 :1;
[; ;pic18lf46k22.h: 3909: };
[; ;pic18lf46k22.h: 3910: struct {
[; ;pic18lf46k22.h: 3911: unsigned :2;
[; ;pic18lf46k22.h: 3912: unsigned nW2 :1;
[; ;pic18lf46k22.h: 3913: unsigned :2;
[; ;pic18lf46k22.h: 3914: unsigned nA2 :1;
[; ;pic18lf46k22.h: 3915: };
[; ;pic18lf46k22.h: 3916: struct {
[; ;pic18lf46k22.h: 3917: unsigned :2;
[; ;pic18lf46k22.h: 3918: unsigned NOT_WRITE2 :1;
[; ;pic18lf46k22.h: 3919: };
[; ;pic18lf46k22.h: 3920: struct {
[; ;pic18lf46k22.h: 3921: unsigned :5;
[; ;pic18lf46k22.h: 3922: unsigned NOT_ADDRESS2 :1;
[; ;pic18lf46k22.h: 3923: };
[; ;pic18lf46k22.h: 3924: struct {
[; ;pic18lf46k22.h: 3925: unsigned :2;
[; ;pic18lf46k22.h: 3926: unsigned nWRITE2 :1;
[; ;pic18lf46k22.h: 3927: unsigned :2;
[; ;pic18lf46k22.h: 3928: unsigned nADDRESS2 :1;
[; ;pic18lf46k22.h: 3929: };
[; ;pic18lf46k22.h: 3930: } SSP2STATbits_t;
[; ;pic18lf46k22.h: 3931: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18lf46k22.h: 4196: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4198
[; ;pic18lf46k22.h: 4198: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18lf46k22.h: 4201: typedef union {
[; ;pic18lf46k22.h: 4202: struct {
[; ;pic18lf46k22.h: 4203: unsigned SSPADD :8;
[; ;pic18lf46k22.h: 4204: };
[; ;pic18lf46k22.h: 4205: struct {
[; ;pic18lf46k22.h: 4206: unsigned MSK02 :1;
[; ;pic18lf46k22.h: 4207: unsigned MSK12 :1;
[; ;pic18lf46k22.h: 4208: unsigned MSK22 :1;
[; ;pic18lf46k22.h: 4209: unsigned MSK32 :1;
[; ;pic18lf46k22.h: 4210: unsigned MSK42 :1;
[; ;pic18lf46k22.h: 4211: unsigned MSK52 :1;
[; ;pic18lf46k22.h: 4212: unsigned MSK62 :1;
[; ;pic18lf46k22.h: 4213: unsigned MSK72 :1;
[; ;pic18lf46k22.h: 4214: };
[; ;pic18lf46k22.h: 4215: } SSP2ADDbits_t;
[; ;pic18lf46k22.h: 4216: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18lf46k22.h: 4266: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4268
[; ;pic18lf46k22.h: 4268: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18lf46k22.h: 4271: typedef union {
[; ;pic18lf46k22.h: 4272: struct {
[; ;pic18lf46k22.h: 4273: unsigned SSPBUF :8;
[; ;pic18lf46k22.h: 4274: };
[; ;pic18lf46k22.h: 4275: } SSP2BUFbits_t;
[; ;pic18lf46k22.h: 4276: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18lf46k22.h: 4286: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4288
[; ;pic18lf46k22.h: 4288: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18lf46k22.h: 4291: extern volatile unsigned char BAUD2CON @ 0xF70;
"4293
[; ;pic18lf46k22.h: 4293: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18lf46k22.h: 4296: typedef union {
[; ;pic18lf46k22.h: 4297: struct {
[; ;pic18lf46k22.h: 4298: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 4299: unsigned WUE :1;
[; ;pic18lf46k22.h: 4300: unsigned :1;
[; ;pic18lf46k22.h: 4301: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 4302: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 4303: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 4304: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 4305: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 4306: };
[; ;pic18lf46k22.h: 4307: struct {
[; ;pic18lf46k22.h: 4308: unsigned :4;
[; ;pic18lf46k22.h: 4309: unsigned SCKP :1;
[; ;pic18lf46k22.h: 4310: };
[; ;pic18lf46k22.h: 4311: struct {
[; ;pic18lf46k22.h: 4312: unsigned ABDEN2 :1;
[; ;pic18lf46k22.h: 4313: unsigned WUE2 :1;
[; ;pic18lf46k22.h: 4314: unsigned :1;
[; ;pic18lf46k22.h: 4315: unsigned BRG162 :1;
[; ;pic18lf46k22.h: 4316: unsigned SCKP2 :1;
[; ;pic18lf46k22.h: 4317: unsigned DTRXP2 :1;
[; ;pic18lf46k22.h: 4318: unsigned RCIDL2 :1;
[; ;pic18lf46k22.h: 4319: unsigned ABDOVF2 :1;
[; ;pic18lf46k22.h: 4320: };
[; ;pic18lf46k22.h: 4321: struct {
[; ;pic18lf46k22.h: 4322: unsigned :4;
[; ;pic18lf46k22.h: 4323: unsigned TXCKP2 :1;
[; ;pic18lf46k22.h: 4324: unsigned RXDTP2 :1;
[; ;pic18lf46k22.h: 4325: unsigned RCMT2 :1;
[; ;pic18lf46k22.h: 4326: };
[; ;pic18lf46k22.h: 4327: } BAUDCON2bits_t;
[; ;pic18lf46k22.h: 4328: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18lf46k22.h: 4421: typedef union {
[; ;pic18lf46k22.h: 4422: struct {
[; ;pic18lf46k22.h: 4423: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 4424: unsigned WUE :1;
[; ;pic18lf46k22.h: 4425: unsigned :1;
[; ;pic18lf46k22.h: 4426: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 4427: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 4428: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 4429: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 4430: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 4431: };
[; ;pic18lf46k22.h: 4432: struct {
[; ;pic18lf46k22.h: 4433: unsigned :4;
[; ;pic18lf46k22.h: 4434: unsigned SCKP :1;
[; ;pic18lf46k22.h: 4435: };
[; ;pic18lf46k22.h: 4436: struct {
[; ;pic18lf46k22.h: 4437: unsigned ABDEN2 :1;
[; ;pic18lf46k22.h: 4438: unsigned WUE2 :1;
[; ;pic18lf46k22.h: 4439: unsigned :1;
[; ;pic18lf46k22.h: 4440: unsigned BRG162 :1;
[; ;pic18lf46k22.h: 4441: unsigned SCKP2 :1;
[; ;pic18lf46k22.h: 4442: unsigned DTRXP2 :1;
[; ;pic18lf46k22.h: 4443: unsigned RCIDL2 :1;
[; ;pic18lf46k22.h: 4444: unsigned ABDOVF2 :1;
[; ;pic18lf46k22.h: 4445: };
[; ;pic18lf46k22.h: 4446: struct {
[; ;pic18lf46k22.h: 4447: unsigned :4;
[; ;pic18lf46k22.h: 4448: unsigned TXCKP2 :1;
[; ;pic18lf46k22.h: 4449: unsigned RXDTP2 :1;
[; ;pic18lf46k22.h: 4450: unsigned RCMT2 :1;
[; ;pic18lf46k22.h: 4451: };
[; ;pic18lf46k22.h: 4452: } BAUD2CONbits_t;
[; ;pic18lf46k22.h: 4453: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18lf46k22.h: 4548: extern volatile unsigned char RCSTA2 @ 0xF71;
"4550
[; ;pic18lf46k22.h: 4550: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18lf46k22.h: 4553: extern volatile unsigned char RC2STA @ 0xF71;
"4555
[; ;pic18lf46k22.h: 4555: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18lf46k22.h: 4558: typedef union {
[; ;pic18lf46k22.h: 4559: struct {
[; ;pic18lf46k22.h: 4560: unsigned RX9D :1;
[; ;pic18lf46k22.h: 4561: unsigned OERR :1;
[; ;pic18lf46k22.h: 4562: unsigned FERR :1;
[; ;pic18lf46k22.h: 4563: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 4564: unsigned CREN :1;
[; ;pic18lf46k22.h: 4565: unsigned SREN :1;
[; ;pic18lf46k22.h: 4566: unsigned RX9 :1;
[; ;pic18lf46k22.h: 4567: unsigned SPEN :1;
[; ;pic18lf46k22.h: 4568: };
[; ;pic18lf46k22.h: 4569: struct {
[; ;pic18lf46k22.h: 4570: unsigned :3;
[; ;pic18lf46k22.h: 4571: unsigned ADEN :1;
[; ;pic18lf46k22.h: 4572: };
[; ;pic18lf46k22.h: 4573: struct {
[; ;pic18lf46k22.h: 4574: unsigned RX9D2 :1;
[; ;pic18lf46k22.h: 4575: unsigned OERR2 :1;
[; ;pic18lf46k22.h: 4576: unsigned FERR2 :1;
[; ;pic18lf46k22.h: 4577: unsigned ADDEN2 :1;
[; ;pic18lf46k22.h: 4578: unsigned CREN2 :1;
[; ;pic18lf46k22.h: 4579: unsigned SREN2 :1;
[; ;pic18lf46k22.h: 4580: unsigned RX92 :1;
[; ;pic18lf46k22.h: 4581: unsigned SPEN2 :1;
[; ;pic18lf46k22.h: 4582: };
[; ;pic18lf46k22.h: 4583: struct {
[; ;pic18lf46k22.h: 4584: unsigned RCD82 :1;
[; ;pic18lf46k22.h: 4585: unsigned :5;
[; ;pic18lf46k22.h: 4586: unsigned RC8_92 :1;
[; ;pic18lf46k22.h: 4587: };
[; ;pic18lf46k22.h: 4588: struct {
[; ;pic18lf46k22.h: 4589: unsigned :6;
[; ;pic18lf46k22.h: 4590: unsigned RC92 :1;
[; ;pic18lf46k22.h: 4591: };
[; ;pic18lf46k22.h: 4592: } RCSTA2bits_t;
[; ;pic18lf46k22.h: 4593: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18lf46k22.h: 4696: typedef union {
[; ;pic18lf46k22.h: 4697: struct {
[; ;pic18lf46k22.h: 4698: unsigned RX9D :1;
[; ;pic18lf46k22.h: 4699: unsigned OERR :1;
[; ;pic18lf46k22.h: 4700: unsigned FERR :1;
[; ;pic18lf46k22.h: 4701: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 4702: unsigned CREN :1;
[; ;pic18lf46k22.h: 4703: unsigned SREN :1;
[; ;pic18lf46k22.h: 4704: unsigned RX9 :1;
[; ;pic18lf46k22.h: 4705: unsigned SPEN :1;
[; ;pic18lf46k22.h: 4706: };
[; ;pic18lf46k22.h: 4707: struct {
[; ;pic18lf46k22.h: 4708: unsigned :3;
[; ;pic18lf46k22.h: 4709: unsigned ADEN :1;
[; ;pic18lf46k22.h: 4710: };
[; ;pic18lf46k22.h: 4711: struct {
[; ;pic18lf46k22.h: 4712: unsigned RX9D2 :1;
[; ;pic18lf46k22.h: 4713: unsigned OERR2 :1;
[; ;pic18lf46k22.h: 4714: unsigned FERR2 :1;
[; ;pic18lf46k22.h: 4715: unsigned ADDEN2 :1;
[; ;pic18lf46k22.h: 4716: unsigned CREN2 :1;
[; ;pic18lf46k22.h: 4717: unsigned SREN2 :1;
[; ;pic18lf46k22.h: 4718: unsigned RX92 :1;
[; ;pic18lf46k22.h: 4719: unsigned SPEN2 :1;
[; ;pic18lf46k22.h: 4720: };
[; ;pic18lf46k22.h: 4721: struct {
[; ;pic18lf46k22.h: 4722: unsigned RCD82 :1;
[; ;pic18lf46k22.h: 4723: unsigned :5;
[; ;pic18lf46k22.h: 4724: unsigned RC8_92 :1;
[; ;pic18lf46k22.h: 4725: };
[; ;pic18lf46k22.h: 4726: struct {
[; ;pic18lf46k22.h: 4727: unsigned :6;
[; ;pic18lf46k22.h: 4728: unsigned RC92 :1;
[; ;pic18lf46k22.h: 4729: };
[; ;pic18lf46k22.h: 4730: } RC2STAbits_t;
[; ;pic18lf46k22.h: 4731: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18lf46k22.h: 4836: extern volatile unsigned char TXSTA2 @ 0xF72;
"4838
[; ;pic18lf46k22.h: 4838: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18lf46k22.h: 4841: extern volatile unsigned char TX2STA @ 0xF72;
"4843
[; ;pic18lf46k22.h: 4843: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18lf46k22.h: 4846: typedef union {
[; ;pic18lf46k22.h: 4847: struct {
[; ;pic18lf46k22.h: 4848: unsigned TX9D :1;
[; ;pic18lf46k22.h: 4849: unsigned TRMT :1;
[; ;pic18lf46k22.h: 4850: unsigned BRGH :1;
[; ;pic18lf46k22.h: 4851: unsigned SENDB :1;
[; ;pic18lf46k22.h: 4852: unsigned SYNC :1;
[; ;pic18lf46k22.h: 4853: unsigned TXEN :1;
[; ;pic18lf46k22.h: 4854: unsigned TX9 :1;
[; ;pic18lf46k22.h: 4855: unsigned CSRC :1;
[; ;pic18lf46k22.h: 4856: };
[; ;pic18lf46k22.h: 4857: struct {
[; ;pic18lf46k22.h: 4858: unsigned TX9D2 :1;
[; ;pic18lf46k22.h: 4859: unsigned TRMT2 :1;
[; ;pic18lf46k22.h: 4860: unsigned BRGH2 :1;
[; ;pic18lf46k22.h: 4861: unsigned SENDB2 :1;
[; ;pic18lf46k22.h: 4862: unsigned SYNC2 :1;
[; ;pic18lf46k22.h: 4863: unsigned TXEN2 :1;
[; ;pic18lf46k22.h: 4864: unsigned TX92 :1;
[; ;pic18lf46k22.h: 4865: unsigned CSRC2 :1;
[; ;pic18lf46k22.h: 4866: };
[; ;pic18lf46k22.h: 4867: struct {
[; ;pic18lf46k22.h: 4868: unsigned TXD82 :1;
[; ;pic18lf46k22.h: 4869: unsigned :5;
[; ;pic18lf46k22.h: 4870: unsigned TX8_92 :1;
[; ;pic18lf46k22.h: 4871: };
[; ;pic18lf46k22.h: 4872: } TXSTA2bits_t;
[; ;pic18lf46k22.h: 4873: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18lf46k22.h: 4966: typedef union {
[; ;pic18lf46k22.h: 4967: struct {
[; ;pic18lf46k22.h: 4968: unsigned TX9D :1;
[; ;pic18lf46k22.h: 4969: unsigned TRMT :1;
[; ;pic18lf46k22.h: 4970: unsigned BRGH :1;
[; ;pic18lf46k22.h: 4971: unsigned SENDB :1;
[; ;pic18lf46k22.h: 4972: unsigned SYNC :1;
[; ;pic18lf46k22.h: 4973: unsigned TXEN :1;
[; ;pic18lf46k22.h: 4974: unsigned TX9 :1;
[; ;pic18lf46k22.h: 4975: unsigned CSRC :1;
[; ;pic18lf46k22.h: 4976: };
[; ;pic18lf46k22.h: 4977: struct {
[; ;pic18lf46k22.h: 4978: unsigned TX9D2 :1;
[; ;pic18lf46k22.h: 4979: unsigned TRMT2 :1;
[; ;pic18lf46k22.h: 4980: unsigned BRGH2 :1;
[; ;pic18lf46k22.h: 4981: unsigned SENDB2 :1;
[; ;pic18lf46k22.h: 4982: unsigned SYNC2 :1;
[; ;pic18lf46k22.h: 4983: unsigned TXEN2 :1;
[; ;pic18lf46k22.h: 4984: unsigned TX92 :1;
[; ;pic18lf46k22.h: 4985: unsigned CSRC2 :1;
[; ;pic18lf46k22.h: 4986: };
[; ;pic18lf46k22.h: 4987: struct {
[; ;pic18lf46k22.h: 4988: unsigned TXD82 :1;
[; ;pic18lf46k22.h: 4989: unsigned :5;
[; ;pic18lf46k22.h: 4990: unsigned TX8_92 :1;
[; ;pic18lf46k22.h: 4991: };
[; ;pic18lf46k22.h: 4992: } TX2STAbits_t;
[; ;pic18lf46k22.h: 4993: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18lf46k22.h: 5088: extern volatile unsigned char TXREG2 @ 0xF73;
"5090
[; ;pic18lf46k22.h: 5090: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18lf46k22.h: 5093: extern volatile unsigned char TX2REG @ 0xF73;
"5095
[; ;pic18lf46k22.h: 5095: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18lf46k22.h: 5098: typedef union {
[; ;pic18lf46k22.h: 5099: struct {
[; ;pic18lf46k22.h: 5100: unsigned TX2REG :8;
[; ;pic18lf46k22.h: 5101: };
[; ;pic18lf46k22.h: 5102: } TXREG2bits_t;
[; ;pic18lf46k22.h: 5103: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18lf46k22.h: 5111: typedef union {
[; ;pic18lf46k22.h: 5112: struct {
[; ;pic18lf46k22.h: 5113: unsigned TX2REG :8;
[; ;pic18lf46k22.h: 5114: };
[; ;pic18lf46k22.h: 5115: } TX2REGbits_t;
[; ;pic18lf46k22.h: 5116: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18lf46k22.h: 5126: extern volatile unsigned char RCREG2 @ 0xF74;
"5128
[; ;pic18lf46k22.h: 5128: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18lf46k22.h: 5131: extern volatile unsigned char RC2REG @ 0xF74;
"5133
[; ;pic18lf46k22.h: 5133: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18lf46k22.h: 5136: typedef union {
[; ;pic18lf46k22.h: 5137: struct {
[; ;pic18lf46k22.h: 5138: unsigned RC2REG :8;
[; ;pic18lf46k22.h: 5139: };
[; ;pic18lf46k22.h: 5140: } RCREG2bits_t;
[; ;pic18lf46k22.h: 5141: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18lf46k22.h: 5149: typedef union {
[; ;pic18lf46k22.h: 5150: struct {
[; ;pic18lf46k22.h: 5151: unsigned RC2REG :8;
[; ;pic18lf46k22.h: 5152: };
[; ;pic18lf46k22.h: 5153: } RC2REGbits_t;
[; ;pic18lf46k22.h: 5154: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18lf46k22.h: 5164: extern volatile unsigned char SPBRG2 @ 0xF75;
"5166
[; ;pic18lf46k22.h: 5166: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18lf46k22.h: 5169: extern volatile unsigned char SP2BRG @ 0xF75;
"5171
[; ;pic18lf46k22.h: 5171: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18lf46k22.h: 5174: typedef union {
[; ;pic18lf46k22.h: 5175: struct {
[; ;pic18lf46k22.h: 5176: unsigned SP2BRG :8;
[; ;pic18lf46k22.h: 5177: };
[; ;pic18lf46k22.h: 5178: } SPBRG2bits_t;
[; ;pic18lf46k22.h: 5179: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18lf46k22.h: 5187: typedef union {
[; ;pic18lf46k22.h: 5188: struct {
[; ;pic18lf46k22.h: 5189: unsigned SP2BRG :8;
[; ;pic18lf46k22.h: 5190: };
[; ;pic18lf46k22.h: 5191: } SP2BRGbits_t;
[; ;pic18lf46k22.h: 5192: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18lf46k22.h: 5202: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5204
[; ;pic18lf46k22.h: 5204: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18lf46k22.h: 5207: extern volatile unsigned char SP2BRGH @ 0xF76;
"5209
[; ;pic18lf46k22.h: 5209: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18lf46k22.h: 5212: typedef union {
[; ;pic18lf46k22.h: 5213: struct {
[; ;pic18lf46k22.h: 5214: unsigned SP2BRGH :8;
[; ;pic18lf46k22.h: 5215: };
[; ;pic18lf46k22.h: 5216: } SPBRGH2bits_t;
[; ;pic18lf46k22.h: 5217: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18lf46k22.h: 5225: typedef union {
[; ;pic18lf46k22.h: 5226: struct {
[; ;pic18lf46k22.h: 5227: unsigned SP2BRGH :8;
[; ;pic18lf46k22.h: 5228: };
[; ;pic18lf46k22.h: 5229: } SP2BRGHbits_t;
[; ;pic18lf46k22.h: 5230: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18lf46k22.h: 5240: extern volatile unsigned char CM2CON1 @ 0xF77;
"5242
[; ;pic18lf46k22.h: 5242: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18lf46k22.h: 5245: extern volatile unsigned char CM12CON @ 0xF77;
"5247
[; ;pic18lf46k22.h: 5247: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18lf46k22.h: 5250: typedef union {
[; ;pic18lf46k22.h: 5251: struct {
[; ;pic18lf46k22.h: 5252: unsigned C2SYNC :1;
[; ;pic18lf46k22.h: 5253: unsigned C1SYNC :1;
[; ;pic18lf46k22.h: 5254: unsigned C2HYS :1;
[; ;pic18lf46k22.h: 5255: unsigned C1HYS :1;
[; ;pic18lf46k22.h: 5256: unsigned C2RSEL :1;
[; ;pic18lf46k22.h: 5257: unsigned C1RSEL :1;
[; ;pic18lf46k22.h: 5258: unsigned MC2OUT :1;
[; ;pic18lf46k22.h: 5259: unsigned MC1OUT :1;
[; ;pic18lf46k22.h: 5260: };
[; ;pic18lf46k22.h: 5261: } CM2CON1bits_t;
[; ;pic18lf46k22.h: 5262: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18lf46k22.h: 5305: typedef union {
[; ;pic18lf46k22.h: 5306: struct {
[; ;pic18lf46k22.h: 5307: unsigned C2SYNC :1;
[; ;pic18lf46k22.h: 5308: unsigned C1SYNC :1;
[; ;pic18lf46k22.h: 5309: unsigned C2HYS :1;
[; ;pic18lf46k22.h: 5310: unsigned C1HYS :1;
[; ;pic18lf46k22.h: 5311: unsigned C2RSEL :1;
[; ;pic18lf46k22.h: 5312: unsigned C1RSEL :1;
[; ;pic18lf46k22.h: 5313: unsigned MC2OUT :1;
[; ;pic18lf46k22.h: 5314: unsigned MC1OUT :1;
[; ;pic18lf46k22.h: 5315: };
[; ;pic18lf46k22.h: 5316: } CM12CONbits_t;
[; ;pic18lf46k22.h: 5317: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18lf46k22.h: 5362: extern volatile unsigned char CM2CON0 @ 0xF78;
"5364
[; ;pic18lf46k22.h: 5364: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18lf46k22.h: 5367: extern volatile unsigned char CM2CON @ 0xF78;
"5369
[; ;pic18lf46k22.h: 5369: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18lf46k22.h: 5372: typedef union {
[; ;pic18lf46k22.h: 5373: struct {
[; ;pic18lf46k22.h: 5374: unsigned C2CH :2;
[; ;pic18lf46k22.h: 5375: unsigned C2R :1;
[; ;pic18lf46k22.h: 5376: unsigned C2SP :1;
[; ;pic18lf46k22.h: 5377: unsigned C2POL :1;
[; ;pic18lf46k22.h: 5378: unsigned C2OE :1;
[; ;pic18lf46k22.h: 5379: unsigned C2OUT :1;
[; ;pic18lf46k22.h: 5380: unsigned C2ON :1;
[; ;pic18lf46k22.h: 5381: };
[; ;pic18lf46k22.h: 5382: struct {
[; ;pic18lf46k22.h: 5383: unsigned C2CH0 :1;
[; ;pic18lf46k22.h: 5384: unsigned C2CH1 :1;
[; ;pic18lf46k22.h: 5385: };
[; ;pic18lf46k22.h: 5386: struct {
[; ;pic18lf46k22.h: 5387: unsigned CCH02 :1;
[; ;pic18lf46k22.h: 5388: };
[; ;pic18lf46k22.h: 5389: struct {
[; ;pic18lf46k22.h: 5390: unsigned :1;
[; ;pic18lf46k22.h: 5391: unsigned CCH12 :1;
[; ;pic18lf46k22.h: 5392: };
[; ;pic18lf46k22.h: 5393: struct {
[; ;pic18lf46k22.h: 5394: unsigned :6;
[; ;pic18lf46k22.h: 5395: unsigned COE2 :1;
[; ;pic18lf46k22.h: 5396: };
[; ;pic18lf46k22.h: 5397: struct {
[; ;pic18lf46k22.h: 5398: unsigned :7;
[; ;pic18lf46k22.h: 5399: unsigned CON2 :1;
[; ;pic18lf46k22.h: 5400: };
[; ;pic18lf46k22.h: 5401: struct {
[; ;pic18lf46k22.h: 5402: unsigned :5;
[; ;pic18lf46k22.h: 5403: unsigned CPOL2 :1;
[; ;pic18lf46k22.h: 5404: };
[; ;pic18lf46k22.h: 5405: struct {
[; ;pic18lf46k22.h: 5406: unsigned :2;
[; ;pic18lf46k22.h: 5407: unsigned CREF2 :1;
[; ;pic18lf46k22.h: 5408: };
[; ;pic18lf46k22.h: 5409: struct {
[; ;pic18lf46k22.h: 5410: unsigned :3;
[; ;pic18lf46k22.h: 5411: unsigned EVPOL02 :1;
[; ;pic18lf46k22.h: 5412: };
[; ;pic18lf46k22.h: 5413: struct {
[; ;pic18lf46k22.h: 5414: unsigned :4;
[; ;pic18lf46k22.h: 5415: unsigned EVPOL12 :1;
[; ;pic18lf46k22.h: 5416: };
[; ;pic18lf46k22.h: 5417: } CM2CON0bits_t;
[; ;pic18lf46k22.h: 5418: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18lf46k22.h: 5506: typedef union {
[; ;pic18lf46k22.h: 5507: struct {
[; ;pic18lf46k22.h: 5508: unsigned C2CH :2;
[; ;pic18lf46k22.h: 5509: unsigned C2R :1;
[; ;pic18lf46k22.h: 5510: unsigned C2SP :1;
[; ;pic18lf46k22.h: 5511: unsigned C2POL :1;
[; ;pic18lf46k22.h: 5512: unsigned C2OE :1;
[; ;pic18lf46k22.h: 5513: unsigned C2OUT :1;
[; ;pic18lf46k22.h: 5514: unsigned C2ON :1;
[; ;pic18lf46k22.h: 5515: };
[; ;pic18lf46k22.h: 5516: struct {
[; ;pic18lf46k22.h: 5517: unsigned C2CH0 :1;
[; ;pic18lf46k22.h: 5518: unsigned C2CH1 :1;
[; ;pic18lf46k22.h: 5519: };
[; ;pic18lf46k22.h: 5520: struct {
[; ;pic18lf46k22.h: 5521: unsigned CCH02 :1;
[; ;pic18lf46k22.h: 5522: };
[; ;pic18lf46k22.h: 5523: struct {
[; ;pic18lf46k22.h: 5524: unsigned :1;
[; ;pic18lf46k22.h: 5525: unsigned CCH12 :1;
[; ;pic18lf46k22.h: 5526: };
[; ;pic18lf46k22.h: 5527: struct {
[; ;pic18lf46k22.h: 5528: unsigned :6;
[; ;pic18lf46k22.h: 5529: unsigned COE2 :1;
[; ;pic18lf46k22.h: 5530: };
[; ;pic18lf46k22.h: 5531: struct {
[; ;pic18lf46k22.h: 5532: unsigned :7;
[; ;pic18lf46k22.h: 5533: unsigned CON2 :1;
[; ;pic18lf46k22.h: 5534: };
[; ;pic18lf46k22.h: 5535: struct {
[; ;pic18lf46k22.h: 5536: unsigned :5;
[; ;pic18lf46k22.h: 5537: unsigned CPOL2 :1;
[; ;pic18lf46k22.h: 5538: };
[; ;pic18lf46k22.h: 5539: struct {
[; ;pic18lf46k22.h: 5540: unsigned :2;
[; ;pic18lf46k22.h: 5541: unsigned CREF2 :1;
[; ;pic18lf46k22.h: 5542: };
[; ;pic18lf46k22.h: 5543: struct {
[; ;pic18lf46k22.h: 5544: unsigned :3;
[; ;pic18lf46k22.h: 5545: unsigned EVPOL02 :1;
[; ;pic18lf46k22.h: 5546: };
[; ;pic18lf46k22.h: 5547: struct {
[; ;pic18lf46k22.h: 5548: unsigned :4;
[; ;pic18lf46k22.h: 5549: unsigned EVPOL12 :1;
[; ;pic18lf46k22.h: 5550: };
[; ;pic18lf46k22.h: 5551: } CM2CONbits_t;
[; ;pic18lf46k22.h: 5552: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18lf46k22.h: 5642: extern volatile unsigned char CM1CON0 @ 0xF79;
"5644
[; ;pic18lf46k22.h: 5644: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18lf46k22.h: 5647: extern volatile unsigned char CM1CON @ 0xF79;
"5649
[; ;pic18lf46k22.h: 5649: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18lf46k22.h: 5652: typedef union {
[; ;pic18lf46k22.h: 5653: struct {
[; ;pic18lf46k22.h: 5654: unsigned C1CH :2;
[; ;pic18lf46k22.h: 5655: unsigned C1R :1;
[; ;pic18lf46k22.h: 5656: unsigned C1SP :1;
[; ;pic18lf46k22.h: 5657: unsigned C1POL :1;
[; ;pic18lf46k22.h: 5658: unsigned C1OE :1;
[; ;pic18lf46k22.h: 5659: unsigned C1OUT :1;
[; ;pic18lf46k22.h: 5660: unsigned C1ON :1;
[; ;pic18lf46k22.h: 5661: };
[; ;pic18lf46k22.h: 5662: struct {
[; ;pic18lf46k22.h: 5663: unsigned C1CH0 :1;
[; ;pic18lf46k22.h: 5664: unsigned C1CH1 :1;
[; ;pic18lf46k22.h: 5665: };
[; ;pic18lf46k22.h: 5666: struct {
[; ;pic18lf46k22.h: 5667: unsigned CCH0 :1;
[; ;pic18lf46k22.h: 5668: };
[; ;pic18lf46k22.h: 5669: struct {
[; ;pic18lf46k22.h: 5670: unsigned CCH01 :1;
[; ;pic18lf46k22.h: 5671: };
[; ;pic18lf46k22.h: 5672: struct {
[; ;pic18lf46k22.h: 5673: unsigned :1;
[; ;pic18lf46k22.h: 5674: unsigned CCH1 :1;
[; ;pic18lf46k22.h: 5675: };
[; ;pic18lf46k22.h: 5676: struct {
[; ;pic18lf46k22.h: 5677: unsigned :1;
[; ;pic18lf46k22.h: 5678: unsigned CCH11 :1;
[; ;pic18lf46k22.h: 5679: };
[; ;pic18lf46k22.h: 5680: struct {
[; ;pic18lf46k22.h: 5681: unsigned :6;
[; ;pic18lf46k22.h: 5682: unsigned COE :1;
[; ;pic18lf46k22.h: 5683: };
[; ;pic18lf46k22.h: 5684: struct {
[; ;pic18lf46k22.h: 5685: unsigned :6;
[; ;pic18lf46k22.h: 5686: unsigned COE1 :1;
[; ;pic18lf46k22.h: 5687: };
[; ;pic18lf46k22.h: 5688: struct {
[; ;pic18lf46k22.h: 5689: unsigned :7;
[; ;pic18lf46k22.h: 5690: unsigned CON :1;
[; ;pic18lf46k22.h: 5691: };
[; ;pic18lf46k22.h: 5692: struct {
[; ;pic18lf46k22.h: 5693: unsigned :7;
[; ;pic18lf46k22.h: 5694: unsigned CON1 :1;
[; ;pic18lf46k22.h: 5695: };
[; ;pic18lf46k22.h: 5696: struct {
[; ;pic18lf46k22.h: 5697: unsigned :5;
[; ;pic18lf46k22.h: 5698: unsigned CPOL :1;
[; ;pic18lf46k22.h: 5699: };
[; ;pic18lf46k22.h: 5700: struct {
[; ;pic18lf46k22.h: 5701: unsigned :5;
[; ;pic18lf46k22.h: 5702: unsigned CPOL1 :1;
[; ;pic18lf46k22.h: 5703: };
[; ;pic18lf46k22.h: 5704: struct {
[; ;pic18lf46k22.h: 5705: unsigned :2;
[; ;pic18lf46k22.h: 5706: unsigned CREF :1;
[; ;pic18lf46k22.h: 5707: };
[; ;pic18lf46k22.h: 5708: struct {
[; ;pic18lf46k22.h: 5709: unsigned :2;
[; ;pic18lf46k22.h: 5710: unsigned CREF1 :1;
[; ;pic18lf46k22.h: 5711: };
[; ;pic18lf46k22.h: 5712: struct {
[; ;pic18lf46k22.h: 5713: unsigned :3;
[; ;pic18lf46k22.h: 5714: unsigned EVPOL0 :1;
[; ;pic18lf46k22.h: 5715: };
[; ;pic18lf46k22.h: 5716: struct {
[; ;pic18lf46k22.h: 5717: unsigned :3;
[; ;pic18lf46k22.h: 5718: unsigned EVPOL01 :1;
[; ;pic18lf46k22.h: 5719: };
[; ;pic18lf46k22.h: 5720: struct {
[; ;pic18lf46k22.h: 5721: unsigned :4;
[; ;pic18lf46k22.h: 5722: unsigned EVPOL1 :1;
[; ;pic18lf46k22.h: 5723: };
[; ;pic18lf46k22.h: 5724: struct {
[; ;pic18lf46k22.h: 5725: unsigned :4;
[; ;pic18lf46k22.h: 5726: unsigned EVPOL11 :1;
[; ;pic18lf46k22.h: 5727: };
[; ;pic18lf46k22.h: 5728: } CM1CON0bits_t;
[; ;pic18lf46k22.h: 5729: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18lf46k22.h: 5857: typedef union {
[; ;pic18lf46k22.h: 5858: struct {
[; ;pic18lf46k22.h: 5859: unsigned C1CH :2;
[; ;pic18lf46k22.h: 5860: unsigned C1R :1;
[; ;pic18lf46k22.h: 5861: unsigned C1SP :1;
[; ;pic18lf46k22.h: 5862: unsigned C1POL :1;
[; ;pic18lf46k22.h: 5863: unsigned C1OE :1;
[; ;pic18lf46k22.h: 5864: unsigned C1OUT :1;
[; ;pic18lf46k22.h: 5865: unsigned C1ON :1;
[; ;pic18lf46k22.h: 5866: };
[; ;pic18lf46k22.h: 5867: struct {
[; ;pic18lf46k22.h: 5868: unsigned C1CH0 :1;
[; ;pic18lf46k22.h: 5869: unsigned C1CH1 :1;
[; ;pic18lf46k22.h: 5870: };
[; ;pic18lf46k22.h: 5871: struct {
[; ;pic18lf46k22.h: 5872: unsigned CCH0 :1;
[; ;pic18lf46k22.h: 5873: };
[; ;pic18lf46k22.h: 5874: struct {
[; ;pic18lf46k22.h: 5875: unsigned CCH01 :1;
[; ;pic18lf46k22.h: 5876: };
[; ;pic18lf46k22.h: 5877: struct {
[; ;pic18lf46k22.h: 5878: unsigned :1;
[; ;pic18lf46k22.h: 5879: unsigned CCH1 :1;
[; ;pic18lf46k22.h: 5880: };
[; ;pic18lf46k22.h: 5881: struct {
[; ;pic18lf46k22.h: 5882: unsigned :1;
[; ;pic18lf46k22.h: 5883: unsigned CCH11 :1;
[; ;pic18lf46k22.h: 5884: };
[; ;pic18lf46k22.h: 5885: struct {
[; ;pic18lf46k22.h: 5886: unsigned :6;
[; ;pic18lf46k22.h: 5887: unsigned COE :1;
[; ;pic18lf46k22.h: 5888: };
[; ;pic18lf46k22.h: 5889: struct {
[; ;pic18lf46k22.h: 5890: unsigned :6;
[; ;pic18lf46k22.h: 5891: unsigned COE1 :1;
[; ;pic18lf46k22.h: 5892: };
[; ;pic18lf46k22.h: 5893: struct {
[; ;pic18lf46k22.h: 5894: unsigned :7;
[; ;pic18lf46k22.h: 5895: unsigned CON :1;
[; ;pic18lf46k22.h: 5896: };
[; ;pic18lf46k22.h: 5897: struct {
[; ;pic18lf46k22.h: 5898: unsigned :7;
[; ;pic18lf46k22.h: 5899: unsigned CON1 :1;
[; ;pic18lf46k22.h: 5900: };
[; ;pic18lf46k22.h: 5901: struct {
[; ;pic18lf46k22.h: 5902: unsigned :5;
[; ;pic18lf46k22.h: 5903: unsigned CPOL :1;
[; ;pic18lf46k22.h: 5904: };
[; ;pic18lf46k22.h: 5905: struct {
[; ;pic18lf46k22.h: 5906: unsigned :5;
[; ;pic18lf46k22.h: 5907: unsigned CPOL1 :1;
[; ;pic18lf46k22.h: 5908: };
[; ;pic18lf46k22.h: 5909: struct {
[; ;pic18lf46k22.h: 5910: unsigned :2;
[; ;pic18lf46k22.h: 5911: unsigned CREF :1;
[; ;pic18lf46k22.h: 5912: };
[; ;pic18lf46k22.h: 5913: struct {
[; ;pic18lf46k22.h: 5914: unsigned :2;
[; ;pic18lf46k22.h: 5915: unsigned CREF1 :1;
[; ;pic18lf46k22.h: 5916: };
[; ;pic18lf46k22.h: 5917: struct {
[; ;pic18lf46k22.h: 5918: unsigned :3;
[; ;pic18lf46k22.h: 5919: unsigned EVPOL0 :1;
[; ;pic18lf46k22.h: 5920: };
[; ;pic18lf46k22.h: 5921: struct {
[; ;pic18lf46k22.h: 5922: unsigned :3;
[; ;pic18lf46k22.h: 5923: unsigned EVPOL01 :1;
[; ;pic18lf46k22.h: 5924: };
[; ;pic18lf46k22.h: 5925: struct {
[; ;pic18lf46k22.h: 5926: unsigned :4;
[; ;pic18lf46k22.h: 5927: unsigned EVPOL1 :1;
[; ;pic18lf46k22.h: 5928: };
[; ;pic18lf46k22.h: 5929: struct {
[; ;pic18lf46k22.h: 5930: unsigned :4;
[; ;pic18lf46k22.h: 5931: unsigned EVPOL11 :1;
[; ;pic18lf46k22.h: 5932: };
[; ;pic18lf46k22.h: 5933: } CM1CONbits_t;
[; ;pic18lf46k22.h: 5934: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18lf46k22.h: 6064: extern volatile unsigned char PIE4 @ 0xF7A;
"6066
[; ;pic18lf46k22.h: 6066: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18lf46k22.h: 6069: typedef union {
[; ;pic18lf46k22.h: 6070: struct {
[; ;pic18lf46k22.h: 6071: unsigned CCP3IE :1;
[; ;pic18lf46k22.h: 6072: unsigned CCP4IE :1;
[; ;pic18lf46k22.h: 6073: unsigned CCP5IE :1;
[; ;pic18lf46k22.h: 6074: };
[; ;pic18lf46k22.h: 6075: } PIE4bits_t;
[; ;pic18lf46k22.h: 6076: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18lf46k22.h: 6096: extern volatile unsigned char PIR4 @ 0xF7B;
"6098
[; ;pic18lf46k22.h: 6098: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18lf46k22.h: 6101: typedef union {
[; ;pic18lf46k22.h: 6102: struct {
[; ;pic18lf46k22.h: 6103: unsigned CCP3IF :1;
[; ;pic18lf46k22.h: 6104: unsigned CCP4IF :1;
[; ;pic18lf46k22.h: 6105: unsigned CCP5IF :1;
[; ;pic18lf46k22.h: 6106: };
[; ;pic18lf46k22.h: 6107: } PIR4bits_t;
[; ;pic18lf46k22.h: 6108: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18lf46k22.h: 6128: extern volatile unsigned char IPR4 @ 0xF7C;
"6130
[; ;pic18lf46k22.h: 6130: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18lf46k22.h: 6133: typedef union {
[; ;pic18lf46k22.h: 6134: struct {
[; ;pic18lf46k22.h: 6135: unsigned CCP3IP :1;
[; ;pic18lf46k22.h: 6136: unsigned CCP4IP :1;
[; ;pic18lf46k22.h: 6137: unsigned CCP5IP :1;
[; ;pic18lf46k22.h: 6138: };
[; ;pic18lf46k22.h: 6139: struct {
[; ;pic18lf46k22.h: 6140: unsigned CCIP3IP :1;
[; ;pic18lf46k22.h: 6141: };
[; ;pic18lf46k22.h: 6142: } IPR4bits_t;
[; ;pic18lf46k22.h: 6143: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18lf46k22.h: 6168: extern volatile unsigned char PIE5 @ 0xF7D;
"6170
[; ;pic18lf46k22.h: 6170: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18lf46k22.h: 6173: typedef union {
[; ;pic18lf46k22.h: 6174: struct {
[; ;pic18lf46k22.h: 6175: unsigned TMR4IE :1;
[; ;pic18lf46k22.h: 6176: unsigned TMR5IE :1;
[; ;pic18lf46k22.h: 6177: unsigned TMR6IE :1;
[; ;pic18lf46k22.h: 6178: };
[; ;pic18lf46k22.h: 6179: } PIE5bits_t;
[; ;pic18lf46k22.h: 6180: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18lf46k22.h: 6200: extern volatile unsigned char PIR5 @ 0xF7E;
"6202
[; ;pic18lf46k22.h: 6202: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18lf46k22.h: 6205: typedef union {
[; ;pic18lf46k22.h: 6206: struct {
[; ;pic18lf46k22.h: 6207: unsigned TMR4IF :1;
[; ;pic18lf46k22.h: 6208: unsigned TMR5IF :1;
[; ;pic18lf46k22.h: 6209: unsigned TMR6IF :1;
[; ;pic18lf46k22.h: 6210: };
[; ;pic18lf46k22.h: 6211: } PIR5bits_t;
[; ;pic18lf46k22.h: 6212: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18lf46k22.h: 6232: extern volatile unsigned char IPR5 @ 0xF7F;
"6234
[; ;pic18lf46k22.h: 6234: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18lf46k22.h: 6237: typedef union {
[; ;pic18lf46k22.h: 6238: struct {
[; ;pic18lf46k22.h: 6239: unsigned TMR4IP :1;
[; ;pic18lf46k22.h: 6240: unsigned TMR5IP :1;
[; ;pic18lf46k22.h: 6241: unsigned TMR6IP :1;
[; ;pic18lf46k22.h: 6242: };
[; ;pic18lf46k22.h: 6243: struct {
[; ;pic18lf46k22.h: 6244: unsigned CCH05 :1;
[; ;pic18lf46k22.h: 6245: unsigned CCH15 :1;
[; ;pic18lf46k22.h: 6246: };
[; ;pic18lf46k22.h: 6247: } IPR5bits_t;
[; ;pic18lf46k22.h: 6248: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18lf46k22.h: 6278: extern volatile unsigned char PORTA @ 0xF80;
"6280
[; ;pic18lf46k22.h: 6280: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18lf46k22.h: 6283: typedef union {
[; ;pic18lf46k22.h: 6284: struct {
[; ;pic18lf46k22.h: 6285: unsigned RA0 :1;
[; ;pic18lf46k22.h: 6286: unsigned RA1 :1;
[; ;pic18lf46k22.h: 6287: unsigned RA2 :1;
[; ;pic18lf46k22.h: 6288: unsigned RA3 :1;
[; ;pic18lf46k22.h: 6289: unsigned RA4 :1;
[; ;pic18lf46k22.h: 6290: unsigned RA5 :1;
[; ;pic18lf46k22.h: 6291: unsigned RA6 :1;
[; ;pic18lf46k22.h: 6292: unsigned RA7 :1;
[; ;pic18lf46k22.h: 6293: };
[; ;pic18lf46k22.h: 6294: struct {
[; ;pic18lf46k22.h: 6295: unsigned AN0 :1;
[; ;pic18lf46k22.h: 6296: unsigned AN1 :1;
[; ;pic18lf46k22.h: 6297: unsigned AN2 :1;
[; ;pic18lf46k22.h: 6298: unsigned AN3 :1;
[; ;pic18lf46k22.h: 6299: unsigned :1;
[; ;pic18lf46k22.h: 6300: unsigned AN4 :1;
[; ;pic18lf46k22.h: 6301: };
[; ;pic18lf46k22.h: 6302: struct {
[; ;pic18lf46k22.h: 6303: unsigned C12IN0M :1;
[; ;pic18lf46k22.h: 6304: unsigned C12IN1M :1;
[; ;pic18lf46k22.h: 6305: unsigned C2INP :1;
[; ;pic18lf46k22.h: 6306: unsigned C1INP :1;
[; ;pic18lf46k22.h: 6307: unsigned C1OUT :1;
[; ;pic18lf46k22.h: 6308: unsigned C2OUT :1;
[; ;pic18lf46k22.h: 6309: };
[; ;pic18lf46k22.h: 6310: struct {
[; ;pic18lf46k22.h: 6311: unsigned C12IN0N :1;
[; ;pic18lf46k22.h: 6312: unsigned C12IN1N :1;
[; ;pic18lf46k22.h: 6313: unsigned VREFM :1;
[; ;pic18lf46k22.h: 6314: unsigned VREFP :1;
[; ;pic18lf46k22.h: 6315: unsigned T0CKI :1;
[; ;pic18lf46k22.h: 6316: unsigned SS :1;
[; ;pic18lf46k22.h: 6317: };
[; ;pic18lf46k22.h: 6318: struct {
[; ;pic18lf46k22.h: 6319: unsigned :5;
[; ;pic18lf46k22.h: 6320: unsigned NOT_SS :1;
[; ;pic18lf46k22.h: 6321: };
[; ;pic18lf46k22.h: 6322: struct {
[; ;pic18lf46k22.h: 6323: unsigned :2;
[; ;pic18lf46k22.h: 6324: unsigned VREFN :1;
[; ;pic18lf46k22.h: 6325: unsigned :1;
[; ;pic18lf46k22.h: 6326: unsigned SRQ :1;
[; ;pic18lf46k22.h: 6327: unsigned nSS :1;
[; ;pic18lf46k22.h: 6328: };
[; ;pic18lf46k22.h: 6329: struct {
[; ;pic18lf46k22.h: 6330: unsigned :2;
[; ;pic18lf46k22.h: 6331: unsigned CVREF :1;
[; ;pic18lf46k22.h: 6332: unsigned :2;
[; ;pic18lf46k22.h: 6333: unsigned LVDIN :1;
[; ;pic18lf46k22.h: 6334: };
[; ;pic18lf46k22.h: 6335: struct {
[; ;pic18lf46k22.h: 6336: unsigned :2;
[; ;pic18lf46k22.h: 6337: unsigned DACOUT :1;
[; ;pic18lf46k22.h: 6338: unsigned :2;
[; ;pic18lf46k22.h: 6339: unsigned HLVDIN :1;
[; ;pic18lf46k22.h: 6340: };
[; ;pic18lf46k22.h: 6341: struct {
[; ;pic18lf46k22.h: 6342: unsigned :5;
[; ;pic18lf46k22.h: 6343: unsigned SS1 :1;
[; ;pic18lf46k22.h: 6344: };
[; ;pic18lf46k22.h: 6345: struct {
[; ;pic18lf46k22.h: 6346: unsigned :5;
[; ;pic18lf46k22.h: 6347: unsigned NOT_SS1 :1;
[; ;pic18lf46k22.h: 6348: };
[; ;pic18lf46k22.h: 6349: struct {
[; ;pic18lf46k22.h: 6350: unsigned :5;
[; ;pic18lf46k22.h: 6351: unsigned nSS1 :1;
[; ;pic18lf46k22.h: 6352: };
[; ;pic18lf46k22.h: 6353: struct {
[; ;pic18lf46k22.h: 6354: unsigned :5;
[; ;pic18lf46k22.h: 6355: unsigned SRNQ :1;
[; ;pic18lf46k22.h: 6356: };
[; ;pic18lf46k22.h: 6357: struct {
[; ;pic18lf46k22.h: 6358: unsigned ULPWUIN :1;
[; ;pic18lf46k22.h: 6359: unsigned :6;
[; ;pic18lf46k22.h: 6360: unsigned RJPU :1;
[; ;pic18lf46k22.h: 6361: };
[; ;pic18lf46k22.h: 6362: } PORTAbits_t;
[; ;pic18lf46k22.h: 6363: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18lf46k22.h: 6563: extern volatile unsigned char PORTB @ 0xF81;
"6565
[; ;pic18lf46k22.h: 6565: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18lf46k22.h: 6568: typedef union {
[; ;pic18lf46k22.h: 6569: struct {
[; ;pic18lf46k22.h: 6570: unsigned RB0 :1;
[; ;pic18lf46k22.h: 6571: unsigned RB1 :1;
[; ;pic18lf46k22.h: 6572: unsigned RB2 :1;
[; ;pic18lf46k22.h: 6573: unsigned RB3 :1;
[; ;pic18lf46k22.h: 6574: unsigned RB4 :1;
[; ;pic18lf46k22.h: 6575: unsigned RB5 :1;
[; ;pic18lf46k22.h: 6576: unsigned RB6 :1;
[; ;pic18lf46k22.h: 6577: unsigned RB7 :1;
[; ;pic18lf46k22.h: 6578: };
[; ;pic18lf46k22.h: 6579: struct {
[; ;pic18lf46k22.h: 6580: unsigned INT0 :1;
[; ;pic18lf46k22.h: 6581: unsigned INT1 :1;
[; ;pic18lf46k22.h: 6582: unsigned INT2 :1;
[; ;pic18lf46k22.h: 6583: unsigned CCP2 :1;
[; ;pic18lf46k22.h: 6584: unsigned KBI0 :1;
[; ;pic18lf46k22.h: 6585: unsigned KBI1 :1;
[; ;pic18lf46k22.h: 6586: unsigned KBI2 :1;
[; ;pic18lf46k22.h: 6587: unsigned KBI3 :1;
[; ;pic18lf46k22.h: 6588: };
[; ;pic18lf46k22.h: 6589: struct {
[; ;pic18lf46k22.h: 6590: unsigned AN12 :1;
[; ;pic18lf46k22.h: 6591: unsigned AN10 :1;
[; ;pic18lf46k22.h: 6592: unsigned AN8 :1;
[; ;pic18lf46k22.h: 6593: unsigned AN9 :1;
[; ;pic18lf46k22.h: 6594: unsigned AN11 :1;
[; ;pic18lf46k22.h: 6595: unsigned AN13 :1;
[; ;pic18lf46k22.h: 6596: unsigned PGC :1;
[; ;pic18lf46k22.h: 6597: unsigned PGD :1;
[; ;pic18lf46k22.h: 6598: };
[; ;pic18lf46k22.h: 6599: struct {
[; ;pic18lf46k22.h: 6600: unsigned FLT0 :1;
[; ;pic18lf46k22.h: 6601: unsigned C12IN3M :1;
[; ;pic18lf46k22.h: 6602: unsigned :1;
[; ;pic18lf46k22.h: 6603: unsigned C12IN2M :1;
[; ;pic18lf46k22.h: 6604: unsigned T5G :1;
[; ;pic18lf46k22.h: 6605: unsigned T1G :1;
[; ;pic18lf46k22.h: 6606: };
[; ;pic18lf46k22.h: 6607: struct {
[; ;pic18lf46k22.h: 6608: unsigned SRI :1;
[; ;pic18lf46k22.h: 6609: unsigned C12IN3N :1;
[; ;pic18lf46k22.h: 6610: unsigned :1;
[; ;pic18lf46k22.h: 6611: unsigned C12IN2N :1;
[; ;pic18lf46k22.h: 6612: unsigned :1;
[; ;pic18lf46k22.h: 6613: unsigned CCP3 :1;
[; ;pic18lf46k22.h: 6614: };
[; ;pic18lf46k22.h: 6615: struct {
[; ;pic18lf46k22.h: 6616: unsigned :2;
[; ;pic18lf46k22.h: 6617: unsigned CTED1 :1;
[; ;pic18lf46k22.h: 6618: unsigned CTED2 :1;
[; ;pic18lf46k22.h: 6619: unsigned :1;
[; ;pic18lf46k22.h: 6620: unsigned T3CKI :1;
[; ;pic18lf46k22.h: 6621: };
[; ;pic18lf46k22.h: 6622: struct {
[; ;pic18lf46k22.h: 6623: unsigned :3;
[; ;pic18lf46k22.h: 6624: unsigned P2A :1;
[; ;pic18lf46k22.h: 6625: unsigned :1;
[; ;pic18lf46k22.h: 6626: unsigned P3A :1;
[; ;pic18lf46k22.h: 6627: };
[; ;pic18lf46k22.h: 6628: struct {
[; ;pic18lf46k22.h: 6629: unsigned :3;
[; ;pic18lf46k22.h: 6630: unsigned CCP2_PA2 :1;
[; ;pic18lf46k22.h: 6631: };
[; ;pic18lf46k22.h: 6632: } PORTBbits_t;
[; ;pic18lf46k22.h: 6633: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18lf46k22.h: 6833: extern volatile unsigned char PORTC @ 0xF82;
"6835
[; ;pic18lf46k22.h: 6835: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18lf46k22.h: 6838: typedef union {
[; ;pic18lf46k22.h: 6839: struct {
[; ;pic18lf46k22.h: 6840: unsigned RC0 :1;
[; ;pic18lf46k22.h: 6841: unsigned RC1 :1;
[; ;pic18lf46k22.h: 6842: unsigned RC2 :1;
[; ;pic18lf46k22.h: 6843: unsigned RC3 :1;
[; ;pic18lf46k22.h: 6844: unsigned RC4 :1;
[; ;pic18lf46k22.h: 6845: unsigned RC5 :1;
[; ;pic18lf46k22.h: 6846: unsigned RC6 :1;
[; ;pic18lf46k22.h: 6847: unsigned RC7 :1;
[; ;pic18lf46k22.h: 6848: };
[; ;pic18lf46k22.h: 6849: struct {
[; ;pic18lf46k22.h: 6850: unsigned T1OSO :1;
[; ;pic18lf46k22.h: 6851: unsigned T1OSI :1;
[; ;pic18lf46k22.h: 6852: unsigned T5CKI :1;
[; ;pic18lf46k22.h: 6853: unsigned SCK :1;
[; ;pic18lf46k22.h: 6854: unsigned SDI :1;
[; ;pic18lf46k22.h: 6855: unsigned SDO :1;
[; ;pic18lf46k22.h: 6856: unsigned TX :1;
[; ;pic18lf46k22.h: 6857: unsigned RX :1;
[; ;pic18lf46k22.h: 6858: };
[; ;pic18lf46k22.h: 6859: struct {
[; ;pic18lf46k22.h: 6860: unsigned P2B :1;
[; ;pic18lf46k22.h: 6861: unsigned P2A :1;
[; ;pic18lf46k22.h: 6862: unsigned P1A :1;
[; ;pic18lf46k22.h: 6863: unsigned SCL :1;
[; ;pic18lf46k22.h: 6864: unsigned SDA :1;
[; ;pic18lf46k22.h: 6865: unsigned :1;
[; ;pic18lf46k22.h: 6866: unsigned CK :1;
[; ;pic18lf46k22.h: 6867: unsigned DT :1;
[; ;pic18lf46k22.h: 6868: };
[; ;pic18lf46k22.h: 6869: struct {
[; ;pic18lf46k22.h: 6870: unsigned T1CKI :1;
[; ;pic18lf46k22.h: 6871: unsigned CCP2 :1;
[; ;pic18lf46k22.h: 6872: unsigned CCP1 :1;
[; ;pic18lf46k22.h: 6873: unsigned SCK1 :1;
[; ;pic18lf46k22.h: 6874: unsigned SDI1 :1;
[; ;pic18lf46k22.h: 6875: unsigned SDO1 :1;
[; ;pic18lf46k22.h: 6876: unsigned TX1 :1;
[; ;pic18lf46k22.h: 6877: unsigned RX1 :1;
[; ;pic18lf46k22.h: 6878: };
[; ;pic18lf46k22.h: 6879: struct {
[; ;pic18lf46k22.h: 6880: unsigned T3CKI :1;
[; ;pic18lf46k22.h: 6881: unsigned :1;
[; ;pic18lf46k22.h: 6882: unsigned CTPLS :1;
[; ;pic18lf46k22.h: 6883: unsigned SCL1 :1;
[; ;pic18lf46k22.h: 6884: unsigned SDA1 :1;
[; ;pic18lf46k22.h: 6885: unsigned :1;
[; ;pic18lf46k22.h: 6886: unsigned CK1 :1;
[; ;pic18lf46k22.h: 6887: unsigned DT1 :1;
[; ;pic18lf46k22.h: 6888: };
[; ;pic18lf46k22.h: 6889: struct {
[; ;pic18lf46k22.h: 6890: unsigned T3G :1;
[; ;pic18lf46k22.h: 6891: unsigned :1;
[; ;pic18lf46k22.h: 6892: unsigned AN14 :1;
[; ;pic18lf46k22.h: 6893: unsigned AN15 :1;
[; ;pic18lf46k22.h: 6894: unsigned AN16 :1;
[; ;pic18lf46k22.h: 6895: unsigned AN17 :1;
[; ;pic18lf46k22.h: 6896: unsigned AN18 :1;
[; ;pic18lf46k22.h: 6897: unsigned AN19 :1;
[; ;pic18lf46k22.h: 6898: };
[; ;pic18lf46k22.h: 6899: struct {
[; ;pic18lf46k22.h: 6900: unsigned :1;
[; ;pic18lf46k22.h: 6901: unsigned PA2 :1;
[; ;pic18lf46k22.h: 6902: unsigned PA1 :1;
[; ;pic18lf46k22.h: 6903: };
[; ;pic18lf46k22.h: 6904: } PORTCbits_t;
[; ;pic18lf46k22.h: 6905: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18lf46k22.h: 7140: extern volatile unsigned char PORTD @ 0xF83;
"7142
[; ;pic18lf46k22.h: 7142: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18lf46k22.h: 7145: typedef union {
[; ;pic18lf46k22.h: 7146: struct {
[; ;pic18lf46k22.h: 7147: unsigned RD0 :1;
[; ;pic18lf46k22.h: 7148: unsigned RD1 :1;
[; ;pic18lf46k22.h: 7149: unsigned RD2 :1;
[; ;pic18lf46k22.h: 7150: unsigned RD3 :1;
[; ;pic18lf46k22.h: 7151: unsigned RD4 :1;
[; ;pic18lf46k22.h: 7152: unsigned RD5 :1;
[; ;pic18lf46k22.h: 7153: unsigned RD6 :1;
[; ;pic18lf46k22.h: 7154: unsigned RD7 :1;
[; ;pic18lf46k22.h: 7155: };
[; ;pic18lf46k22.h: 7156: struct {
[; ;pic18lf46k22.h: 7157: unsigned :2;
[; ;pic18lf46k22.h: 7158: unsigned P2B :1;
[; ;pic18lf46k22.h: 7159: unsigned P2C :1;
[; ;pic18lf46k22.h: 7160: unsigned P2D :1;
[; ;pic18lf46k22.h: 7161: unsigned P1B :1;
[; ;pic18lf46k22.h: 7162: unsigned P1C :1;
[; ;pic18lf46k22.h: 7163: unsigned P1D :1;
[; ;pic18lf46k22.h: 7164: };
[; ;pic18lf46k22.h: 7165: struct {
[; ;pic18lf46k22.h: 7166: unsigned :1;
[; ;pic18lf46k22.h: 7167: unsigned CCP4 :1;
[; ;pic18lf46k22.h: 7168: unsigned :4;
[; ;pic18lf46k22.h: 7169: unsigned TX2 :1;
[; ;pic18lf46k22.h: 7170: unsigned RX2 :1;
[; ;pic18lf46k22.h: 7171: };
[; ;pic18lf46k22.h: 7172: struct {
[; ;pic18lf46k22.h: 7173: unsigned :3;
[; ;pic18lf46k22.h: 7174: unsigned NOT_SS2 :1;
[; ;pic18lf46k22.h: 7175: };
[; ;pic18lf46k22.h: 7176: struct {
[; ;pic18lf46k22.h: 7177: unsigned SCK2 :1;
[; ;pic18lf46k22.h: 7178: unsigned SDI2 :1;
[; ;pic18lf46k22.h: 7179: unsigned :1;
[; ;pic18lf46k22.h: 7180: unsigned nSS2 :1;
[; ;pic18lf46k22.h: 7181: unsigned SDO2 :1;
[; ;pic18lf46k22.h: 7182: unsigned :1;
[; ;pic18lf46k22.h: 7183: unsigned CK2 :1;
[; ;pic18lf46k22.h: 7184: unsigned DT2 :1;
[; ;pic18lf46k22.h: 7185: };
[; ;pic18lf46k22.h: 7186: struct {
[; ;pic18lf46k22.h: 7187: unsigned SCL2 :1;
[; ;pic18lf46k22.h: 7188: unsigned SDA2 :1;
[; ;pic18lf46k22.h: 7189: unsigned :1;
[; ;pic18lf46k22.h: 7190: unsigned SS2 :1;
[; ;pic18lf46k22.h: 7191: };
[; ;pic18lf46k22.h: 7192: struct {
[; ;pic18lf46k22.h: 7193: unsigned AN20 :1;
[; ;pic18lf46k22.h: 7194: unsigned AN21 :1;
[; ;pic18lf46k22.h: 7195: unsigned AN22 :1;
[; ;pic18lf46k22.h: 7196: unsigned AN23 :1;
[; ;pic18lf46k22.h: 7197: unsigned AN24 :1;
[; ;pic18lf46k22.h: 7198: unsigned AN25 :1;
[; ;pic18lf46k22.h: 7199: unsigned AN26 :1;
[; ;pic18lf46k22.h: 7200: unsigned AN27 :1;
[; ;pic18lf46k22.h: 7201: };
[; ;pic18lf46k22.h: 7202: } PORTDbits_t;
[; ;pic18lf46k22.h: 7203: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18lf46k22.h: 7383: extern volatile unsigned char PORTE @ 0xF84;
"7385
[; ;pic18lf46k22.h: 7385: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18lf46k22.h: 7388: typedef union {
[; ;pic18lf46k22.h: 7389: struct {
[; ;pic18lf46k22.h: 7390: unsigned RE0 :1;
[; ;pic18lf46k22.h: 7391: unsigned RE1 :1;
[; ;pic18lf46k22.h: 7392: unsigned RE2 :1;
[; ;pic18lf46k22.h: 7393: unsigned RE3 :1;
[; ;pic18lf46k22.h: 7394: };
[; ;pic18lf46k22.h: 7395: struct {
[; ;pic18lf46k22.h: 7396: unsigned AN5 :1;
[; ;pic18lf46k22.h: 7397: unsigned AN6 :1;
[; ;pic18lf46k22.h: 7398: unsigned AN7 :1;
[; ;pic18lf46k22.h: 7399: unsigned MCLR :1;
[; ;pic18lf46k22.h: 7400: };
[; ;pic18lf46k22.h: 7401: struct {
[; ;pic18lf46k22.h: 7402: unsigned :3;
[; ;pic18lf46k22.h: 7403: unsigned NOT_MCLR :1;
[; ;pic18lf46k22.h: 7404: };
[; ;pic18lf46k22.h: 7405: struct {
[; ;pic18lf46k22.h: 7406: unsigned P3A :1;
[; ;pic18lf46k22.h: 7407: unsigned P3B :1;
[; ;pic18lf46k22.h: 7408: unsigned CCP5 :1;
[; ;pic18lf46k22.h: 7409: unsigned nMCLR :1;
[; ;pic18lf46k22.h: 7410: };
[; ;pic18lf46k22.h: 7411: struct {
[; ;pic18lf46k22.h: 7412: unsigned CCP3 :1;
[; ;pic18lf46k22.h: 7413: unsigned :2;
[; ;pic18lf46k22.h: 7414: unsigned VPP :1;
[; ;pic18lf46k22.h: 7415: };
[; ;pic18lf46k22.h: 7416: struct {
[; ;pic18lf46k22.h: 7417: unsigned PD2 :1;
[; ;pic18lf46k22.h: 7418: unsigned PC2 :1;
[; ;pic18lf46k22.h: 7419: unsigned CCP10 :1;
[; ;pic18lf46k22.h: 7420: unsigned CCP9E :1;
[; ;pic18lf46k22.h: 7421: };
[; ;pic18lf46k22.h: 7422: struct {
[; ;pic18lf46k22.h: 7423: unsigned RDE :1;
[; ;pic18lf46k22.h: 7424: unsigned WRE :1;
[; ;pic18lf46k22.h: 7425: unsigned CS :1;
[; ;pic18lf46k22.h: 7426: unsigned PC3E :1;
[; ;pic18lf46k22.h: 7427: };
[; ;pic18lf46k22.h: 7428: struct {
[; ;pic18lf46k22.h: 7429: unsigned :2;
[; ;pic18lf46k22.h: 7430: unsigned PB2 :1;
[; ;pic18lf46k22.h: 7431: };
[; ;pic18lf46k22.h: 7432: } PORTEbits_t;
[; ;pic18lf46k22.h: 7433: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18lf46k22.h: 7558: extern volatile unsigned char LATA @ 0xF89;
"7560
[; ;pic18lf46k22.h: 7560: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18lf46k22.h: 7563: typedef union {
[; ;pic18lf46k22.h: 7564: struct {
[; ;pic18lf46k22.h: 7565: unsigned LATA0 :1;
[; ;pic18lf46k22.h: 7566: unsigned LATA1 :1;
[; ;pic18lf46k22.h: 7567: unsigned LATA2 :1;
[; ;pic18lf46k22.h: 7568: unsigned LATA3 :1;
[; ;pic18lf46k22.h: 7569: unsigned LATA4 :1;
[; ;pic18lf46k22.h: 7570: unsigned LATA5 :1;
[; ;pic18lf46k22.h: 7571: unsigned LATA6 :1;
[; ;pic18lf46k22.h: 7572: unsigned LATA7 :1;
[; ;pic18lf46k22.h: 7573: };
[; ;pic18lf46k22.h: 7574: struct {
[; ;pic18lf46k22.h: 7575: unsigned LA0 :1;
[; ;pic18lf46k22.h: 7576: unsigned LA1 :1;
[; ;pic18lf46k22.h: 7577: unsigned LA2 :1;
[; ;pic18lf46k22.h: 7578: unsigned LA3 :1;
[; ;pic18lf46k22.h: 7579: unsigned LA4 :1;
[; ;pic18lf46k22.h: 7580: unsigned LA5 :1;
[; ;pic18lf46k22.h: 7581: unsigned LA6 :1;
[; ;pic18lf46k22.h: 7582: unsigned LA7 :1;
[; ;pic18lf46k22.h: 7583: };
[; ;pic18lf46k22.h: 7584: } LATAbits_t;
[; ;pic18lf46k22.h: 7585: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18lf46k22.h: 7670: extern volatile unsigned char LATB @ 0xF8A;
"7672
[; ;pic18lf46k22.h: 7672: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18lf46k22.h: 7675: typedef union {
[; ;pic18lf46k22.h: 7676: struct {
[; ;pic18lf46k22.h: 7677: unsigned LATB0 :1;
[; ;pic18lf46k22.h: 7678: unsigned LATB1 :1;
[; ;pic18lf46k22.h: 7679: unsigned LATB2 :1;
[; ;pic18lf46k22.h: 7680: unsigned LATB3 :1;
[; ;pic18lf46k22.h: 7681: unsigned LATB4 :1;
[; ;pic18lf46k22.h: 7682: unsigned LATB5 :1;
[; ;pic18lf46k22.h: 7683: unsigned LATB6 :1;
[; ;pic18lf46k22.h: 7684: unsigned LATB7 :1;
[; ;pic18lf46k22.h: 7685: };
[; ;pic18lf46k22.h: 7686: struct {
[; ;pic18lf46k22.h: 7687: unsigned LB0 :1;
[; ;pic18lf46k22.h: 7688: unsigned LB1 :1;
[; ;pic18lf46k22.h: 7689: unsigned LB2 :1;
[; ;pic18lf46k22.h: 7690: unsigned LB3 :1;
[; ;pic18lf46k22.h: 7691: unsigned LB4 :1;
[; ;pic18lf46k22.h: 7692: unsigned LB5 :1;
[; ;pic18lf46k22.h: 7693: unsigned LB6 :1;
[; ;pic18lf46k22.h: 7694: unsigned LB7 :1;
[; ;pic18lf46k22.h: 7695: };
[; ;pic18lf46k22.h: 7696: } LATBbits_t;
[; ;pic18lf46k22.h: 7697: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18lf46k22.h: 7782: extern volatile unsigned char LATC @ 0xF8B;
"7784
[; ;pic18lf46k22.h: 7784: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18lf46k22.h: 7787: typedef union {
[; ;pic18lf46k22.h: 7788: struct {
[; ;pic18lf46k22.h: 7789: unsigned LATC0 :1;
[; ;pic18lf46k22.h: 7790: unsigned LATC1 :1;
[; ;pic18lf46k22.h: 7791: unsigned LATC2 :1;
[; ;pic18lf46k22.h: 7792: unsigned LATC3 :1;
[; ;pic18lf46k22.h: 7793: unsigned LATC4 :1;
[; ;pic18lf46k22.h: 7794: unsigned LATC5 :1;
[; ;pic18lf46k22.h: 7795: unsigned LATC6 :1;
[; ;pic18lf46k22.h: 7796: unsigned LATC7 :1;
[; ;pic18lf46k22.h: 7797: };
[; ;pic18lf46k22.h: 7798: struct {
[; ;pic18lf46k22.h: 7799: unsigned LC0 :1;
[; ;pic18lf46k22.h: 7800: unsigned LC1 :1;
[; ;pic18lf46k22.h: 7801: unsigned LC2 :1;
[; ;pic18lf46k22.h: 7802: unsigned LC3 :1;
[; ;pic18lf46k22.h: 7803: unsigned LC4 :1;
[; ;pic18lf46k22.h: 7804: unsigned LC5 :1;
[; ;pic18lf46k22.h: 7805: unsigned LC6 :1;
[; ;pic18lf46k22.h: 7806: unsigned LC7 :1;
[; ;pic18lf46k22.h: 7807: };
[; ;pic18lf46k22.h: 7808: } LATCbits_t;
[; ;pic18lf46k22.h: 7809: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18lf46k22.h: 7894: extern volatile unsigned char LATD @ 0xF8C;
"7896
[; ;pic18lf46k22.h: 7896: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18lf46k22.h: 7899: typedef union {
[; ;pic18lf46k22.h: 7900: struct {
[; ;pic18lf46k22.h: 7901: unsigned LATD0 :1;
[; ;pic18lf46k22.h: 7902: unsigned LATD1 :1;
[; ;pic18lf46k22.h: 7903: unsigned LATD2 :1;
[; ;pic18lf46k22.h: 7904: unsigned LATD3 :1;
[; ;pic18lf46k22.h: 7905: unsigned LATD4 :1;
[; ;pic18lf46k22.h: 7906: unsigned LATD5 :1;
[; ;pic18lf46k22.h: 7907: unsigned LATD6 :1;
[; ;pic18lf46k22.h: 7908: unsigned LATD7 :1;
[; ;pic18lf46k22.h: 7909: };
[; ;pic18lf46k22.h: 7910: struct {
[; ;pic18lf46k22.h: 7911: unsigned LD0 :1;
[; ;pic18lf46k22.h: 7912: unsigned LD1 :1;
[; ;pic18lf46k22.h: 7913: unsigned LD2 :1;
[; ;pic18lf46k22.h: 7914: unsigned LD3 :1;
[; ;pic18lf46k22.h: 7915: unsigned LD4 :1;
[; ;pic18lf46k22.h: 7916: unsigned LD5 :1;
[; ;pic18lf46k22.h: 7917: unsigned LD6 :1;
[; ;pic18lf46k22.h: 7918: unsigned LD7 :1;
[; ;pic18lf46k22.h: 7919: };
[; ;pic18lf46k22.h: 7920: } LATDbits_t;
[; ;pic18lf46k22.h: 7921: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18lf46k22.h: 8006: extern volatile unsigned char LATE @ 0xF8D;
"8008
[; ;pic18lf46k22.h: 8008: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18lf46k22.h: 8011: typedef union {
[; ;pic18lf46k22.h: 8012: struct {
[; ;pic18lf46k22.h: 8013: unsigned LATE0 :1;
[; ;pic18lf46k22.h: 8014: unsigned LATE1 :1;
[; ;pic18lf46k22.h: 8015: unsigned LATE2 :1;
[; ;pic18lf46k22.h: 8016: };
[; ;pic18lf46k22.h: 8017: struct {
[; ;pic18lf46k22.h: 8018: unsigned LE0 :1;
[; ;pic18lf46k22.h: 8019: unsigned LE1 :1;
[; ;pic18lf46k22.h: 8020: unsigned LE2 :1;
[; ;pic18lf46k22.h: 8021: };
[; ;pic18lf46k22.h: 8022: } LATEbits_t;
[; ;pic18lf46k22.h: 8023: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18lf46k22.h: 8058: extern volatile unsigned char TRISA @ 0xF92;
"8060
[; ;pic18lf46k22.h: 8060: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18lf46k22.h: 8063: extern volatile unsigned char DDRA @ 0xF92;
"8065
[; ;pic18lf46k22.h: 8065: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18lf46k22.h: 8068: typedef union {
[; ;pic18lf46k22.h: 8069: struct {
[; ;pic18lf46k22.h: 8070: unsigned TRISA0 :1;
[; ;pic18lf46k22.h: 8071: unsigned TRISA1 :1;
[; ;pic18lf46k22.h: 8072: unsigned TRISA2 :1;
[; ;pic18lf46k22.h: 8073: unsigned TRISA3 :1;
[; ;pic18lf46k22.h: 8074: unsigned TRISA4 :1;
[; ;pic18lf46k22.h: 8075: unsigned TRISA5 :1;
[; ;pic18lf46k22.h: 8076: unsigned TRISA6 :1;
[; ;pic18lf46k22.h: 8077: unsigned TRISA7 :1;
[; ;pic18lf46k22.h: 8078: };
[; ;pic18lf46k22.h: 8079: struct {
[; ;pic18lf46k22.h: 8080: unsigned RA0 :1;
[; ;pic18lf46k22.h: 8081: unsigned RA1 :1;
[; ;pic18lf46k22.h: 8082: unsigned RA2 :1;
[; ;pic18lf46k22.h: 8083: unsigned RA3 :1;
[; ;pic18lf46k22.h: 8084: unsigned RA4 :1;
[; ;pic18lf46k22.h: 8085: unsigned RA5 :1;
[; ;pic18lf46k22.h: 8086: unsigned RA6 :1;
[; ;pic18lf46k22.h: 8087: unsigned RA7 :1;
[; ;pic18lf46k22.h: 8088: };
[; ;pic18lf46k22.h: 8089: } TRISAbits_t;
[; ;pic18lf46k22.h: 8090: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18lf46k22.h: 8173: typedef union {
[; ;pic18lf46k22.h: 8174: struct {
[; ;pic18lf46k22.h: 8175: unsigned TRISA0 :1;
[; ;pic18lf46k22.h: 8176: unsigned TRISA1 :1;
[; ;pic18lf46k22.h: 8177: unsigned TRISA2 :1;
[; ;pic18lf46k22.h: 8178: unsigned TRISA3 :1;
[; ;pic18lf46k22.h: 8179: unsigned TRISA4 :1;
[; ;pic18lf46k22.h: 8180: unsigned TRISA5 :1;
[; ;pic18lf46k22.h: 8181: unsigned TRISA6 :1;
[; ;pic18lf46k22.h: 8182: unsigned TRISA7 :1;
[; ;pic18lf46k22.h: 8183: };
[; ;pic18lf46k22.h: 8184: struct {
[; ;pic18lf46k22.h: 8185: unsigned RA0 :1;
[; ;pic18lf46k22.h: 8186: unsigned RA1 :1;
[; ;pic18lf46k22.h: 8187: unsigned RA2 :1;
[; ;pic18lf46k22.h: 8188: unsigned RA3 :1;
[; ;pic18lf46k22.h: 8189: unsigned RA4 :1;
[; ;pic18lf46k22.h: 8190: unsigned RA5 :1;
[; ;pic18lf46k22.h: 8191: unsigned RA6 :1;
[; ;pic18lf46k22.h: 8192: unsigned RA7 :1;
[; ;pic18lf46k22.h: 8193: };
[; ;pic18lf46k22.h: 8194: } DDRAbits_t;
[; ;pic18lf46k22.h: 8195: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18lf46k22.h: 8280: extern volatile unsigned char TRISB @ 0xF93;
"8282
[; ;pic18lf46k22.h: 8282: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18lf46k22.h: 8285: extern volatile unsigned char DDRB @ 0xF93;
"8287
[; ;pic18lf46k22.h: 8287: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18lf46k22.h: 8290: typedef union {
[; ;pic18lf46k22.h: 8291: struct {
[; ;pic18lf46k22.h: 8292: unsigned TRISB0 :1;
[; ;pic18lf46k22.h: 8293: unsigned TRISB1 :1;
[; ;pic18lf46k22.h: 8294: unsigned TRISB2 :1;
[; ;pic18lf46k22.h: 8295: unsigned TRISB3 :1;
[; ;pic18lf46k22.h: 8296: unsigned TRISB4 :1;
[; ;pic18lf46k22.h: 8297: unsigned TRISB5 :1;
[; ;pic18lf46k22.h: 8298: unsigned TRISB6 :1;
[; ;pic18lf46k22.h: 8299: unsigned TRISB7 :1;
[; ;pic18lf46k22.h: 8300: };
[; ;pic18lf46k22.h: 8301: struct {
[; ;pic18lf46k22.h: 8302: unsigned RB0 :1;
[; ;pic18lf46k22.h: 8303: unsigned RB1 :1;
[; ;pic18lf46k22.h: 8304: unsigned RB2 :1;
[; ;pic18lf46k22.h: 8305: unsigned RB3 :1;
[; ;pic18lf46k22.h: 8306: unsigned RB4 :1;
[; ;pic18lf46k22.h: 8307: unsigned RB5 :1;
[; ;pic18lf46k22.h: 8308: unsigned RB6 :1;
[; ;pic18lf46k22.h: 8309: unsigned RB7 :1;
[; ;pic18lf46k22.h: 8310: };
[; ;pic18lf46k22.h: 8311: } TRISBbits_t;
[; ;pic18lf46k22.h: 8312: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18lf46k22.h: 8395: typedef union {
[; ;pic18lf46k22.h: 8396: struct {
[; ;pic18lf46k22.h: 8397: unsigned TRISB0 :1;
[; ;pic18lf46k22.h: 8398: unsigned TRISB1 :1;
[; ;pic18lf46k22.h: 8399: unsigned TRISB2 :1;
[; ;pic18lf46k22.h: 8400: unsigned TRISB3 :1;
[; ;pic18lf46k22.h: 8401: unsigned TRISB4 :1;
[; ;pic18lf46k22.h: 8402: unsigned TRISB5 :1;
[; ;pic18lf46k22.h: 8403: unsigned TRISB6 :1;
[; ;pic18lf46k22.h: 8404: unsigned TRISB7 :1;
[; ;pic18lf46k22.h: 8405: };
[; ;pic18lf46k22.h: 8406: struct {
[; ;pic18lf46k22.h: 8407: unsigned RB0 :1;
[; ;pic18lf46k22.h: 8408: unsigned RB1 :1;
[; ;pic18lf46k22.h: 8409: unsigned RB2 :1;
[; ;pic18lf46k22.h: 8410: unsigned RB3 :1;
[; ;pic18lf46k22.h: 8411: unsigned RB4 :1;
[; ;pic18lf46k22.h: 8412: unsigned RB5 :1;
[; ;pic18lf46k22.h: 8413: unsigned RB6 :1;
[; ;pic18lf46k22.h: 8414: unsigned RB7 :1;
[; ;pic18lf46k22.h: 8415: };
[; ;pic18lf46k22.h: 8416: } DDRBbits_t;
[; ;pic18lf46k22.h: 8417: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18lf46k22.h: 8502: extern volatile unsigned char TRISC @ 0xF94;
"8504
[; ;pic18lf46k22.h: 8504: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18lf46k22.h: 8507: extern volatile unsigned char DDRC @ 0xF94;
"8509
[; ;pic18lf46k22.h: 8509: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18lf46k22.h: 8512: typedef union {
[; ;pic18lf46k22.h: 8513: struct {
[; ;pic18lf46k22.h: 8514: unsigned TRISC0 :1;
[; ;pic18lf46k22.h: 8515: unsigned TRISC1 :1;
[; ;pic18lf46k22.h: 8516: unsigned TRISC2 :1;
[; ;pic18lf46k22.h: 8517: unsigned TRISC3 :1;
[; ;pic18lf46k22.h: 8518: unsigned TRISC4 :1;
[; ;pic18lf46k22.h: 8519: unsigned TRISC5 :1;
[; ;pic18lf46k22.h: 8520: unsigned TRISC6 :1;
[; ;pic18lf46k22.h: 8521: unsigned TRISC7 :1;
[; ;pic18lf46k22.h: 8522: };
[; ;pic18lf46k22.h: 8523: struct {
[; ;pic18lf46k22.h: 8524: unsigned RC0 :1;
[; ;pic18lf46k22.h: 8525: unsigned RC1 :1;
[; ;pic18lf46k22.h: 8526: unsigned RC2 :1;
[; ;pic18lf46k22.h: 8527: unsigned RC3 :1;
[; ;pic18lf46k22.h: 8528: unsigned RC4 :1;
[; ;pic18lf46k22.h: 8529: unsigned RC5 :1;
[; ;pic18lf46k22.h: 8530: unsigned RC6 :1;
[; ;pic18lf46k22.h: 8531: unsigned RC7 :1;
[; ;pic18lf46k22.h: 8532: };
[; ;pic18lf46k22.h: 8533: } TRISCbits_t;
[; ;pic18lf46k22.h: 8534: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18lf46k22.h: 8617: typedef union {
[; ;pic18lf46k22.h: 8618: struct {
[; ;pic18lf46k22.h: 8619: unsigned TRISC0 :1;
[; ;pic18lf46k22.h: 8620: unsigned TRISC1 :1;
[; ;pic18lf46k22.h: 8621: unsigned TRISC2 :1;
[; ;pic18lf46k22.h: 8622: unsigned TRISC3 :1;
[; ;pic18lf46k22.h: 8623: unsigned TRISC4 :1;
[; ;pic18lf46k22.h: 8624: unsigned TRISC5 :1;
[; ;pic18lf46k22.h: 8625: unsigned TRISC6 :1;
[; ;pic18lf46k22.h: 8626: unsigned TRISC7 :1;
[; ;pic18lf46k22.h: 8627: };
[; ;pic18lf46k22.h: 8628: struct {
[; ;pic18lf46k22.h: 8629: unsigned RC0 :1;
[; ;pic18lf46k22.h: 8630: unsigned RC1 :1;
[; ;pic18lf46k22.h: 8631: unsigned RC2 :1;
[; ;pic18lf46k22.h: 8632: unsigned RC3 :1;
[; ;pic18lf46k22.h: 8633: unsigned RC4 :1;
[; ;pic18lf46k22.h: 8634: unsigned RC5 :1;
[; ;pic18lf46k22.h: 8635: unsigned RC6 :1;
[; ;pic18lf46k22.h: 8636: unsigned RC7 :1;
[; ;pic18lf46k22.h: 8637: };
[; ;pic18lf46k22.h: 8638: } DDRCbits_t;
[; ;pic18lf46k22.h: 8639: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18lf46k22.h: 8724: extern volatile unsigned char TRISD @ 0xF95;
"8726
[; ;pic18lf46k22.h: 8726: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18lf46k22.h: 8729: extern volatile unsigned char DDRD @ 0xF95;
"8731
[; ;pic18lf46k22.h: 8731: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18lf46k22.h: 8734: typedef union {
[; ;pic18lf46k22.h: 8735: struct {
[; ;pic18lf46k22.h: 8736: unsigned TRISD0 :1;
[; ;pic18lf46k22.h: 8737: unsigned TRISD1 :1;
[; ;pic18lf46k22.h: 8738: unsigned TRISD2 :1;
[; ;pic18lf46k22.h: 8739: unsigned TRISD3 :1;
[; ;pic18lf46k22.h: 8740: unsigned TRISD4 :1;
[; ;pic18lf46k22.h: 8741: unsigned TRISD5 :1;
[; ;pic18lf46k22.h: 8742: unsigned TRISD6 :1;
[; ;pic18lf46k22.h: 8743: unsigned TRISD7 :1;
[; ;pic18lf46k22.h: 8744: };
[; ;pic18lf46k22.h: 8745: struct {
[; ;pic18lf46k22.h: 8746: unsigned RD0 :1;
[; ;pic18lf46k22.h: 8747: unsigned RD1 :1;
[; ;pic18lf46k22.h: 8748: unsigned RD2 :1;
[; ;pic18lf46k22.h: 8749: unsigned RD3 :1;
[; ;pic18lf46k22.h: 8750: unsigned RD4 :1;
[; ;pic18lf46k22.h: 8751: unsigned RD5 :1;
[; ;pic18lf46k22.h: 8752: unsigned RD6 :1;
[; ;pic18lf46k22.h: 8753: unsigned RD7 :1;
[; ;pic18lf46k22.h: 8754: };
[; ;pic18lf46k22.h: 8755: } TRISDbits_t;
[; ;pic18lf46k22.h: 8756: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18lf46k22.h: 8839: typedef union {
[; ;pic18lf46k22.h: 8840: struct {
[; ;pic18lf46k22.h: 8841: unsigned TRISD0 :1;
[; ;pic18lf46k22.h: 8842: unsigned TRISD1 :1;
[; ;pic18lf46k22.h: 8843: unsigned TRISD2 :1;
[; ;pic18lf46k22.h: 8844: unsigned TRISD3 :1;
[; ;pic18lf46k22.h: 8845: unsigned TRISD4 :1;
[; ;pic18lf46k22.h: 8846: unsigned TRISD5 :1;
[; ;pic18lf46k22.h: 8847: unsigned TRISD6 :1;
[; ;pic18lf46k22.h: 8848: unsigned TRISD7 :1;
[; ;pic18lf46k22.h: 8849: };
[; ;pic18lf46k22.h: 8850: struct {
[; ;pic18lf46k22.h: 8851: unsigned RD0 :1;
[; ;pic18lf46k22.h: 8852: unsigned RD1 :1;
[; ;pic18lf46k22.h: 8853: unsigned RD2 :1;
[; ;pic18lf46k22.h: 8854: unsigned RD3 :1;
[; ;pic18lf46k22.h: 8855: unsigned RD4 :1;
[; ;pic18lf46k22.h: 8856: unsigned RD5 :1;
[; ;pic18lf46k22.h: 8857: unsigned RD6 :1;
[; ;pic18lf46k22.h: 8858: unsigned RD7 :1;
[; ;pic18lf46k22.h: 8859: };
[; ;pic18lf46k22.h: 8860: } DDRDbits_t;
[; ;pic18lf46k22.h: 8861: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18lf46k22.h: 8946: extern volatile unsigned char TRISE @ 0xF96;
"8948
[; ;pic18lf46k22.h: 8948: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18lf46k22.h: 8951: extern volatile unsigned char DDRE @ 0xF96;
"8953
[; ;pic18lf46k22.h: 8953: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18lf46k22.h: 8956: typedef union {
[; ;pic18lf46k22.h: 8957: struct {
[; ;pic18lf46k22.h: 8958: unsigned TRISE0 :1;
[; ;pic18lf46k22.h: 8959: unsigned TRISE1 :1;
[; ;pic18lf46k22.h: 8960: unsigned TRISE2 :1;
[; ;pic18lf46k22.h: 8961: unsigned :4;
[; ;pic18lf46k22.h: 8962: unsigned WPUE3 :1;
[; ;pic18lf46k22.h: 8963: };
[; ;pic18lf46k22.h: 8964: struct {
[; ;pic18lf46k22.h: 8965: unsigned RE0 :1;
[; ;pic18lf46k22.h: 8966: unsigned RE1 :1;
[; ;pic18lf46k22.h: 8967: unsigned RE2 :1;
[; ;pic18lf46k22.h: 8968: };
[; ;pic18lf46k22.h: 8969: } TRISEbits_t;
[; ;pic18lf46k22.h: 8970: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18lf46k22.h: 9008: typedef union {
[; ;pic18lf46k22.h: 9009: struct {
[; ;pic18lf46k22.h: 9010: unsigned TRISE0 :1;
[; ;pic18lf46k22.h: 9011: unsigned TRISE1 :1;
[; ;pic18lf46k22.h: 9012: unsigned TRISE2 :1;
[; ;pic18lf46k22.h: 9013: unsigned :4;
[; ;pic18lf46k22.h: 9014: unsigned WPUE3 :1;
[; ;pic18lf46k22.h: 9015: };
[; ;pic18lf46k22.h: 9016: struct {
[; ;pic18lf46k22.h: 9017: unsigned RE0 :1;
[; ;pic18lf46k22.h: 9018: unsigned RE1 :1;
[; ;pic18lf46k22.h: 9019: unsigned RE2 :1;
[; ;pic18lf46k22.h: 9020: };
[; ;pic18lf46k22.h: 9021: } DDREbits_t;
[; ;pic18lf46k22.h: 9022: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18lf46k22.h: 9062: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9064
[; ;pic18lf46k22.h: 9064: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18lf46k22.h: 9067: typedef union {
[; ;pic18lf46k22.h: 9068: struct {
[; ;pic18lf46k22.h: 9069: unsigned TUN :6;
[; ;pic18lf46k22.h: 9070: unsigned PLLEN :1;
[; ;pic18lf46k22.h: 9071: unsigned INTSRC :1;
[; ;pic18lf46k22.h: 9072: };
[; ;pic18lf46k22.h: 9073: struct {
[; ;pic18lf46k22.h: 9074: unsigned TUN0 :1;
[; ;pic18lf46k22.h: 9075: unsigned TUN1 :1;
[; ;pic18lf46k22.h: 9076: unsigned TUN2 :1;
[; ;pic18lf46k22.h: 9077: unsigned TUN3 :1;
[; ;pic18lf46k22.h: 9078: unsigned TUN4 :1;
[; ;pic18lf46k22.h: 9079: unsigned TUN5 :1;
[; ;pic18lf46k22.h: 9080: };
[; ;pic18lf46k22.h: 9081: } OSCTUNEbits_t;
[; ;pic18lf46k22.h: 9082: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18lf46k22.h: 9132: extern volatile unsigned char HLVDCON @ 0xF9C;
"9134
[; ;pic18lf46k22.h: 9134: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18lf46k22.h: 9137: extern volatile unsigned char LVDCON @ 0xF9C;
"9139
[; ;pic18lf46k22.h: 9139: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18lf46k22.h: 9142: typedef union {
[; ;pic18lf46k22.h: 9143: struct {
[; ;pic18lf46k22.h: 9144: unsigned HLVDL :4;
[; ;pic18lf46k22.h: 9145: unsigned HLVDEN :1;
[; ;pic18lf46k22.h: 9146: unsigned IRVST :1;
[; ;pic18lf46k22.h: 9147: unsigned BGVST :1;
[; ;pic18lf46k22.h: 9148: unsigned VDIRMAG :1;
[; ;pic18lf46k22.h: 9149: };
[; ;pic18lf46k22.h: 9150: struct {
[; ;pic18lf46k22.h: 9151: unsigned HLVDL0 :1;
[; ;pic18lf46k22.h: 9152: unsigned HLVDL1 :1;
[; ;pic18lf46k22.h: 9153: unsigned HLVDL2 :1;
[; ;pic18lf46k22.h: 9154: unsigned HLVDL3 :1;
[; ;pic18lf46k22.h: 9155: };
[; ;pic18lf46k22.h: 9156: struct {
[; ;pic18lf46k22.h: 9157: unsigned LVDL0 :1;
[; ;pic18lf46k22.h: 9158: unsigned LVDL1 :1;
[; ;pic18lf46k22.h: 9159: unsigned LVDL2 :1;
[; ;pic18lf46k22.h: 9160: unsigned LVDL3 :1;
[; ;pic18lf46k22.h: 9161: unsigned LVDEN :1;
[; ;pic18lf46k22.h: 9162: unsigned IVRST :1;
[; ;pic18lf46k22.h: 9163: };
[; ;pic18lf46k22.h: 9164: struct {
[; ;pic18lf46k22.h: 9165: unsigned LVV0 :1;
[; ;pic18lf46k22.h: 9166: unsigned LVV1 :1;
[; ;pic18lf46k22.h: 9167: unsigned LVV2 :1;
[; ;pic18lf46k22.h: 9168: unsigned LVV3 :1;
[; ;pic18lf46k22.h: 9169: unsigned :1;
[; ;pic18lf46k22.h: 9170: unsigned BGST :1;
[; ;pic18lf46k22.h: 9171: };
[; ;pic18lf46k22.h: 9172: } HLVDCONbits_t;
[; ;pic18lf46k22.h: 9173: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18lf46k22.h: 9276: typedef union {
[; ;pic18lf46k22.h: 9277: struct {
[; ;pic18lf46k22.h: 9278: unsigned HLVDL :4;
[; ;pic18lf46k22.h: 9279: unsigned HLVDEN :1;
[; ;pic18lf46k22.h: 9280: unsigned IRVST :1;
[; ;pic18lf46k22.h: 9281: unsigned BGVST :1;
[; ;pic18lf46k22.h: 9282: unsigned VDIRMAG :1;
[; ;pic18lf46k22.h: 9283: };
[; ;pic18lf46k22.h: 9284: struct {
[; ;pic18lf46k22.h: 9285: unsigned HLVDL0 :1;
[; ;pic18lf46k22.h: 9286: unsigned HLVDL1 :1;
[; ;pic18lf46k22.h: 9287: unsigned HLVDL2 :1;
[; ;pic18lf46k22.h: 9288: unsigned HLVDL3 :1;
[; ;pic18lf46k22.h: 9289: };
[; ;pic18lf46k22.h: 9290: struct {
[; ;pic18lf46k22.h: 9291: unsigned LVDL0 :1;
[; ;pic18lf46k22.h: 9292: unsigned LVDL1 :1;
[; ;pic18lf46k22.h: 9293: unsigned LVDL2 :1;
[; ;pic18lf46k22.h: 9294: unsigned LVDL3 :1;
[; ;pic18lf46k22.h: 9295: unsigned LVDEN :1;
[; ;pic18lf46k22.h: 9296: unsigned IVRST :1;
[; ;pic18lf46k22.h: 9297: };
[; ;pic18lf46k22.h: 9298: struct {
[; ;pic18lf46k22.h: 9299: unsigned LVV0 :1;
[; ;pic18lf46k22.h: 9300: unsigned LVV1 :1;
[; ;pic18lf46k22.h: 9301: unsigned LVV2 :1;
[; ;pic18lf46k22.h: 9302: unsigned LVV3 :1;
[; ;pic18lf46k22.h: 9303: unsigned :1;
[; ;pic18lf46k22.h: 9304: unsigned BGST :1;
[; ;pic18lf46k22.h: 9305: };
[; ;pic18lf46k22.h: 9306: } LVDCONbits_t;
[; ;pic18lf46k22.h: 9307: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18lf46k22.h: 9412: extern volatile unsigned char PIE1 @ 0xF9D;
"9414
[; ;pic18lf46k22.h: 9414: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18lf46k22.h: 9417: typedef union {
[; ;pic18lf46k22.h: 9418: struct {
[; ;pic18lf46k22.h: 9419: unsigned TMR1IE :1;
[; ;pic18lf46k22.h: 9420: unsigned TMR2IE :1;
[; ;pic18lf46k22.h: 9421: unsigned CCP1IE :1;
[; ;pic18lf46k22.h: 9422: unsigned SSP1IE :1;
[; ;pic18lf46k22.h: 9423: unsigned TX1IE :1;
[; ;pic18lf46k22.h: 9424: unsigned RC1IE :1;
[; ;pic18lf46k22.h: 9425: unsigned ADIE :1;
[; ;pic18lf46k22.h: 9426: };
[; ;pic18lf46k22.h: 9427: struct {
[; ;pic18lf46k22.h: 9428: unsigned :3;
[; ;pic18lf46k22.h: 9429: unsigned SSPIE :1;
[; ;pic18lf46k22.h: 9430: unsigned TXIE :1;
[; ;pic18lf46k22.h: 9431: unsigned RCIE :1;
[; ;pic18lf46k22.h: 9432: };
[; ;pic18lf46k22.h: 9433: } PIE1bits_t;
[; ;pic18lf46k22.h: 9434: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18lf46k22.h: 9489: extern volatile unsigned char PIR1 @ 0xF9E;
"9491
[; ;pic18lf46k22.h: 9491: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18lf46k22.h: 9494: typedef union {
[; ;pic18lf46k22.h: 9495: struct {
[; ;pic18lf46k22.h: 9496: unsigned TMR1IF :1;
[; ;pic18lf46k22.h: 9497: unsigned TMR2IF :1;
[; ;pic18lf46k22.h: 9498: unsigned CCP1IF :1;
[; ;pic18lf46k22.h: 9499: unsigned SSP1IF :1;
[; ;pic18lf46k22.h: 9500: unsigned TX1IF :1;
[; ;pic18lf46k22.h: 9501: unsigned RC1IF :1;
[; ;pic18lf46k22.h: 9502: unsigned ADIF :1;
[; ;pic18lf46k22.h: 9503: };
[; ;pic18lf46k22.h: 9504: struct {
[; ;pic18lf46k22.h: 9505: unsigned :3;
[; ;pic18lf46k22.h: 9506: unsigned SSPIF :1;
[; ;pic18lf46k22.h: 9507: unsigned TXIF :1;
[; ;pic18lf46k22.h: 9508: unsigned RCIF :1;
[; ;pic18lf46k22.h: 9509: };
[; ;pic18lf46k22.h: 9510: } PIR1bits_t;
[; ;pic18lf46k22.h: 9511: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18lf46k22.h: 9566: extern volatile unsigned char IPR1 @ 0xF9F;
"9568
[; ;pic18lf46k22.h: 9568: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18lf46k22.h: 9571: typedef union {
[; ;pic18lf46k22.h: 9572: struct {
[; ;pic18lf46k22.h: 9573: unsigned TMR1IP :1;
[; ;pic18lf46k22.h: 9574: unsigned TMR2IP :1;
[; ;pic18lf46k22.h: 9575: unsigned CCP1IP :1;
[; ;pic18lf46k22.h: 9576: unsigned SSP1IP :1;
[; ;pic18lf46k22.h: 9577: unsigned TX1IP :1;
[; ;pic18lf46k22.h: 9578: unsigned RC1IP :1;
[; ;pic18lf46k22.h: 9579: unsigned ADIP :1;
[; ;pic18lf46k22.h: 9580: };
[; ;pic18lf46k22.h: 9581: struct {
[; ;pic18lf46k22.h: 9582: unsigned :3;
[; ;pic18lf46k22.h: 9583: unsigned SSPIP :1;
[; ;pic18lf46k22.h: 9584: unsigned TXIP :1;
[; ;pic18lf46k22.h: 9585: unsigned RCIP :1;
[; ;pic18lf46k22.h: 9586: };
[; ;pic18lf46k22.h: 9587: } IPR1bits_t;
[; ;pic18lf46k22.h: 9588: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18lf46k22.h: 9643: extern volatile unsigned char PIE2 @ 0xFA0;
"9645
[; ;pic18lf46k22.h: 9645: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18lf46k22.h: 9648: typedef union {
[; ;pic18lf46k22.h: 9649: struct {
[; ;pic18lf46k22.h: 9650: unsigned CCP2IE :1;
[; ;pic18lf46k22.h: 9651: unsigned TMR3IE :1;
[; ;pic18lf46k22.h: 9652: unsigned HLVDIE :1;
[; ;pic18lf46k22.h: 9653: unsigned BCL1IE :1;
[; ;pic18lf46k22.h: 9654: unsigned EEIE :1;
[; ;pic18lf46k22.h: 9655: unsigned C2IE :1;
[; ;pic18lf46k22.h: 9656: unsigned C1IE :1;
[; ;pic18lf46k22.h: 9657: unsigned OSCFIE :1;
[; ;pic18lf46k22.h: 9658: };
[; ;pic18lf46k22.h: 9659: struct {
[; ;pic18lf46k22.h: 9660: unsigned :2;
[; ;pic18lf46k22.h: 9661: unsigned LVDIE :1;
[; ;pic18lf46k22.h: 9662: unsigned BCLIE :1;
[; ;pic18lf46k22.h: 9663: };
[; ;pic18lf46k22.h: 9664: struct {
[; ;pic18lf46k22.h: 9665: unsigned :6;
[; ;pic18lf46k22.h: 9666: unsigned CMIE :1;
[; ;pic18lf46k22.h: 9667: };
[; ;pic18lf46k22.h: 9668: } PIE2bits_t;
[; ;pic18lf46k22.h: 9669: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18lf46k22.h: 9729: extern volatile unsigned char PIR2 @ 0xFA1;
"9731
[; ;pic18lf46k22.h: 9731: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18lf46k22.h: 9734: typedef union {
[; ;pic18lf46k22.h: 9735: struct {
[; ;pic18lf46k22.h: 9736: unsigned CCP2IF :1;
[; ;pic18lf46k22.h: 9737: unsigned TMR3IF :1;
[; ;pic18lf46k22.h: 9738: unsigned HLVDIF :1;
[; ;pic18lf46k22.h: 9739: unsigned BCL1IF :1;
[; ;pic18lf46k22.h: 9740: unsigned EEIF :1;
[; ;pic18lf46k22.h: 9741: unsigned C2IF :1;
[; ;pic18lf46k22.h: 9742: unsigned C1IF :1;
[; ;pic18lf46k22.h: 9743: unsigned OSCFIF :1;
[; ;pic18lf46k22.h: 9744: };
[; ;pic18lf46k22.h: 9745: struct {
[; ;pic18lf46k22.h: 9746: unsigned :2;
[; ;pic18lf46k22.h: 9747: unsigned LVDIF :1;
[; ;pic18lf46k22.h: 9748: unsigned BCLIF :1;
[; ;pic18lf46k22.h: 9749: };
[; ;pic18lf46k22.h: 9750: struct {
[; ;pic18lf46k22.h: 9751: unsigned :6;
[; ;pic18lf46k22.h: 9752: unsigned CMIF :1;
[; ;pic18lf46k22.h: 9753: };
[; ;pic18lf46k22.h: 9754: } PIR2bits_t;
[; ;pic18lf46k22.h: 9755: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18lf46k22.h: 9815: extern volatile unsigned char IPR2 @ 0xFA2;
"9817
[; ;pic18lf46k22.h: 9817: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18lf46k22.h: 9820: typedef union {
[; ;pic18lf46k22.h: 9821: struct {
[; ;pic18lf46k22.h: 9822: unsigned CCP2IP :1;
[; ;pic18lf46k22.h: 9823: unsigned TMR3IP :1;
[; ;pic18lf46k22.h: 9824: unsigned HLVDIP :1;
[; ;pic18lf46k22.h: 9825: unsigned BCL1IP :1;
[; ;pic18lf46k22.h: 9826: unsigned EEIP :1;
[; ;pic18lf46k22.h: 9827: unsigned C2IP :1;
[; ;pic18lf46k22.h: 9828: unsigned C1IP :1;
[; ;pic18lf46k22.h: 9829: unsigned OSCFIP :1;
[; ;pic18lf46k22.h: 9830: };
[; ;pic18lf46k22.h: 9831: struct {
[; ;pic18lf46k22.h: 9832: unsigned :2;
[; ;pic18lf46k22.h: 9833: unsigned LVDIP :1;
[; ;pic18lf46k22.h: 9834: unsigned BCLIP :1;
[; ;pic18lf46k22.h: 9835: };
[; ;pic18lf46k22.h: 9836: struct {
[; ;pic18lf46k22.h: 9837: unsigned :6;
[; ;pic18lf46k22.h: 9838: unsigned CMIP :1;
[; ;pic18lf46k22.h: 9839: };
[; ;pic18lf46k22.h: 9840: } IPR2bits_t;
[; ;pic18lf46k22.h: 9841: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18lf46k22.h: 9901: extern volatile unsigned char PIE3 @ 0xFA3;
"9903
[; ;pic18lf46k22.h: 9903: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18lf46k22.h: 9906: typedef union {
[; ;pic18lf46k22.h: 9907: struct {
[; ;pic18lf46k22.h: 9908: unsigned TMR1GIE :1;
[; ;pic18lf46k22.h: 9909: unsigned TMR3GIE :1;
[; ;pic18lf46k22.h: 9910: unsigned TMR5GIE :1;
[; ;pic18lf46k22.h: 9911: unsigned CTMUIE :1;
[; ;pic18lf46k22.h: 9912: unsigned TX2IE :1;
[; ;pic18lf46k22.h: 9913: unsigned RC2IE :1;
[; ;pic18lf46k22.h: 9914: unsigned BCL2IE :1;
[; ;pic18lf46k22.h: 9915: unsigned SSP2IE :1;
[; ;pic18lf46k22.h: 9916: };
[; ;pic18lf46k22.h: 9917: struct {
[; ;pic18lf46k22.h: 9918: unsigned RXB0IE :1;
[; ;pic18lf46k22.h: 9919: unsigned RXB1IE :1;
[; ;pic18lf46k22.h: 9920: unsigned TXB0IE :1;
[; ;pic18lf46k22.h: 9921: unsigned TXB1IE :1;
[; ;pic18lf46k22.h: 9922: unsigned TXB2IE :1;
[; ;pic18lf46k22.h: 9923: };
[; ;pic18lf46k22.h: 9924: struct {
[; ;pic18lf46k22.h: 9925: unsigned :1;
[; ;pic18lf46k22.h: 9926: unsigned RXBNIE :1;
[; ;pic18lf46k22.h: 9927: unsigned :2;
[; ;pic18lf46k22.h: 9928: unsigned TXBNIE :1;
[; ;pic18lf46k22.h: 9929: };
[; ;pic18lf46k22.h: 9930: } PIE3bits_t;
[; ;pic18lf46k22.h: 9931: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18lf46k22.h: 10011: extern volatile unsigned char PIR3 @ 0xFA4;
"10013
[; ;pic18lf46k22.h: 10013: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18lf46k22.h: 10016: typedef union {
[; ;pic18lf46k22.h: 10017: struct {
[; ;pic18lf46k22.h: 10018: unsigned TMR1GIF :1;
[; ;pic18lf46k22.h: 10019: unsigned TMR3GIF :1;
[; ;pic18lf46k22.h: 10020: unsigned TMR5GIF :1;
[; ;pic18lf46k22.h: 10021: unsigned CTMUIF :1;
[; ;pic18lf46k22.h: 10022: unsigned TX2IF :1;
[; ;pic18lf46k22.h: 10023: unsigned RC2IF :1;
[; ;pic18lf46k22.h: 10024: unsigned BCL2IF :1;
[; ;pic18lf46k22.h: 10025: unsigned SSP2IF :1;
[; ;pic18lf46k22.h: 10026: };
[; ;pic18lf46k22.h: 10027: struct {
[; ;pic18lf46k22.h: 10028: unsigned :1;
[; ;pic18lf46k22.h: 10029: unsigned RXBNIF :1;
[; ;pic18lf46k22.h: 10030: unsigned :2;
[; ;pic18lf46k22.h: 10031: unsigned TXBNIF :1;
[; ;pic18lf46k22.h: 10032: };
[; ;pic18lf46k22.h: 10033: } PIR3bits_t;
[; ;pic18lf46k22.h: 10034: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18lf46k22.h: 10089: extern volatile unsigned char IPR3 @ 0xFA5;
"10091
[; ;pic18lf46k22.h: 10091: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18lf46k22.h: 10094: typedef union {
[; ;pic18lf46k22.h: 10095: struct {
[; ;pic18lf46k22.h: 10096: unsigned TMR1GIP :1;
[; ;pic18lf46k22.h: 10097: unsigned TMR3GIP :1;
[; ;pic18lf46k22.h: 10098: unsigned TMR5GIP :1;
[; ;pic18lf46k22.h: 10099: unsigned CTMUIP :1;
[; ;pic18lf46k22.h: 10100: unsigned TX2IP :1;
[; ;pic18lf46k22.h: 10101: unsigned RC2IP :1;
[; ;pic18lf46k22.h: 10102: unsigned BCL2IP :1;
[; ;pic18lf46k22.h: 10103: unsigned SSP2IP :1;
[; ;pic18lf46k22.h: 10104: };
[; ;pic18lf46k22.h: 10105: struct {
[; ;pic18lf46k22.h: 10106: unsigned :1;
[; ;pic18lf46k22.h: 10107: unsigned RXBNIP :1;
[; ;pic18lf46k22.h: 10108: unsigned :2;
[; ;pic18lf46k22.h: 10109: unsigned TXBNIP :1;
[; ;pic18lf46k22.h: 10110: };
[; ;pic18lf46k22.h: 10111: } IPR3bits_t;
[; ;pic18lf46k22.h: 10112: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18lf46k22.h: 10167: extern volatile unsigned char EECON1 @ 0xFA6;
"10169
[; ;pic18lf46k22.h: 10169: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18lf46k22.h: 10172: typedef union {
[; ;pic18lf46k22.h: 10173: struct {
[; ;pic18lf46k22.h: 10174: unsigned RD :1;
[; ;pic18lf46k22.h: 10175: unsigned WR :1;
[; ;pic18lf46k22.h: 10176: unsigned WREN :1;
[; ;pic18lf46k22.h: 10177: unsigned WRERR :1;
[; ;pic18lf46k22.h: 10178: unsigned FREE :1;
[; ;pic18lf46k22.h: 10179: unsigned :1;
[; ;pic18lf46k22.h: 10180: unsigned CFGS :1;
[; ;pic18lf46k22.h: 10181: unsigned EEPGD :1;
[; ;pic18lf46k22.h: 10182: };
[; ;pic18lf46k22.h: 10183: struct {
[; ;pic18lf46k22.h: 10184: unsigned :6;
[; ;pic18lf46k22.h: 10185: unsigned EEFS :1;
[; ;pic18lf46k22.h: 10186: };
[; ;pic18lf46k22.h: 10187: } EECON1bits_t;
[; ;pic18lf46k22.h: 10188: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18lf46k22.h: 10233: extern volatile unsigned char EECON2 @ 0xFA7;
"10235
[; ;pic18lf46k22.h: 10235: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18lf46k22.h: 10238: typedef union {
[; ;pic18lf46k22.h: 10239: struct {
[; ;pic18lf46k22.h: 10240: unsigned EECON2 :8;
[; ;pic18lf46k22.h: 10241: };
[; ;pic18lf46k22.h: 10242: } EECON2bits_t;
[; ;pic18lf46k22.h: 10243: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18lf46k22.h: 10253: extern volatile unsigned char EEDATA @ 0xFA8;
"10255
[; ;pic18lf46k22.h: 10255: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18lf46k22.h: 10258: typedef union {
[; ;pic18lf46k22.h: 10259: struct {
[; ;pic18lf46k22.h: 10260: unsigned EEDATA :8;
[; ;pic18lf46k22.h: 10261: };
[; ;pic18lf46k22.h: 10262: } EEDATAbits_t;
[; ;pic18lf46k22.h: 10263: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18lf46k22.h: 10273: extern volatile unsigned char EEADR @ 0xFA9;
"10275
[; ;pic18lf46k22.h: 10275: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18lf46k22.h: 10278: typedef union {
[; ;pic18lf46k22.h: 10279: struct {
[; ;pic18lf46k22.h: 10280: unsigned EEADR :8;
[; ;pic18lf46k22.h: 10281: };
[; ;pic18lf46k22.h: 10282: struct {
[; ;pic18lf46k22.h: 10283: unsigned EEADR0 :1;
[; ;pic18lf46k22.h: 10284: unsigned EEADR1 :1;
[; ;pic18lf46k22.h: 10285: unsigned EEADR2 :1;
[; ;pic18lf46k22.h: 10286: unsigned EEADR3 :1;
[; ;pic18lf46k22.h: 10287: unsigned EEADR4 :1;
[; ;pic18lf46k22.h: 10288: unsigned EEADR5 :1;
[; ;pic18lf46k22.h: 10289: unsigned EEADR6 :1;
[; ;pic18lf46k22.h: 10290: unsigned EEADR7 :1;
[; ;pic18lf46k22.h: 10291: };
[; ;pic18lf46k22.h: 10292: } EEADRbits_t;
[; ;pic18lf46k22.h: 10293: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18lf46k22.h: 10343: extern volatile unsigned char EEADRH @ 0xFAA;
"10345
[; ;pic18lf46k22.h: 10345: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18lf46k22.h: 10348: typedef union {
[; ;pic18lf46k22.h: 10349: struct {
[; ;pic18lf46k22.h: 10350: unsigned EEADRH :2;
[; ;pic18lf46k22.h: 10351: };
[; ;pic18lf46k22.h: 10352: struct {
[; ;pic18lf46k22.h: 10353: unsigned EEADR8 :1;
[; ;pic18lf46k22.h: 10354: unsigned EEADR9 :1;
[; ;pic18lf46k22.h: 10355: };
[; ;pic18lf46k22.h: 10356: } EEADRHbits_t;
[; ;pic18lf46k22.h: 10357: extern volatile EEADRHbits_t EEADRHbits @ 0xFAA;
[; ;pic18lf46k22.h: 10377: extern volatile unsigned char RCSTA1 @ 0xFAB;
"10379
[; ;pic18lf46k22.h: 10379: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18lf46k22.h: 10382: extern volatile unsigned char RCSTA @ 0xFAB;
"10384
[; ;pic18lf46k22.h: 10384: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18lf46k22.h: 10386: extern volatile unsigned char RC1STA @ 0xFAB;
"10388
[; ;pic18lf46k22.h: 10388: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18lf46k22.h: 10391: typedef union {
[; ;pic18lf46k22.h: 10392: struct {
[; ;pic18lf46k22.h: 10393: unsigned RX9D :1;
[; ;pic18lf46k22.h: 10394: unsigned OERR :1;
[; ;pic18lf46k22.h: 10395: unsigned FERR :1;
[; ;pic18lf46k22.h: 10396: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 10397: unsigned CREN :1;
[; ;pic18lf46k22.h: 10398: unsigned SREN :1;
[; ;pic18lf46k22.h: 10399: unsigned RX9 :1;
[; ;pic18lf46k22.h: 10400: unsigned SPEN :1;
[; ;pic18lf46k22.h: 10401: };
[; ;pic18lf46k22.h: 10402: struct {
[; ;pic18lf46k22.h: 10403: unsigned :3;
[; ;pic18lf46k22.h: 10404: unsigned ADEN :1;
[; ;pic18lf46k22.h: 10405: };
[; ;pic18lf46k22.h: 10406: struct {
[; ;pic18lf46k22.h: 10407: unsigned RX9D1 :1;
[; ;pic18lf46k22.h: 10408: unsigned OERR1 :1;
[; ;pic18lf46k22.h: 10409: unsigned FERR1 :1;
[; ;pic18lf46k22.h: 10410: unsigned ADDEN1 :1;
[; ;pic18lf46k22.h: 10411: unsigned CREN1 :1;
[; ;pic18lf46k22.h: 10412: unsigned SREN1 :1;
[; ;pic18lf46k22.h: 10413: unsigned RX91 :1;
[; ;pic18lf46k22.h: 10414: unsigned SPEN1 :1;
[; ;pic18lf46k22.h: 10415: };
[; ;pic18lf46k22.h: 10416: struct {
[; ;pic18lf46k22.h: 10417: unsigned RCD8 :1;
[; ;pic18lf46k22.h: 10418: unsigned :5;
[; ;pic18lf46k22.h: 10419: unsigned RC8_9 :1;
[; ;pic18lf46k22.h: 10420: };
[; ;pic18lf46k22.h: 10421: struct {
[; ;pic18lf46k22.h: 10422: unsigned :6;
[; ;pic18lf46k22.h: 10423: unsigned RC9 :1;
[; ;pic18lf46k22.h: 10424: };
[; ;pic18lf46k22.h: 10425: struct {
[; ;pic18lf46k22.h: 10426: unsigned :5;
[; ;pic18lf46k22.h: 10427: unsigned SRENA :1;
[; ;pic18lf46k22.h: 10428: };
[; ;pic18lf46k22.h: 10429: } RCSTA1bits_t;
[; ;pic18lf46k22.h: 10430: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18lf46k22.h: 10538: typedef union {
[; ;pic18lf46k22.h: 10539: struct {
[; ;pic18lf46k22.h: 10540: unsigned RX9D :1;
[; ;pic18lf46k22.h: 10541: unsigned OERR :1;
[; ;pic18lf46k22.h: 10542: unsigned FERR :1;
[; ;pic18lf46k22.h: 10543: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 10544: unsigned CREN :1;
[; ;pic18lf46k22.h: 10545: unsigned SREN :1;
[; ;pic18lf46k22.h: 10546: unsigned RX9 :1;
[; ;pic18lf46k22.h: 10547: unsigned SPEN :1;
[; ;pic18lf46k22.h: 10548: };
[; ;pic18lf46k22.h: 10549: struct {
[; ;pic18lf46k22.h: 10550: unsigned :3;
[; ;pic18lf46k22.h: 10551: unsigned ADEN :1;
[; ;pic18lf46k22.h: 10552: };
[; ;pic18lf46k22.h: 10553: struct {
[; ;pic18lf46k22.h: 10554: unsigned RX9D1 :1;
[; ;pic18lf46k22.h: 10555: unsigned OERR1 :1;
[; ;pic18lf46k22.h: 10556: unsigned FERR1 :1;
[; ;pic18lf46k22.h: 10557: unsigned ADDEN1 :1;
[; ;pic18lf46k22.h: 10558: unsigned CREN1 :1;
[; ;pic18lf46k22.h: 10559: unsigned SREN1 :1;
[; ;pic18lf46k22.h: 10560: unsigned RX91 :1;
[; ;pic18lf46k22.h: 10561: unsigned SPEN1 :1;
[; ;pic18lf46k22.h: 10562: };
[; ;pic18lf46k22.h: 10563: struct {
[; ;pic18lf46k22.h: 10564: unsigned RCD8 :1;
[; ;pic18lf46k22.h: 10565: unsigned :5;
[; ;pic18lf46k22.h: 10566: unsigned RC8_9 :1;
[; ;pic18lf46k22.h: 10567: };
[; ;pic18lf46k22.h: 10568: struct {
[; ;pic18lf46k22.h: 10569: unsigned :6;
[; ;pic18lf46k22.h: 10570: unsigned RC9 :1;
[; ;pic18lf46k22.h: 10571: };
[; ;pic18lf46k22.h: 10572: struct {
[; ;pic18lf46k22.h: 10573: unsigned :5;
[; ;pic18lf46k22.h: 10574: unsigned SRENA :1;
[; ;pic18lf46k22.h: 10575: };
[; ;pic18lf46k22.h: 10576: } RCSTAbits_t;
[; ;pic18lf46k22.h: 10577: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18lf46k22.h: 10684: typedef union {
[; ;pic18lf46k22.h: 10685: struct {
[; ;pic18lf46k22.h: 10686: unsigned RX9D :1;
[; ;pic18lf46k22.h: 10687: unsigned OERR :1;
[; ;pic18lf46k22.h: 10688: unsigned FERR :1;
[; ;pic18lf46k22.h: 10689: unsigned ADDEN :1;
[; ;pic18lf46k22.h: 10690: unsigned CREN :1;
[; ;pic18lf46k22.h: 10691: unsigned SREN :1;
[; ;pic18lf46k22.h: 10692: unsigned RX9 :1;
[; ;pic18lf46k22.h: 10693: unsigned SPEN :1;
[; ;pic18lf46k22.h: 10694: };
[; ;pic18lf46k22.h: 10695: struct {
[; ;pic18lf46k22.h: 10696: unsigned :3;
[; ;pic18lf46k22.h: 10697: unsigned ADEN :1;
[; ;pic18lf46k22.h: 10698: };
[; ;pic18lf46k22.h: 10699: struct {
[; ;pic18lf46k22.h: 10700: unsigned RX9D1 :1;
[; ;pic18lf46k22.h: 10701: unsigned OERR1 :1;
[; ;pic18lf46k22.h: 10702: unsigned FERR1 :1;
[; ;pic18lf46k22.h: 10703: unsigned ADDEN1 :1;
[; ;pic18lf46k22.h: 10704: unsigned CREN1 :1;
[; ;pic18lf46k22.h: 10705: unsigned SREN1 :1;
[; ;pic18lf46k22.h: 10706: unsigned RX91 :1;
[; ;pic18lf46k22.h: 10707: unsigned SPEN1 :1;
[; ;pic18lf46k22.h: 10708: };
[; ;pic18lf46k22.h: 10709: struct {
[; ;pic18lf46k22.h: 10710: unsigned RCD8 :1;
[; ;pic18lf46k22.h: 10711: unsigned :5;
[; ;pic18lf46k22.h: 10712: unsigned RC8_9 :1;
[; ;pic18lf46k22.h: 10713: };
[; ;pic18lf46k22.h: 10714: struct {
[; ;pic18lf46k22.h: 10715: unsigned :6;
[; ;pic18lf46k22.h: 10716: unsigned RC9 :1;
[; ;pic18lf46k22.h: 10717: };
[; ;pic18lf46k22.h: 10718: struct {
[; ;pic18lf46k22.h: 10719: unsigned :5;
[; ;pic18lf46k22.h: 10720: unsigned SRENA :1;
[; ;pic18lf46k22.h: 10721: };
[; ;pic18lf46k22.h: 10722: } RC1STAbits_t;
[; ;pic18lf46k22.h: 10723: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18lf46k22.h: 10833: extern volatile unsigned char TXSTA1 @ 0xFAC;
"10835
[; ;pic18lf46k22.h: 10835: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18lf46k22.h: 10838: extern volatile unsigned char TXSTA @ 0xFAC;
"10840
[; ;pic18lf46k22.h: 10840: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18lf46k22.h: 10842: extern volatile unsigned char TX1STA @ 0xFAC;
"10844
[; ;pic18lf46k22.h: 10844: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18lf46k22.h: 10847: typedef union {
[; ;pic18lf46k22.h: 10848: struct {
[; ;pic18lf46k22.h: 10849: unsigned TX9D :1;
[; ;pic18lf46k22.h: 10850: unsigned TRMT :1;
[; ;pic18lf46k22.h: 10851: unsigned BRGH :1;
[; ;pic18lf46k22.h: 10852: unsigned SENDB :1;
[; ;pic18lf46k22.h: 10853: unsigned SYNC :1;
[; ;pic18lf46k22.h: 10854: unsigned TXEN :1;
[; ;pic18lf46k22.h: 10855: unsigned TX9 :1;
[; ;pic18lf46k22.h: 10856: unsigned CSRC :1;
[; ;pic18lf46k22.h: 10857: };
[; ;pic18lf46k22.h: 10858: struct {
[; ;pic18lf46k22.h: 10859: unsigned TX9D1 :1;
[; ;pic18lf46k22.h: 10860: unsigned TRMT1 :1;
[; ;pic18lf46k22.h: 10861: unsigned BRGH1 :1;
[; ;pic18lf46k22.h: 10862: unsigned SENDB1 :1;
[; ;pic18lf46k22.h: 10863: unsigned SYNC1 :1;
[; ;pic18lf46k22.h: 10864: unsigned TXEN1 :1;
[; ;pic18lf46k22.h: 10865: unsigned TX91 :1;
[; ;pic18lf46k22.h: 10866: unsigned CSRC1 :1;
[; ;pic18lf46k22.h: 10867: };
[; ;pic18lf46k22.h: 10868: struct {
[; ;pic18lf46k22.h: 10869: unsigned TXD8 :1;
[; ;pic18lf46k22.h: 10870: unsigned :5;
[; ;pic18lf46k22.h: 10871: unsigned TX8_9 :1;
[; ;pic18lf46k22.h: 10872: };
[; ;pic18lf46k22.h: 10873: } TXSTA1bits_t;
[; ;pic18lf46k22.h: 10874: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18lf46k22.h: 10967: typedef union {
[; ;pic18lf46k22.h: 10968: struct {
[; ;pic18lf46k22.h: 10969: unsigned TX9D :1;
[; ;pic18lf46k22.h: 10970: unsigned TRMT :1;
[; ;pic18lf46k22.h: 10971: unsigned BRGH :1;
[; ;pic18lf46k22.h: 10972: unsigned SENDB :1;
[; ;pic18lf46k22.h: 10973: unsigned SYNC :1;
[; ;pic18lf46k22.h: 10974: unsigned TXEN :1;
[; ;pic18lf46k22.h: 10975: unsigned TX9 :1;
[; ;pic18lf46k22.h: 10976: unsigned CSRC :1;
[; ;pic18lf46k22.h: 10977: };
[; ;pic18lf46k22.h: 10978: struct {
[; ;pic18lf46k22.h: 10979: unsigned TX9D1 :1;
[; ;pic18lf46k22.h: 10980: unsigned TRMT1 :1;
[; ;pic18lf46k22.h: 10981: unsigned BRGH1 :1;
[; ;pic18lf46k22.h: 10982: unsigned SENDB1 :1;
[; ;pic18lf46k22.h: 10983: unsigned SYNC1 :1;
[; ;pic18lf46k22.h: 10984: unsigned TXEN1 :1;
[; ;pic18lf46k22.h: 10985: unsigned TX91 :1;
[; ;pic18lf46k22.h: 10986: unsigned CSRC1 :1;
[; ;pic18lf46k22.h: 10987: };
[; ;pic18lf46k22.h: 10988: struct {
[; ;pic18lf46k22.h: 10989: unsigned TXD8 :1;
[; ;pic18lf46k22.h: 10990: unsigned :5;
[; ;pic18lf46k22.h: 10991: unsigned TX8_9 :1;
[; ;pic18lf46k22.h: 10992: };
[; ;pic18lf46k22.h: 10993: } TXSTAbits_t;
[; ;pic18lf46k22.h: 10994: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18lf46k22.h: 11086: typedef union {
[; ;pic18lf46k22.h: 11087: struct {
[; ;pic18lf46k22.h: 11088: unsigned TX9D :1;
[; ;pic18lf46k22.h: 11089: unsigned TRMT :1;
[; ;pic18lf46k22.h: 11090: unsigned BRGH :1;
[; ;pic18lf46k22.h: 11091: unsigned SENDB :1;
[; ;pic18lf46k22.h: 11092: unsigned SYNC :1;
[; ;pic18lf46k22.h: 11093: unsigned TXEN :1;
[; ;pic18lf46k22.h: 11094: unsigned TX9 :1;
[; ;pic18lf46k22.h: 11095: unsigned CSRC :1;
[; ;pic18lf46k22.h: 11096: };
[; ;pic18lf46k22.h: 11097: struct {
[; ;pic18lf46k22.h: 11098: unsigned TX9D1 :1;
[; ;pic18lf46k22.h: 11099: unsigned TRMT1 :1;
[; ;pic18lf46k22.h: 11100: unsigned BRGH1 :1;
[; ;pic18lf46k22.h: 11101: unsigned SENDB1 :1;
[; ;pic18lf46k22.h: 11102: unsigned SYNC1 :1;
[; ;pic18lf46k22.h: 11103: unsigned TXEN1 :1;
[; ;pic18lf46k22.h: 11104: unsigned TX91 :1;
[; ;pic18lf46k22.h: 11105: unsigned CSRC1 :1;
[; ;pic18lf46k22.h: 11106: };
[; ;pic18lf46k22.h: 11107: struct {
[; ;pic18lf46k22.h: 11108: unsigned TXD8 :1;
[; ;pic18lf46k22.h: 11109: unsigned :5;
[; ;pic18lf46k22.h: 11110: unsigned TX8_9 :1;
[; ;pic18lf46k22.h: 11111: };
[; ;pic18lf46k22.h: 11112: } TX1STAbits_t;
[; ;pic18lf46k22.h: 11113: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18lf46k22.h: 11208: extern volatile unsigned char TXREG1 @ 0xFAD;
"11210
[; ;pic18lf46k22.h: 11210: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18lf46k22.h: 11213: extern volatile unsigned char TXREG @ 0xFAD;
"11215
[; ;pic18lf46k22.h: 11215: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18lf46k22.h: 11217: extern volatile unsigned char TX1REG @ 0xFAD;
"11219
[; ;pic18lf46k22.h: 11219: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18lf46k22.h: 11222: typedef union {
[; ;pic18lf46k22.h: 11223: struct {
[; ;pic18lf46k22.h: 11224: unsigned TX1REG :8;
[; ;pic18lf46k22.h: 11225: };
[; ;pic18lf46k22.h: 11226: struct {
[; ;pic18lf46k22.h: 11227: unsigned TXREG :8;
[; ;pic18lf46k22.h: 11228: };
[; ;pic18lf46k22.h: 11229: } TXREG1bits_t;
[; ;pic18lf46k22.h: 11230: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18lf46k22.h: 11243: typedef union {
[; ;pic18lf46k22.h: 11244: struct {
[; ;pic18lf46k22.h: 11245: unsigned TX1REG :8;
[; ;pic18lf46k22.h: 11246: };
[; ;pic18lf46k22.h: 11247: struct {
[; ;pic18lf46k22.h: 11248: unsigned TXREG :8;
[; ;pic18lf46k22.h: 11249: };
[; ;pic18lf46k22.h: 11250: } TXREGbits_t;
[; ;pic18lf46k22.h: 11251: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18lf46k22.h: 11263: typedef union {
[; ;pic18lf46k22.h: 11264: struct {
[; ;pic18lf46k22.h: 11265: unsigned TX1REG :8;
[; ;pic18lf46k22.h: 11266: };
[; ;pic18lf46k22.h: 11267: struct {
[; ;pic18lf46k22.h: 11268: unsigned TXREG :8;
[; ;pic18lf46k22.h: 11269: };
[; ;pic18lf46k22.h: 11270: } TX1REGbits_t;
[; ;pic18lf46k22.h: 11271: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18lf46k22.h: 11286: extern volatile unsigned char RCREG1 @ 0xFAE;
"11288
[; ;pic18lf46k22.h: 11288: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18lf46k22.h: 11291: extern volatile unsigned char RCREG @ 0xFAE;
"11293
[; ;pic18lf46k22.h: 11293: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18lf46k22.h: 11295: extern volatile unsigned char RC1REG @ 0xFAE;
"11297
[; ;pic18lf46k22.h: 11297: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18lf46k22.h: 11300: typedef union {
[; ;pic18lf46k22.h: 11301: struct {
[; ;pic18lf46k22.h: 11302: unsigned RC1REG :8;
[; ;pic18lf46k22.h: 11303: };
[; ;pic18lf46k22.h: 11304: struct {
[; ;pic18lf46k22.h: 11305: unsigned RCREG :8;
[; ;pic18lf46k22.h: 11306: };
[; ;pic18lf46k22.h: 11307: } RCREG1bits_t;
[; ;pic18lf46k22.h: 11308: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18lf46k22.h: 11321: typedef union {
[; ;pic18lf46k22.h: 11322: struct {
[; ;pic18lf46k22.h: 11323: unsigned RC1REG :8;
[; ;pic18lf46k22.h: 11324: };
[; ;pic18lf46k22.h: 11325: struct {
[; ;pic18lf46k22.h: 11326: unsigned RCREG :8;
[; ;pic18lf46k22.h: 11327: };
[; ;pic18lf46k22.h: 11328: } RCREGbits_t;
[; ;pic18lf46k22.h: 11329: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18lf46k22.h: 11341: typedef union {
[; ;pic18lf46k22.h: 11342: struct {
[; ;pic18lf46k22.h: 11343: unsigned RC1REG :8;
[; ;pic18lf46k22.h: 11344: };
[; ;pic18lf46k22.h: 11345: struct {
[; ;pic18lf46k22.h: 11346: unsigned RCREG :8;
[; ;pic18lf46k22.h: 11347: };
[; ;pic18lf46k22.h: 11348: } RC1REGbits_t;
[; ;pic18lf46k22.h: 11349: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18lf46k22.h: 11364: extern volatile unsigned char SPBRG1 @ 0xFAF;
"11366
[; ;pic18lf46k22.h: 11366: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18lf46k22.h: 11369: extern volatile unsigned char SPBRG @ 0xFAF;
"11371
[; ;pic18lf46k22.h: 11371: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18lf46k22.h: 11373: extern volatile unsigned char SP1BRG @ 0xFAF;
"11375
[; ;pic18lf46k22.h: 11375: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18lf46k22.h: 11378: typedef union {
[; ;pic18lf46k22.h: 11379: struct {
[; ;pic18lf46k22.h: 11380: unsigned SP1BRG :8;
[; ;pic18lf46k22.h: 11381: };
[; ;pic18lf46k22.h: 11382: struct {
[; ;pic18lf46k22.h: 11383: unsigned SPBRG :8;
[; ;pic18lf46k22.h: 11384: };
[; ;pic18lf46k22.h: 11385: } SPBRG1bits_t;
[; ;pic18lf46k22.h: 11386: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18lf46k22.h: 11399: typedef union {
[; ;pic18lf46k22.h: 11400: struct {
[; ;pic18lf46k22.h: 11401: unsigned SP1BRG :8;
[; ;pic18lf46k22.h: 11402: };
[; ;pic18lf46k22.h: 11403: struct {
[; ;pic18lf46k22.h: 11404: unsigned SPBRG :8;
[; ;pic18lf46k22.h: 11405: };
[; ;pic18lf46k22.h: 11406: } SPBRGbits_t;
[; ;pic18lf46k22.h: 11407: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18lf46k22.h: 11419: typedef union {
[; ;pic18lf46k22.h: 11420: struct {
[; ;pic18lf46k22.h: 11421: unsigned SP1BRG :8;
[; ;pic18lf46k22.h: 11422: };
[; ;pic18lf46k22.h: 11423: struct {
[; ;pic18lf46k22.h: 11424: unsigned SPBRG :8;
[; ;pic18lf46k22.h: 11425: };
[; ;pic18lf46k22.h: 11426: } SP1BRGbits_t;
[; ;pic18lf46k22.h: 11427: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18lf46k22.h: 11442: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"11444
[; ;pic18lf46k22.h: 11444: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18lf46k22.h: 11447: extern volatile unsigned char SPBRGH @ 0xFB0;
"11449
[; ;pic18lf46k22.h: 11449: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18lf46k22.h: 11451: extern volatile unsigned char SP1BRGH @ 0xFB0;
"11453
[; ;pic18lf46k22.h: 11453: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18lf46k22.h: 11456: typedef union {
[; ;pic18lf46k22.h: 11457: struct {
[; ;pic18lf46k22.h: 11458: unsigned SP1BRGH :8;
[; ;pic18lf46k22.h: 11459: };
[; ;pic18lf46k22.h: 11460: struct {
[; ;pic18lf46k22.h: 11461: unsigned SPBRGH :8;
[; ;pic18lf46k22.h: 11462: };
[; ;pic18lf46k22.h: 11463: } SPBRGH1bits_t;
[; ;pic18lf46k22.h: 11464: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18lf46k22.h: 11477: typedef union {
[; ;pic18lf46k22.h: 11478: struct {
[; ;pic18lf46k22.h: 11479: unsigned SP1BRGH :8;
[; ;pic18lf46k22.h: 11480: };
[; ;pic18lf46k22.h: 11481: struct {
[; ;pic18lf46k22.h: 11482: unsigned SPBRGH :8;
[; ;pic18lf46k22.h: 11483: };
[; ;pic18lf46k22.h: 11484: } SPBRGHbits_t;
[; ;pic18lf46k22.h: 11485: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18lf46k22.h: 11497: typedef union {
[; ;pic18lf46k22.h: 11498: struct {
[; ;pic18lf46k22.h: 11499: unsigned SP1BRGH :8;
[; ;pic18lf46k22.h: 11500: };
[; ;pic18lf46k22.h: 11501: struct {
[; ;pic18lf46k22.h: 11502: unsigned SPBRGH :8;
[; ;pic18lf46k22.h: 11503: };
[; ;pic18lf46k22.h: 11504: } SP1BRGHbits_t;
[; ;pic18lf46k22.h: 11505: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18lf46k22.h: 11520: extern volatile unsigned char T3CON @ 0xFB1;
"11522
[; ;pic18lf46k22.h: 11522: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18lf46k22.h: 11525: typedef union {
[; ;pic18lf46k22.h: 11526: struct {
[; ;pic18lf46k22.h: 11527: unsigned :2;
[; ;pic18lf46k22.h: 11528: unsigned NOT_T3SYNC :1;
[; ;pic18lf46k22.h: 11529: };
[; ;pic18lf46k22.h: 11530: struct {
[; ;pic18lf46k22.h: 11531: unsigned TMR3ON :1;
[; ;pic18lf46k22.h: 11532: unsigned T3RD16 :1;
[; ;pic18lf46k22.h: 11533: unsigned nT3SYNC :1;
[; ;pic18lf46k22.h: 11534: unsigned T3SOSCEN :1;
[; ;pic18lf46k22.h: 11535: unsigned T3CKPS :2;
[; ;pic18lf46k22.h: 11536: unsigned TMR3CS :2;
[; ;pic18lf46k22.h: 11537: };
[; ;pic18lf46k22.h: 11538: struct {
[; ;pic18lf46k22.h: 11539: unsigned :3;
[; ;pic18lf46k22.h: 11540: unsigned T3OSCEN :1;
[; ;pic18lf46k22.h: 11541: unsigned T3CKPS0 :1;
[; ;pic18lf46k22.h: 11542: unsigned T3CKPS1 :1;
[; ;pic18lf46k22.h: 11543: unsigned TMR3CS0 :1;
[; ;pic18lf46k22.h: 11544: unsigned TMR3CS1 :1;
[; ;pic18lf46k22.h: 11545: };
[; ;pic18lf46k22.h: 11546: struct {
[; ;pic18lf46k22.h: 11547: unsigned :3;
[; ;pic18lf46k22.h: 11548: unsigned SOSCEN3 :1;
[; ;pic18lf46k22.h: 11549: unsigned :3;
[; ;pic18lf46k22.h: 11550: unsigned RD163 :1;
[; ;pic18lf46k22.h: 11551: };
[; ;pic18lf46k22.h: 11552: } T3CONbits_t;
[; ;pic18lf46k22.h: 11553: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18lf46k22.h: 11628: extern volatile unsigned short TMR3 @ 0xFB2;
"11630
[; ;pic18lf46k22.h: 11630: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18lf46k22.h: 11635: extern volatile unsigned char TMR3L @ 0xFB2;
"11637
[; ;pic18lf46k22.h: 11637: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18lf46k22.h: 11640: typedef union {
[; ;pic18lf46k22.h: 11641: struct {
[; ;pic18lf46k22.h: 11642: unsigned TMR3L :8;
[; ;pic18lf46k22.h: 11643: };
[; ;pic18lf46k22.h: 11644: } TMR3Lbits_t;
[; ;pic18lf46k22.h: 11645: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18lf46k22.h: 11655: extern volatile unsigned char TMR3H @ 0xFB3;
"11657
[; ;pic18lf46k22.h: 11657: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18lf46k22.h: 11660: typedef union {
[; ;pic18lf46k22.h: 11661: struct {
[; ;pic18lf46k22.h: 11662: unsigned TMR3H :8;
[; ;pic18lf46k22.h: 11663: };
[; ;pic18lf46k22.h: 11664: } TMR3Hbits_t;
[; ;pic18lf46k22.h: 11665: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18lf46k22.h: 11675: extern volatile unsigned char T3GCON @ 0xFB4;
"11677
[; ;pic18lf46k22.h: 11677: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18lf46k22.h: 11680: typedef union {
[; ;pic18lf46k22.h: 11681: struct {
[; ;pic18lf46k22.h: 11682: unsigned :3;
[; ;pic18lf46k22.h: 11683: unsigned T3GGO_NOT_DONE :1;
[; ;pic18lf46k22.h: 11684: };
[; ;pic18lf46k22.h: 11685: struct {
[; ;pic18lf46k22.h: 11686: unsigned T3GSS :2;
[; ;pic18lf46k22.h: 11687: unsigned T3GVAL :1;
[; ;pic18lf46k22.h: 11688: unsigned T3GGO_nDONE :1;
[; ;pic18lf46k22.h: 11689: unsigned T3GSPM :1;
[; ;pic18lf46k22.h: 11690: unsigned T3GTM :1;
[; ;pic18lf46k22.h: 11691: unsigned T3GPOL :1;
[; ;pic18lf46k22.h: 11692: unsigned TMR3GE :1;
[; ;pic18lf46k22.h: 11693: };
[; ;pic18lf46k22.h: 11694: struct {
[; ;pic18lf46k22.h: 11695: unsigned T3GSS0 :1;
[; ;pic18lf46k22.h: 11696: unsigned T3GSS1 :1;
[; ;pic18lf46k22.h: 11697: unsigned :1;
[; ;pic18lf46k22.h: 11698: unsigned T3G_DONE :1;
[; ;pic18lf46k22.h: 11699: };
[; ;pic18lf46k22.h: 11700: struct {
[; ;pic18lf46k22.h: 11701: unsigned :3;
[; ;pic18lf46k22.h: 11702: unsigned T3GGO :1;
[; ;pic18lf46k22.h: 11703: };
[; ;pic18lf46k22.h: 11704: } T3GCONbits_t;
[; ;pic18lf46k22.h: 11705: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18lf46k22.h: 11770: extern volatile unsigned char ECCP1AS @ 0xFB6;
"11772
[; ;pic18lf46k22.h: 11772: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18lf46k22.h: 11775: extern volatile unsigned char ECCPAS @ 0xFB6;
"11777
[; ;pic18lf46k22.h: 11777: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18lf46k22.h: 11780: typedef union {
[; ;pic18lf46k22.h: 11781: struct {
[; ;pic18lf46k22.h: 11782: unsigned P1SSBD :2;
[; ;pic18lf46k22.h: 11783: unsigned P1SSAC :2;
[; ;pic18lf46k22.h: 11784: unsigned CCP1AS :3;
[; ;pic18lf46k22.h: 11785: unsigned CCP1ASE :1;
[; ;pic18lf46k22.h: 11786: };
[; ;pic18lf46k22.h: 11787: struct {
[; ;pic18lf46k22.h: 11788: unsigned P1SSBD0 :1;
[; ;pic18lf46k22.h: 11789: unsigned P1SSBD1 :1;
[; ;pic18lf46k22.h: 11790: unsigned P1SSAC0 :1;
[; ;pic18lf46k22.h: 11791: unsigned P1SSAC1 :1;
[; ;pic18lf46k22.h: 11792: unsigned CCP1AS0 :1;
[; ;pic18lf46k22.h: 11793: unsigned CCP1AS1 :1;
[; ;pic18lf46k22.h: 11794: unsigned CCP1AS2 :1;
[; ;pic18lf46k22.h: 11795: };
[; ;pic18lf46k22.h: 11796: struct {
[; ;pic18lf46k22.h: 11797: unsigned PSS1BD :2;
[; ;pic18lf46k22.h: 11798: unsigned PSS1AC :2;
[; ;pic18lf46k22.h: 11799: };
[; ;pic18lf46k22.h: 11800: struct {
[; ;pic18lf46k22.h: 11801: unsigned PSS1BD0 :1;
[; ;pic18lf46k22.h: 11802: unsigned PSS1BD1 :1;
[; ;pic18lf46k22.h: 11803: unsigned PSS1AC0 :1;
[; ;pic18lf46k22.h: 11804: unsigned PSS1AC1 :1;
[; ;pic18lf46k22.h: 11805: };
[; ;pic18lf46k22.h: 11806: struct {
[; ;pic18lf46k22.h: 11807: unsigned PSSBD :2;
[; ;pic18lf46k22.h: 11808: unsigned PSSAC :2;
[; ;pic18lf46k22.h: 11809: unsigned ECCPAS :3;
[; ;pic18lf46k22.h: 11810: unsigned ECCPASE :1;
[; ;pic18lf46k22.h: 11811: };
[; ;pic18lf46k22.h: 11812: struct {
[; ;pic18lf46k22.h: 11813: unsigned PSSBD0 :1;
[; ;pic18lf46k22.h: 11814: unsigned PSSBD1 :1;
[; ;pic18lf46k22.h: 11815: unsigned PSSAC0 :1;
[; ;pic18lf46k22.h: 11816: unsigned PSSAC1 :1;
[; ;pic18lf46k22.h: 11817: unsigned ECCPAS0 :1;
[; ;pic18lf46k22.h: 11818: unsigned ECCPAS1 :1;
[; ;pic18lf46k22.h: 11819: unsigned ECCPAS2 :1;
[; ;pic18lf46k22.h: 11820: };
[; ;pic18lf46k22.h: 11821: } ECCP1ASbits_t;
[; ;pic18lf46k22.h: 11822: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18lf46k22.h: 11965: typedef union {
[; ;pic18lf46k22.h: 11966: struct {
[; ;pic18lf46k22.h: 11967: unsigned P1SSBD :2;
[; ;pic18lf46k22.h: 11968: unsigned P1SSAC :2;
[; ;pic18lf46k22.h: 11969: unsigned CCP1AS :3;
[; ;pic18lf46k22.h: 11970: unsigned CCP1ASE :1;
[; ;pic18lf46k22.h: 11971: };
[; ;pic18lf46k22.h: 11972: struct {
[; ;pic18lf46k22.h: 11973: unsigned P1SSBD0 :1;
[; ;pic18lf46k22.h: 11974: unsigned P1SSBD1 :1;
[; ;pic18lf46k22.h: 11975: unsigned P1SSAC0 :1;
[; ;pic18lf46k22.h: 11976: unsigned P1SSAC1 :1;
[; ;pic18lf46k22.h: 11977: unsigned CCP1AS0 :1;
[; ;pic18lf46k22.h: 11978: unsigned CCP1AS1 :1;
[; ;pic18lf46k22.h: 11979: unsigned CCP1AS2 :1;
[; ;pic18lf46k22.h: 11980: };
[; ;pic18lf46k22.h: 11981: struct {
[; ;pic18lf46k22.h: 11982: unsigned PSS1BD :2;
[; ;pic18lf46k22.h: 11983: unsigned PSS1AC :2;
[; ;pic18lf46k22.h: 11984: };
[; ;pic18lf46k22.h: 11985: struct {
[; ;pic18lf46k22.h: 11986: unsigned PSS1BD0 :1;
[; ;pic18lf46k22.h: 11987: unsigned PSS1BD1 :1;
[; ;pic18lf46k22.h: 11988: unsigned PSS1AC0 :1;
[; ;pic18lf46k22.h: 11989: unsigned PSS1AC1 :1;
[; ;pic18lf46k22.h: 11990: };
[; ;pic18lf46k22.h: 11991: struct {
[; ;pic18lf46k22.h: 11992: unsigned PSSBD :2;
[; ;pic18lf46k22.h: 11993: unsigned PSSAC :2;
[; ;pic18lf46k22.h: 11994: unsigned ECCPAS :3;
[; ;pic18lf46k22.h: 11995: unsigned ECCPASE :1;
[; ;pic18lf46k22.h: 11996: };
[; ;pic18lf46k22.h: 11997: struct {
[; ;pic18lf46k22.h: 11998: unsigned PSSBD0 :1;
[; ;pic18lf46k22.h: 11999: unsigned PSSBD1 :1;
[; ;pic18lf46k22.h: 12000: unsigned PSSAC0 :1;
[; ;pic18lf46k22.h: 12001: unsigned PSSAC1 :1;
[; ;pic18lf46k22.h: 12002: unsigned ECCPAS0 :1;
[; ;pic18lf46k22.h: 12003: unsigned ECCPAS1 :1;
[; ;pic18lf46k22.h: 12004: unsigned ECCPAS2 :1;
[; ;pic18lf46k22.h: 12005: };
[; ;pic18lf46k22.h: 12006: } ECCPASbits_t;
[; ;pic18lf46k22.h: 12007: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18lf46k22.h: 12152: extern volatile unsigned char PWM1CON @ 0xFB7;
"12154
[; ;pic18lf46k22.h: 12154: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18lf46k22.h: 12157: extern volatile unsigned char PWMCON @ 0xFB7;
"12159
[; ;pic18lf46k22.h: 12159: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18lf46k22.h: 12162: typedef union {
[; ;pic18lf46k22.h: 12163: struct {
[; ;pic18lf46k22.h: 12164: unsigned P1DC :7;
[; ;pic18lf46k22.h: 12165: unsigned P1RSEN :1;
[; ;pic18lf46k22.h: 12166: };
[; ;pic18lf46k22.h: 12167: struct {
[; ;pic18lf46k22.h: 12168: unsigned P1DC0 :1;
[; ;pic18lf46k22.h: 12169: unsigned P1DC1 :1;
[; ;pic18lf46k22.h: 12170: unsigned P1DC2 :1;
[; ;pic18lf46k22.h: 12171: unsigned P1DC3 :1;
[; ;pic18lf46k22.h: 12172: unsigned P1DC4 :1;
[; ;pic18lf46k22.h: 12173: unsigned P1DC5 :1;
[; ;pic18lf46k22.h: 12174: unsigned P1DC6 :1;
[; ;pic18lf46k22.h: 12175: };
[; ;pic18lf46k22.h: 12176: struct {
[; ;pic18lf46k22.h: 12177: unsigned PDC :7;
[; ;pic18lf46k22.h: 12178: unsigned PRSEN :1;
[; ;pic18lf46k22.h: 12179: };
[; ;pic18lf46k22.h: 12180: struct {
[; ;pic18lf46k22.h: 12181: unsigned PDC0 :1;
[; ;pic18lf46k22.h: 12182: unsigned PDC1 :1;
[; ;pic18lf46k22.h: 12183: unsigned PDC2 :1;
[; ;pic18lf46k22.h: 12184: unsigned PDC3 :1;
[; ;pic18lf46k22.h: 12185: unsigned PDC4 :1;
[; ;pic18lf46k22.h: 12186: unsigned PDC5 :1;
[; ;pic18lf46k22.h: 12187: unsigned PDC6 :1;
[; ;pic18lf46k22.h: 12188: };
[; ;pic18lf46k22.h: 12189: } PWM1CONbits_t;
[; ;pic18lf46k22.h: 12190: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18lf46k22.h: 12283: typedef union {
[; ;pic18lf46k22.h: 12284: struct {
[; ;pic18lf46k22.h: 12285: unsigned P1DC :7;
[; ;pic18lf46k22.h: 12286: unsigned P1RSEN :1;
[; ;pic18lf46k22.h: 12287: };
[; ;pic18lf46k22.h: 12288: struct {
[; ;pic18lf46k22.h: 12289: unsigned P1DC0 :1;
[; ;pic18lf46k22.h: 12290: unsigned P1DC1 :1;
[; ;pic18lf46k22.h: 12291: unsigned P1DC2 :1;
[; ;pic18lf46k22.h: 12292: unsigned P1DC3 :1;
[; ;pic18lf46k22.h: 12293: unsigned P1DC4 :1;
[; ;pic18lf46k22.h: 12294: unsigned P1DC5 :1;
[; ;pic18lf46k22.h: 12295: unsigned P1DC6 :1;
[; ;pic18lf46k22.h: 12296: };
[; ;pic18lf46k22.h: 12297: struct {
[; ;pic18lf46k22.h: 12298: unsigned PDC :7;
[; ;pic18lf46k22.h: 12299: unsigned PRSEN :1;
[; ;pic18lf46k22.h: 12300: };
[; ;pic18lf46k22.h: 12301: struct {
[; ;pic18lf46k22.h: 12302: unsigned PDC0 :1;
[; ;pic18lf46k22.h: 12303: unsigned PDC1 :1;
[; ;pic18lf46k22.h: 12304: unsigned PDC2 :1;
[; ;pic18lf46k22.h: 12305: unsigned PDC3 :1;
[; ;pic18lf46k22.h: 12306: unsigned PDC4 :1;
[; ;pic18lf46k22.h: 12307: unsigned PDC5 :1;
[; ;pic18lf46k22.h: 12308: unsigned PDC6 :1;
[; ;pic18lf46k22.h: 12309: };
[; ;pic18lf46k22.h: 12310: } PWMCONbits_t;
[; ;pic18lf46k22.h: 12311: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18lf46k22.h: 12406: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"12408
[; ;pic18lf46k22.h: 12408: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12411: extern volatile unsigned char BAUDCON @ 0xFB8;
"12413
[; ;pic18lf46k22.h: 12413: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12415: extern volatile unsigned char BAUDCTL @ 0xFB8;
"12417
[; ;pic18lf46k22.h: 12417: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12419: extern volatile unsigned char BAUD1CON @ 0xFB8;
"12421
[; ;pic18lf46k22.h: 12421: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18lf46k22.h: 12424: typedef union {
[; ;pic18lf46k22.h: 12425: struct {
[; ;pic18lf46k22.h: 12426: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12427: unsigned WUE :1;
[; ;pic18lf46k22.h: 12428: unsigned :1;
[; ;pic18lf46k22.h: 12429: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12430: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12431: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12432: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12433: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12434: };
[; ;pic18lf46k22.h: 12435: struct {
[; ;pic18lf46k22.h: 12436: unsigned :4;
[; ;pic18lf46k22.h: 12437: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12438: };
[; ;pic18lf46k22.h: 12439: struct {
[; ;pic18lf46k22.h: 12440: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12441: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12442: unsigned :1;
[; ;pic18lf46k22.h: 12443: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12444: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12445: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12446: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12447: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12448: };
[; ;pic18lf46k22.h: 12449: struct {
[; ;pic18lf46k22.h: 12450: unsigned :4;
[; ;pic18lf46k22.h: 12451: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12452: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12453: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12454: };
[; ;pic18lf46k22.h: 12455: struct {
[; ;pic18lf46k22.h: 12456: unsigned :4;
[; ;pic18lf46k22.h: 12457: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12458: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12459: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12460: };
[; ;pic18lf46k22.h: 12461: struct {
[; ;pic18lf46k22.h: 12462: unsigned :5;
[; ;pic18lf46k22.h: 12463: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12464: };
[; ;pic18lf46k22.h: 12465: struct {
[; ;pic18lf46k22.h: 12466: unsigned :1;
[; ;pic18lf46k22.h: 12467: unsigned W4E :1;
[; ;pic18lf46k22.h: 12468: };
[; ;pic18lf46k22.h: 12469: } BAUDCON1bits_t;
[; ;pic18lf46k22.h: 12470: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18lf46k22.h: 12588: typedef union {
[; ;pic18lf46k22.h: 12589: struct {
[; ;pic18lf46k22.h: 12590: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12591: unsigned WUE :1;
[; ;pic18lf46k22.h: 12592: unsigned :1;
[; ;pic18lf46k22.h: 12593: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12594: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12595: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12596: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12597: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12598: };
[; ;pic18lf46k22.h: 12599: struct {
[; ;pic18lf46k22.h: 12600: unsigned :4;
[; ;pic18lf46k22.h: 12601: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12602: };
[; ;pic18lf46k22.h: 12603: struct {
[; ;pic18lf46k22.h: 12604: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12605: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12606: unsigned :1;
[; ;pic18lf46k22.h: 12607: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12608: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12609: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12610: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12611: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12612: };
[; ;pic18lf46k22.h: 12613: struct {
[; ;pic18lf46k22.h: 12614: unsigned :4;
[; ;pic18lf46k22.h: 12615: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12616: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12617: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12618: };
[; ;pic18lf46k22.h: 12619: struct {
[; ;pic18lf46k22.h: 12620: unsigned :4;
[; ;pic18lf46k22.h: 12621: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12622: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12623: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12624: };
[; ;pic18lf46k22.h: 12625: struct {
[; ;pic18lf46k22.h: 12626: unsigned :5;
[; ;pic18lf46k22.h: 12627: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12628: };
[; ;pic18lf46k22.h: 12629: struct {
[; ;pic18lf46k22.h: 12630: unsigned :1;
[; ;pic18lf46k22.h: 12631: unsigned W4E :1;
[; ;pic18lf46k22.h: 12632: };
[; ;pic18lf46k22.h: 12633: } BAUDCONbits_t;
[; ;pic18lf46k22.h: 12634: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18lf46k22.h: 12751: typedef union {
[; ;pic18lf46k22.h: 12752: struct {
[; ;pic18lf46k22.h: 12753: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12754: unsigned WUE :1;
[; ;pic18lf46k22.h: 12755: unsigned :1;
[; ;pic18lf46k22.h: 12756: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12757: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12758: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12759: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12760: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12761: };
[; ;pic18lf46k22.h: 12762: struct {
[; ;pic18lf46k22.h: 12763: unsigned :4;
[; ;pic18lf46k22.h: 12764: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12765: };
[; ;pic18lf46k22.h: 12766: struct {
[; ;pic18lf46k22.h: 12767: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12768: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12769: unsigned :1;
[; ;pic18lf46k22.h: 12770: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12771: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12772: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12773: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12774: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12775: };
[; ;pic18lf46k22.h: 12776: struct {
[; ;pic18lf46k22.h: 12777: unsigned :4;
[; ;pic18lf46k22.h: 12778: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12779: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12780: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12781: };
[; ;pic18lf46k22.h: 12782: struct {
[; ;pic18lf46k22.h: 12783: unsigned :4;
[; ;pic18lf46k22.h: 12784: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12785: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12786: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12787: };
[; ;pic18lf46k22.h: 12788: struct {
[; ;pic18lf46k22.h: 12789: unsigned :5;
[; ;pic18lf46k22.h: 12790: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12791: };
[; ;pic18lf46k22.h: 12792: struct {
[; ;pic18lf46k22.h: 12793: unsigned :1;
[; ;pic18lf46k22.h: 12794: unsigned W4E :1;
[; ;pic18lf46k22.h: 12795: };
[; ;pic18lf46k22.h: 12796: } BAUDCTLbits_t;
[; ;pic18lf46k22.h: 12797: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18lf46k22.h: 12914: typedef union {
[; ;pic18lf46k22.h: 12915: struct {
[; ;pic18lf46k22.h: 12916: unsigned ABDEN :1;
[; ;pic18lf46k22.h: 12917: unsigned WUE :1;
[; ;pic18lf46k22.h: 12918: unsigned :1;
[; ;pic18lf46k22.h: 12919: unsigned BRG16 :1;
[; ;pic18lf46k22.h: 12920: unsigned CKTXP :1;
[; ;pic18lf46k22.h: 12921: unsigned DTRXP :1;
[; ;pic18lf46k22.h: 12922: unsigned RCIDL :1;
[; ;pic18lf46k22.h: 12923: unsigned ABDOVF :1;
[; ;pic18lf46k22.h: 12924: };
[; ;pic18lf46k22.h: 12925: struct {
[; ;pic18lf46k22.h: 12926: unsigned :4;
[; ;pic18lf46k22.h: 12927: unsigned SCKP :1;
[; ;pic18lf46k22.h: 12928: };
[; ;pic18lf46k22.h: 12929: struct {
[; ;pic18lf46k22.h: 12930: unsigned ABDEN1 :1;
[; ;pic18lf46k22.h: 12931: unsigned WUE1 :1;
[; ;pic18lf46k22.h: 12932: unsigned :1;
[; ;pic18lf46k22.h: 12933: unsigned BRG161 :1;
[; ;pic18lf46k22.h: 12934: unsigned SCKP1 :1;
[; ;pic18lf46k22.h: 12935: unsigned DTRXP1 :1;
[; ;pic18lf46k22.h: 12936: unsigned RCIDL1 :1;
[; ;pic18lf46k22.h: 12937: unsigned ABDOVF1 :1;
[; ;pic18lf46k22.h: 12938: };
[; ;pic18lf46k22.h: 12939: struct {
[; ;pic18lf46k22.h: 12940: unsigned :4;
[; ;pic18lf46k22.h: 12941: unsigned TXCKP :1;
[; ;pic18lf46k22.h: 12942: unsigned RXDTP :1;
[; ;pic18lf46k22.h: 12943: unsigned RCMT :1;
[; ;pic18lf46k22.h: 12944: };
[; ;pic18lf46k22.h: 12945: struct {
[; ;pic18lf46k22.h: 12946: unsigned :4;
[; ;pic18lf46k22.h: 12947: unsigned TXCKP1 :1;
[; ;pic18lf46k22.h: 12948: unsigned RXDTP1 :1;
[; ;pic18lf46k22.h: 12949: unsigned RCMT1 :1;
[; ;pic18lf46k22.h: 12950: };
[; ;pic18lf46k22.h: 12951: struct {
[; ;pic18lf46k22.h: 12952: unsigned :5;
[; ;pic18lf46k22.h: 12953: unsigned RXCKP :1;
[; ;pic18lf46k22.h: 12954: };
[; ;pic18lf46k22.h: 12955: struct {
[; ;pic18lf46k22.h: 12956: unsigned :1;
[; ;pic18lf46k22.h: 12957: unsigned W4E :1;
[; ;pic18lf46k22.h: 12958: };
[; ;pic18lf46k22.h: 12959: } BAUD1CONbits_t;
[; ;pic18lf46k22.h: 12960: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18lf46k22.h: 13080: extern volatile unsigned char PSTR1CON @ 0xFB9;
"13082
[; ;pic18lf46k22.h: 13082: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18lf46k22.h: 13085: extern volatile unsigned char PSTRCON @ 0xFB9;
"13087
[; ;pic18lf46k22.h: 13087: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18lf46k22.h: 13090: typedef union {
[; ;pic18lf46k22.h: 13091: struct {
[; ;pic18lf46k22.h: 13092: unsigned STR1A :1;
[; ;pic18lf46k22.h: 13093: unsigned STR1B :1;
[; ;pic18lf46k22.h: 13094: unsigned STR1C :1;
[; ;pic18lf46k22.h: 13095: unsigned STR1D :1;
[; ;pic18lf46k22.h: 13096: unsigned STR1SYNC :1;
[; ;pic18lf46k22.h: 13097: };
[; ;pic18lf46k22.h: 13098: struct {
[; ;pic18lf46k22.h: 13099: unsigned STRA :1;
[; ;pic18lf46k22.h: 13100: unsigned STRB :1;
[; ;pic18lf46k22.h: 13101: unsigned STRC :1;
[; ;pic18lf46k22.h: 13102: unsigned STRD :1;
[; ;pic18lf46k22.h: 13103: unsigned STRSYNC :1;
[; ;pic18lf46k22.h: 13104: };
[; ;pic18lf46k22.h: 13105: } PSTR1CONbits_t;
[; ;pic18lf46k22.h: 13106: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18lf46k22.h: 13159: typedef union {
[; ;pic18lf46k22.h: 13160: struct {
[; ;pic18lf46k22.h: 13161: unsigned STR1A :1;
[; ;pic18lf46k22.h: 13162: unsigned STR1B :1;
[; ;pic18lf46k22.h: 13163: unsigned STR1C :1;
[; ;pic18lf46k22.h: 13164: unsigned STR1D :1;
[; ;pic18lf46k22.h: 13165: unsigned STR1SYNC :1;
[; ;pic18lf46k22.h: 13166: };
[; ;pic18lf46k22.h: 13167: struct {
[; ;pic18lf46k22.h: 13168: unsigned STRA :1;
[; ;pic18lf46k22.h: 13169: unsigned STRB :1;
[; ;pic18lf46k22.h: 13170: unsigned STRC :1;
[; ;pic18lf46k22.h: 13171: unsigned STRD :1;
[; ;pic18lf46k22.h: 13172: unsigned STRSYNC :1;
[; ;pic18lf46k22.h: 13173: };
[; ;pic18lf46k22.h: 13174: } PSTRCONbits_t;
[; ;pic18lf46k22.h: 13175: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18lf46k22.h: 13230: extern volatile unsigned char T2CON @ 0xFBA;
"13232
[; ;pic18lf46k22.h: 13232: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18lf46k22.h: 13235: typedef union {
[; ;pic18lf46k22.h: 13236: struct {
[; ;pic18lf46k22.h: 13237: unsigned T2CKPS :2;
[; ;pic18lf46k22.h: 13238: unsigned TMR2ON :1;
[; ;pic18lf46k22.h: 13239: unsigned T2OUTPS :4;
[; ;pic18lf46k22.h: 13240: };
[; ;pic18lf46k22.h: 13241: struct {
[; ;pic18lf46k22.h: 13242: unsigned T2CKPS0 :1;
[; ;pic18lf46k22.h: 13243: unsigned T2CKPS1 :1;
[; ;pic18lf46k22.h: 13244: unsigned :1;
[; ;pic18lf46k22.h: 13245: unsigned T2OUTPS0 :1;
[; ;pic18lf46k22.h: 13246: unsigned T2OUTPS1 :1;
[; ;pic18lf46k22.h: 13247: unsigned T2OUTPS2 :1;
[; ;pic18lf46k22.h: 13248: unsigned T2OUTPS3 :1;
[; ;pic18lf46k22.h: 13249: };
[; ;pic18lf46k22.h: 13250: } T2CONbits_t;
[; ;pic18lf46k22.h: 13251: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18lf46k22.h: 13301: extern volatile unsigned char PR2 @ 0xFBB;
"13303
[; ;pic18lf46k22.h: 13303: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18lf46k22.h: 13306: typedef union {
[; ;pic18lf46k22.h: 13307: struct {
[; ;pic18lf46k22.h: 13308: unsigned PR2 :8;
[; ;pic18lf46k22.h: 13309: };
[; ;pic18lf46k22.h: 13310: } PR2bits_t;
[; ;pic18lf46k22.h: 13311: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18lf46k22.h: 13321: extern volatile unsigned char TMR2 @ 0xFBC;
"13323
[; ;pic18lf46k22.h: 13323: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18lf46k22.h: 13326: typedef union {
[; ;pic18lf46k22.h: 13327: struct {
[; ;pic18lf46k22.h: 13328: unsigned TMR2 :8;
[; ;pic18lf46k22.h: 13329: };
[; ;pic18lf46k22.h: 13330: } TMR2bits_t;
[; ;pic18lf46k22.h: 13331: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18lf46k22.h: 13341: extern volatile unsigned char CCP1CON @ 0xFBD;
"13343
[; ;pic18lf46k22.h: 13343: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18lf46k22.h: 13346: typedef union {
[; ;pic18lf46k22.h: 13347: struct {
[; ;pic18lf46k22.h: 13348: unsigned CCP1M :4;
[; ;pic18lf46k22.h: 13349: unsigned DC1B :2;
[; ;pic18lf46k22.h: 13350: unsigned P1M :2;
[; ;pic18lf46k22.h: 13351: };
[; ;pic18lf46k22.h: 13352: struct {
[; ;pic18lf46k22.h: 13353: unsigned CCP1M0 :1;
[; ;pic18lf46k22.h: 13354: unsigned CCP1M1 :1;
[; ;pic18lf46k22.h: 13355: unsigned CCP1M2 :1;
[; ;pic18lf46k22.h: 13356: unsigned CCP1M3 :1;
[; ;pic18lf46k22.h: 13357: unsigned DC1B0 :1;
[; ;pic18lf46k22.h: 13358: unsigned DC1B1 :1;
[; ;pic18lf46k22.h: 13359: unsigned P1M0 :1;
[; ;pic18lf46k22.h: 13360: unsigned P1M1 :1;
[; ;pic18lf46k22.h: 13361: };
[; ;pic18lf46k22.h: 13362: } CCP1CONbits_t;
[; ;pic18lf46k22.h: 13363: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18lf46k22.h: 13423: extern volatile unsigned short CCPR1 @ 0xFBE;
"13425
[; ;pic18lf46k22.h: 13425: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18lf46k22.h: 13430: extern volatile unsigned char CCPR1L @ 0xFBE;
"13432
[; ;pic18lf46k22.h: 13432: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18lf46k22.h: 13435: typedef union {
[; ;pic18lf46k22.h: 13436: struct {
[; ;pic18lf46k22.h: 13437: unsigned CCPR1L :8;
[; ;pic18lf46k22.h: 13438: };
[; ;pic18lf46k22.h: 13439: } CCPR1Lbits_t;
[; ;pic18lf46k22.h: 13440: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18lf46k22.h: 13450: extern volatile unsigned char CCPR1H @ 0xFBF;
"13452
[; ;pic18lf46k22.h: 13452: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18lf46k22.h: 13455: typedef union {
[; ;pic18lf46k22.h: 13456: struct {
[; ;pic18lf46k22.h: 13457: unsigned CCPR1H :8;
[; ;pic18lf46k22.h: 13458: };
[; ;pic18lf46k22.h: 13459: } CCPR1Hbits_t;
[; ;pic18lf46k22.h: 13460: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18lf46k22.h: 13470: extern volatile unsigned char ADCON2 @ 0xFC0;
"13472
[; ;pic18lf46k22.h: 13472: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18lf46k22.h: 13475: typedef union {
[; ;pic18lf46k22.h: 13476: struct {
[; ;pic18lf46k22.h: 13477: unsigned ADCS :3;
[; ;pic18lf46k22.h: 13478: unsigned ACQT :3;
[; ;pic18lf46k22.h: 13479: unsigned :1;
[; ;pic18lf46k22.h: 13480: unsigned ADFM :1;
[; ;pic18lf46k22.h: 13481: };
[; ;pic18lf46k22.h: 13482: struct {
[; ;pic18lf46k22.h: 13483: unsigned ADCS0 :1;
[; ;pic18lf46k22.h: 13484: unsigned ADCS1 :1;
[; ;pic18lf46k22.h: 13485: unsigned ADCS2 :1;
[; ;pic18lf46k22.h: 13486: unsigned ACQT0 :1;
[; ;pic18lf46k22.h: 13487: unsigned ACQT1 :1;
[; ;pic18lf46k22.h: 13488: unsigned ACQT2 :1;
[; ;pic18lf46k22.h: 13489: };
[; ;pic18lf46k22.h: 13490: } ADCON2bits_t;
[; ;pic18lf46k22.h: 13491: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18lf46k22.h: 13541: extern volatile unsigned char ADCON1 @ 0xFC1;
"13543
[; ;pic18lf46k22.h: 13543: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18lf46k22.h: 13546: typedef union {
[; ;pic18lf46k22.h: 13547: struct {
[; ;pic18lf46k22.h: 13548: unsigned NVCFG :2;
[; ;pic18lf46k22.h: 13549: unsigned PVCFG :2;
[; ;pic18lf46k22.h: 13550: unsigned :3;
[; ;pic18lf46k22.h: 13551: unsigned TRIGSEL :1;
[; ;pic18lf46k22.h: 13552: };
[; ;pic18lf46k22.h: 13553: struct {
[; ;pic18lf46k22.h: 13554: unsigned NVCFG0 :1;
[; ;pic18lf46k22.h: 13555: unsigned NVCFG1 :1;
[; ;pic18lf46k22.h: 13556: unsigned PVCFG0 :1;
[; ;pic18lf46k22.h: 13557: unsigned PVCFG1 :1;
[; ;pic18lf46k22.h: 13558: };
[; ;pic18lf46k22.h: 13559: struct {
[; ;pic18lf46k22.h: 13560: unsigned :3;
[; ;pic18lf46k22.h: 13561: unsigned CHSN3 :1;
[; ;pic18lf46k22.h: 13562: };
[; ;pic18lf46k22.h: 13563: } ADCON1bits_t;
[; ;pic18lf46k22.h: 13564: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18lf46k22.h: 13609: extern volatile unsigned char ADCON0 @ 0xFC2;
"13611
[; ;pic18lf46k22.h: 13611: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18lf46k22.h: 13614: typedef union {
[; ;pic18lf46k22.h: 13615: struct {
[; ;pic18lf46k22.h: 13616: unsigned :1;
[; ;pic18lf46k22.h: 13617: unsigned GO_NOT_DONE :1;
[; ;pic18lf46k22.h: 13618: };
[; ;pic18lf46k22.h: 13619: struct {
[; ;pic18lf46k22.h: 13620: unsigned ADON :1;
[; ;pic18lf46k22.h: 13621: unsigned GO_nDONE :1;
[; ;pic18lf46k22.h: 13622: unsigned CHS :5;
[; ;pic18lf46k22.h: 13623: };
[; ;pic18lf46k22.h: 13624: struct {
[; ;pic18lf46k22.h: 13625: unsigned :1;
[; ;pic18lf46k22.h: 13626: unsigned GO :1;
[; ;pic18lf46k22.h: 13627: unsigned CHS0 :1;
[; ;pic18lf46k22.h: 13628: unsigned CHS1 :1;
[; ;pic18lf46k22.h: 13629: unsigned CHS2 :1;
[; ;pic18lf46k22.h: 13630: unsigned CHS3 :1;
[; ;pic18lf46k22.h: 13631: unsigned CHS4 :1;
[; ;pic18lf46k22.h: 13632: };
[; ;pic18lf46k22.h: 13633: struct {
[; ;pic18lf46k22.h: 13634: unsigned :1;
[; ;pic18lf46k22.h: 13635: unsigned DONE :1;
[; ;pic18lf46k22.h: 13636: };
[; ;pic18lf46k22.h: 13637: struct {
[; ;pic18lf46k22.h: 13638: unsigned :1;
[; ;pic18lf46k22.h: 13639: unsigned NOT_DONE :1;
[; ;pic18lf46k22.h: 13640: };
[; ;pic18lf46k22.h: 13641: struct {
[; ;pic18lf46k22.h: 13642: unsigned :1;
[; ;pic18lf46k22.h: 13643: unsigned nDONE :1;
[; ;pic18lf46k22.h: 13644: };
[; ;pic18lf46k22.h: 13645: struct {
[; ;pic18lf46k22.h: 13646: unsigned :1;
[; ;pic18lf46k22.h: 13647: unsigned GO_DONE :1;
[; ;pic18lf46k22.h: 13648: };
[; ;pic18lf46k22.h: 13649: struct {
[; ;pic18lf46k22.h: 13650: unsigned :1;
[; ;pic18lf46k22.h: 13651: unsigned GODONE :1;
[; ;pic18lf46k22.h: 13652: };
[; ;pic18lf46k22.h: 13653: } ADCON0bits_t;
[; ;pic18lf46k22.h: 13654: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18lf46k22.h: 13734: extern volatile unsigned short ADRES @ 0xFC3;
"13736
[; ;pic18lf46k22.h: 13736: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18lf46k22.h: 13741: extern volatile unsigned char ADRESL @ 0xFC3;
"13743
[; ;pic18lf46k22.h: 13743: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18lf46k22.h: 13746: typedef union {
[; ;pic18lf46k22.h: 13747: struct {
[; ;pic18lf46k22.h: 13748: unsigned ADRESL :8;
[; ;pic18lf46k22.h: 13749: };
[; ;pic18lf46k22.h: 13750: } ADRESLbits_t;
[; ;pic18lf46k22.h: 13751: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18lf46k22.h: 13761: extern volatile unsigned char ADRESH @ 0xFC4;
"13763
[; ;pic18lf46k22.h: 13763: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18lf46k22.h: 13766: typedef union {
[; ;pic18lf46k22.h: 13767: struct {
[; ;pic18lf46k22.h: 13768: unsigned ADRESH :8;
[; ;pic18lf46k22.h: 13769: };
[; ;pic18lf46k22.h: 13770: } ADRESHbits_t;
[; ;pic18lf46k22.h: 13771: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18lf46k22.h: 13781: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13783
[; ;pic18lf46k22.h: 13783: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18lf46k22.h: 13786: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13788
[; ;pic18lf46k22.h: 13788: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18lf46k22.h: 13791: typedef union {
[; ;pic18lf46k22.h: 13792: struct {
[; ;pic18lf46k22.h: 13793: unsigned SEN :1;
[; ;pic18lf46k22.h: 13794: unsigned RSEN :1;
[; ;pic18lf46k22.h: 13795: unsigned PEN :1;
[; ;pic18lf46k22.h: 13796: unsigned RCEN :1;
[; ;pic18lf46k22.h: 13797: unsigned ACKEN :1;
[; ;pic18lf46k22.h: 13798: unsigned ACKDT :1;
[; ;pic18lf46k22.h: 13799: unsigned ACKSTAT :1;
[; ;pic18lf46k22.h: 13800: unsigned GCEN :1;
[; ;pic18lf46k22.h: 13801: };
[; ;pic18lf46k22.h: 13802: struct {
[; ;pic18lf46k22.h: 13803: unsigned SEN1 :1;
[; ;pic18lf46k22.h: 13804: unsigned ADMSK1 :1;
[; ;pic18lf46k22.h: 13805: unsigned ADMSK2 :1;
[; ;pic18lf46k22.h: 13806: unsigned ADMSK3 :1;
[; ;pic18lf46k22.h: 13807: unsigned ACKEN1 :1;
[; ;pic18lf46k22.h: 13808: unsigned ACKDT1 :1;
[; ;pic18lf46k22.h: 13809: unsigned ACKSTAT1 :1;
[; ;pic18lf46k22.h: 13810: unsigned GCEN1 :1;
[; ;pic18lf46k22.h: 13811: };
[; ;pic18lf46k22.h: 13812: struct {
[; ;pic18lf46k22.h: 13813: unsigned :1;
[; ;pic18lf46k22.h: 13814: unsigned ADMSK11 :1;
[; ;pic18lf46k22.h: 13815: unsigned ADMSK21 :1;
[; ;pic18lf46k22.h: 13816: unsigned ADMSK31 :1;
[; ;pic18lf46k22.h: 13817: unsigned ADMSK4 :1;
[; ;pic18lf46k22.h: 13818: unsigned ADMSK5 :1;
[; ;pic18lf46k22.h: 13819: };
[; ;pic18lf46k22.h: 13820: struct {
[; ;pic18lf46k22.h: 13821: unsigned :1;
[; ;pic18lf46k22.h: 13822: unsigned RSEN1 :1;
[; ;pic18lf46k22.h: 13823: unsigned PEN1 :1;
[; ;pic18lf46k22.h: 13824: unsigned RCEN1 :1;
[; ;pic18lf46k22.h: 13825: unsigned ADMSK41 :1;
[; ;pic18lf46k22.h: 13826: unsigned ADMSK51 :1;
[; ;pic18lf46k22.h: 13827: };
[; ;pic18lf46k22.h: 13828: } SSP1CON2bits_t;
[; ;pic18lf46k22.h: 13829: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18lf46k22.h: 13962: typedef union {
[; ;pic18lf46k22.h: 13963: struct {
[; ;pic18lf46k22.h: 13964: unsigned SEN :1;
[; ;pic18lf46k22.h: 13965: unsigned RSEN :1;
[; ;pic18lf46k22.h: 13966: unsigned PEN :1;
[; ;pic18lf46k22.h: 13967: unsigned RCEN :1;
[; ;pic18lf46k22.h: 13968: unsigned ACKEN :1;
[; ;pic18lf46k22.h: 13969: unsigned ACKDT :1;
[; ;pic18lf46k22.h: 13970: unsigned ACKSTAT :1;
[; ;pic18lf46k22.h: 13971: unsigned GCEN :1;
[; ;pic18lf46k22.h: 13972: };
[; ;pic18lf46k22.h: 13973: struct {
[; ;pic18lf46k22.h: 13974: unsigned SEN1 :1;
[; ;pic18lf46k22.h: 13975: unsigned ADMSK1 :1;
[; ;pic18lf46k22.h: 13976: unsigned ADMSK2 :1;
[; ;pic18lf46k22.h: 13977: unsigned ADMSK3 :1;
[; ;pic18lf46k22.h: 13978: unsigned ACKEN1 :1;
[; ;pic18lf46k22.h: 13979: unsigned ACKDT1 :1;
[; ;pic18lf46k22.h: 13980: unsigned ACKSTAT1 :1;
[; ;pic18lf46k22.h: 13981: unsigned GCEN1 :1;
[; ;pic18lf46k22.h: 13982: };
[; ;pic18lf46k22.h: 13983: struct {
[; ;pic18lf46k22.h: 13984: unsigned :1;
[; ;pic18lf46k22.h: 13985: unsigned ADMSK11 :1;
[; ;pic18lf46k22.h: 13986: unsigned ADMSK21 :1;
[; ;pic18lf46k22.h: 13987: unsigned ADMSK31 :1;
[; ;pic18lf46k22.h: 13988: unsigned ADMSK4 :1;
[; ;pic18lf46k22.h: 13989: unsigned ADMSK5 :1;
[; ;pic18lf46k22.h: 13990: };
[; ;pic18lf46k22.h: 13991: struct {
[; ;pic18lf46k22.h: 13992: unsigned :1;
[; ;pic18lf46k22.h: 13993: unsigned RSEN1 :1;
[; ;pic18lf46k22.h: 13994: unsigned PEN1 :1;
[; ;pic18lf46k22.h: 13995: unsigned RCEN1 :1;
[; ;pic18lf46k22.h: 13996: unsigned ADMSK41 :1;
[; ;pic18lf46k22.h: 13997: unsigned ADMSK51 :1;
[; ;pic18lf46k22.h: 13998: };
[; ;pic18lf46k22.h: 13999: } SSPCON2bits_t;
[; ;pic18lf46k22.h: 14000: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18lf46k22.h: 14135: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14137
[; ;pic18lf46k22.h: 14137: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18lf46k22.h: 14140: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14142
[; ;pic18lf46k22.h: 14142: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18lf46k22.h: 14145: typedef union {
[; ;pic18lf46k22.h: 14146: struct {
[; ;pic18lf46k22.h: 14147: unsigned SSPM :4;
[; ;pic18lf46k22.h: 14148: unsigned CKP :1;
[; ;pic18lf46k22.h: 14149: unsigned SSPEN :1;
[; ;pic18lf46k22.h: 14150: unsigned SSPOV :1;
[; ;pic18lf46k22.h: 14151: unsigned WCOL :1;
[; ;pic18lf46k22.h: 14152: };
[; ;pic18lf46k22.h: 14153: struct {
[; ;pic18lf46k22.h: 14154: unsigned SSPM0 :1;
[; ;pic18lf46k22.h: 14155: unsigned SSPM1 :1;
[; ;pic18lf46k22.h: 14156: unsigned SSPM2 :1;
[; ;pic18lf46k22.h: 14157: unsigned SSPM3 :1;
[; ;pic18lf46k22.h: 14158: };
[; ;pic18lf46k22.h: 14159: struct {
[; ;pic18lf46k22.h: 14160: unsigned SSPM01 :1;
[; ;pic18lf46k22.h: 14161: unsigned SSPM11 :1;
[; ;pic18lf46k22.h: 14162: unsigned SSPM21 :1;
[; ;pic18lf46k22.h: 14163: unsigned SSPM31 :1;
[; ;pic18lf46k22.h: 14164: unsigned CKP1 :1;
[; ;pic18lf46k22.h: 14165: unsigned SSPEN1 :1;
[; ;pic18lf46k22.h: 14166: unsigned SSPOV1 :1;
[; ;pic18lf46k22.h: 14167: unsigned WCOL1 :1;
[; ;pic18lf46k22.h: 14168: };
[; ;pic18lf46k22.h: 14169: } SSP1CON1bits_t;
[; ;pic18lf46k22.h: 14170: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18lf46k22.h: 14258: typedef union {
[; ;pic18lf46k22.h: 14259: struct {
[; ;pic18lf46k22.h: 14260: unsigned SSPM :4;
[; ;pic18lf46k22.h: 14261: unsigned CKP :1;
[; ;pic18lf46k22.h: 14262: unsigned SSPEN :1;
[; ;pic18lf46k22.h: 14263: unsigned SSPOV :1;
[; ;pic18lf46k22.h: 14264: unsigned WCOL :1;
[; ;pic18lf46k22.h: 14265: };
[; ;pic18lf46k22.h: 14266: struct {
[; ;pic18lf46k22.h: 14267: unsigned SSPM0 :1;
[; ;pic18lf46k22.h: 14268: unsigned SSPM1 :1;
[; ;pic18lf46k22.h: 14269: unsigned SSPM2 :1;
[; ;pic18lf46k22.h: 14270: unsigned SSPM3 :1;
[; ;pic18lf46k22.h: 14271: };
[; ;pic18lf46k22.h: 14272: struct {
[; ;pic18lf46k22.h: 14273: unsigned SSPM01 :1;
[; ;pic18lf46k22.h: 14274: unsigned SSPM11 :1;
[; ;pic18lf46k22.h: 14275: unsigned SSPM21 :1;
[; ;pic18lf46k22.h: 14276: unsigned SSPM31 :1;
[; ;pic18lf46k22.h: 14277: unsigned CKP1 :1;
[; ;pic18lf46k22.h: 14278: unsigned SSPEN1 :1;
[; ;pic18lf46k22.h: 14279: unsigned SSPOV1 :1;
[; ;pic18lf46k22.h: 14280: unsigned WCOL1 :1;
[; ;pic18lf46k22.h: 14281: };
[; ;pic18lf46k22.h: 14282: } SSPCON1bits_t;
[; ;pic18lf46k22.h: 14283: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18lf46k22.h: 14373: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14375
[; ;pic18lf46k22.h: 14375: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18lf46k22.h: 14378: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14380
[; ;pic18lf46k22.h: 14380: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18lf46k22.h: 14383: typedef union {
[; ;pic18lf46k22.h: 14384: struct {
[; ;pic18lf46k22.h: 14385: unsigned :2;
[; ;pic18lf46k22.h: 14386: unsigned R_NOT_W :1;
[; ;pic18lf46k22.h: 14387: };
[; ;pic18lf46k22.h: 14388: struct {
[; ;pic18lf46k22.h: 14389: unsigned :5;
[; ;pic18lf46k22.h: 14390: unsigned D_NOT_A :1;
[; ;pic18lf46k22.h: 14391: };
[; ;pic18lf46k22.h: 14392: struct {
[; ;pic18lf46k22.h: 14393: unsigned BF :1;
[; ;pic18lf46k22.h: 14394: unsigned UA :1;
[; ;pic18lf46k22.h: 14395: unsigned R_nW :1;
[; ;pic18lf46k22.h: 14396: unsigned S :1;
[; ;pic18lf46k22.h: 14397: unsigned P :1;
[; ;pic18lf46k22.h: 14398: unsigned D_nA :1;
[; ;pic18lf46k22.h: 14399: unsigned CKE :1;
[; ;pic18lf46k22.h: 14400: unsigned SMP :1;
[; ;pic18lf46k22.h: 14401: };
[; ;pic18lf46k22.h: 14402: struct {
[; ;pic18lf46k22.h: 14403: unsigned :2;
[; ;pic18lf46k22.h: 14404: unsigned R :1;
[; ;pic18lf46k22.h: 14405: unsigned :2;
[; ;pic18lf46k22.h: 14406: unsigned D :1;
[; ;pic18lf46k22.h: 14407: };
[; ;pic18lf46k22.h: 14408: struct {
[; ;pic18lf46k22.h: 14409: unsigned :2;
[; ;pic18lf46k22.h: 14410: unsigned W :1;
[; ;pic18lf46k22.h: 14411: unsigned :2;
[; ;pic18lf46k22.h: 14412: unsigned A :1;
[; ;pic18lf46k22.h: 14413: };
[; ;pic18lf46k22.h: 14414: struct {
[; ;pic18lf46k22.h: 14415: unsigned :2;
[; ;pic18lf46k22.h: 14416: unsigned nW :1;
[; ;pic18lf46k22.h: 14417: unsigned :2;
[; ;pic18lf46k22.h: 14418: unsigned nA :1;
[; ;pic18lf46k22.h: 14419: };
[; ;pic18lf46k22.h: 14420: struct {
[; ;pic18lf46k22.h: 14421: unsigned :2;
[; ;pic18lf46k22.h: 14422: unsigned R_W :1;
[; ;pic18lf46k22.h: 14423: unsigned :2;
[; ;pic18lf46k22.h: 14424: unsigned D_A :1;
[; ;pic18lf46k22.h: 14425: };
[; ;pic18lf46k22.h: 14426: struct {
[; ;pic18lf46k22.h: 14427: unsigned :2;
[; ;pic18lf46k22.h: 14428: unsigned NOT_WRITE :1;
[; ;pic18lf46k22.h: 14429: };
[; ;pic18lf46k22.h: 14430: struct {
[; ;pic18lf46k22.h: 14431: unsigned :5;
[; ;pic18lf46k22.h: 14432: unsigned NOT_ADDRESS :1;
[; ;pic18lf46k22.h: 14433: };
[; ;pic18lf46k22.h: 14434: struct {
[; ;pic18lf46k22.h: 14435: unsigned :2;
[; ;pic18lf46k22.h: 14436: unsigned nWRITE :1;
[; ;pic18lf46k22.h: 14437: unsigned :2;
[; ;pic18lf46k22.h: 14438: unsigned nADDRESS :1;
[; ;pic18lf46k22.h: 14439: };
[; ;pic18lf46k22.h: 14440: struct {
[; ;pic18lf46k22.h: 14441: unsigned BF1 :1;
[; ;pic18lf46k22.h: 14442: unsigned UA1 :1;
[; ;pic18lf46k22.h: 14443: unsigned I2C_READ :1;
[; ;pic18lf46k22.h: 14444: unsigned I2C_START :1;
[; ;pic18lf46k22.h: 14445: unsigned I2C_STOP :1;
[; ;pic18lf46k22.h: 14446: unsigned DA :1;
[; ;pic18lf46k22.h: 14447: unsigned CKE1 :1;
[; ;pic18lf46k22.h: 14448: unsigned SMP1 :1;
[; ;pic18lf46k22.h: 14449: };
[; ;pic18lf46k22.h: 14450: struct {
[; ;pic18lf46k22.h: 14451: unsigned :2;
[; ;pic18lf46k22.h: 14452: unsigned READ_WRITE :1;
[; ;pic18lf46k22.h: 14453: unsigned START :1;
[; ;pic18lf46k22.h: 14454: unsigned STOP :1;
[; ;pic18lf46k22.h: 14455: unsigned DA1 :1;
[; ;pic18lf46k22.h: 14456: };
[; ;pic18lf46k22.h: 14457: struct {
[; ;pic18lf46k22.h: 14458: unsigned :2;
[; ;pic18lf46k22.h: 14459: unsigned RW :1;
[; ;pic18lf46k22.h: 14460: unsigned START1 :1;
[; ;pic18lf46k22.h: 14461: unsigned STOP1 :1;
[; ;pic18lf46k22.h: 14462: unsigned DATA_ADDRESS :1;
[; ;pic18lf46k22.h: 14463: };
[; ;pic18lf46k22.h: 14464: struct {
[; ;pic18lf46k22.h: 14465: unsigned :2;
[; ;pic18lf46k22.h: 14466: unsigned RW1 :1;
[; ;pic18lf46k22.h: 14467: unsigned :2;
[; ;pic18lf46k22.h: 14468: unsigned I2C_DAT :1;
[; ;pic18lf46k22.h: 14469: };
[; ;pic18lf46k22.h: 14470: struct {
[; ;pic18lf46k22.h: 14471: unsigned :2;
[; ;pic18lf46k22.h: 14472: unsigned NOT_W :1;
[; ;pic18lf46k22.h: 14473: };
[; ;pic18lf46k22.h: 14474: struct {
[; ;pic18lf46k22.h: 14475: unsigned :5;
[; ;pic18lf46k22.h: 14476: unsigned NOT_A :1;
[; ;pic18lf46k22.h: 14477: };
[; ;pic18lf46k22.h: 14478: } SSP1STATbits_t;
[; ;pic18lf46k22.h: 14479: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18lf46k22.h: 14692: typedef union {
[; ;pic18lf46k22.h: 14693: struct {
[; ;pic18lf46k22.h: 14694: unsigned :2;
[; ;pic18lf46k22.h: 14695: unsigned R_NOT_W :1;
[; ;pic18lf46k22.h: 14696: };
[; ;pic18lf46k22.h: 14697: struct {
[; ;pic18lf46k22.h: 14698: unsigned :5;
[; ;pic18lf46k22.h: 14699: unsigned D_NOT_A :1;
[; ;pic18lf46k22.h: 14700: };
[; ;pic18lf46k22.h: 14701: struct {
[; ;pic18lf46k22.h: 14702: unsigned BF :1;
[; ;pic18lf46k22.h: 14703: unsigned UA :1;
[; ;pic18lf46k22.h: 14704: unsigned R_nW :1;
[; ;pic18lf46k22.h: 14705: unsigned S :1;
[; ;pic18lf46k22.h: 14706: unsigned P :1;
[; ;pic18lf46k22.h: 14707: unsigned D_nA :1;
[; ;pic18lf46k22.h: 14708: unsigned CKE :1;
[; ;pic18lf46k22.h: 14709: unsigned SMP :1;
[; ;pic18lf46k22.h: 14710: };
[; ;pic18lf46k22.h: 14711: struct {
[; ;pic18lf46k22.h: 14712: unsigned :2;
[; ;pic18lf46k22.h: 14713: unsigned R :1;
[; ;pic18lf46k22.h: 14714: unsigned :2;
[; ;pic18lf46k22.h: 14715: unsigned D :1;
[; ;pic18lf46k22.h: 14716: };
[; ;pic18lf46k22.h: 14717: struct {
[; ;pic18lf46k22.h: 14718: unsigned :2;
[; ;pic18lf46k22.h: 14719: unsigned W :1;
[; ;pic18lf46k22.h: 14720: unsigned :2;
[; ;pic18lf46k22.h: 14721: unsigned A :1;
[; ;pic18lf46k22.h: 14722: };
[; ;pic18lf46k22.h: 14723: struct {
[; ;pic18lf46k22.h: 14724: unsigned :2;
[; ;pic18lf46k22.h: 14725: unsigned nW :1;
[; ;pic18lf46k22.h: 14726: unsigned :2;
[; ;pic18lf46k22.h: 14727: unsigned nA :1;
[; ;pic18lf46k22.h: 14728: };
[; ;pic18lf46k22.h: 14729: struct {
[; ;pic18lf46k22.h: 14730: unsigned :2;
[; ;pic18lf46k22.h: 14731: unsigned R_W :1;
[; ;pic18lf46k22.h: 14732: unsigned :2;
[; ;pic18lf46k22.h: 14733: unsigned D_A :1;
[; ;pic18lf46k22.h: 14734: };
[; ;pic18lf46k22.h: 14735: struct {
[; ;pic18lf46k22.h: 14736: unsigned :2;
[; ;pic18lf46k22.h: 14737: unsigned NOT_WRITE :1;
[; ;pic18lf46k22.h: 14738: };
[; ;pic18lf46k22.h: 14739: struct {
[; ;pic18lf46k22.h: 14740: unsigned :5;
[; ;pic18lf46k22.h: 14741: unsigned NOT_ADDRESS :1;
[; ;pic18lf46k22.h: 14742: };
[; ;pic18lf46k22.h: 14743: struct {
[; ;pic18lf46k22.h: 14744: unsigned :2;
[; ;pic18lf46k22.h: 14745: unsigned nWRITE :1;
[; ;pic18lf46k22.h: 14746: unsigned :2;
[; ;pic18lf46k22.h: 14747: unsigned nADDRESS :1;
[; ;pic18lf46k22.h: 14748: };
[; ;pic18lf46k22.h: 14749: struct {
[; ;pic18lf46k22.h: 14750: unsigned BF1 :1;
[; ;pic18lf46k22.h: 14751: unsigned UA1 :1;
[; ;pic18lf46k22.h: 14752: unsigned I2C_READ :1;
[; ;pic18lf46k22.h: 14753: unsigned I2C_START :1;
[; ;pic18lf46k22.h: 14754: unsigned I2C_STOP :1;
[; ;pic18lf46k22.h: 14755: unsigned DA :1;
[; ;pic18lf46k22.h: 14756: unsigned CKE1 :1;
[; ;pic18lf46k22.h: 14757: unsigned SMP1 :1;
[; ;pic18lf46k22.h: 14758: };
[; ;pic18lf46k22.h: 14759: struct {
[; ;pic18lf46k22.h: 14760: unsigned :2;
[; ;pic18lf46k22.h: 14761: unsigned READ_WRITE :1;
[; ;pic18lf46k22.h: 14762: unsigned START :1;
[; ;pic18lf46k22.h: 14763: unsigned STOP :1;
[; ;pic18lf46k22.h: 14764: unsigned DA1 :1;
[; ;pic18lf46k22.h: 14765: };
[; ;pic18lf46k22.h: 14766: struct {
[; ;pic18lf46k22.h: 14767: unsigned :2;
[; ;pic18lf46k22.h: 14768: unsigned RW :1;
[; ;pic18lf46k22.h: 14769: unsigned START1 :1;
[; ;pic18lf46k22.h: 14770: unsigned STOP1 :1;
[; ;pic18lf46k22.h: 14771: unsigned DATA_ADDRESS :1;
[; ;pic18lf46k22.h: 14772: };
[; ;pic18lf46k22.h: 14773: struct {
[; ;pic18lf46k22.h: 14774: unsigned :2;
[; ;pic18lf46k22.h: 14775: unsigned RW1 :1;
[; ;pic18lf46k22.h: 14776: unsigned :2;
[; ;pic18lf46k22.h: 14777: unsigned I2C_DAT :1;
[; ;pic18lf46k22.h: 14778: };
[; ;pic18lf46k22.h: 14779: struct {
[; ;pic18lf46k22.h: 14780: unsigned :2;
[; ;pic18lf46k22.h: 14781: unsigned NOT_W :1;
[; ;pic18lf46k22.h: 14782: };
[; ;pic18lf46k22.h: 14783: struct {
[; ;pic18lf46k22.h: 14784: unsigned :5;
[; ;pic18lf46k22.h: 14785: unsigned NOT_A :1;
[; ;pic18lf46k22.h: 14786: };
[; ;pic18lf46k22.h: 14787: } SSPSTATbits_t;
[; ;pic18lf46k22.h: 14788: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18lf46k22.h: 15003: extern volatile unsigned char SSP1ADD @ 0xFC8;
"15005
[; ;pic18lf46k22.h: 15005: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18lf46k22.h: 15008: extern volatile unsigned char SSPADD @ 0xFC8;
"15010
[; ;pic18lf46k22.h: 15010: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18lf46k22.h: 15013: typedef union {
[; ;pic18lf46k22.h: 15014: struct {
[; ;pic18lf46k22.h: 15015: unsigned SSPADD :8;
[; ;pic18lf46k22.h: 15016: };
[; ;pic18lf46k22.h: 15017: struct {
[; ;pic18lf46k22.h: 15018: unsigned SSP1ADD :8;
[; ;pic18lf46k22.h: 15019: };
[; ;pic18lf46k22.h: 15020: struct {
[; ;pic18lf46k22.h: 15021: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15022: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15023: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15024: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15025: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15026: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15027: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15028: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15029: };
[; ;pic18lf46k22.h: 15030: struct {
[; ;pic18lf46k22.h: 15031: unsigned MSK01 :1;
[; ;pic18lf46k22.h: 15032: unsigned MSK11 :1;
[; ;pic18lf46k22.h: 15033: unsigned MSK21 :1;
[; ;pic18lf46k22.h: 15034: unsigned MSK31 :1;
[; ;pic18lf46k22.h: 15035: unsigned MSK41 :1;
[; ;pic18lf46k22.h: 15036: unsigned MSK51 :1;
[; ;pic18lf46k22.h: 15037: unsigned MSK61 :1;
[; ;pic18lf46k22.h: 15038: unsigned MSK71 :1;
[; ;pic18lf46k22.h: 15039: };
[; ;pic18lf46k22.h: 15040: } SSP1ADDbits_t;
[; ;pic18lf46k22.h: 15041: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18lf46k22.h: 15134: typedef union {
[; ;pic18lf46k22.h: 15135: struct {
[; ;pic18lf46k22.h: 15136: unsigned SSPADD :8;
[; ;pic18lf46k22.h: 15137: };
[; ;pic18lf46k22.h: 15138: struct {
[; ;pic18lf46k22.h: 15139: unsigned SSP1ADD :8;
[; ;pic18lf46k22.h: 15140: };
[; ;pic18lf46k22.h: 15141: struct {
[; ;pic18lf46k22.h: 15142: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15143: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15144: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15145: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15146: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15147: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15148: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15149: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15150: };
[; ;pic18lf46k22.h: 15151: struct {
[; ;pic18lf46k22.h: 15152: unsigned MSK01 :1;
[; ;pic18lf46k22.h: 15153: unsigned MSK11 :1;
[; ;pic18lf46k22.h: 15154: unsigned MSK21 :1;
[; ;pic18lf46k22.h: 15155: unsigned MSK31 :1;
[; ;pic18lf46k22.h: 15156: unsigned MSK41 :1;
[; ;pic18lf46k22.h: 15157: unsigned MSK51 :1;
[; ;pic18lf46k22.h: 15158: unsigned MSK61 :1;
[; ;pic18lf46k22.h: 15159: unsigned MSK71 :1;
[; ;pic18lf46k22.h: 15160: };
[; ;pic18lf46k22.h: 15161: } SSPADDbits_t;
[; ;pic18lf46k22.h: 15162: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18lf46k22.h: 15257: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15259
[; ;pic18lf46k22.h: 15259: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18lf46k22.h: 15262: extern volatile unsigned char SSPBUF @ 0xFC9;
"15264
[; ;pic18lf46k22.h: 15264: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18lf46k22.h: 15267: typedef union {
[; ;pic18lf46k22.h: 15268: struct {
[; ;pic18lf46k22.h: 15269: unsigned SSPBUF :8;
[; ;pic18lf46k22.h: 15270: };
[; ;pic18lf46k22.h: 15271: struct {
[; ;pic18lf46k22.h: 15272: unsigned SSP1BUF :8;
[; ;pic18lf46k22.h: 15273: };
[; ;pic18lf46k22.h: 15274: } SSP1BUFbits_t;
[; ;pic18lf46k22.h: 15275: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18lf46k22.h: 15288: typedef union {
[; ;pic18lf46k22.h: 15289: struct {
[; ;pic18lf46k22.h: 15290: unsigned SSPBUF :8;
[; ;pic18lf46k22.h: 15291: };
[; ;pic18lf46k22.h: 15292: struct {
[; ;pic18lf46k22.h: 15293: unsigned SSP1BUF :8;
[; ;pic18lf46k22.h: 15294: };
[; ;pic18lf46k22.h: 15295: } SSPBUFbits_t;
[; ;pic18lf46k22.h: 15296: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18lf46k22.h: 15311: extern volatile unsigned char SSP1MSK @ 0xFCA;
"15313
[; ;pic18lf46k22.h: 15313: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18lf46k22.h: 15316: extern volatile unsigned char SSPMSK @ 0xFCA;
"15318
[; ;pic18lf46k22.h: 15318: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18lf46k22.h: 15321: typedef union {
[; ;pic18lf46k22.h: 15322: struct {
[; ;pic18lf46k22.h: 15323: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15324: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15325: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15326: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15327: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15328: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15329: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15330: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15331: };
[; ;pic18lf46k22.h: 15332: struct {
[; ;pic18lf46k22.h: 15333: unsigned MSK :8;
[; ;pic18lf46k22.h: 15334: };
[; ;pic18lf46k22.h: 15335: } SSP1MSKbits_t;
[; ;pic18lf46k22.h: 15336: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18lf46k22.h: 15384: typedef union {
[; ;pic18lf46k22.h: 15385: struct {
[; ;pic18lf46k22.h: 15386: unsigned MSK0 :1;
[; ;pic18lf46k22.h: 15387: unsigned MSK1 :1;
[; ;pic18lf46k22.h: 15388: unsigned MSK2 :1;
[; ;pic18lf46k22.h: 15389: unsigned MSK3 :1;
[; ;pic18lf46k22.h: 15390: unsigned MSK4 :1;
[; ;pic18lf46k22.h: 15391: unsigned MSK5 :1;
[; ;pic18lf46k22.h: 15392: unsigned MSK6 :1;
[; ;pic18lf46k22.h: 15393: unsigned MSK7 :1;
[; ;pic18lf46k22.h: 15394: };
[; ;pic18lf46k22.h: 15395: struct {
[; ;pic18lf46k22.h: 15396: unsigned MSK :8;
[; ;pic18lf46k22.h: 15397: };
[; ;pic18lf46k22.h: 15398: } SSPMSKbits_t;
[; ;pic18lf46k22.h: 15399: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18lf46k22.h: 15449: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"15451
[; ;pic18lf46k22.h: 15451: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18lf46k22.h: 15454: extern volatile unsigned char SSPCON3 @ 0xFCB;
"15456
[; ;pic18lf46k22.h: 15456: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18lf46k22.h: 15459: typedef union {
[; ;pic18lf46k22.h: 15460: struct {
[; ;pic18lf46k22.h: 15461: unsigned DHEN :1;
[; ;pic18lf46k22.h: 15462: unsigned AHEN :1;
[; ;pic18lf46k22.h: 15463: unsigned SBCDE :1;
[; ;pic18lf46k22.h: 15464: unsigned SDAHT :1;
[; ;pic18lf46k22.h: 15465: unsigned BOEN :1;
[; ;pic18lf46k22.h: 15466: unsigned SCIE :1;
[; ;pic18lf46k22.h: 15467: unsigned PCIE :1;
[; ;pic18lf46k22.h: 15468: unsigned ACKTIM :1;
[; ;pic18lf46k22.h: 15469: };
[; ;pic18lf46k22.h: 15470: } SSP1CON3bits_t;
[; ;pic18lf46k22.h: 15471: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18lf46k22.h: 15514: typedef union {
[; ;pic18lf46k22.h: 15515: struct {
[; ;pic18lf46k22.h: 15516: unsigned DHEN :1;
[; ;pic18lf46k22.h: 15517: unsigned AHEN :1;
[; ;pic18lf46k22.h: 15518: unsigned SBCDE :1;
[; ;pic18lf46k22.h: 15519: unsigned SDAHT :1;
[; ;pic18lf46k22.h: 15520: unsigned BOEN :1;
[; ;pic18lf46k22.h: 15521: unsigned SCIE :1;
[; ;pic18lf46k22.h: 15522: unsigned PCIE :1;
[; ;pic18lf46k22.h: 15523: unsigned ACKTIM :1;
[; ;pic18lf46k22.h: 15524: };
[; ;pic18lf46k22.h: 15525: } SSPCON3bits_t;
[; ;pic18lf46k22.h: 15526: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18lf46k22.h: 15571: extern volatile unsigned char T1GCON @ 0xFCC;
"15573
[; ;pic18lf46k22.h: 15573: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18lf46k22.h: 15576: typedef union {
[; ;pic18lf46k22.h: 15577: struct {
[; ;pic18lf46k22.h: 15578: unsigned :3;
[; ;pic18lf46k22.h: 15579: unsigned T1GGO_NOT_DONE :1;
[; ;pic18lf46k22.h: 15580: };
[; ;pic18lf46k22.h: 15581: struct {
[; ;pic18lf46k22.h: 15582: unsigned T1GSS :2;
[; ;pic18lf46k22.h: 15583: unsigned T1GVAL :1;
[; ;pic18lf46k22.h: 15584: unsigned T1GGO_nDONE :1;
[; ;pic18lf46k22.h: 15585: unsigned T1GSPM :1;
[; ;pic18lf46k22.h: 15586: unsigned T1GTM :1;
[; ;pic18lf46k22.h: 15587: unsigned T1GPOL :1;
[; ;pic18lf46k22.h: 15588: unsigned TMR1GE :1;
[; ;pic18lf46k22.h: 15589: };
[; ;pic18lf46k22.h: 15590: struct {
[; ;pic18lf46k22.h: 15591: unsigned T1GSS0 :1;
[; ;pic18lf46k22.h: 15592: unsigned T1GSS1 :1;
[; ;pic18lf46k22.h: 15593: unsigned :1;
[; ;pic18lf46k22.h: 15594: unsigned T1G_DONE :1;
[; ;pic18lf46k22.h: 15595: };
[; ;pic18lf46k22.h: 15596: struct {
[; ;pic18lf46k22.h: 15597: unsigned :3;
[; ;pic18lf46k22.h: 15598: unsigned T1GGO :1;
[; ;pic18lf46k22.h: 15599: };
[; ;pic18lf46k22.h: 15600: } T1GCONbits_t;
[; ;pic18lf46k22.h: 15601: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18lf46k22.h: 15666: extern volatile unsigned char T1CON @ 0xFCD;
"15668
[; ;pic18lf46k22.h: 15668: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18lf46k22.h: 15671: typedef union {
[; ;pic18lf46k22.h: 15672: struct {
[; ;pic18lf46k22.h: 15673: unsigned :2;
[; ;pic18lf46k22.h: 15674: unsigned NOT_T1SYNC :1;
[; ;pic18lf46k22.h: 15675: };
[; ;pic18lf46k22.h: 15676: struct {
[; ;pic18lf46k22.h: 15677: unsigned TMR1ON :1;
[; ;pic18lf46k22.h: 15678: unsigned T1RD16 :1;
[; ;pic18lf46k22.h: 15679: unsigned nT1SYNC :1;
[; ;pic18lf46k22.h: 15680: unsigned T1SOSCEN :1;
[; ;pic18lf46k22.h: 15681: unsigned T1CKPS :2;
[; ;pic18lf46k22.h: 15682: unsigned TMR1CS :2;
[; ;pic18lf46k22.h: 15683: };
[; ;pic18lf46k22.h: 15684: struct {
[; ;pic18lf46k22.h: 15685: unsigned :1;
[; ;pic18lf46k22.h: 15686: unsigned RD16 :1;
[; ;pic18lf46k22.h: 15687: unsigned T1SYNC :1;
[; ;pic18lf46k22.h: 15688: unsigned T1OSCEN :1;
[; ;pic18lf46k22.h: 15689: unsigned T1CKPS0 :1;
[; ;pic18lf46k22.h: 15690: unsigned T1CKPS1 :1;
[; ;pic18lf46k22.h: 15691: unsigned TMR1CS0 :1;
[; ;pic18lf46k22.h: 15692: unsigned TMR1CS1 :1;
[; ;pic18lf46k22.h: 15693: };
[; ;pic18lf46k22.h: 15694: struct {
[; ;pic18lf46k22.h: 15695: unsigned :3;
[; ;pic18lf46k22.h: 15696: unsigned SOSCEN :1;
[; ;pic18lf46k22.h: 15697: };
[; ;pic18lf46k22.h: 15698: } T1CONbits_t;
[; ;pic18lf46k22.h: 15699: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18lf46k22.h: 15779: extern volatile unsigned short TMR1 @ 0xFCE;
"15781
[; ;pic18lf46k22.h: 15781: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18lf46k22.h: 15786: extern volatile unsigned char TMR1L @ 0xFCE;
"15788
[; ;pic18lf46k22.h: 15788: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18lf46k22.h: 15791: typedef union {
[; ;pic18lf46k22.h: 15792: struct {
[; ;pic18lf46k22.h: 15793: unsigned TMR1L :8;
[; ;pic18lf46k22.h: 15794: };
[; ;pic18lf46k22.h: 15795: } TMR1Lbits_t;
[; ;pic18lf46k22.h: 15796: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18lf46k22.h: 15806: extern volatile unsigned char TMR1H @ 0xFCF;
"15808
[; ;pic18lf46k22.h: 15808: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18lf46k22.h: 15811: typedef union {
[; ;pic18lf46k22.h: 15812: struct {
[; ;pic18lf46k22.h: 15813: unsigned TMR1H :8;
[; ;pic18lf46k22.h: 15814: };
[; ;pic18lf46k22.h: 15815: } TMR1Hbits_t;
[; ;pic18lf46k22.h: 15816: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18lf46k22.h: 15826: extern volatile unsigned char RCON @ 0xFD0;
"15828
[; ;pic18lf46k22.h: 15828: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18lf46k22.h: 15831: typedef union {
[; ;pic18lf46k22.h: 15832: struct {
[; ;pic18lf46k22.h: 15833: unsigned NOT_BOR :1;
[; ;pic18lf46k22.h: 15834: };
[; ;pic18lf46k22.h: 15835: struct {
[; ;pic18lf46k22.h: 15836: unsigned :1;
[; ;pic18lf46k22.h: 15837: unsigned NOT_POR :1;
[; ;pic18lf46k22.h: 15838: };
[; ;pic18lf46k22.h: 15839: struct {
[; ;pic18lf46k22.h: 15840: unsigned :2;
[; ;pic18lf46k22.h: 15841: unsigned NOT_PD :1;
[; ;pic18lf46k22.h: 15842: };
[; ;pic18lf46k22.h: 15843: struct {
[; ;pic18lf46k22.h: 15844: unsigned :3;
[; ;pic18lf46k22.h: 15845: unsigned NOT_TO :1;
[; ;pic18lf46k22.h: 15846: };
[; ;pic18lf46k22.h: 15847: struct {
[; ;pic18lf46k22.h: 15848: unsigned :4;
[; ;pic18lf46k22.h: 15849: unsigned NOT_RI :1;
[; ;pic18lf46k22.h: 15850: };
[; ;pic18lf46k22.h: 15851: struct {
[; ;pic18lf46k22.h: 15852: unsigned nBOR :1;
[; ;pic18lf46k22.h: 15853: unsigned nPOR :1;
[; ;pic18lf46k22.h: 15854: unsigned nPD :1;
[; ;pic18lf46k22.h: 15855: unsigned nTO :1;
[; ;pic18lf46k22.h: 15856: unsigned nRI :1;
[; ;pic18lf46k22.h: 15857: unsigned :1;
[; ;pic18lf46k22.h: 15858: unsigned SBOREN :1;
[; ;pic18lf46k22.h: 15859: unsigned IPEN :1;
[; ;pic18lf46k22.h: 15860: };
[; ;pic18lf46k22.h: 15861: struct {
[; ;pic18lf46k22.h: 15862: unsigned BOR :1;
[; ;pic18lf46k22.h: 15863: unsigned POR :1;
[; ;pic18lf46k22.h: 15864: unsigned PD :1;
[; ;pic18lf46k22.h: 15865: unsigned TO :1;
[; ;pic18lf46k22.h: 15866: unsigned RI :1;
[; ;pic18lf46k22.h: 15867: };
[; ;pic18lf46k22.h: 15868: } RCONbits_t;
[; ;pic18lf46k22.h: 15869: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18lf46k22.h: 15959: extern volatile unsigned char WDTCON @ 0xFD1;
"15961
[; ;pic18lf46k22.h: 15961: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18lf46k22.h: 15964: typedef union {
[; ;pic18lf46k22.h: 15965: struct {
[; ;pic18lf46k22.h: 15966: unsigned SWDTEN :1;
[; ;pic18lf46k22.h: 15967: };
[; ;pic18lf46k22.h: 15968: struct {
[; ;pic18lf46k22.h: 15969: unsigned SWDTE :1;
[; ;pic18lf46k22.h: 15970: };
[; ;pic18lf46k22.h: 15971: } WDTCONbits_t;
[; ;pic18lf46k22.h: 15972: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18lf46k22.h: 15987: extern volatile unsigned char OSCCON2 @ 0xFD2;
"15989
[; ;pic18lf46k22.h: 15989: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18lf46k22.h: 15992: typedef union {
[; ;pic18lf46k22.h: 15993: struct {
[; ;pic18lf46k22.h: 15994: unsigned LFIOFS :1;
[; ;pic18lf46k22.h: 15995: unsigned MFIOFS :1;
[; ;pic18lf46k22.h: 15996: unsigned PRISD :1;
[; ;pic18lf46k22.h: 15997: unsigned SOSCGO :1;
[; ;pic18lf46k22.h: 15998: unsigned MFIOSEL :1;
[; ;pic18lf46k22.h: 15999: unsigned :1;
[; ;pic18lf46k22.h: 16000: unsigned SOSCRUN :1;
[; ;pic18lf46k22.h: 16001: unsigned PLLRDY :1;
[; ;pic18lf46k22.h: 16002: };
[; ;pic18lf46k22.h: 16003: } OSCCON2bits_t;
[; ;pic18lf46k22.h: 16004: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18lf46k22.h: 16044: extern volatile unsigned char OSCCON @ 0xFD3;
"16046
[; ;pic18lf46k22.h: 16046: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18lf46k22.h: 16049: typedef union {
[; ;pic18lf46k22.h: 16050: struct {
[; ;pic18lf46k22.h: 16051: unsigned SCS :2;
[; ;pic18lf46k22.h: 16052: unsigned HFIOFS :1;
[; ;pic18lf46k22.h: 16053: unsigned OSTS :1;
[; ;pic18lf46k22.h: 16054: unsigned IRCF :3;
[; ;pic18lf46k22.h: 16055: unsigned IDLEN :1;
[; ;pic18lf46k22.h: 16056: };
[; ;pic18lf46k22.h: 16057: struct {
[; ;pic18lf46k22.h: 16058: unsigned SCS0 :1;
[; ;pic18lf46k22.h: 16059: unsigned SCS1 :1;
[; ;pic18lf46k22.h: 16060: unsigned IOFS :1;
[; ;pic18lf46k22.h: 16061: unsigned :1;
[; ;pic18lf46k22.h: 16062: unsigned IRCF0 :1;
[; ;pic18lf46k22.h: 16063: unsigned IRCF1 :1;
[; ;pic18lf46k22.h: 16064: unsigned IRCF2 :1;
[; ;pic18lf46k22.h: 16065: };
[; ;pic18lf46k22.h: 16066: } OSCCONbits_t;
[; ;pic18lf46k22.h: 16067: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18lf46k22.h: 16127: extern volatile unsigned char T0CON @ 0xFD5;
"16129
[; ;pic18lf46k22.h: 16129: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18lf46k22.h: 16132: typedef union {
[; ;pic18lf46k22.h: 16133: struct {
[; ;pic18lf46k22.h: 16134: unsigned T0PS :3;
[; ;pic18lf46k22.h: 16135: unsigned PSA :1;
[; ;pic18lf46k22.h: 16136: unsigned T0SE :1;
[; ;pic18lf46k22.h: 16137: unsigned T0CS :1;
[; ;pic18lf46k22.h: 16138: unsigned T08BIT :1;
[; ;pic18lf46k22.h: 16139: unsigned TMR0ON :1;
[; ;pic18lf46k22.h: 16140: };
[; ;pic18lf46k22.h: 16141: struct {
[; ;pic18lf46k22.h: 16142: unsigned T0PS0 :1;
[; ;pic18lf46k22.h: 16143: unsigned T0PS1 :1;
[; ;pic18lf46k22.h: 16144: unsigned T0PS2 :1;
[; ;pic18lf46k22.h: 16145: };
[; ;pic18lf46k22.h: 16146: } T0CONbits_t;
[; ;pic18lf46k22.h: 16147: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18lf46k22.h: 16197: extern volatile unsigned short TMR0 @ 0xFD6;
"16199
[; ;pic18lf46k22.h: 16199: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18lf46k22.h: 16204: extern volatile unsigned char TMR0L @ 0xFD6;
"16206
[; ;pic18lf46k22.h: 16206: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18lf46k22.h: 16209: typedef union {
[; ;pic18lf46k22.h: 16210: struct {
[; ;pic18lf46k22.h: 16211: unsigned TMR0L :8;
[; ;pic18lf46k22.h: 16212: };
[; ;pic18lf46k22.h: 16213: } TMR0Lbits_t;
[; ;pic18lf46k22.h: 16214: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18lf46k22.h: 16224: extern volatile unsigned char TMR0H @ 0xFD7;
"16226
[; ;pic18lf46k22.h: 16226: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18lf46k22.h: 16229: typedef union {
[; ;pic18lf46k22.h: 16230: struct {
[; ;pic18lf46k22.h: 16231: unsigned TMR0H :8;
[; ;pic18lf46k22.h: 16232: };
[; ;pic18lf46k22.h: 16233: } TMR0Hbits_t;
[; ;pic18lf46k22.h: 16234: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18lf46k22.h: 16244: extern volatile unsigned char STATUS @ 0xFD8;
"16246
[; ;pic18lf46k22.h: 16246: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18lf46k22.h: 16249: typedef union {
[; ;pic18lf46k22.h: 16250: struct {
[; ;pic18lf46k22.h: 16251: unsigned C :1;
[; ;pic18lf46k22.h: 16252: unsigned DC :1;
[; ;pic18lf46k22.h: 16253: unsigned Z :1;
[; ;pic18lf46k22.h: 16254: unsigned OV :1;
[; ;pic18lf46k22.h: 16255: unsigned N :1;
[; ;pic18lf46k22.h: 16256: };
[; ;pic18lf46k22.h: 16257: struct {
[; ;pic18lf46k22.h: 16258: unsigned CARRY :1;
[; ;pic18lf46k22.h: 16259: unsigned :1;
[; ;pic18lf46k22.h: 16260: unsigned ZERO :1;
[; ;pic18lf46k22.h: 16261: unsigned OVERFLOW :1;
[; ;pic18lf46k22.h: 16262: unsigned NEGATIVE :1;
[; ;pic18lf46k22.h: 16263: };
[; ;pic18lf46k22.h: 16264: } STATUSbits_t;
[; ;pic18lf46k22.h: 16265: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18lf46k22.h: 16315: extern volatile unsigned short FSR2 @ 0xFD9;
"16317
[; ;pic18lf46k22.h: 16317: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18lf46k22.h: 16322: extern volatile unsigned char FSR2L @ 0xFD9;
"16324
[; ;pic18lf46k22.h: 16324: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18lf46k22.h: 16327: typedef union {
[; ;pic18lf46k22.h: 16328: struct {
[; ;pic18lf46k22.h: 16329: unsigned FSR2L :8;
[; ;pic18lf46k22.h: 16330: };
[; ;pic18lf46k22.h: 16331: } FSR2Lbits_t;
[; ;pic18lf46k22.h: 16332: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18lf46k22.h: 16342: extern volatile unsigned char FSR2H @ 0xFDA;
"16344
[; ;pic18lf46k22.h: 16344: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18lf46k22.h: 16349: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16351
[; ;pic18lf46k22.h: 16351: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18lf46k22.h: 16354: typedef union {
[; ;pic18lf46k22.h: 16355: struct {
[; ;pic18lf46k22.h: 16356: unsigned PLUSW2 :8;
[; ;pic18lf46k22.h: 16357: };
[; ;pic18lf46k22.h: 16358: } PLUSW2bits_t;
[; ;pic18lf46k22.h: 16359: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18lf46k22.h: 16369: extern volatile unsigned char PREINC2 @ 0xFDC;
"16371
[; ;pic18lf46k22.h: 16371: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18lf46k22.h: 16374: typedef union {
[; ;pic18lf46k22.h: 16375: struct {
[; ;pic18lf46k22.h: 16376: unsigned PREINC2 :8;
[; ;pic18lf46k22.h: 16377: };
[; ;pic18lf46k22.h: 16378: } PREINC2bits_t;
[; ;pic18lf46k22.h: 16379: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18lf46k22.h: 16389: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16391
[; ;pic18lf46k22.h: 16391: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18lf46k22.h: 16394: typedef union {
[; ;pic18lf46k22.h: 16395: struct {
[; ;pic18lf46k22.h: 16396: unsigned POSTDEC2 :8;
[; ;pic18lf46k22.h: 16397: };
[; ;pic18lf46k22.h: 16398: } POSTDEC2bits_t;
[; ;pic18lf46k22.h: 16399: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18lf46k22.h: 16409: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16411
[; ;pic18lf46k22.h: 16411: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18lf46k22.h: 16414: typedef union {
[; ;pic18lf46k22.h: 16415: struct {
[; ;pic18lf46k22.h: 16416: unsigned POSTINC2 :8;
[; ;pic18lf46k22.h: 16417: };
[; ;pic18lf46k22.h: 16418: } POSTINC2bits_t;
[; ;pic18lf46k22.h: 16419: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18lf46k22.h: 16429: extern volatile unsigned char INDF2 @ 0xFDF;
"16431
[; ;pic18lf46k22.h: 16431: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18lf46k22.h: 16434: typedef union {
[; ;pic18lf46k22.h: 16435: struct {
[; ;pic18lf46k22.h: 16436: unsigned INDF2 :8;
[; ;pic18lf46k22.h: 16437: };
[; ;pic18lf46k22.h: 16438: } INDF2bits_t;
[; ;pic18lf46k22.h: 16439: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18lf46k22.h: 16449: extern volatile unsigned char BSR @ 0xFE0;
"16451
[; ;pic18lf46k22.h: 16451: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18lf46k22.h: 16456: extern volatile unsigned short FSR1 @ 0xFE1;
"16458
[; ;pic18lf46k22.h: 16458: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18lf46k22.h: 16463: extern volatile unsigned char FSR1L @ 0xFE1;
"16465
[; ;pic18lf46k22.h: 16465: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18lf46k22.h: 16468: typedef union {
[; ;pic18lf46k22.h: 16469: struct {
[; ;pic18lf46k22.h: 16470: unsigned FSR1L :8;
[; ;pic18lf46k22.h: 16471: };
[; ;pic18lf46k22.h: 16472: } FSR1Lbits_t;
[; ;pic18lf46k22.h: 16473: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18lf46k22.h: 16483: extern volatile unsigned char FSR1H @ 0xFE2;
"16485
[; ;pic18lf46k22.h: 16485: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18lf46k22.h: 16490: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16492
[; ;pic18lf46k22.h: 16492: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18lf46k22.h: 16495: typedef union {
[; ;pic18lf46k22.h: 16496: struct {
[; ;pic18lf46k22.h: 16497: unsigned PLUSW1 :8;
[; ;pic18lf46k22.h: 16498: };
[; ;pic18lf46k22.h: 16499: } PLUSW1bits_t;
[; ;pic18lf46k22.h: 16500: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18lf46k22.h: 16510: extern volatile unsigned char PREINC1 @ 0xFE4;
"16512
[; ;pic18lf46k22.h: 16512: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18lf46k22.h: 16515: typedef union {
[; ;pic18lf46k22.h: 16516: struct {
[; ;pic18lf46k22.h: 16517: unsigned PREINC1 :8;
[; ;pic18lf46k22.h: 16518: };
[; ;pic18lf46k22.h: 16519: } PREINC1bits_t;
[; ;pic18lf46k22.h: 16520: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18lf46k22.h: 16530: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16532
[; ;pic18lf46k22.h: 16532: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18lf46k22.h: 16535: typedef union {
[; ;pic18lf46k22.h: 16536: struct {
[; ;pic18lf46k22.h: 16537: unsigned POSTDEC1 :8;
[; ;pic18lf46k22.h: 16538: };
[; ;pic18lf46k22.h: 16539: } POSTDEC1bits_t;
[; ;pic18lf46k22.h: 16540: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18lf46k22.h: 16550: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16552
[; ;pic18lf46k22.h: 16552: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18lf46k22.h: 16555: typedef union {
[; ;pic18lf46k22.h: 16556: struct {
[; ;pic18lf46k22.h: 16557: unsigned POSTINC1 :8;
[; ;pic18lf46k22.h: 16558: };
[; ;pic18lf46k22.h: 16559: } POSTINC1bits_t;
[; ;pic18lf46k22.h: 16560: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18lf46k22.h: 16570: extern volatile unsigned char INDF1 @ 0xFE7;
"16572
[; ;pic18lf46k22.h: 16572: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18lf46k22.h: 16575: typedef union {
[; ;pic18lf46k22.h: 16576: struct {
[; ;pic18lf46k22.h: 16577: unsigned INDF1 :8;
[; ;pic18lf46k22.h: 16578: };
[; ;pic18lf46k22.h: 16579: } INDF1bits_t;
[; ;pic18lf46k22.h: 16580: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18lf46k22.h: 16590: extern volatile unsigned char WREG @ 0xFE8;
"16592
[; ;pic18lf46k22.h: 16592: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18lf46k22.h: 16600: typedef union {
[; ;pic18lf46k22.h: 16601: struct {
[; ;pic18lf46k22.h: 16602: unsigned WREG :8;
[; ;pic18lf46k22.h: 16603: };
[; ;pic18lf46k22.h: 16604: } WREGbits_t;
[; ;pic18lf46k22.h: 16605: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18lf46k22.h: 16613: typedef union {
[; ;pic18lf46k22.h: 16614: struct {
[; ;pic18lf46k22.h: 16615: unsigned WREG :8;
[; ;pic18lf46k22.h: 16616: };
[; ;pic18lf46k22.h: 16617: } Wbits_t;
[; ;pic18lf46k22.h: 16618: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18lf46k22.h: 16628: extern volatile unsigned short FSR0 @ 0xFE9;
"16630
[; ;pic18lf46k22.h: 16630: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18lf46k22.h: 16635: extern volatile unsigned char FSR0L @ 0xFE9;
"16637
[; ;pic18lf46k22.h: 16637: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18lf46k22.h: 16640: typedef union {
[; ;pic18lf46k22.h: 16641: struct {
[; ;pic18lf46k22.h: 16642: unsigned FSR0L :8;
[; ;pic18lf46k22.h: 16643: };
[; ;pic18lf46k22.h: 16644: } FSR0Lbits_t;
[; ;pic18lf46k22.h: 16645: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18lf46k22.h: 16655: extern volatile unsigned char FSR0H @ 0xFEA;
"16657
[; ;pic18lf46k22.h: 16657: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18lf46k22.h: 16662: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16664
[; ;pic18lf46k22.h: 16664: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18lf46k22.h: 16667: typedef union {
[; ;pic18lf46k22.h: 16668: struct {
[; ;pic18lf46k22.h: 16669: unsigned PLUSW0 :8;
[; ;pic18lf46k22.h: 16670: };
[; ;pic18lf46k22.h: 16671: } PLUSW0bits_t;
[; ;pic18lf46k22.h: 16672: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18lf46k22.h: 16682: extern volatile unsigned char PREINC0 @ 0xFEC;
"16684
[; ;pic18lf46k22.h: 16684: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18lf46k22.h: 16687: typedef union {
[; ;pic18lf46k22.h: 16688: struct {
[; ;pic18lf46k22.h: 16689: unsigned PREINC0 :8;
[; ;pic18lf46k22.h: 16690: };
[; ;pic18lf46k22.h: 16691: } PREINC0bits_t;
[; ;pic18lf46k22.h: 16692: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18lf46k22.h: 16702: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16704
[; ;pic18lf46k22.h: 16704: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18lf46k22.h: 16707: typedef union {
[; ;pic18lf46k22.h: 16708: struct {
[; ;pic18lf46k22.h: 16709: unsigned POSTDEC0 :8;
[; ;pic18lf46k22.h: 16710: };
[; ;pic18lf46k22.h: 16711: } POSTDEC0bits_t;
[; ;pic18lf46k22.h: 16712: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18lf46k22.h: 16722: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16724
[; ;pic18lf46k22.h: 16724: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18lf46k22.h: 16727: typedef union {
[; ;pic18lf46k22.h: 16728: struct {
[; ;pic18lf46k22.h: 16729: unsigned POSTINC0 :8;
[; ;pic18lf46k22.h: 16730: };
[; ;pic18lf46k22.h: 16731: } POSTINC0bits_t;
[; ;pic18lf46k22.h: 16732: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18lf46k22.h: 16742: extern volatile unsigned char INDF0 @ 0xFEF;
"16744
[; ;pic18lf46k22.h: 16744: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18lf46k22.h: 16747: typedef union {
[; ;pic18lf46k22.h: 16748: struct {
[; ;pic18lf46k22.h: 16749: unsigned INDF0 :8;
[; ;pic18lf46k22.h: 16750: };
[; ;pic18lf46k22.h: 16751: } INDF0bits_t;
[; ;pic18lf46k22.h: 16752: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18lf46k22.h: 16762: extern volatile unsigned char INTCON3 @ 0xFF0;
"16764
[; ;pic18lf46k22.h: 16764: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18lf46k22.h: 16767: typedef union {
[; ;pic18lf46k22.h: 16768: struct {
[; ;pic18lf46k22.h: 16769: unsigned INT1IF :1;
[; ;pic18lf46k22.h: 16770: unsigned INT2IF :1;
[; ;pic18lf46k22.h: 16771: unsigned :1;
[; ;pic18lf46k22.h: 16772: unsigned INT1IE :1;
[; ;pic18lf46k22.h: 16773: unsigned INT2IE :1;
[; ;pic18lf46k22.h: 16774: unsigned :1;
[; ;pic18lf46k22.h: 16775: unsigned INT1IP :1;
[; ;pic18lf46k22.h: 16776: unsigned INT2IP :1;
[; ;pic18lf46k22.h: 16777: };
[; ;pic18lf46k22.h: 16778: struct {
[; ;pic18lf46k22.h: 16779: unsigned INT1F :1;
[; ;pic18lf46k22.h: 16780: unsigned INT2F :1;
[; ;pic18lf46k22.h: 16781: unsigned :1;
[; ;pic18lf46k22.h: 16782: unsigned INT1E :1;
[; ;pic18lf46k22.h: 16783: unsigned INT2E :1;
[; ;pic18lf46k22.h: 16784: unsigned :1;
[; ;pic18lf46k22.h: 16785: unsigned INT1P :1;
[; ;pic18lf46k22.h: 16786: unsigned INT2P :1;
[; ;pic18lf46k22.h: 16787: };
[; ;pic18lf46k22.h: 16788: } INTCON3bits_t;
[; ;pic18lf46k22.h: 16789: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18lf46k22.h: 16854: extern volatile unsigned char INTCON2 @ 0xFF1;
"16856
[; ;pic18lf46k22.h: 16856: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18lf46k22.h: 16859: typedef union {
[; ;pic18lf46k22.h: 16860: struct {
[; ;pic18lf46k22.h: 16861: unsigned :7;
[; ;pic18lf46k22.h: 16862: unsigned NOT_RBPU :1;
[; ;pic18lf46k22.h: 16863: };
[; ;pic18lf46k22.h: 16864: struct {
[; ;pic18lf46k22.h: 16865: unsigned RBIP :1;
[; ;pic18lf46k22.h: 16866: unsigned :1;
[; ;pic18lf46k22.h: 16867: unsigned TMR0IP :1;
[; ;pic18lf46k22.h: 16868: unsigned :1;
[; ;pic18lf46k22.h: 16869: unsigned INTEDG2 :1;
[; ;pic18lf46k22.h: 16870: unsigned INTEDG1 :1;
[; ;pic18lf46k22.h: 16871: unsigned INTEDG0 :1;
[; ;pic18lf46k22.h: 16872: unsigned nRBPU :1;
[; ;pic18lf46k22.h: 16873: };
[; ;pic18lf46k22.h: 16874: struct {
[; ;pic18lf46k22.h: 16875: unsigned :7;
[; ;pic18lf46k22.h: 16876: unsigned RBPU :1;
[; ;pic18lf46k22.h: 16877: };
[; ;pic18lf46k22.h: 16878: } INTCON2bits_t;
[; ;pic18lf46k22.h: 16879: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18lf46k22.h: 16924: extern volatile unsigned char INTCON @ 0xFF2;
"16926
[; ;pic18lf46k22.h: 16926: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18lf46k22.h: 16929: typedef union {
[; ;pic18lf46k22.h: 16930: struct {
[; ;pic18lf46k22.h: 16931: unsigned RBIF :1;
[; ;pic18lf46k22.h: 16932: unsigned INT0IF :1;
[; ;pic18lf46k22.h: 16933: unsigned TMR0IF :1;
[; ;pic18lf46k22.h: 16934: unsigned RBIE :1;
[; ;pic18lf46k22.h: 16935: unsigned INT0IE :1;
[; ;pic18lf46k22.h: 16936: unsigned TMR0IE :1;
[; ;pic18lf46k22.h: 16937: unsigned PEIE_GIEL :1;
[; ;pic18lf46k22.h: 16938: unsigned GIE_GIEH :1;
[; ;pic18lf46k22.h: 16939: };
[; ;pic18lf46k22.h: 16940: struct {
[; ;pic18lf46k22.h: 16941: unsigned :1;
[; ;pic18lf46k22.h: 16942: unsigned INT0F :1;
[; ;pic18lf46k22.h: 16943: unsigned T0IF :1;
[; ;pic18lf46k22.h: 16944: unsigned :1;
[; ;pic18lf46k22.h: 16945: unsigned INT0E :1;
[; ;pic18lf46k22.h: 16946: unsigned T0IE :1;
[; ;pic18lf46k22.h: 16947: unsigned PEIE :1;
[; ;pic18lf46k22.h: 16948: unsigned GIE :1;
[; ;pic18lf46k22.h: 16949: };
[; ;pic18lf46k22.h: 16950: struct {
[; ;pic18lf46k22.h: 16951: unsigned :6;
[; ;pic18lf46k22.h: 16952: unsigned GIEL :1;
[; ;pic18lf46k22.h: 16953: unsigned GIEH :1;
[; ;pic18lf46k22.h: 16954: };
[; ;pic18lf46k22.h: 16955: } INTCONbits_t;
[; ;pic18lf46k22.h: 16956: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18lf46k22.h: 17041: extern volatile unsigned short PROD @ 0xFF3;
"17043
[; ;pic18lf46k22.h: 17043: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18lf46k22.h: 17048: extern volatile unsigned char PRODL @ 0xFF3;
"17050
[; ;pic18lf46k22.h: 17050: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18lf46k22.h: 17053: typedef union {
[; ;pic18lf46k22.h: 17054: struct {
[; ;pic18lf46k22.h: 17055: unsigned PRODL :8;
[; ;pic18lf46k22.h: 17056: };
[; ;pic18lf46k22.h: 17057: } PRODLbits_t;
[; ;pic18lf46k22.h: 17058: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18lf46k22.h: 17068: extern volatile unsigned char PRODH @ 0xFF4;
"17070
[; ;pic18lf46k22.h: 17070: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18lf46k22.h: 17073: typedef union {
[; ;pic18lf46k22.h: 17074: struct {
[; ;pic18lf46k22.h: 17075: unsigned PRODH :8;
[; ;pic18lf46k22.h: 17076: };
[; ;pic18lf46k22.h: 17077: } PRODHbits_t;
[; ;pic18lf46k22.h: 17078: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18lf46k22.h: 17088: extern volatile unsigned char TABLAT @ 0xFF5;
"17090
[; ;pic18lf46k22.h: 17090: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18lf46k22.h: 17093: typedef union {
[; ;pic18lf46k22.h: 17094: struct {
[; ;pic18lf46k22.h: 17095: unsigned TABLAT :8;
[; ;pic18lf46k22.h: 17096: };
[; ;pic18lf46k22.h: 17097: } TABLATbits_t;
[; ;pic18lf46k22.h: 17098: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18lf46k22.h: 17109: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17112
[; ;pic18lf46k22.h: 17112: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18lf46k22.h: 17117: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17119
[; ;pic18lf46k22.h: 17119: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18lf46k22.h: 17122: typedef union {
[; ;pic18lf46k22.h: 17123: struct {
[; ;pic18lf46k22.h: 17124: unsigned TBLPTRL :8;
[; ;pic18lf46k22.h: 17125: };
[; ;pic18lf46k22.h: 17126: } TBLPTRLbits_t;
[; ;pic18lf46k22.h: 17127: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18lf46k22.h: 17137: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17139
[; ;pic18lf46k22.h: 17139: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18lf46k22.h: 17142: typedef union {
[; ;pic18lf46k22.h: 17143: struct {
[; ;pic18lf46k22.h: 17144: unsigned TBLPTRH :8;
[; ;pic18lf46k22.h: 17145: };
[; ;pic18lf46k22.h: 17146: } TBLPTRHbits_t;
[; ;pic18lf46k22.h: 17147: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18lf46k22.h: 17157: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17159
[; ;pic18lf46k22.h: 17159: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18lf46k22.h: 17162: typedef union {
[; ;pic18lf46k22.h: 17163: struct {
[; ;pic18lf46k22.h: 17164: unsigned TBLPTRU :6;
[; ;pic18lf46k22.h: 17165: };
[; ;pic18lf46k22.h: 17166: struct {
[; ;pic18lf46k22.h: 17167: unsigned :5;
[; ;pic18lf46k22.h: 17168: unsigned ACSS :1;
[; ;pic18lf46k22.h: 17169: };
[; ;pic18lf46k22.h: 17170: } TBLPTRUbits_t;
[; ;pic18lf46k22.h: 17171: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18lf46k22.h: 17187: extern volatile unsigned short long PCLAT @ 0xFF9;
"17190
[; ;pic18lf46k22.h: 17190: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18lf46k22.h: 17194: extern volatile unsigned short long PC @ 0xFF9;
"17197
[; ;pic18lf46k22.h: 17197: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18lf46k22.h: 17202: extern volatile unsigned char PCL @ 0xFF9;
"17204
[; ;pic18lf46k22.h: 17204: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18lf46k22.h: 17207: typedef union {
[; ;pic18lf46k22.h: 17208: struct {
[; ;pic18lf46k22.h: 17209: unsigned PCL :8;
[; ;pic18lf46k22.h: 17210: };
[; ;pic18lf46k22.h: 17211: } PCLbits_t;
[; ;pic18lf46k22.h: 17212: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18lf46k22.h: 17222: extern volatile unsigned char PCLATH @ 0xFFA;
"17224
[; ;pic18lf46k22.h: 17224: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18lf46k22.h: 17227: typedef union {
[; ;pic18lf46k22.h: 17228: struct {
[; ;pic18lf46k22.h: 17229: unsigned PCH :8;
[; ;pic18lf46k22.h: 17230: };
[; ;pic18lf46k22.h: 17231: } PCLATHbits_t;
[; ;pic18lf46k22.h: 17232: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18lf46k22.h: 17242: extern volatile unsigned char PCLATU @ 0xFFB;
"17244
[; ;pic18lf46k22.h: 17244: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18lf46k22.h: 17249: extern volatile unsigned char STKPTR @ 0xFFC;
"17251
[; ;pic18lf46k22.h: 17251: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18lf46k22.h: 17254: typedef union {
[; ;pic18lf46k22.h: 17255: struct {
[; ;pic18lf46k22.h: 17256: unsigned STKPTR :5;
[; ;pic18lf46k22.h: 17257: unsigned :1;
[; ;pic18lf46k22.h: 17258: unsigned STKUNF :1;
[; ;pic18lf46k22.h: 17259: unsigned STKFUL :1;
[; ;pic18lf46k22.h: 17260: };
[; ;pic18lf46k22.h: 17261: struct {
[; ;pic18lf46k22.h: 17262: unsigned STKPTR0 :1;
[; ;pic18lf46k22.h: 17263: unsigned STKPTR1 :1;
[; ;pic18lf46k22.h: 17264: unsigned STKPTR2 :1;
[; ;pic18lf46k22.h: 17265: unsigned STKPTR3 :1;
[; ;pic18lf46k22.h: 17266: unsigned STKPTR4 :1;
[; ;pic18lf46k22.h: 17267: unsigned :2;
[; ;pic18lf46k22.h: 17268: unsigned STKOVF :1;
[; ;pic18lf46k22.h: 17269: };
[; ;pic18lf46k22.h: 17270: struct {
[; ;pic18lf46k22.h: 17271: unsigned SP0 :1;
[; ;pic18lf46k22.h: 17272: unsigned SP1 :1;
[; ;pic18lf46k22.h: 17273: unsigned SP2 :1;
[; ;pic18lf46k22.h: 17274: unsigned SP3 :1;
[; ;pic18lf46k22.h: 17275: unsigned SP4 :1;
[; ;pic18lf46k22.h: 17276: };
[; ;pic18lf46k22.h: 17277: } STKPTRbits_t;
[; ;pic18lf46k22.h: 17278: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18lf46k22.h: 17354: extern volatile unsigned short long TOS @ 0xFFD;
"17357
[; ;pic18lf46k22.h: 17357: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18lf46k22.h: 17362: extern volatile unsigned char TOSL @ 0xFFD;
"17364
[; ;pic18lf46k22.h: 17364: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18lf46k22.h: 17367: typedef union {
[; ;pic18lf46k22.h: 17368: struct {
[; ;pic18lf46k22.h: 17369: unsigned TOSL :8;
[; ;pic18lf46k22.h: 17370: };
[; ;pic18lf46k22.h: 17371: } TOSLbits_t;
[; ;pic18lf46k22.h: 17372: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18lf46k22.h: 17382: extern volatile unsigned char TOSH @ 0xFFE;
"17384
[; ;pic18lf46k22.h: 17384: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18lf46k22.h: 17387: typedef union {
[; ;pic18lf46k22.h: 17388: struct {
[; ;pic18lf46k22.h: 17389: unsigned TOSH :8;
[; ;pic18lf46k22.h: 17390: };
[; ;pic18lf46k22.h: 17391: } TOSHbits_t;
[; ;pic18lf46k22.h: 17392: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18lf46k22.h: 17402: extern volatile unsigned char TOSU @ 0xFFF;
"17404
[; ;pic18lf46k22.h: 17404: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18lf46k22.h: 17414: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18lf46k22.h: 17416: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18lf46k22.h: 17418: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18lf46k22.h: 17420: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18lf46k22.h: 17422: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18lf46k22.h: 17424: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18lf46k22.h: 17426: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18lf46k22.h: 17428: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18lf46k22.h: 17430: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18lf46k22.h: 17432: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18lf46k22.h: 17434: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18lf46k22.h: 17436: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18lf46k22.h: 17438: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18lf46k22.h: 17440: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18lf46k22.h: 17442: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18lf46k22.h: 17444: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18lf46k22.h: 17446: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18lf46k22.h: 17448: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18lf46k22.h: 17450: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18lf46k22.h: 17452: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18lf46k22.h: 17454: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18lf46k22.h: 17456: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18lf46k22.h: 17458: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18lf46k22.h: 17460: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18lf46k22.h: 17462: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18lf46k22.h: 17464: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18lf46k22.h: 17466: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18lf46k22.h: 17468: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18lf46k22.h: 17470: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18lf46k22.h: 17472: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18lf46k22.h: 17474: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18lf46k22.h: 17476: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18lf46k22.h: 17478: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18lf46k22.h: 17480: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18lf46k22.h: 17482: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18lf46k22.h: 17484: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18lf46k22.h: 17486: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18lf46k22.h: 17488: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18lf46k22.h: 17490: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18lf46k22.h: 17492: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18lf46k22.h: 17494: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18lf46k22.h: 17496: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18lf46k22.h: 17498: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf46k22.h: 17500: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf46k22.h: 17502: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18lf46k22.h: 17504: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18lf46k22.h: 17506: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18lf46k22.h: 17508: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18lf46k22.h: 17510: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18lf46k22.h: 17512: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18lf46k22.h: 17514: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18lf46k22.h: 17516: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18lf46k22.h: 17518: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf46k22.h: 17520: extern volatile __bit AN20 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18lf46k22.h: 17522: extern volatile __bit AN21 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18lf46k22.h: 17524: extern volatile __bit AN22 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18lf46k22.h: 17526: extern volatile __bit AN23 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18lf46k22.h: 17528: extern volatile __bit AN24 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18lf46k22.h: 17530: extern volatile __bit AN25 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18lf46k22.h: 17532: extern volatile __bit AN26 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18lf46k22.h: 17534: extern volatile __bit AN27 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18lf46k22.h: 17536: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18lf46k22.h: 17538: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 17540: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18lf46k22.h: 17542: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18lf46k22.h: 17544: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18lf46k22.h: 17546: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18lf46k22.h: 17548: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf46k22.h: 17550: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18lf46k22.h: 17552: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18lf46k22.h: 17554: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18lf46k22.h: 17556: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18lf46k22.h: 17558: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18lf46k22.h: 17560: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18lf46k22.h: 17562: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18lf46k22.h: 17564: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18lf46k22.h: 17566: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18lf46k22.h: 17568: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18lf46k22.h: 17570: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18lf46k22.h: 17572: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18lf46k22.h: 17574: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18lf46k22.h: 17576: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18lf46k22.h: 17578: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18lf46k22.h: 17580: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18lf46k22.h: 17582: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18lf46k22.h: 17584: extern volatile __bit ANSD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18lf46k22.h: 17586: extern volatile __bit ANSD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18lf46k22.h: 17588: extern volatile __bit ANSD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18lf46k22.h: 17590: extern volatile __bit ANSD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18lf46k22.h: 17592: extern volatile __bit ANSD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18lf46k22.h: 17594: extern volatile __bit ANSD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18lf46k22.h: 17596: extern volatile __bit ANSD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18lf46k22.h: 17598: extern volatile __bit ANSD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18lf46k22.h: 17600: extern volatile __bit ANSE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18lf46k22.h: 17602: extern volatile __bit ANSE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18lf46k22.h: 17604: extern volatile __bit ANSE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18lf46k22.h: 17606: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18lf46k22.h: 17608: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18lf46k22.h: 17610: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18lf46k22.h: 17612: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18lf46k22.h: 17614: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18lf46k22.h: 17616: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18lf46k22.h: 17618: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18lf46k22.h: 17620: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18lf46k22.h: 17622: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18lf46k22.h: 17624: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18lf46k22.h: 17626: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18lf46k22.h: 17628: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18lf46k22.h: 17630: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18lf46k22.h: 17632: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18lf46k22.h: 17634: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18lf46k22.h: 17636: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18lf46k22.h: 17638: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18lf46k22.h: 17640: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18lf46k22.h: 17642: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18lf46k22.h: 17644: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18lf46k22.h: 17646: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18lf46k22.h: 17648: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18lf46k22.h: 17650: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf46k22.h: 17652: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf46k22.h: 17654: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf46k22.h: 17656: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf46k22.h: 17658: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18lf46k22.h: 17660: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18lf46k22.h: 17662: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18lf46k22.h: 17664: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18lf46k22.h: 17666: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18lf46k22.h: 17668: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18lf46k22.h: 17670: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18lf46k22.h: 17672: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18lf46k22.h: 17674: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18lf46k22.h: 17676: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18lf46k22.h: 17678: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18lf46k22.h: 17680: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18lf46k22.h: 17682: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18lf46k22.h: 17684: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18lf46k22.h: 17686: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18lf46k22.h: 17688: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18lf46k22.h: 17690: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18lf46k22.h: 17692: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18lf46k22.h: 17694: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18lf46k22.h: 17696: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18lf46k22.h: 17698: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18lf46k22.h: 17700: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf46k22.h: 17702: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18lf46k22.h: 17704: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18lf46k22.h: 17706: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18lf46k22.h: 17708: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18lf46k22.h: 17710: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18lf46k22.h: 17712: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18lf46k22.h: 17714: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18lf46k22.h: 17716: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18lf46k22.h: 17718: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18lf46k22.h: 17720: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18lf46k22.h: 17722: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18lf46k22.h: 17724: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18lf46k22.h: 17726: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18lf46k22.h: 17728: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18lf46k22.h: 17730: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18lf46k22.h: 17732: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18lf46k22.h: 17734: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18lf46k22.h: 17736: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18lf46k22.h: 17738: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18lf46k22.h: 17740: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18lf46k22.h: 17742: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18lf46k22.h: 17744: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18lf46k22.h: 17746: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18lf46k22.h: 17748: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18lf46k22.h: 17750: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18lf46k22.h: 17752: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18lf46k22.h: 17754: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18lf46k22.h: 17756: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18lf46k22.h: 17758: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18lf46k22.h: 17760: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18lf46k22.h: 17762: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18lf46k22.h: 17764: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18lf46k22.h: 17766: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18lf46k22.h: 17768: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18lf46k22.h: 17770: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18lf46k22.h: 17772: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18lf46k22.h: 17774: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18lf46k22.h: 17776: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18lf46k22.h: 17778: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18lf46k22.h: 17780: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18lf46k22.h: 17782: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18lf46k22.h: 17784: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18lf46k22.h: 17786: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18lf46k22.h: 17788: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18lf46k22.h: 17790: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18lf46k22.h: 17792: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18lf46k22.h: 17794: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18lf46k22.h: 17796: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18lf46k22.h: 17798: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18lf46k22.h: 17800: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18lf46k22.h: 17802: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18lf46k22.h: 17804: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18lf46k22.h: 17806: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf46k22.h: 17808: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18lf46k22.h: 17810: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18lf46k22.h: 17812: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18lf46k22.h: 17814: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18lf46k22.h: 17816: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18lf46k22.h: 17818: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18lf46k22.h: 17820: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18lf46k22.h: 17822: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18lf46k22.h: 17824: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18lf46k22.h: 17826: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18lf46k22.h: 17828: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18lf46k22.h: 17830: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18lf46k22.h: 17832: extern volatile __bit CCP4 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18lf46k22.h: 17834: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18lf46k22.h: 17836: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18lf46k22.h: 17838: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18lf46k22.h: 17840: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18lf46k22.h: 17842: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18lf46k22.h: 17844: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18lf46k22.h: 17846: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18lf46k22.h: 17848: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18lf46k22.h: 17850: extern volatile __bit CCP5 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18lf46k22.h: 17852: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18lf46k22.h: 17854: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18lf46k22.h: 17856: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18lf46k22.h: 17858: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18lf46k22.h: 17860: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18lf46k22.h: 17862: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18lf46k22.h: 17864: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18lf46k22.h: 17866: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18lf46k22.h: 17868: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 17870: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18lf46k22.h: 17872: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18lf46k22.h: 17874: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18lf46k22.h: 17876: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18lf46k22.h: 17878: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18lf46k22.h: 17880: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18lf46k22.h: 17882: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18lf46k22.h: 17884: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18lf46k22.h: 17886: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18lf46k22.h: 17888: extern volatile __bit CK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18lf46k22.h: 17890: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18lf46k22.h: 17892: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18lf46k22.h: 17894: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18lf46k22.h: 17896: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18lf46k22.h: 17898: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18lf46k22.h: 17900: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18lf46k22.h: 17902: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18lf46k22.h: 17904: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18lf46k22.h: 17906: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18lf46k22.h: 17908: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18lf46k22.h: 17910: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18lf46k22.h: 17912: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18lf46k22.h: 17914: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18lf46k22.h: 17916: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18lf46k22.h: 17918: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18lf46k22.h: 17920: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18lf46k22.h: 17922: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18lf46k22.h: 17924: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18lf46k22.h: 17926: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18lf46k22.h: 17928: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18lf46k22.h: 17930: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18lf46k22.h: 17932: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18lf46k22.h: 17934: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18lf46k22.h: 17936: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18lf46k22.h: 17938: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18lf46k22.h: 17940: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18lf46k22.h: 17942: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18lf46k22.h: 17944: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18lf46k22.h: 17946: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18lf46k22.h: 17948: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18lf46k22.h: 17950: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18lf46k22.h: 17952: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18lf46k22.h: 17954: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18lf46k22.h: 17956: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18lf46k22.h: 17958: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18lf46k22.h: 17960: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18lf46k22.h: 17962: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf46k22.h: 17964: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18lf46k22.h: 17966: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18lf46k22.h: 17968: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 17970: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18lf46k22.h: 17972: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18lf46k22.h: 17974: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18lf46k22.h: 17976: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18lf46k22.h: 17978: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf46k22.h: 17980: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18lf46k22.h: 17982: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18lf46k22.h: 17984: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18lf46k22.h: 17986: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18lf46k22.h: 17988: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18lf46k22.h: 17990: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18lf46k22.h: 17992: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18lf46k22.h: 17994: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18lf46k22.h: 17996: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 17998: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18lf46k22.h: 18000: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18lf46k22.h: 18002: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18lf46k22.h: 18004: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18lf46k22.h: 18006: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18lf46k22.h: 18008: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18lf46k22.h: 18010: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18lf46k22.h: 18012: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18lf46k22.h: 18014: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18lf46k22.h: 18016: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18lf46k22.h: 18018: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18lf46k22.h: 18020: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18022: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18lf46k22.h: 18024: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18lf46k22.h: 18026: extern volatile __bit DT2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18lf46k22.h: 18028: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18lf46k22.h: 18030: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18lf46k22.h: 18032: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 18034: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 18036: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 18038: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18lf46k22.h: 18040: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18lf46k22.h: 18042: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18lf46k22.h: 18044: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18lf46k22.h: 18046: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18lf46k22.h: 18048: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18lf46k22.h: 18050: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18lf46k22.h: 18052: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18lf46k22.h: 18054: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18lf46k22.h: 18056: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18lf46k22.h: 18058: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18lf46k22.h: 18060: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18lf46k22.h: 18062: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18lf46k22.h: 18064: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18lf46k22.h: 18066: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18lf46k22.h: 18068: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18lf46k22.h: 18070: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18lf46k22.h: 18072: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18lf46k22.h: 18074: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18lf46k22.h: 18076: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18lf46k22.h: 18078: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18lf46k22.h: 18080: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18lf46k22.h: 18082: extern volatile __bit EEADR8 @ (((unsigned) &EEADRH)*8) + 0;
[; ;pic18lf46k22.h: 18084: extern volatile __bit EEADR9 @ (((unsigned) &EEADRH)*8) + 1;
[; ;pic18lf46k22.h: 18086: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18lf46k22.h: 18088: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18lf46k22.h: 18090: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18lf46k22.h: 18092: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18lf46k22.h: 18094: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18lf46k22.h: 18096: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18lf46k22.h: 18098: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18lf46k22.h: 18100: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18lf46k22.h: 18102: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18lf46k22.h: 18104: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18lf46k22.h: 18106: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18lf46k22.h: 18108: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18lf46k22.h: 18110: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18lf46k22.h: 18112: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18lf46k22.h: 18114: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18lf46k22.h: 18116: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18lf46k22.h: 18118: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18lf46k22.h: 18120: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18lf46k22.h: 18122: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18lf46k22.h: 18124: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18lf46k22.h: 18126: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18lf46k22.h: 18128: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18lf46k22.h: 18130: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18lf46k22.h: 18132: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18lf46k22.h: 18134: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18lf46k22.h: 18136: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18lf46k22.h: 18138: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18140: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18142: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18144: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18146: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18148: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18lf46k22.h: 18150: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18lf46k22.h: 18152: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18lf46k22.h: 18154: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18lf46k22.h: 18156: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 18158: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18lf46k22.h: 18160: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18lf46k22.h: 18162: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18lf46k22.h: 18164: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18lf46k22.h: 18166: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18lf46k22.h: 18168: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18lf46k22.h: 18170: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 18172: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18lf46k22.h: 18174: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18176: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18lf46k22.h: 18178: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18lf46k22.h: 18180: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18lf46k22.h: 18182: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18lf46k22.h: 18184: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18lf46k22.h: 18186: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18lf46k22.h: 18188: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18lf46k22.h: 18190: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18lf46k22.h: 18192: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18lf46k22.h: 18194: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18lf46k22.h: 18196: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18lf46k22.h: 18198: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18lf46k22.h: 18200: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18lf46k22.h: 18202: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18lf46k22.h: 18204: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18lf46k22.h: 18206: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18lf46k22.h: 18208: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18lf46k22.h: 18210: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18lf46k22.h: 18212: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18lf46k22.h: 18214: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18lf46k22.h: 18216: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18lf46k22.h: 18218: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18lf46k22.h: 18220: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18lf46k22.h: 18222: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18lf46k22.h: 18224: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18lf46k22.h: 18226: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18lf46k22.h: 18228: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18lf46k22.h: 18230: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18lf46k22.h: 18232: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18lf46k22.h: 18234: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18lf46k22.h: 18236: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18lf46k22.h: 18238: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18lf46k22.h: 18240: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18lf46k22.h: 18242: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18lf46k22.h: 18244: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18lf46k22.h: 18246: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18lf46k22.h: 18248: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18lf46k22.h: 18250: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18lf46k22.h: 18252: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18lf46k22.h: 18254: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18lf46k22.h: 18256: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18lf46k22.h: 18258: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18lf46k22.h: 18260: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18lf46k22.h: 18262: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18lf46k22.h: 18264: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18lf46k22.h: 18266: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18lf46k22.h: 18268: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18lf46k22.h: 18270: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18lf46k22.h: 18272: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf46k22.h: 18274: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18lf46k22.h: 18276: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf46k22.h: 18278: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18lf46k22.h: 18280: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18lf46k22.h: 18282: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18lf46k22.h: 18284: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18lf46k22.h: 18286: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18lf46k22.h: 18288: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18lf46k22.h: 18290: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18lf46k22.h: 18292: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18lf46k22.h: 18294: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18lf46k22.h: 18296: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18lf46k22.h: 18298: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18lf46k22.h: 18300: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18lf46k22.h: 18302: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18lf46k22.h: 18304: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18lf46k22.h: 18306: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18lf46k22.h: 18308: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18lf46k22.h: 18310: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18lf46k22.h: 18312: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18lf46k22.h: 18314: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18lf46k22.h: 18316: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18lf46k22.h: 18318: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18lf46k22.h: 18320: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18lf46k22.h: 18322: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18lf46k22.h: 18324: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18lf46k22.h: 18326: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18lf46k22.h: 18328: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18lf46k22.h: 18330: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18lf46k22.h: 18332: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18lf46k22.h: 18334: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18lf46k22.h: 18336: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18lf46k22.h: 18338: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18lf46k22.h: 18340: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18lf46k22.h: 18342: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18lf46k22.h: 18344: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18lf46k22.h: 18346: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18lf46k22.h: 18348: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18lf46k22.h: 18350: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18lf46k22.h: 18352: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18lf46k22.h: 18354: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18lf46k22.h: 18356: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18lf46k22.h: 18358: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18lf46k22.h: 18360: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18lf46k22.h: 18362: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18lf46k22.h: 18364: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18lf46k22.h: 18366: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18lf46k22.h: 18368: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18lf46k22.h: 18370: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18lf46k22.h: 18372: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18lf46k22.h: 18374: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18lf46k22.h: 18376: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18lf46k22.h: 18378: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18lf46k22.h: 18380: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18lf46k22.h: 18382: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18lf46k22.h: 18384: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18lf46k22.h: 18386: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18lf46k22.h: 18388: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18lf46k22.h: 18390: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18lf46k22.h: 18392: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18lf46k22.h: 18394: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18lf46k22.h: 18396: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18lf46k22.h: 18398: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18lf46k22.h: 18400: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18lf46k22.h: 18402: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18lf46k22.h: 18404: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18lf46k22.h: 18406: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18lf46k22.h: 18408: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18lf46k22.h: 18410: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18lf46k22.h: 18412: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18lf46k22.h: 18414: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18lf46k22.h: 18416: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18lf46k22.h: 18418: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18lf46k22.h: 18420: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18lf46k22.h: 18422: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18lf46k22.h: 18424: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18lf46k22.h: 18426: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18lf46k22.h: 18428: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 18430: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18lf46k22.h: 18432: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18lf46k22.h: 18434: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18lf46k22.h: 18436: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18lf46k22.h: 18438: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18lf46k22.h: 18440: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18lf46k22.h: 18442: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18lf46k22.h: 18444: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18lf46k22.h: 18446: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18lf46k22.h: 18448: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18lf46k22.h: 18450: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18lf46k22.h: 18452: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 18454: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18lf46k22.h: 18456: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18lf46k22.h: 18458: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18lf46k22.h: 18460: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18lf46k22.h: 18462: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18lf46k22.h: 18464: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18lf46k22.h: 18466: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18lf46k22.h: 18468: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18lf46k22.h: 18470: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18lf46k22.h: 18472: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18lf46k22.h: 18474: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18lf46k22.h: 18476: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18lf46k22.h: 18478: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18lf46k22.h: 18480: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18lf46k22.h: 18482: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18lf46k22.h: 18484: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18lf46k22.h: 18486: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18lf46k22.h: 18488: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18lf46k22.h: 18490: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18lf46k22.h: 18492: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18lf46k22.h: 18494: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18lf46k22.h: 18496: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18lf46k22.h: 18498: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 18500: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 18502: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18lf46k22.h: 18504: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 18506: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 18508: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18lf46k22.h: 18510: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18lf46k22.h: 18512: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18lf46k22.h: 18514: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18lf46k22.h: 18516: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 18518: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 18520: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18lf46k22.h: 18522: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18lf46k22.h: 18524: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18lf46k22.h: 18526: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18lf46k22.h: 18528: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18lf46k22.h: 18530: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18lf46k22.h: 18532: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18534: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18536: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18lf46k22.h: 18538: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18lf46k22.h: 18540: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18lf46k22.h: 18542: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18lf46k22.h: 18544: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18lf46k22.h: 18546: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18lf46k22.h: 18548: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18lf46k22.h: 18550: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18lf46k22.h: 18552: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18lf46k22.h: 18554: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18lf46k22.h: 18556: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18lf46k22.h: 18558: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18lf46k22.h: 18560: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18lf46k22.h: 18562: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18lf46k22.h: 18564: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18lf46k22.h: 18566: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18lf46k22.h: 18568: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18lf46k22.h: 18570: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18lf46k22.h: 18572: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18lf46k22.h: 18574: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18lf46k22.h: 18576: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18lf46k22.h: 18578: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18lf46k22.h: 18580: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18lf46k22.h: 18582: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18lf46k22.h: 18584: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18lf46k22.h: 18586: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18lf46k22.h: 18588: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18lf46k22.h: 18590: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18lf46k22.h: 18592: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18lf46k22.h: 18594: extern volatile __bit P2C @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18lf46k22.h: 18596: extern volatile __bit P2D @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18lf46k22.h: 18598: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18lf46k22.h: 18600: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18lf46k22.h: 18602: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18lf46k22.h: 18604: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18lf46k22.h: 18606: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18lf46k22.h: 18608: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18lf46k22.h: 18610: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18lf46k22.h: 18612: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18lf46k22.h: 18614: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18lf46k22.h: 18616: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18lf46k22.h: 18618: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18lf46k22.h: 18620: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18lf46k22.h: 18622: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18lf46k22.h: 18624: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18lf46k22.h: 18626: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18lf46k22.h: 18628: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18lf46k22.h: 18630: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18lf46k22.h: 18632: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18lf46k22.h: 18634: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18lf46k22.h: 18636: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18lf46k22.h: 18638: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18lf46k22.h: 18640: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18lf46k22.h: 18642: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18lf46k22.h: 18644: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18lf46k22.h: 18646: extern volatile __bit P3B @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18lf46k22.h: 18648: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18lf46k22.h: 18650: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18lf46k22.h: 18652: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18lf46k22.h: 18654: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18lf46k22.h: 18656: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18lf46k22.h: 18658: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18lf46k22.h: 18660: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18lf46k22.h: 18662: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18lf46k22.h: 18664: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18lf46k22.h: 18666: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18lf46k22.h: 18668: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18lf46k22.h: 18670: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18lf46k22.h: 18672: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18lf46k22.h: 18674: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18lf46k22.h: 18676: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18lf46k22.h: 18678: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18lf46k22.h: 18680: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18lf46k22.h: 18682: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18lf46k22.h: 18684: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 18686: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18lf46k22.h: 18688: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18lf46k22.h: 18690: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18lf46k22.h: 18692: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18lf46k22.h: 18694: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18lf46k22.h: 18696: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18lf46k22.h: 18698: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18lf46k22.h: 18700: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18lf46k22.h: 18702: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18lf46k22.h: 18704: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18lf46k22.h: 18706: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18lf46k22.h: 18708: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18lf46k22.h: 18710: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18lf46k22.h: 18712: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18lf46k22.h: 18714: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18lf46k22.h: 18716: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18lf46k22.h: 18718: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18lf46k22.h: 18720: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18lf46k22.h: 18722: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18lf46k22.h: 18724: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18lf46k22.h: 18726: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18lf46k22.h: 18728: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18lf46k22.h: 18730: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18lf46k22.h: 18732: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18lf46k22.h: 18734: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18lf46k22.h: 18736: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18lf46k22.h: 18738: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18lf46k22.h: 18740: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18lf46k22.h: 18742: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18lf46k22.h: 18744: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18lf46k22.h: 18746: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18lf46k22.h: 18748: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18lf46k22.h: 18750: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18lf46k22.h: 18752: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18lf46k22.h: 18754: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18lf46k22.h: 18756: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18lf46k22.h: 18758: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18lf46k22.h: 18760: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18lf46k22.h: 18762: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18lf46k22.h: 18764: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18lf46k22.h: 18766: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18lf46k22.h: 18768: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18lf46k22.h: 18770: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18lf46k22.h: 18772: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18lf46k22.h: 18774: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18lf46k22.h: 18776: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18lf46k22.h: 18778: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18lf46k22.h: 18780: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18lf46k22.h: 18782: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18lf46k22.h: 18784: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18lf46k22.h: 18786: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18lf46k22.h: 18788: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18lf46k22.h: 18790: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18lf46k22.h: 18792: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18lf46k22.h: 18794: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18lf46k22.h: 18796: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18lf46k22.h: 18798: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18lf46k22.h: 18800: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18lf46k22.h: 18802: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18lf46k22.h: 18804: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18lf46k22.h: 18806: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18lf46k22.h: 18808: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18lf46k22.h: 18810: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18lf46k22.h: 18812: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18lf46k22.h: 18814: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18lf46k22.h: 18816: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18lf46k22.h: 18818: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18lf46k22.h: 18820: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18lf46k22.h: 18822: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18lf46k22.h: 18824: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18lf46k22.h: 18826: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 18828: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18lf46k22.h: 18830: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18832: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18lf46k22.h: 18834: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18lf46k22.h: 18836: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18lf46k22.h: 18838: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18lf46k22.h: 18840: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18lf46k22.h: 18842: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18lf46k22.h: 18844: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18846: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18lf46k22.h: 18848: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18lf46k22.h: 18850: extern volatile __bit RX2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18lf46k22.h: 18852: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18lf46k22.h: 18854: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18lf46k22.h: 18856: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18lf46k22.h: 18858: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18lf46k22.h: 18860: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18lf46k22.h: 18862: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18lf46k22.h: 18864: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18lf46k22.h: 18866: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18lf46k22.h: 18868: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18lf46k22.h: 18870: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18lf46k22.h: 18872: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18lf46k22.h: 18874: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18lf46k22.h: 18876: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18lf46k22.h: 18878: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18880: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18882: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 18884: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18lf46k22.h: 18886: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18lf46k22.h: 18888: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18lf46k22.h: 18890: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18lf46k22.h: 18892: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18lf46k22.h: 18894: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18lf46k22.h: 18896: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18lf46k22.h: 18898: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18lf46k22.h: 18900: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18lf46k22.h: 18902: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18lf46k22.h: 18904: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18lf46k22.h: 18906: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18lf46k22.h: 18908: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18lf46k22.h: 18910: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18lf46k22.h: 18912: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18lf46k22.h: 18914: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18lf46k22.h: 18916: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18lf46k22.h: 18918: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18lf46k22.h: 18920: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18lf46k22.h: 18922: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18lf46k22.h: 18924: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18lf46k22.h: 18926: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18lf46k22.h: 18928: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18lf46k22.h: 18930: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18lf46k22.h: 18932: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18lf46k22.h: 18934: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18lf46k22.h: 18936: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18lf46k22.h: 18938: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18lf46k22.h: 18940: extern volatile __bit SLRD @ (((unsigned) &SLRCON)*8) + 3;
[; ;pic18lf46k22.h: 18942: extern volatile __bit SLRE @ (((unsigned) &SLRCON)*8) + 4;
[; ;pic18lf46k22.h: 18944: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18lf46k22.h: 18946: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18lf46k22.h: 18948: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18lf46k22.h: 18950: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18lf46k22.h: 18952: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18lf46k22.h: 18954: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18lf46k22.h: 18956: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18lf46k22.h: 18958: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18lf46k22.h: 18960: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18lf46k22.h: 18962: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18lf46k22.h: 18964: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18lf46k22.h: 18966: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18lf46k22.h: 18968: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18lf46k22.h: 18970: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18lf46k22.h: 18972: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18lf46k22.h: 18974: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18lf46k22.h: 18976: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18lf46k22.h: 18978: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18lf46k22.h: 18980: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18lf46k22.h: 18982: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18lf46k22.h: 18984: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18lf46k22.h: 18986: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18lf46k22.h: 18988: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18lf46k22.h: 18990: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18lf46k22.h: 18992: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 18994: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18lf46k22.h: 18996: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18lf46k22.h: 18998: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18lf46k22.h: 19000: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18lf46k22.h: 19002: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18lf46k22.h: 19004: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18lf46k22.h: 19006: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18lf46k22.h: 19008: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18lf46k22.h: 19010: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18lf46k22.h: 19012: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18lf46k22.h: 19014: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18lf46k22.h: 19016: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18lf46k22.h: 19018: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18lf46k22.h: 19020: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 19022: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 19024: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18lf46k22.h: 19026: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18lf46k22.h: 19028: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18lf46k22.h: 19030: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18lf46k22.h: 19032: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18lf46k22.h: 19034: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18lf46k22.h: 19036: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18lf46k22.h: 19038: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18lf46k22.h: 19040: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18lf46k22.h: 19042: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18lf46k22.h: 19044: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18lf46k22.h: 19046: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18lf46k22.h: 19048: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18lf46k22.h: 19050: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18lf46k22.h: 19052: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18lf46k22.h: 19054: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18lf46k22.h: 19056: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18lf46k22.h: 19058: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18lf46k22.h: 19060: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18lf46k22.h: 19062: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18lf46k22.h: 19064: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18lf46k22.h: 19066: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18lf46k22.h: 19068: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18lf46k22.h: 19070: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18lf46k22.h: 19072: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18lf46k22.h: 19074: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18lf46k22.h: 19076: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18lf46k22.h: 19078: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18lf46k22.h: 19080: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18lf46k22.h: 19082: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18lf46k22.h: 19084: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18lf46k22.h: 19086: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18lf46k22.h: 19088: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18lf46k22.h: 19090: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18lf46k22.h: 19092: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18lf46k22.h: 19094: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18lf46k22.h: 19096: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18lf46k22.h: 19098: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18lf46k22.h: 19100: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18lf46k22.h: 19102: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18lf46k22.h: 19104: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18lf46k22.h: 19106: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18lf46k22.h: 19108: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18lf46k22.h: 19110: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18lf46k22.h: 19112: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18lf46k22.h: 19114: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18lf46k22.h: 19116: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18lf46k22.h: 19118: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18lf46k22.h: 19120: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18lf46k22.h: 19122: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18lf46k22.h: 19124: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18lf46k22.h: 19126: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18lf46k22.h: 19128: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18lf46k22.h: 19130: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18lf46k22.h: 19132: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18lf46k22.h: 19134: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18lf46k22.h: 19136: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18lf46k22.h: 19138: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18lf46k22.h: 19140: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18lf46k22.h: 19142: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18lf46k22.h: 19144: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18lf46k22.h: 19146: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18lf46k22.h: 19148: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18lf46k22.h: 19150: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18lf46k22.h: 19152: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18lf46k22.h: 19154: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18lf46k22.h: 19156: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18lf46k22.h: 19158: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18lf46k22.h: 19160: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18lf46k22.h: 19162: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18lf46k22.h: 19164: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18lf46k22.h: 19166: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18lf46k22.h: 19168: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18lf46k22.h: 19170: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18lf46k22.h: 19172: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18lf46k22.h: 19174: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18lf46k22.h: 19176: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18lf46k22.h: 19178: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18lf46k22.h: 19180: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18lf46k22.h: 19182: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18lf46k22.h: 19184: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18lf46k22.h: 19186: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18lf46k22.h: 19188: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18lf46k22.h: 19190: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18lf46k22.h: 19192: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18lf46k22.h: 19194: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18lf46k22.h: 19196: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18lf46k22.h: 19198: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18lf46k22.h: 19200: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18lf46k22.h: 19202: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18lf46k22.h: 19204: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18lf46k22.h: 19206: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18lf46k22.h: 19208: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18lf46k22.h: 19210: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18lf46k22.h: 19212: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18lf46k22.h: 19214: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18lf46k22.h: 19216: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18lf46k22.h: 19218: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18lf46k22.h: 19220: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18lf46k22.h: 19222: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18lf46k22.h: 19224: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18lf46k22.h: 19226: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18lf46k22.h: 19228: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18lf46k22.h: 19230: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18lf46k22.h: 19232: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18lf46k22.h: 19234: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18lf46k22.h: 19236: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18lf46k22.h: 19238: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18lf46k22.h: 19240: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18lf46k22.h: 19242: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18lf46k22.h: 19244: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18lf46k22.h: 19246: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18lf46k22.h: 19248: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18lf46k22.h: 19250: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18lf46k22.h: 19252: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18lf46k22.h: 19254: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18lf46k22.h: 19256: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18lf46k22.h: 19258: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18lf46k22.h: 19260: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18lf46k22.h: 19262: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18lf46k22.h: 19264: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18lf46k22.h: 19266: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18lf46k22.h: 19268: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18lf46k22.h: 19270: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18lf46k22.h: 19272: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18lf46k22.h: 19274: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18lf46k22.h: 19276: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18lf46k22.h: 19278: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18lf46k22.h: 19280: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18lf46k22.h: 19282: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18lf46k22.h: 19284: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18lf46k22.h: 19286: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18lf46k22.h: 19288: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18lf46k22.h: 19290: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18lf46k22.h: 19292: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18lf46k22.h: 19294: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18lf46k22.h: 19296: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18lf46k22.h: 19298: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18lf46k22.h: 19300: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18lf46k22.h: 19302: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18lf46k22.h: 19304: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18lf46k22.h: 19306: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18lf46k22.h: 19308: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18lf46k22.h: 19310: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18lf46k22.h: 19312: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18lf46k22.h: 19314: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18lf46k22.h: 19316: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18lf46k22.h: 19318: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18lf46k22.h: 19320: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18lf46k22.h: 19322: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18lf46k22.h: 19324: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18lf46k22.h: 19326: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18lf46k22.h: 19328: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18lf46k22.h: 19330: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18lf46k22.h: 19332: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18lf46k22.h: 19334: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18lf46k22.h: 19336: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18lf46k22.h: 19338: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18lf46k22.h: 19340: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18lf46k22.h: 19342: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18lf46k22.h: 19344: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18lf46k22.h: 19346: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18lf46k22.h: 19348: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18lf46k22.h: 19350: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18lf46k22.h: 19352: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18lf46k22.h: 19354: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18lf46k22.h: 19356: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18lf46k22.h: 19358: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18lf46k22.h: 19360: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18lf46k22.h: 19362: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18lf46k22.h: 19364: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18lf46k22.h: 19366: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18lf46k22.h: 19368: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18lf46k22.h: 19370: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18lf46k22.h: 19372: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18lf46k22.h: 19374: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18lf46k22.h: 19376: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18lf46k22.h: 19378: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18lf46k22.h: 19380: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18lf46k22.h: 19382: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18lf46k22.h: 19384: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18lf46k22.h: 19386: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18lf46k22.h: 19388: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18lf46k22.h: 19390: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18lf46k22.h: 19392: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18lf46k22.h: 19394: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18lf46k22.h: 19396: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18lf46k22.h: 19398: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18lf46k22.h: 19400: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18lf46k22.h: 19402: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18lf46k22.h: 19404: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18lf46k22.h: 19406: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18lf46k22.h: 19408: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18lf46k22.h: 19410: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18lf46k22.h: 19412: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18lf46k22.h: 19414: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18lf46k22.h: 19416: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18lf46k22.h: 19418: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18lf46k22.h: 19420: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18lf46k22.h: 19422: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18lf46k22.h: 19424: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18lf46k22.h: 19426: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18lf46k22.h: 19428: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18lf46k22.h: 19430: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18lf46k22.h: 19432: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18lf46k22.h: 19434: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18lf46k22.h: 19436: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18lf46k22.h: 19438: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18lf46k22.h: 19440: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18lf46k22.h: 19442: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18lf46k22.h: 19444: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18lf46k22.h: 19446: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18lf46k22.h: 19448: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18lf46k22.h: 19450: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18lf46k22.h: 19452: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18lf46k22.h: 19454: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18lf46k22.h: 19456: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18lf46k22.h: 19458: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18lf46k22.h: 19460: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18lf46k22.h: 19462: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18lf46k22.h: 19464: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18lf46k22.h: 19466: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18lf46k22.h: 19468: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18lf46k22.h: 19470: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18lf46k22.h: 19472: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18lf46k22.h: 19474: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18lf46k22.h: 19476: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18lf46k22.h: 19478: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18lf46k22.h: 19480: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18lf46k22.h: 19482: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18lf46k22.h: 19484: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18lf46k22.h: 19486: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18lf46k22.h: 19488: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18lf46k22.h: 19490: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18lf46k22.h: 19492: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18lf46k22.h: 19494: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18lf46k22.h: 19496: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18lf46k22.h: 19498: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18lf46k22.h: 19500: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18lf46k22.h: 19502: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18lf46k22.h: 19504: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18lf46k22.h: 19506: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18lf46k22.h: 19508: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18lf46k22.h: 19510: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18lf46k22.h: 19512: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18lf46k22.h: 19514: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18lf46k22.h: 19516: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18lf46k22.h: 19518: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18lf46k22.h: 19520: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18lf46k22.h: 19522: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18lf46k22.h: 19524: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18lf46k22.h: 19526: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18lf46k22.h: 19528: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18lf46k22.h: 19530: extern volatile __bit TX2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18lf46k22.h: 19532: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18lf46k22.h: 19534: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18lf46k22.h: 19536: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18lf46k22.h: 19538: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18lf46k22.h: 19540: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18lf46k22.h: 19542: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18lf46k22.h: 19544: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18lf46k22.h: 19546: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18lf46k22.h: 19548: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18lf46k22.h: 19550: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18lf46k22.h: 19552: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18lf46k22.h: 19554: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18lf46k22.h: 19556: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18lf46k22.h: 19558: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18lf46k22.h: 19560: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18lf46k22.h: 19562: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18lf46k22.h: 19564: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18lf46k22.h: 19566: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18lf46k22.h: 19568: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18lf46k22.h: 19570: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18lf46k22.h: 19572: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18lf46k22.h: 19574: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18lf46k22.h: 19576: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18lf46k22.h: 19578: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18lf46k22.h: 19580: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18lf46k22.h: 19582: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18lf46k22.h: 19584: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18lf46k22.h: 19586: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18lf46k22.h: 19588: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18lf46k22.h: 19590: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18lf46k22.h: 19592: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18lf46k22.h: 19594: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 19596: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf46k22.h: 19598: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18lf46k22.h: 19600: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18lf46k22.h: 19602: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18lf46k22.h: 19604: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18lf46k22.h: 19606: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18lf46k22.h: 19608: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18lf46k22.h: 19610: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18lf46k22.h: 19612: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18lf46k22.h: 19614: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18lf46k22.h: 19616: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18lf46k22.h: 19618: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18lf46k22.h: 19620: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18lf46k22.h: 19622: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18lf46k22.h: 19624: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18lf46k22.h: 19626: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18lf46k22.h: 19628: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18lf46k22.h: 19630: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18lf46k22.h: 19632: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18lf46k22.h: 19634: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18lf46k22.h: 19636: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18lf46k22.h: 19638: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18lf46k22.h: 19640: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 19642: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18lf46k22.h: 19644: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18lf46k22.h: 19646: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18lf46k22.h: 19648: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18lf46k22.h: 19650: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18lf46k22.h: 19652: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18lf46k22.h: 19654: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18lf46k22.h: 19656: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18lf46k22.h: 19658: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 19660: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18lf46k22.h: 19662: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18lf46k22.h: 19664: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18lf46k22.h: 19666: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18lf46k22.h: 19668: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18lf46k22.h: 19670: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18lf46k22.h: 19672: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18lf46k22.h: 19674: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 36: extern char * strcat(char *, const char *);
[; ;string.h: 37: extern char * strcpy(char *, const char *);
[; ;string.h: 38: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 39: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 40: extern char * strdup(const char *);
[; ;string.h: 41: extern char * strtok(char *, const char *);
[; ;string.h: 44: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 45: extern int strcmp(const char *, const char *);
[; ;string.h: 46: extern int stricmp(const char *, const char *);
[; ;string.h: 47: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 48: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 49: extern void * memchr(const void *, int, size_t);
[; ;string.h: 50: extern size_t strcspn(const char *, const char *);
[; ;string.h: 51: extern char * strpbrk(const char *, const char *);
[; ;string.h: 52: extern size_t strspn(const char *, const char *);
[; ;string.h: 53: extern char * strstr(const char *, const char *);
[; ;string.h: 54: extern char * stristr(const char *, const char *);
[; ;string.h: 55: extern char * strerror(int);
[; ;string.h: 56: extern size_t strlen(const char *);
[; ;string.h: 57: extern char * strchr(const char *, int);
[; ;string.h: 58: extern char * strichr(const char *, int);
[; ;string.h: 59: extern char * strrchr(const char *, int);
[; ;string.h: 60: extern char * strrichr(const char *, int);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;parser_private.h: 41: enum
[; ;parser_private.h: 42: {
[; ;parser_private.h: 43: OK_STATUS_IDX = 0x00U,
[; ;parser_private.h: 44: INVALID_PARAM_IDX,
[; ;parser_private.h: 45: ERR_STATUS_IDX,
[; ;parser_private.h: 46: BUSY_STATUS_IDX
[; ;parser_private.h: 47: };
[; ;parser_private.h: 49: enum
[; ;parser_private.h: 50: {
[; ;parser_private.h: 51: OFF_IDX = 0x00U,
[; ;parser_private.h: 52: ON_IDX
[; ;parser_private.h: 53: };
[; ;parser_private.h: 55: enum
[; ;parser_private.h: 56: {
[; ;parser_private.h: 57: STATUS_ERROR = 0xFFU,
[; ;parser_private.h: 58: STATUS_OK = 0x00U
[; ;parser_private.h: 59: };
[; ;parser_private.h: 61: enum
[; ;parser_private.h: 62: {
[; ;parser_private.h: 63: REPLY_OK_STATUS = 0x00U,
[; ;parser_private.h: 64: REPLY_ERR_STATUS,
[; ;parser_private.h: 65: REPLY_EXIT_STATUS,
[; ;parser_private.h: 66: REPLY_CMD_STATUS,
[; ;parser_private.h: 67: REPLY_DO_NOT_REPLY
[; ;parser_private.h: 68: };
[; ;parser_private.h: 72: typedef struct parserCmdInfo_tag
[; ;parser_private.h: 73: {
[; ;parser_private.h: 74: char* pParam1;
[; ;parser_private.h: 75: char* pParam2;
[; ;parser_private.h: 76: char* pParam3;
[; ;parser_private.h: 77: char* pReplyCmd;
[; ;parser_private.h: 78: }parserCmdInfo_t;
[; ;parser.h: 44: typedef union
[; ;parser.h: 45: {
[; ;parser.h: 46: uint32_t value;
[; ;parser.h: 47: uint8_t buffer[4];
[; ;parser.h: 48: } auint32_t;
[; ;parser.h: 51: typedef union
[; ;parser.h: 52: {
[; ;parser.h: 53: uint16_t value;
[; ;parser.h: 54: uint8_t buffer[2];
[; ;parser.h: 55: }auint16_t;
[; ;parser.h: 57: typedef union
[; ;parser.h: 58: {
[; ;parser.h: 59: uint16_t value;
[; ;parser.h: 60: struct
[; ;parser.h: 61: {
[; ;parser.h: 62: unsigned int deveui : 1;
[; ;parser.h: 63: unsigned int appeui : 1;
[; ;parser.h: 64: unsigned int appkey : 1;
[; ;parser.h: 65: unsigned int devaddr : 1;
[; ;parser.h: 66: unsigned int nwkskey : 1;
[; ;parser.h: 67: unsigned int appskey : 1;
[; ;parser.h: 68: unsigned int devmultiaddr : 1;
[; ;parser.h: 69: unsigned int appmultiskey : 1;
[; ;parser.h: 70: unsigned int nwkmultiskey : 1;
[; ;parser.h: 71: } flags;
[; ;parser.h: 72: } parserConfiguredJoinParameters_t;
"75 parser/parser.h
[v _aParserData `uc ~T0 @X0 -> 530 `ui e ]
[; ;parser.h: 75: uint8_t aParserData[530U];
[; ;parser.h: 77: void Parser_Init(void);
[; ;parser.h: 78: void Parser_Main(void);
[; ;parser.h: 80: void Parser_GetSwVersion(uint8_t* pBuffData);
[; ;parser.h: 82: uint8_t Parser_GetConfiguredJoinParameters();
[; ;parser.h: 83: void Parser_SetConfiguredJoinParameters(uint8_t val);
[; ;parser_utils.h: 47: bool Validate_HexValue(void* pValue);
[; ;parser_utils.h: 49: uint8_t Parser_HexAsciiToInt(uint16_t hexAsciiLen, char* pInHexAscii, uint8_t* pOutInt);
[; ;parser_utils.h: 51: void Parser_IntArrayToHexAscii(uint8_t arrayLen, uint8_t* pInArray, uint8_t* pOutHexAscii);
[; ;parser_utils.h: 52: bool Validate_Uint8DecAsciiValue(void* pValue, uint8_t* pDecValue);
[; ;parser_utils.h: 53: bool Validate_UintDecAsciiValue(void* pValue, uint8_t DigitsNb, uint32_t maxValue);
[; ;parser_utils.h: 54: uint8_t Validate_OnOffAsciiValue(void* pValue);
[; ;parser_utils.h: 55: uint8_t Validate_Str1Str2AsciiValue(void* pValue, void* pStr1, void* pStr2);
[; ;parser_utils.h: 56: int8_t Pin_Index(char* pinName);
[; ;parser_tsp.h: 41: void Parser_RxClearBuffer(void);
[; ;parser_tsp.h: 42: void Parser_RxAddChar(uint8_t rxChar);
[; ;parser_tsp.h: 43: bool Parser_IsProcessingAllowed (void);
[; ;parser_tsp.h: 45: uint8_t Parser_TxChar(void);
[; ;parser_tsp.h: 46: uint8_t Parser_HasCharToTransmit(void);
[; ;parser_tsp.h: 48: void Parser_TxAddReply(char* pReplyStr, uint16_t replyStrLen);
[; ;system_low_power.h: 44: typedef void (*exitFromSleepCb_t)(void);
[; ;system_low_power.h: 46: typedef enum
[; ;system_low_power.h: 47: {
[; ;system_low_power.h: 50: SLEEP_OFF = 0,
[; ;system_low_power.h: 53: SLEEP_TRANSITION_TO_OFF ,
[; ;system_low_power.h: 55: SLEEP_ON ,
[; ;system_low_power.h: 56: } SysSleepState_t;
[; ;system_low_power.h: 58: typedef union
[; ;system_low_power.h: 59: {
[; ;system_low_power.h: 60: uint32_t value;
[; ;system_low_power.h: 61: struct
[; ;system_low_power.h: 62: {
[; ;system_low_power.h: 63: uint16_t low16bits;
[; ;system_low_power.h: 64: uint16_t high16bits;
[; ;system_low_power.h: 65: };
[; ;system_low_power.h: 66: uint8_t byte[4];
[; ;system_low_power.h: 67: struct
[; ;system_low_power.h: 68: {
[; ;system_low_power.h: 69: unsigned bit0 :1;
[; ;system_low_power.h: 70: unsigned bit1 :1;
[; ;system_low_power.h: 71: unsigned bit2 :1;
[; ;system_low_power.h: 72: unsigned bit3 :1;
[; ;system_low_power.h: 73: unsigned bit4 :1;
[; ;system_low_power.h: 74: unsigned bit5 :1;
[; ;system_low_power.h: 75: unsigned bit6 :1;
[; ;system_low_power.h: 76: unsigned bit7 :1;
[; ;system_low_power.h: 77: unsigned bit8 :1;
[; ;system_low_power.h: 78: unsigned bit9 :1;
[; ;system_low_power.h: 79: unsigned bit10 :1;
[; ;system_low_power.h: 80: unsigned bit11 :1;
[; ;system_low_power.h: 81: unsigned bit12 :1;
[; ;system_low_power.h: 82: unsigned bit13 :1;
[; ;system_low_power.h: 83: unsigned bit14 :1;
[; ;system_low_power.h: 84: unsigned bit15 :1;
[; ;system_low_power.h: 85: unsigned bit16 :1;
[; ;system_low_power.h: 86: unsigned bit17 :1;
[; ;system_low_power.h: 87: unsigned bit18 :1;
[; ;system_low_power.h: 88: unsigned bit19 :1;
[; ;system_low_power.h: 89: unsigned bit20 :1;
[; ;system_low_power.h: 90: unsigned bit21 :1;
[; ;system_low_power.h: 91: unsigned bit22 :1;
[; ;system_low_power.h: 92: unsigned bit23 :1;
[; ;system_low_power.h: 93: unsigned bit24 :1;
[; ;system_low_power.h: 94: unsigned bit25 :1;
[; ;system_low_power.h: 95: unsigned bit26 :1;
[; ;system_low_power.h: 96: unsigned bit27 :1;
[; ;system_low_power.h: 97: unsigned bit28 :1;
[; ;system_low_power.h: 98: unsigned bit29 :1;
[; ;system_low_power.h: 99: unsigned bit30 :1;
[; ;system_low_power.h: 100: unsigned bit31 :1;
[; ;system_low_power.h: 101: };
[; ;system_low_power.h: 102: } parse32bit_t;
[; ;system_low_power.h: 105: void SysSleepInit(exitFromSleepCb_t exitFromSleepCb);
[; ;system_low_power.h: 106: void SysSleepStart(uint32_t ms);
[; ;system_low_power.h: 107: void SysGoToSleep(void);
[; ;system_low_power.h: 108: SysSleepState_t SysGetGoToSleepState(void);
[; ;system_low_power.h: 109: void SysSetGoToSleepState(SysSleepState_t sleepState);
[; ;system_low_power.h: 110: void SysExitFromSleep(void);
[; ;system_low_power.h: 111: void EUSART1WakeUp(void);
[; ;system_low_power.h: 112: void SysValidateAutobaud(void);
[; ;pin_manager.h: 494: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 506: void PIN_MANAGER_IOC(void);
[; ;pin_manager.h: 519: void IOCB4_ISR(void);
[; ;pin_manager.h: 542: void IOCB4_SetInterruptHandler(void (*InterruptHandler)(void));
[; ;pin_manager.h: 566: extern void (*IOCB4_InterruptHandler)(void);
[; ;pin_manager.h: 590: void IOCB4_DefaultInterruptHandler(void);
[; ;pin_manager.h: 603: void IOCB5_ISR(void);
[; ;pin_manager.h: 626: void IOCB5_SetInterruptHandler(void (*InterruptHandler)(void));
[; ;pin_manager.h: 650: extern void (*IOCB5_InterruptHandler)(void);
[; ;pin_manager.h: 674: void IOCB5_DefaultInterruptHandler(void);
[; ;interrupt_manager.h: 113: void interrupt INTERRUPT_InterruptManager(void);
[; ;interrupt_manager.h: 125: void INTERRUPT_Initialize (void);
[; ;ext_int.h: 562: void EXT_INT_Initialize(void);
[; ;ext_int.h: 584: void INT1_ISR(void);
[; ;ext_int.h: 608: void INT1_CallBack(void);
[; ;ext_int.h: 631: void INT1_SetInterruptHandler(void (*InterruptHandler)(void));
[; ;ext_int.h: 655: extern void (*INT1_InterruptHandler)(void);
[; ;ext_int.h: 679: void INT1_DefaultInterruptHandler(void);
[; ;ext_int.h: 697: void INT2_ISR(void);
[; ;ext_int.h: 721: void INT2_CallBack(void);
[; ;ext_int.h: 744: void INT2_SetInterruptHandler(void (*InterruptHandler)(void));
[; ;ext_int.h: 768: extern void (*INT2_InterruptHandler)(void);
[; ;ext_int.h: 792: void INT2_DefaultInterruptHandler(void);
[; ;ext_int.h: 810: void INT0_ISR(void);
[; ;ext_int.h: 834: void INT0_CallBack(void);
[; ;ext_int.h: 857: void INT0_SetInterruptHandler(void (*InterruptHandler)(void));
[; ;ext_int.h: 881: extern void (*INT0_InterruptHandler)(void);
[; ;ext_int.h: 905: void INT0_DefaultInterruptHandler(void);
[; ;fvr.h: 92: void FVR_Initialize(void);
[; ;fvr.h: 126: bool FVR_IsOutputReady(void);
[; ;stddef.h: 6: typedef int ptrdiff_t;
[; ;spi2.h: 116: void SPI2_Initialize(void);
[; ;spi2.h: 151: uint8_t SPI2_Exchange8bit(uint8_t data);
[; ;spi2.h: 191: uint8_t SPI2_Exchange8bitBuffer(uint8_t *dataIn, uint8_t bufLen, uint8_t *dataOut);
[; ;spi2.h: 214: bool SPI2_IsBufferFull(void);
[; ;spi2.h: 239: bool SPI2_HasWriteCollisionOccured(void);
[; ;spi2.h: 263: void SPI2_ClearWriteCollisionStatus(void);
[; ;adc.h: 71: typedef uint16_t adc_result_t;
[; ;adc.h: 76: typedef struct
[; ;adc.h: 77: {
[; ;adc.h: 78: adc_result_t adcResult1;
[; ;adc.h: 79: adc_result_t adcResult2;
[; ;adc.h: 80: } adc_sync_double_result_t;
[; ;adc.h: 94: typedef enum
[; ;adc.h: 95: {
[; ;adc.h: 96: channel_CTMU = 0x1D,
[; ;adc.h: 97: channel_DAC = 0x1E,
[; ;adc.h: 98: channel_FVRBuf2 = 0x1F
[; ;adc.h: 99: } adc_channel_t;
[; ;adc.h: 134: void ADC_Initialize(void);
[; ;adc.h: 164: void ADC_SelectChannel(adc_channel_t channel);
[; ;adc.h: 191: void ADC_StartConversion();
[; ;adc.h: 223: bool ADC_IsConversionDone();
[; ;adc.h: 256: adc_result_t ADC_GetConversionResult(void);
[; ;adc.h: 286: adc_result_t ADC_GetConversion(adc_channel_t channel);
[; ;i2c1.h: 83: typedef enum
[; ;i2c1.h: 84: {
[; ;i2c1.h: 85: I2C1_MESSAGE_COMPLETE,
[; ;i2c1.h: 86: I2C1_MESSAGE_FAIL,
[; ;i2c1.h: 87: I2C1_MESSAGE_PENDING,
[; ;i2c1.h: 88: I2C1_STUCK_START,
[; ;i2c1.h: 89: I2C1_MESSAGE_ADDRESS_NO_ACK,
[; ;i2c1.h: 90: I2C1_DATA_NO_ACK,
[; ;i2c1.h: 91: I2C1_LOST_STATE
[; ;i2c1.h: 92: } I2C1_MESSAGE_STATUS;
[; ;i2c1.h: 108: typedef struct
[; ;i2c1.h: 109: {
[; ;i2c1.h: 110: uint16_t address;
[; ;i2c1.h: 113: uint8_t length;
[; ;i2c1.h: 114: uint8_t *pbuffer;
[; ;i2c1.h: 115: } I2C1_TRANSACTION_REQUEST_BLOCK;
[; ;i2c1.h: 220: void I2C1_Initialize(void);
[; ;i2c1.h: 259: void I2C1_MasterWrite(
[; ;i2c1.h: 260: uint8_t *pdata,
[; ;i2c1.h: 261: uint8_t length,
[; ;i2c1.h: 262: uint16_t address,
[; ;i2c1.h: 263: I2C1_MESSAGE_STATUS *pstatus);
[; ;i2c1.h: 406: void I2C1_MasterRead(
[; ;i2c1.h: 407: uint8_t *pdata,
[; ;i2c1.h: 408: uint8_t length,
[; ;i2c1.h: 409: uint16_t address,
[; ;i2c1.h: 410: I2C1_MESSAGE_STATUS *pstatus);
[; ;i2c1.h: 516: void I2C1_MasterTRBInsert(
[; ;i2c1.h: 517: uint8_t count,
[; ;i2c1.h: 518: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb_list,
[; ;i2c1.h: 519: I2C1_MESSAGE_STATUS *pflag);
[; ;i2c1.h: 560: void I2C1_MasterReadTRBBuild(
[; ;i2c1.h: 561: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c1.h: 562: uint8_t *pdata,
[; ;i2c1.h: 563: uint8_t length,
[; ;i2c1.h: 564: uint16_t address);
[; ;i2c1.h: 605: void I2C1_MasterWriteTRBBuild(
[; ;i2c1.h: 606: I2C1_TRANSACTION_REQUEST_BLOCK *ptrb,
[; ;i2c1.h: 607: uint8_t *pdata,
[; ;i2c1.h: 608: uint8_t length,
[; ;i2c1.h: 609: uint16_t address);
[; ;i2c1.h: 647: bool I2C1_MasterQueueIsEmpty(void);
[; ;i2c1.h: 685: bool I2C1_MasterQueueIsFull(void);
[; ;i2c1.h: 686: void I2C1_BusCollisionISR( void );
[; ;i2c1.h: 687: void I2C1_ISR ( void );
[; ;memory.h: 98: uint8_t FLASH_ReadByte(uint32_t flashAddr);
[; ;memory.h: 124: uint16_t FLASH_ReadWord(uint32_t flashAddr);
[; ;memory.h: 156: void FLASH_WriteByte(uint32_t flashAddr, uint8_t *flashRdBufPtr, uint8_t byte);
[; ;memory.h: 192: int8_t FLASH_WriteBlock(uint32_t writeAddr, uint8_t *flashWrBufPtr);
[; ;memory.h: 217: void FLASH_EraseBlock(uint32_t baseAddr);
[; ;memory.h: 248: void DATAEE_WriteByte(uint16_t bAdd, uint8_t bData);
[; ;memory.h: 274: uint8_t DATAEE_ReadByte(uint16_t bAdd);
[; ;eusart1.h: 72: typedef enum
[; ;eusart1.h: 73: {
[; ;eusart1.h: 74: UART_NORMAL,
[; ;eusart1.h: 75: UART_SLEEP,
[; ;eusart1.h: 76: UART_WUE_WAKE,
[; ;eusart1.h: 77: UART_WAIT_FOR_AUTOBAUD,
[; ;eusart1.h: 78: UART_CHECK_AUTOBAUD,
[; ;eusart1.h: 79: } UARTOperationState_t;
[; ;eusart1.h: 84: extern volatile uint8_t eusart1TxBufferRemaining;
[; ;eusart1.h: 85: extern volatile uint8_t eusart1RxCount;
[; ;eusart1.h: 113: void EUSART1_Initialize(void);
[; ;eusart1.h: 162: uint8_t EUSART1_Read(void);
[; ;eusart1.h: 187: void EUSART1_Write(uint8_t txData);
[; ;eusart1.h: 208: void EUSART1_Transmit_ISR(void);
[; ;eusart1.h: 229: void EUSART1_Receive_ISR(void);
[; ;eusart1.h: 232: UARTOperationState_t EUSART1_GetOperationState(void);
[; ;eusart1.h: 233: void EUSART1_SetOperationState(UARTOperationState_t newState);
[; ;eusart1.h: 234: void EUSART1_ResetOperationState(void);
[; ;eusart1.h: 235: void EUSART1_PrepareForSleep(void);
[; ;eusart1.h: 236: void EUSART1_StartABD(void);
[; ;eusart1.h: 237: uint8_t EUSART1_CheckAutobaud(void);
[; ;eusart1.h: 238: uint8_t EUSART1_ABDFailed(void);
[; ;eusart1.h: 239: void EUSART1_RestoreBaudrate(void);
"51 parser/../mcc_generated_files/LoRaWAN/tmr_lora_addons.h
[v _timerOverflow `Vuc ~T0 @X0 1 e ]
[; ;tmr_lora_addons.h: 51: volatile uint8_t timerOverflow;
"52
[v _ticksToScheduledInterrupt `Vul ~T0 @X0 1 e ]
[; ;tmr_lora_addons.h: 52: volatile uint32_t ticksToScheduledInterrupt;
"53
[v _reloadVal `Vul ~T0 @X0 1 e ]
[; ;tmr_lora_addons.h: 53: volatile uint32_t reloadVal;
"54
[v _ticksAdded `Vul ~T0 @X0 1 e ]
[; ;tmr_lora_addons.h: 54: volatile uint32_t ticksAdded;
[; ;tmr_lora_addons.h: 56: void TMR_ISR_lora(void);
[; ;tmr_lora_addons.h: 57: void TMR_ISR_Lora_Init(void);
[; ;lorawan_init.h: 47: void LORAWAN_PlatformInit(void);
[; ;lorawan.h: 62: typedef enum
[; ;lorawan.h: 63: {
[; ;lorawan.h: 64: OK = 0,
[; ;lorawan.h: 65: NETWORK_NOT_JOINED ,
[; ;lorawan.h: 66: MAC_STATE_NOT_READY_FOR_TRANSMISSION ,
[; ;lorawan.h: 67: INVALID_PARAMETER ,
[; ;lorawan.h: 68: KEYS_NOT_INITIALIZED ,
[; ;lorawan.h: 69: SILENT_IMMEDIATELY_ACTIVE ,
[; ;lorawan.h: 70: FRAME_COUNTER_ERROR_REJOIN_NEEDED ,
[; ;lorawan.h: 71: INVALID_BUFFER_LENGTH ,
[; ;lorawan.h: 72: MAC_PAUSED ,
[; ;lorawan.h: 73: NO_CHANNELS_FOUND ,
[; ;lorawan.h: 74: MAC_CMD_SENT ,
[; ;lorawan.h: 75: INVALID_CLASS ,
[; ;lorawan.h: 76: MCAST_PARAM_ERROR ,
[; ;lorawan.h: 77: MCAST_MSG_ERROR ,
[; ;lorawan.h: 78: } LorawanError_t;
[; ;lorawan.h: 80: typedef enum
[; ;lorawan.h: 81: {
[; ;lorawan.h: 82: MAC_NOT_OK = 0,
[; ;lorawan.h: 83: MAC_OK,
[; ;lorawan.h: 84: RADIO_NOT_OK,
[; ;lorawan.h: 85: RADIO_OK,
[; ;lorawan.h: 86: INVALID_BUFFER_LEN,
[; ;lorawan.h: 87: MAC_REJOIN_NEEDED,
[; ;lorawan.h: 88: MCAST_RE_KEYING_NEEDED,
[; ;lorawan.h: 90: } OpStatus_t;
[; ;lorawan.h: 92: typedef enum
[; ;lorawan.h: 93: {
[; ;lorawan.h: 94: OTAA = 0,
[; ;lorawan.h: 95: ABP
[; ;lorawan.h: 96: } ActivationType_t;
[; ;lorawan.h: 98: typedef enum
[; ;lorawan.h: 99: {
[; ;lorawan.h: 100: UNCNF = 0,
[; ;lorawan.h: 101: CNF
[; ;lorawan.h: 102: } TransmissionType_t;
[; ;lorawan.h: 104: typedef enum
[; ;lorawan.h: 105: {
[; ;lorawan.h: 106: ISM_EU868,
[; ;lorawan.h: 107: ISM_EU433
[; ;lorawan.h: 108: } IsmBand_t;
[; ;lorawan.h: 110: typedef enum
[; ;lorawan.h: 111: {
[; ;lorawan.h: 112: CLASS_A = 0,
[; ;lorawan.h: 113: CLASS_B,
[; ;lorawan.h: 114: CLASS_C,
[; ;lorawan.h: 115: } LoRaClass_t;
[; ;lorawan.h: 117: typedef union
[; ;lorawan.h: 118: {
[; ;lorawan.h: 119: uint32_t value;
[; ;lorawan.h: 120: struct
[; ;lorawan.h: 121: {
[; ;lorawan.h: 122: unsigned macState :4;
[; ;lorawan.h: 123: unsigned networkJoined :1;
[; ;lorawan.h: 124: unsigned automaticReply :1;
[; ;lorawan.h: 125: unsigned adr :1;
[; ;lorawan.h: 126: unsigned silentImmediately :1;
[; ;lorawan.h: 127: unsigned macPause :1;
[; ;lorawan.h: 128: unsigned rxDone :1;
[; ;lorawan.h: 129: unsigned linkCheck :1;
[; ;lorawan.h: 130: unsigned channelsModified :1;
[; ;lorawan.h: 131: unsigned txPowerModified :1;
[; ;lorawan.h: 132: unsigned nbRepModified :1;
[; ;lorawan.h: 133: unsigned prescalerModified :1;
[; ;lorawan.h: 134: unsigned secondReceiveWindowModified :1;
[; ;lorawan.h: 135: unsigned rxTimingSetup :1;
[; ;lorawan.h: 136: unsigned rejoinNeeded :1;
[; ;lorawan.h: 137: unsigned mcastEnable :1;
[; ;lorawan.h: 138: };
[; ;lorawan.h: 139: } LorawanStatus_t;
[; ;lorawan.h: 143: typedef struct
[; ;lorawan.h: 144: {
[; ;lorawan.h: 145: void (*RxAppData)(uint8_t* pData, uint8_t dataLength, OpStatus_t status);
[; ;lorawan.h: 146: void (*RxJoinResponse)(bool status);
[; ;lorawan.h: 147: } RxAppData_t;
[; ;lorawan.h: 149: typedef void (*RxAppDataCb_t)(uint8_t* pData, uint8_t dataLength, OpStatus_t status);
[; ;lorawan.h: 150: typedef void (*RxJoinResponseCb_t)(bool status);
[; ;lorawan.h: 167: void LORAWAN_Init(RxAppDataCb_t RxPayload, RxJoinResponseCb_t RxJoinResponse);
[; ;lorawan.h: 182: LorawanError_t LORAWAN_Join(ActivationType_t activationTypeNew);
[; ;lorawan.h: 202: LorawanError_t LORAWAN_Send (TransmissionType_t confirmed, uint8_t port, void *buffer, uint8_t bufferLength);
[; ;lorawan.h: 217: LorawanError_t LORAWAN_SetMcast(bool status);
[; ;lorawan.h: 233: bool LORAWAN_GetMcast(void);
[; ;lorawan.h: 248: void LORAWAN_SetMcastDeviceAddress (uint32_t mcastDeviceAddressNew);
[; ;lorawan.h: 263: uint32_t LORAWAN_GetMcastDeviceAddress (void);
[; ;lorawan.h: 278: void LORAWAN_SetMcastNetworkSessionKey (uint8_t *mcastNetworkSessionKeyNew);
[; ;lorawan.h: 293: void LORAWAN_GetMcastNetworkSessionKey (uint8_t *mcastNetworkSessionKey);
[; ;lorawan.h: 308: void LORAWAN_SetMcastApplicationSessionKey (uint8_t *mcastApplicationSessionKeyNew);
[; ;lorawan.h: 323: void LORAWAN_GetMcastApplicationSessionKey (uint8_t *mcastApplicationSessionKey);
[; ;lorawan.h: 340: void LORAWAN_SetDeviceEui (uint8_t *deviceEuiNew);
[; ;lorawan.h: 356: void LORAWAN_GetDeviceEui (uint8_t *deviceEui);
[; ;lorawan.h: 372: void LORAWAN_SetApplicationEui (uint8_t *applicationEuiNew);
[; ;lorawan.h: 389: void LORAWAN_GetApplicationEui (uint8_t *applicationEui);
[; ;lorawan.h: 405: void LORAWAN_SetDeviceAddress (uint32_t deviceAddressNew);
[; ;lorawan.h: 421: uint32_t LORAWAN_GetDeviceAddress (void);
[; ;lorawan.h: 435: void LORAWAN_SetClass (LoRaClass_t deviceClass);
[; ;lorawan.h: 449: LoRaClass_t LORAWAN_GetClass (void);
[; ;lorawan.h: 463: void LORAWAN_SetMcastDownCounter(uint32_t newCnt);
[; ;lorawan.h: 477: uint32_t LORAWAN_GetMcastDownCounter();
[; ;lorawan.h: 494: void LORAWAN_SetNetworkSessionKey (uint8_t *networkSessionKeyNew);
[; ;lorawan.h: 511: void LORAWAN_GetNetworkSessionKey (uint8_t *networkSessionKey);
[; ;lorawan.h: 529: void LORAWAN_SetApplicationSessionKey (uint8_t *applicationSessionKeyNew);
[; ;lorawan.h: 547: void LORAWAN_GetApplicationSessionKey (uint8_t *applicationSessionKey);
[; ;lorawan.h: 563: void LORAWAN_SetApplicationKey (uint8_t *applicationKeyNew);
[; ;lorawan.h: 579: void LORAWAN_GetApplicationKey (uint8_t *applicationKey);
[; ;lorawan.h: 597: void LORAWAN_SetAdr (bool status);
[; ;lorawan.h: 618: bool LORAWAN_GetAdr (void);
[; ;lorawan.h: 636: LorawanError_t LORAWAN_SetCurrentDataRate (uint8_t valueNew);
[; ;lorawan.h: 654: uint8_t LORAWAN_GetCurrentDataRate (void);
[; ;lorawan.h: 671: LorawanError_t LORAWAN_SetTxPower (uint8_t txPowerNew);
[; ;lorawan.h: 688: uint8_t LORAWAN_GetTxPower (void);
[; ;lorawan.h: 704: void LORAWAN_SetSyncWord (uint8_t syncWord);
[; ;lorawan.h: 720: uint8_t LORAWAN_GetSyncWord (void);
[; ;lorawan.h: 736: void LORAWAN_SetUplinkCounter (uint32_t ctr);
[; ;lorawan.h: 752: uint32_t LORAWAN_GetUplinkCounter (void);
[; ;lorawan.h: 768: void LORAWAN_SetDownlinkCounter (uint32_t ctr);
[; ;lorawan.h: 784: uint32_t LORAWAN_GetDownlinkCounter (void);
[; ;lorawan.h: 801: void LORAWAN_SetReceiveDelay1 (uint16_t receiveDelay1New);
[; ;lorawan.h: 818: uint16_t LORAWAN_GetReceiveDelay1 (void);
[; ;lorawan.h: 835: uint16_t LORAWAN_GetReceiveDelay2 (void);
[; ;lorawan.h: 853: void LORAWAN_SetJoinAcceptDelay1 (uint16_t joinAcceptDelay1New);
[; ;lorawan.h: 871: uint16_t LORAWAN_GetJoinAcceptDelay1 (void);
[; ;lorawan.h: 889: void LORAWAN_SetJoinAcceptDelay2 (uint16_t joinAcceptDelay2New);
[; ;lorawan.h: 907: uint16_t LORAWAN_GetJoinAcceptDelay2 (void);
[; ;lorawan.h: 931: void LORAWAN_SetMaxFcntGap (uint16_t maxFcntGapNew);
[; ;lorawan.h: 951: uint16_t LORAWAN_GetMaxFcntGap (void);
[; ;lorawan.h: 971: void LORAWAN_SetAdrAckLimit (uint8_t adrAckLimitNew);
[; ;lorawan.h: 992: uint8_t LORAWAN_GetAdrAckLimit (void);
[; ;lorawan.h: 1012: void LORAWAN_SetAdrAckDelay(uint8_t adrAckDelayNew);
[; ;lorawan.h: 1032: uint8_t LORAWAN_GetAdrAckDelay (void);
[; ;lorawan.h: 1049: void LORAWAN_SetAckTimeout(uint16_t ackTimeoutNew);
[; ;lorawan.h: 1066: uint16_t LORAWAN_GetAckTimeout (void);
[; ;lorawan.h: 1083: void LORAWAN_SetNumberOfRetransmissions (uint8_t numberRetransmissions);
[; ;lorawan.h: 1099: uint8_t LORAWAN_GetNumberOfRetransmissions (void);
[; ;lorawan.h: 1116: LorawanError_t LORAWAN_SetReceiveWindow2Parameters (uint32_t frequency, uint8_t dataRate);
[; ;lorawan.h: 1134: void LORAWAN_GetReceiveWindow2Parameters (uint32_t* frequency, uint8_t* dataRate);
[; ;lorawan.h: 1152: void LORAWAN_SetBattery (uint8_t batteryLevelNew);
[; ;lorawan.h: 1169: uint16_t LORAWAN_GetPrescaler (void);
[; ;lorawan.h: 1187: void LORAWAN_SetAutomaticReply (bool status);
[; ;lorawan.h: 1205: bool LORAWAN_GetAutomaticReply (void);
[; ;lorawan.h: 1222: uint32_t LORAWAN_GetStatus (void);
[; ;lorawan.h: 1238: uint8_t LORAWAN_GetLinkCheckMargin (void);
[; ;lorawan.h: 1254: uint8_t LORAWAN_GetLinkCheckGwCnt (void);
[; ;lorawan.h: 1269: uint32_t LORAWAN_GetFrequency (uint8_t channelId);
[; ;lorawan.h: 1295: LorawanError_t LORAWAN_SetDataRange (uint8_t channelId, uint8_t dataRangeNew);
[; ;lorawan.h: 1311: uint8_t LORAWAN_GetDataRange (uint8_t channelId);
[; ;lorawan.h: 1327: LorawanError_t LORAWAN_SetChannelIdStatus (uint8_t channelId, bool statusNew);
[; ;lorawan.h: 1342: bool LORAWAN_GetChannelIdStatus (uint8_t channelId);
[; ;lorawan.h: 1345: void LORAWAN_SetABDTimeout(uint32_t abdTimeout);
[; ;lorawan.h: 1346: uint32_t LORAWAN_GetABDTimeout(void);
[; ;lorawan.h: 1368: uint32_t LORAWAN_Pause (void);
[; ;lorawan.h: 1384: void LORAWAN_Resume (void);
[; ;lorawan.h: 1403: void LORAWAN_LinkCheckConfigure (uint16_t period);
[; ;lorawan.h: 1421: void LORAWAN_ForceEnable (void);
[; ;lorawan.h: 1439: void LORAWAN_Reset (void);
[; ;lorawan.h: 1454: uint8_t LORAWAN_GetReceiveOffset(void);
[; ;lorawan.h: 1469: void LORAWAN_SetReceiveOffset(uint8_t);
[; ;lorawan.h: 1485: void LORAWAN_Mainloop (void);
[; ;lorawan_private.h: 110: typedef union
[; ;lorawan_private.h: 111: {
[; ;lorawan_private.h: 112: uint8_t value;
[; ;lorawan_private.h: 113: struct
[; ;lorawan_private.h: 114: {
[; ;lorawan_private.h: 115: unsigned nbRep:4;
[; ;lorawan_private.h: 116: unsigned chMaskCntl:3;
[; ;lorawan_private.h: 117: unsigned rfu:1;
[; ;lorawan_private.h: 118: };
[; ;lorawan_private.h: 119: } Redundancy_t;
[; ;lorawan_private.h: 121: typedef enum
[; ;lorawan_private.h: 122: {
[; ;lorawan_private.h: 123: IDLE =0,
[; ;lorawan_private.h: 124: TRANSMISSION_OCCURRING ,
[; ;lorawan_private.h: 125: BEFORE_RX1 ,
[; ;lorawan_private.h: 126: RX1_OPEN ,
[; ;lorawan_private.h: 127: BETWEEN_RX1_RX2 ,
[; ;lorawan_private.h: 128: RX2_OPEN ,
[; ;lorawan_private.h: 129: RETRANSMISSION_DELAY ,
[; ;lorawan_private.h: 130: ABP_DELAY ,
[; ;lorawan_private.h: 131: CLASS_C_RX2_1_OPEN ,
[; ;lorawan_private.h: 132: CLASS_C_RX2_2_OPEN ,
[; ;lorawan_private.h: 133: } LoRaMacState_t;
[; ;lorawan_private.h: 136: typedef enum
[; ;lorawan_private.h: 137: {
[; ;lorawan_private.h: 138: FRAME_TYPE_JOIN_REQ =0x00 ,
[; ;lorawan_private.h: 139: FRAME_TYPE_JOIN_ACCEPT ,
[; ;lorawan_private.h: 140: FRAME_TYPE_DATA_UNCONFIRMED_UP ,
[; ;lorawan_private.h: 141: FRAME_TYPE_DATA_UNCONFIRMED_DOWN ,
[; ;lorawan_private.h: 142: FRAME_TYPE_DATA_CONFIRMED_UP ,
[; ;lorawan_private.h: 143: FRAME_TYPE_DATA_CONFIRMED_DOWN ,
[; ;lorawan_private.h: 144: FRAME_TYPE_RFU ,
[; ;lorawan_private.h: 145: FRAME_TYPE_PROPRIETARY ,
[; ;lorawan_private.h: 146: }LoRaMacFrameType_t;
[; ;lorawan_private.h: 149: typedef enum
[; ;lorawan_private.h: 150: {
[; ;lorawan_private.h: 151: LINK_CHECK_CID = 0x02,
[; ;lorawan_private.h: 152: LINK_ADR_CID = 0x03,
[; ;lorawan_private.h: 153: DUTY_CYCLE_CID = 0x04,
[; ;lorawan_private.h: 154: RX_PARAM_SETUP_CID = 0x05,
[; ;lorawan_private.h: 155: DEV_STATUS_CID = 0x06,
[; ;lorawan_private.h: 156: NEW_CHANNEL_CID = 0x07,
[; ;lorawan_private.h: 157: RX_TIMING_SETUP_CID = 0x08,
[; ;lorawan_private.h: 158: }LoRaMacCid_t;
[; ;lorawan_private.h: 161: typedef union
[; ;lorawan_private.h: 162: {
[; ;lorawan_private.h: 163: uint32_t value;
[; ;lorawan_private.h: 164: uint8_t buffer[4];
[; ;lorawan_private.h: 165: } DeviceAddress_t;
[; ;lorawan_private.h: 167: typedef union
[; ;lorawan_private.h: 168: {
[; ;lorawan_private.h: 169: uint32_t value;
[; ;lorawan_private.h: 170: struct
[; ;lorawan_private.h: 171: {
[; ;lorawan_private.h: 172: uint16_t valueLow;
[; ;lorawan_private.h: 173: uint16_t valueHigh;
[; ;lorawan_private.h: 174: } members;
[; ;lorawan_private.h: 175: } FCnt_t;
[; ;lorawan_private.h: 178: typedef union
[; ;lorawan_private.h: 179: {
[; ;lorawan_private.h: 180: uint8_t buffer[8];
[; ;lorawan_private.h: 181: struct
[; ;lorawan_private.h: 182: {
[; ;lorawan_private.h: 183: uint32_t genericEuiL;
[; ;lorawan_private.h: 184: uint32_t genericEuiH;
[; ;lorawan_private.h: 185: }members;
[; ;lorawan_private.h: 186: } GenericEui_t;
[; ;lorawan_private.h: 188: typedef struct
[; ;lorawan_private.h: 189: {
[; ;lorawan_private.h: 190: ActivationType_t activationType;
[; ;lorawan_private.h: 191: DeviceAddress_t deviceAddress;
[; ;lorawan_private.h: 192: uint8_t networkSessionKey[16];
[; ;lorawan_private.h: 193: uint8_t applicationSessionKey[16];
[; ;lorawan_private.h: 194: uint8_t applicationKey[16];
[; ;lorawan_private.h: 195: GenericEui_t applicationEui;
[; ;lorawan_private.h: 196: GenericEui_t deviceEui;
[; ;lorawan_private.h: 197: DeviceAddress_t mcastDeviceAddress;
[; ;lorawan_private.h: 198: uint8_t mcastNetworkSessionKey[16];
[; ;lorawan_private.h: 199: uint8_t mcastApplicationSessionKey[16];
[; ;lorawan_private.h: 200: } ActivationParameters_t;
[; ;lorawan_private.h: 202: typedef union
[; ;lorawan_private.h: 203: {
[; ;lorawan_private.h: 204: uint8_t value;
[; ;lorawan_private.h: 205: struct
[; ;lorawan_private.h: 206: {
[; ;lorawan_private.h: 207: unsigned fOptsLen:4;
[; ;lorawan_private.h: 208: unsigned fPending:1;
[; ;lorawan_private.h: 209: unsigned ack:1;
[; ;lorawan_private.h: 210: unsigned adrAckReq:1;
[; ;lorawan_private.h: 211: unsigned adr:1;
[; ;lorawan_private.h: 212: };
[; ;lorawan_private.h: 213: } FCtrl_t;
[; ;lorawan_private.h: 216: typedef union
[; ;lorawan_private.h: 217: {
[; ;lorawan_private.h: 218: uint8_t value;
[; ;lorawan_private.h: 219: struct
[; ;lorawan_private.h: 220: {
[; ;lorawan_private.h: 221: uint8_t major : 2;
[; ;lorawan_private.h: 222: uint8_t rfu : 3;
[; ;lorawan_private.h: 223: uint8_t mType : 3;
[; ;lorawan_private.h: 224: }bits;
[; ;lorawan_private.h: 225: } Mhdr_t;
[; ;lorawan_private.h: 227: typedef union
[; ;lorawan_private.h: 228: {
[; ;lorawan_private.h: 229: uint8_t fHdrCounter[23];
[; ;lorawan_private.h: 230: struct
[; ;lorawan_private.h: 231: {
[; ;lorawan_private.h: 232: Mhdr_t mhdr ;
[; ;lorawan_private.h: 233: DeviceAddress_t devAddr ;
[; ;lorawan_private.h: 234: FCtrl_t fCtrl ;
[; ;lorawan_private.h: 235: uint16_t fCnt ;
[; ;lorawan_private.h: 236: uint8_t MacCommands[15] ;
[; ;lorawan_private.h: 237: }members;
[; ;lorawan_private.h: 238: } Hdr_t;
[; ;lorawan_private.h: 240: typedef union
[; ;lorawan_private.h: 241: {
[; ;lorawan_private.h: 242: uint8_t value;
[; ;lorawan_private.h: 243: struct
[; ;lorawan_private.h: 244: {
[; ;lorawan_private.h: 245: uint8_t rx2DataRate : 4;
[; ;lorawan_private.h: 246: uint8_t rx1DROffset : 3;
[; ;lorawan_private.h: 247: uint8_t rfu : 1;
[; ;lorawan_private.h: 248: }bits;
[; ;lorawan_private.h: 249: } DlSettings_t;
[; ;lorawan_private.h: 252: typedef struct
[; ;lorawan_private.h: 253: {
[; ;lorawan_private.h: 254: uint16_t receiveDelay1 ;
[; ;lorawan_private.h: 255: uint16_t receiveDelay2 ;
[; ;lorawan_private.h: 256: uint16_t joinAcceptDelay1 ;
[; ;lorawan_private.h: 257: uint16_t joinAcceptDelay2 ;
[; ;lorawan_private.h: 258: uint16_t maxFcntGap ;
[; ;lorawan_private.h: 259: uint16_t maxMultiFcntGap ;
[; ;lorawan_private.h: 260: uint16_t ackTimeout ;
[; ;lorawan_private.h: 261: uint8_t adrAckLimit ;
[; ;lorawan_private.h: 262: uint8_t adrAckDelay ;
[; ;lorawan_private.h: 263: } ProtocolParams_t;
[; ;lorawan_private.h: 265: typedef struct
[; ;lorawan_private.h: 266: {
[; ;lorawan_private.h: 267: uint8_t receivedCid;
[; ;lorawan_private.h: 268: unsigned channelMaskAck :1;
[; ;lorawan_private.h: 269: unsigned dataRateAck :1;
[; ;lorawan_private.h: 270: unsigned powerAck :1;
[; ;lorawan_private.h: 271: unsigned channelAck :1;
[; ;lorawan_private.h: 272: unsigned dataRateReceiveWindowAck :1;
[; ;lorawan_private.h: 273: unsigned rx1DROffestAck :1;
[; ;lorawan_private.h: 274: unsigned dataRateRangeAck :1;
[; ;lorawan_private.h: 275: unsigned channelFrequencyAck :1;
[; ;lorawan_private.h: 276: } LorawanCommands_t;
[; ;lorawan_private.h: 278: typedef union
[; ;lorawan_private.h: 279: {
[; ;lorawan_private.h: 280: uint8_t value;
[; ;lorawan_private.h: 281: struct
[; ;lorawan_private.h: 282: {
[; ;lorawan_private.h: 283: unsigned deviceEui: 1;
[; ;lorawan_private.h: 284: unsigned applicationEui:1;
[; ;lorawan_private.h: 285: unsigned deviceAddress: 1;
[; ;lorawan_private.h: 286: unsigned applicationKey:1;
[; ;lorawan_private.h: 287: unsigned networkSessionKey:1;
[; ;lorawan_private.h: 288: unsigned applicationSessionKey:1;
[; ;lorawan_private.h: 289: unsigned mcastApplicationSessionKey:1;
[; ;lorawan_private.h: 290: unsigned mcastNetworkSessionKey:1;
[; ;lorawan_private.h: 291: unsigned mcastDeviceAddress:1;
[; ;lorawan_private.h: 292: };
[; ;lorawan_private.h: 293: } LorawanMacKeys_t;
[; ;lorawan_private.h: 295: typedef struct
[; ;lorawan_private.h: 296: {
[; ;lorawan_private.h: 297: uint32_t frequency;
[; ;lorawan_private.h: 298: uint8_t dataRate;
[; ;lorawan_private.h: 299: } ReceiveWindowParameters_t;
[; ;lorawan_private.h: 302: typedef union
[; ;lorawan_private.h: 303: {
[; ;lorawan_private.h: 304: uint8_t value;
[; ;lorawan_private.h: 305: struct
[; ;lorawan_private.h: 306: {
[; ;lorawan_private.h: 307: unsigned min:4;
[; ;lorawan_private.h: 308: unsigned max:4;
[; ;lorawan_private.h: 309: };
[; ;lorawan_private.h: 310: } DataRange_t;
[; ;lorawan_private.h: 312: extern uint8_t macBuffer[];
[; ;lorawan_private.h: 313: extern uint8_t radioBuffer[];
"315 parser/../mcc_generated_files/LoRaWAN/lorawan_private.h
[v _rxPayload `S865 ~T0 @X0 1 e ]
[; ;lorawan_private.h: 315: RxAppData_t rxPayload;
"317
[v _rxParamSetupReqAnsFlag `uc ~T0 @X0 1 e ]
[; ;lorawan_private.h: 317: bool rxParamSetupReqAnsFlag;
"318
[v _rxTimingSetupReqAnsFlag `uc ~T0 @X0 1 e ]
[; ;lorawan_private.h: 318: bool rxTimingSetupReqAnsFlag;
"319
[v _dlChannelReqAnsFlag `uc ~T0 @X0 1 e ]
[; ;lorawan_private.h: 319: bool dlChannelReqAnsFlag;
"320
[v _rxParamSetupAns `uc ~T0 @X0 1 e ]
[; ;lorawan_private.h: 320: uint8_t rxParamSetupAns;
[; ;lorawan_private.h: 325: void LORAWAN_ReceiveWindow1Callback (uint8_t param);
[; ;lorawan_private.h: 327: reentrant void LORAWAN_ReceiveWindow2Callback (uint8_t param);
[; ;lorawan_private.h: 329: void LORAWAN_LinkCheckCallback (uint8_t param);
[; ;lorawan_private.h: 331: void AckRetransmissionCallback (uint8_t param);
[; ;lorawan_private.h: 333: void UnconfirmedTransmissionCallback (uint8_t param);
[; ;lorawan_private.h: 335: void AutomaticReplyCallback (uint8_t param);
[; ;lorawan_private.h: 339: void UpdateCurrentDataRate (uint8_t valueNew);
[; ;lorawan_private.h: 341: void UpdateTxPower (uint8_t txPowerNew);
[; ;lorawan_private.h: 343: void UpdateRetransmissionAckTimeoutState (void);
[; ;lorawan_private.h: 345: void UpdateJoinSuccessState(uint8_t param);
[; ;lorawan_private.h: 347: void UpdateMinMaxChDataRate (void);
[; ;lorawan_private.h: 349: void UpdateReceiveWindow2Parameters (uint32_t frequency, uint8_t dataRate);
[; ;lorawan_private.h: 351: void UpdateDLSettings(uint8_t dlRx2Dr, uint8_t dlRx1DrOffset);
[; ;lorawan_private.h: 353: LorawanError_t ValidateDataRate (uint8_t dataRate);
[; ;lorawan_private.h: 355: LorawanError_t ValidateTxPower (uint8_t txPowerNew);
[; ;lorawan_private.h: 359: void ResetParametersForConfirmedTransmission (void);
[; ;lorawan_private.h: 361: void ResetParametersForUnconfirmedTransmission (void);
[; ;lorawan_private.h: 363: void SetJoinFailState(void);
[; ;lorawan_private.h: 365: uint16_t Random (uint16_t max);
[; ;lorawan_private.h: 368: LorawanError_t SelectChannelForTransmission (bool transmissionType);
[; ;lorawan_private.h: 370: void StartReTxTimer(void);
[; ;lorawan_private.h: 372: LorawanError_t SearchAvailableChannel (uint8_t maxChannels, bool transmissionType, uint8_t* channelIndex);
[; ;lorawan_private.h: 376: uint8_t* ExecuteDutyCycle (uint8_t *ptr);
[; ;lorawan_private.h: 378: uint8_t* ExecuteLinkAdr (uint8_t *ptr, uint8_t *commandsLen);
[; ;lorawan_private.h: 380: uint8_t* ExecuteDevStatus (uint8_t *ptr);
[; ;lorawan_private.h: 382: uint8_t* ExecuteNewChannel (uint8_t *ptr);
[; ;lorawan_private.h: 384: uint8_t* ExecuteRxParamSetupReq (uint8_t *ptr);
[; ;lorawan_private.h: 386: void ConfigureRadio(uint8_t dataRate, uint32_t freq);
[; ;lorawan_private.h: 388: uint32_t GetRx1Freq (void);
[; ;lorawan_private.h: 390: void LORAWAN_EnterContinuousReceive(void);
"58 parser/../mcc_generated_files/LoRaWAN/interrupt_manager_lora_addons.h
[v _dioStatus `Vuc ~T0 @X0 1 e ]
[; ;interrupt_manager_lora_addons.h: 58: volatile uint8_t dioStatus;
[; ;interrupt_manager_lora_addons.h: 75: uint8_t INTERRUPT_GetDioStatus(void);
[; ;interrupt_manager_lora_addons.h: 91: uint8_t INTERRUPT_PeekDioStatus(void);
[; ;interrupt_manager_lora_addons.h: 93: void DIO0_ISR_Lora(void);
[; ;interrupt_manager_lora_addons.h: 94: void DIO1_ISR_Lora(void);
[; ;interrupt_manager_lora_addons.h: 95: void DIO2_ISR_Lora(void);
[; ;interrupt_manager_lora_addons.h: 96: void DIO3_ISR_Lora(void);
[; ;interrupt_manager_lora_addons.h: 97: void DIO4_ISR_Lora(void);
[; ;interrupt_manager_lora_addons.h: 98: void DIO5_ISR_Lora(void);
[; ;radio_driver_SX1276.h: 53: typedef enum
[; ;radio_driver_SX1276.h: 54: {
[; ;radio_driver_SX1276.h: 55: MODULATION_FSK = 0,
[; ;radio_driver_SX1276.h: 56: MODULATION_LORA,
[; ;radio_driver_SX1276.h: 57: } RadioModulation_t;
[; ;radio_driver_SX1276.h: 59: typedef enum
[; ;radio_driver_SX1276.h: 60: {
[; ;radio_driver_SX1276.h: 61: CR_4_5 = 1,
[; ;radio_driver_SX1276.h: 62: CR_4_6,
[; ;radio_driver_SX1276.h: 63: CR_4_7,
[; ;radio_driver_SX1276.h: 64: CR_4_8,
[; ;radio_driver_SX1276.h: 65: } RadioErrorCodingRate_t;
[; ;radio_driver_SX1276.h: 67: typedef enum
[; ;radio_driver_SX1276.h: 68: {
[; ;radio_driver_SX1276.h: 69: SF_7 = 7,
[; ;radio_driver_SX1276.h: 70: SF_8,
[; ;radio_driver_SX1276.h: 71: SF_9,
[; ;radio_driver_SX1276.h: 72: SF_10,
[; ;radio_driver_SX1276.h: 73: SF_11,
[; ;radio_driver_SX1276.h: 74: SF_12,
[; ;radio_driver_SX1276.h: 75: } RadioDataRate_t;
[; ;radio_driver_SX1276.h: 77: typedef enum
[; ;radio_driver_SX1276.h: 78: {
[; ;radio_driver_SX1276.h: 79: BW_125KHZ = 7,
[; ;radio_driver_SX1276.h: 80: BW_250KHZ,
[; ;radio_driver_SX1276.h: 81: BW_500KHZ,
[; ;radio_driver_SX1276.h: 82: } RadioLoRaBandWidth_t;
[; ;radio_driver_SX1276.h: 84: typedef enum
[; ;radio_driver_SX1276.h: 85: {
[; ;radio_driver_SX1276.h: 86: FSK_SHAPING_NONE = 0,
[; ;radio_driver_SX1276.h: 87: FSK_SHAPING_GAUSS_BT_1_0,
[; ;radio_driver_SX1276.h: 88: FSK_SHAPING_GAUSS_BT_0_5,
[; ;radio_driver_SX1276.h: 89: FSK_SHAPING_GAUSS_BT_0_3,
[; ;radio_driver_SX1276.h: 90: } RadioFSKShaping_t;
[; ;radio_driver_SX1276.h: 92: typedef enum
[; ;radio_driver_SX1276.h: 93: {
[; ;radio_driver_SX1276.h: 94: FSKBW_250_0KHZ = 1,
[; ;radio_driver_SX1276.h: 95: FSKBW_125_0KHZ,
[; ;radio_driver_SX1276.h: 96: FSKBW_62_5KHZ,
[; ;radio_driver_SX1276.h: 97: FSKBW_31_3KHZ,
[; ;radio_driver_SX1276.h: 98: FSKBW_15_6KHZ,
[; ;radio_driver_SX1276.h: 99: FSKBW_7_8KHZ,
[; ;radio_driver_SX1276.h: 100: FSKBW_3_9KHZ,
[; ;radio_driver_SX1276.h: 101: FSKBW_INVALID_PADDING_0,
[; ;radio_driver_SX1276.h: 102: FSKBW_200_0KHZ,
[; ;radio_driver_SX1276.h: 103: FSKBW_100_0KHZ,
[; ;radio_driver_SX1276.h: 104: FSKBW_50_0KHZ,
[; ;radio_driver_SX1276.h: 105: FSKBW_25_0KHZ,
[; ;radio_driver_SX1276.h: 106: FSKBW_12_5KHZ,
[; ;radio_driver_SX1276.h: 107: FSKBW_6_3KHZ,
[; ;radio_driver_SX1276.h: 108: FSKBW_3_1KHZ,
[; ;radio_driver_SX1276.h: 109: FSKBW_INVALID_PADDING_1,
[; ;radio_driver_SX1276.h: 110: FSKBW_166_7KHZ,
[; ;radio_driver_SX1276.h: 111: FSKBW_83_3KHZ,
[; ;radio_driver_SX1276.h: 112: FSKBW_41_7KHZ,
[; ;radio_driver_SX1276.h: 113: FSKBW_20_8KHZ,
[; ;radio_driver_SX1276.h: 114: FSKBW_10_4KHZ,
[; ;radio_driver_SX1276.h: 115: FSKBW_5_2KHZ,
[; ;radio_driver_SX1276.h: 116: FSKBW_2_6KHZ,
[; ;radio_driver_SX1276.h: 117: } RadioFSKBandWidth_t;
[; ;radio_driver_SX1276.h: 120: typedef enum
[; ;radio_driver_SX1276.h: 121: {
[; ;radio_driver_SX1276.h: 122: ERR_NO_DATA = -32767,
[; ;radio_driver_SX1276.h: 123: ERR_DATA_SIZE,
[; ;radio_driver_SX1276.h: 124: ERR_BUFFER_LOCKED,
[; ;radio_driver_SX1276.h: 125: ERR_RADIO_BUSY,
[; ;radio_driver_SX1276.h: 126: ERR_OUT_OF_RANGE,
[; ;radio_driver_SX1276.h: 127: ERR_NONE = 0,
[; ;radio_driver_SX1276.h: 128: } RadioError_t;
[; ;radio_driver_SX1276.h: 139: void RADIO_Init(uint8_t *radioBuffer, uint32_t frequency);
[; ;radio_driver_SX1276.h: 140: void RADIO_SetLoRaSyncWord(uint8_t syncWord);
[; ;radio_driver_SX1276.h: 141: uint8_t RADIO_GetLoRaSyncWord(void);
[; ;radio_driver_SX1276.h: 143: RadioError_t RADIO_SetChannelFrequency(uint32_t frequency);
[; ;radio_driver_SX1276.h: 144: uint32_t RADIO_GetChannelFrequency(void);
[; ;radio_driver_SX1276.h: 146: void RADIO_SetChannelFrequencyDeviation(uint32_t frequencyDeviation);
[; ;radio_driver_SX1276.h: 147: uint32_t RADIO_GetChannelFrequencyDeviation(void);
[; ;radio_driver_SX1276.h: 149: void RADIO_SetPreambleLen(uint16_t preambleLen);
[; ;radio_driver_SX1276.h: 150: uint16_t RADIO_GetPreambleLen(void);
[; ;radio_driver_SX1276.h: 152: void RADIO_SetOutputPower(int8_t power);
[; ;radio_driver_SX1276.h: 153: uint8_t RADIO_GetOutputPower(void);
[; ;radio_driver_SX1276.h: 155: void RADIO_SetCRC(uint8_t crc);
[; ;radio_driver_SX1276.h: 156: uint8_t RADIO_GetCRC(void);
[; ;radio_driver_SX1276.h: 158: void RADIO_SetIQInverted(uint8_t iqInverted);
[; ;radio_driver_SX1276.h: 159: uint8_t RADIO_GetIQInverted(void);
[; ;radio_driver_SX1276.h: 161: void RADIO_SetBandwidth(RadioLoRaBandWidth_t bandwidth);
[; ;radio_driver_SX1276.h: 162: RadioLoRaBandWidth_t RADIO_GetBandwidth(void);
[; ;radio_driver_SX1276.h: 164: void RADIO_SetPABoost(uint8_t paBoost);
[; ;radio_driver_SX1276.h: 165: uint8_t RADIO_GetPABoost(void);
[; ;radio_driver_SX1276.h: 167: void RADIO_SetModulation(RadioModulation_t modulation);
[; ;radio_driver_SX1276.h: 168: RadioModulation_t RADIO_GetModulation(void);
[; ;radio_driver_SX1276.h: 170: void RADIO_SetFrequencyHopPeriod(uint16_t frequencyHopPeriod);
[; ;radio_driver_SX1276.h: 171: uint8_t RADIO_GetFrequencyHopPeriod(void);
[; ;radio_driver_SX1276.h: 172: void RADIO_SetFHSSChangeCallback(uint32_t (*fhssNextFrequency)(void));
[; ;radio_driver_SX1276.h: 175: void RADIO_SetErrorCodingRate(RadioErrorCodingRate_t errorCodingRate);
[; ;radio_driver_SX1276.h: 176: RadioErrorCodingRate_t RADIO_GetErrorCodingRate(void);
[; ;radio_driver_SX1276.h: 177: void RADIO_SetWatchdogTimeout(uint32_t timeout);
[; ;radio_driver_SX1276.h: 178: uint32_t RADIO_GetWatchdogTimeout(void);
[; ;radio_driver_SX1276.h: 179: void RADIO_SetFSKBitRate(uint32_t bitRate);
[; ;radio_driver_SX1276.h: 180: uint32_t RADIO_GetFSKBitRate(void);
[; ;radio_driver_SX1276.h: 181: void RADIO_SetFSKDataShaping(RadioFSKShaping_t fskDataShaping);
[; ;radio_driver_SX1276.h: 182: RadioFSKShaping_t RADIO_GetFSKDataShaping(void);
[; ;radio_driver_SX1276.h: 183: void RADIO_SetFSKRxBw(RadioFSKBandWidth_t bw);
[; ;radio_driver_SX1276.h: 184: RadioFSKBandWidth_t RADIO_GetFSKRxBw(void);
[; ;radio_driver_SX1276.h: 185: void RADIO_SetFSKAFCBw(RadioFSKBandWidth_t bw);
[; ;radio_driver_SX1276.h: 186: RadioFSKBandWidth_t RADIO_GetFSKAFCBw(void);
[; ;radio_driver_SX1276.h: 187: void RADIO_SetFSKSyncWord(uint8_t syncWordLen, uint8_t* syncWord);
[; ;radio_driver_SX1276.h: 188: uint8_t RADIO_GetFSKSyncWord(uint8_t* syncWord);
[; ;radio_driver_SX1276.h: 191: RadioError_t RADIO_Transmit(uint8_t *buffer, uint8_t bufferLen);
[; ;radio_driver_SX1276.h: 192: RadioError_t RADIO_TransmitCW(void);
[; ;radio_driver_SX1276.h: 193: RadioError_t RADIO_StopCW(void);
[; ;radio_driver_SX1276.h: 194: RadioError_t RADIO_ReceiveStart(uint16_t rxWindowSize);
[; ;radio_driver_SX1276.h: 195: void RADIO_ReceiveStop(void);
[; ;radio_driver_SX1276.h: 197: int8_t RADIO_GetMaxPower(void);
[; ;radio_driver_SX1276.h: 199: void RADIO_DIO0(void);
[; ;radio_driver_SX1276.h: 200: void RADIO_DIO1(void);
[; ;radio_driver_SX1276.h: 201: void RADIO_DIO2(void);
[; ;radio_driver_SX1276.h: 202: void RADIO_DIO3(void);
[; ;radio_driver_SX1276.h: 203: void RADIO_DIO4(void);
[; ;radio_driver_SX1276.h: 204: void RADIO_DIO5(void);
[; ;radio_driver_SX1276.h: 206: uint8_t RADIO_GetStatus(void);
[; ;radio_driver_SX1276.h: 208: RadioError_t RADIO_GetData(uint8_t *data, uint16_t *dataLen);
[; ;radio_driver_SX1276.h: 209: void RADIO_ReleaseData(void);
[; ;radio_driver_SX1276.h: 211: void RADIO_SetSpreadingFactor(RadioDataRate_t spreadingFactor);
[; ;radio_driver_SX1276.h: 212: RadioDataRate_t RADIO_GetSpreadingFactor(void);
[; ;radio_driver_SX1276.h: 214: uint16_t RADIO_ReadRandom(void);
[; ;radio_driver_SX1276.h: 215: int8_t RADIO_GetPacketSnr(void);
[; ;radio_driver_SX1276.h: 216: int16_t RADIO_GetPacketRSSI(void);
[; ;radio_driver_SX1276.h: 219: void RADIO_RegisterWrite(uint8_t reg, uint8_t value);
[; ;radio_driver_SX1276.h: 220: uint8_t RADIO_RegisterRead(uint8_t reg);
[; ;radio_driver_hal.h: 55: void HALResetPinMakeOutput(void);
[; ;radio_driver_hal.h: 56: void HALResetPinMakeInput(void);
[; ;radio_driver_hal.h: 57: void HALResetPinOutputValue(uint8_t value);
[; ;radio_driver_hal.h: 59: void HALSPICSAssert(void);
[; ;radio_driver_hal.h: 60: void HALSPICSDeassert(void);
[; ;radio_driver_hal.h: 61: uint8_t HALSPISend(uint8_t data);
[; ;radio_driver_hal.h: 62: uint8_t HALDIO0PinValue(void);
[; ;radio_driver_hal.h: 63: uint8_t HALDIO1PinValue(void);
[; ;radio_driver_hal.h: 64: uint8_t HALDIO2PinValue(void);
[; ;radio_driver_hal.h: 65: uint8_t HALDIO4PinValue(void);
[; ;radio_driver_hal.h: 66: uint8_t HALDIO5PinValue(void);
[; ;radio_driver_hal.h: 67: void HALEnableRFSwitch(uint8_t ifc);
[; ;radio_driver_hal.h: 68: void HALDisableRFSwitch(uint8_t ifc);
[; ;tmr1.h: 94: void TMR1_Initialize(void);
[; ;tmr1.h: 125: void TMR1_StartTimer(void);
[; ;tmr1.h: 155: void TMR1_StopTimer(void);
[; ;tmr1.h: 189: uint32_t TMR1_ReadTimer(void);
[; ;tmr1.h: 215: void TMR1_WriteTimer(uint16_t timerVal);
[; ;tmr1.h: 247: void TMR1_Reload(void);
[; ;tmr1.h: 288: void TMR1_StartSinglePulseAcquisition(void);
[; ;tmr1.h: 329: uint8_t TMR1_CheckGateValueStatus(void);
[; ;tmr1.h: 345: void TMR1_ISR(void);
[; ;tmr1.h: 364: void TMR1_CallBack(void);
[; ;tmr1.h: 382: void TMR1_SetInterruptHandler(void (*InterruptHandler)(void));
[; ;tmr1.h: 400: extern void (*TMR1_InterruptHandler)(void);
[; ;tmr1.h: 418: void TMR1_DefaultInterruptHandler(void);
[; ;mcc.h: 84: void SYSTEM_Initialize(void);
[; ;mcc.h: 97: void OSCILLATOR_Initialize(void);
[; ;system.h: 54: void System_GetExternalEui(uint8_t *id);
[; ;system.h: 55: uint16_t System_GetAnalogReading(uint8_t channel);
[; ;system.h: 57: void i2cWrite( uint8_t addr, uint8_t data );
[; ;system.h: 58: uint8_t i2cRead( uint8_t addr );
[; ;system.h: 60: uint8_t nvm_read(uint16_t addr);
[; ;system.h: 61: void nvm_write(uint16_t addr, uint8_t data);
[; ;system.h: 63: void FVR_DeInitialize();
[; ;system.h: 65: void SPI2_DeInitialize();
"48 parser/parser_system.c
[v _gapParserSysStatus `*Cuc ~T0 @X0 -> 0 `x s ]
[i _gapParserSysStatus
:U ..
"50
:s 1C
"51
:s 2C
"52
:s 3C
..
]
[; ;parser_system.c: 48: static const char* gapParserSysStatus[] =
[; ;parser_system.c: 49: {
[; ;parser_system.c: 50: {"ok"},
[; ;parser_system.c: 51: {"invalid_param"},
[; ;parser_system.c: 52: {"err"}
[; ;parser_system.c: 53: };
[; ;parser_system.c: 55: typedef enum
[; ;parser_system.c: 56: {
[; ;parser_system.c: 57: SYS_STATUS_OK,
[; ;parser_system.c: 58: SYS_STATUS_INVALID,
[; ;parser_system.c: 59: SYS_STATUS_ERR
[; ;parser_system.c: 60: } SysStatus_t;
"62
[v _gapParserSysPinMode `*Cuc ~T0 @X0 -> 0 `x s ]
[i _gapParserSysPinMode
:U ..
"64
:s 4C
"65
:s 5C
"66
:s 6C
"67
:s 7C
..
]
[; ;parser_system.c: 62: static const char* gapParserSysPinMode[] =
[; ;parser_system.c: 63: {
[; ;parser_system.c: 64: {"digout"},
[; ;parser_system.c: 65: {"digin"},
[; ;parser_system.c: 66: {"ana"},
[; ;parser_system.c: 67: {"sfun"}
[; ;parser_system.c: 68: };
[; ;parser_system.c: 70: enum
[; ;parser_system.c: 71: {
[; ;parser_system.c: 72: PM_DIGOUT = 0x00,
[; ;parser_system.c: 73: PM_DIGIN,
[; ;parser_system.c: 74: PM_ANAIN,
[; ;parser_system.c: 75: PM_SFUN
[; ;parser_system.c: 76: };
"78
[v _gaAvailablePinFunctions `Cuc ~T0 @X0 -> 0 `x s ]
[i _gaAvailablePinFunctions
:U ..
"79
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"80
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"81
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"82
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"83
-> | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 `uc
"84
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"85
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"86
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"87
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"88
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"89
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"90
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"91
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"92
-> | | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 << -> 1 `i . `E8332 2 `uc
"93
-> | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 `uc
"94
-> | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 `uc
"95
-> | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 `uc
"97
-> | << -> 1 `i . `E8332 0 << -> 1 `i . `E8332 1 `uc
..
]
[; ;parser_system.c: 78: static const uint8_t gaAvailablePinFunctions[] = {
[; ;parser_system.c: 79: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 80: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 81: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 82: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 83: (1 << PM_DIGOUT) | (1 << PM_DIGIN),
[; ;parser_system.c: 84: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 85: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 86: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 87: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 88: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 89: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 90: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 91: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 92: (1 << PM_DIGOUT) | (1 << PM_DIGIN) | (1 << PM_ANAIN),
[; ;parser_system.c: 93: (1 << PM_DIGOUT) | (1 << PM_DIGIN),
[; ;parser_system.c: 94: (1 << PM_DIGOUT) | (1 << PM_DIGIN),
[; ;parser_system.c: 95: (1 << PM_DIGOUT) | (1 << PM_DIGIN),
[; ;parser_system.c: 96: (1 << PM_DIGOUT) | (1 << PM_DIGIN)
[; ;parser_system.c: 97: };
"100
[v _Parser_ExitFromSleep `(v ~T0 @X0 1 ef ]
"101
{
[; ;parser_system.c: 100: void Parser_ExitFromSleep(void)
[; ;parser_system.c: 101: {
[e :U _Parser_ExitFromSleep ]
[f ]
[; ;parser_system.c: 102: Parser_RxClearBuffer();
"102
[e ( _Parser_RxClearBuffer ..  ]
[; ;parser_system.c: 103: Parser_TxAddReply((char*)gapParserSysStatus[OK_STATUS_IDX], strlen(gapParserSysStatus[OK_STATUS_IDX]));
"103
[e ( _Parser_TxAddReply (2 , -> *U + &U _gapParserSysStatus * -> . `E7189 0 `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ( _strlen (1 *U + &U _gapParserSysStatus * -> . `E7189 0 `ux -> -> # *U &U _gapParserSysStatus `ui `ux ]
[; ;parser_system.c: 104: }
"104
[e :UE 889 ]
}
"106
[v _Parser_SystemSleep `(v ~T0 @X0 1 ef1`*S853 ]
"107
{
[; ;parser_system.c: 106: void Parser_SystemSleep(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 107: {
[e :U _Parser_SystemSleep ]
"106
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"107
[f ]
"108
[v _param1Value `ul ~T0 @X0 1 a ]
[; ;parser_system.c: 108: uint32_t param1Value = (uint32_t)((unsigned long)strtol((pParserCmdInfo->pParam1),((0)),(10U)));
[e = _param1Value -> ( _strtol (3 , , -> . *U _pParserCmdInfo 0 `*Cuc -> -> 0 `i `**uc -> -> 10 `ui `i `ul ]
[; ;parser_system.c: 110: if((Validate_UintDecAsciiValue(pParserCmdInfo->pParam1, 10, (4294967295UL))) &&
[; ;parser_system.c: 111: ((param1Value >= 100) || (0 == param1Value)))
"111
[e $ ! && != -> ( _Validate_UintDecAsciiValue (3 , , -> . *U _pParserCmdInfo 0 `*v -> -> 10 `i `uc -> -1 `ul `i -> -> -> 0 `i `uc `i || >= _param1Value -> -> -> 100 `i `l `ul == -> -> -> 0 `i `l `ul _param1Value 891  ]
[; ;parser_system.c: 112: {
"112
{
[; ;parser_system.c: 113: SysSleepStart(param1Value);
"113
[e ( _SysSleepStart (1 _param1Value ]
"114
}
[; ;parser_system.c: 114: }
[e $U 892  ]
"115
[e :U 891 ]
[; ;parser_system.c: 115: else
[; ;parser_system.c: 116: {
"116
{
[; ;parser_system.c: 117: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[INVALID_PARAM_IDX];
"117
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> . `E7189 1 `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
"118
}
[e :U 892 ]
[; ;parser_system.c: 118: }
[; ;parser_system.c: 119: }
"119
[e :UE 890 ]
}
"121
[v _Parser_SystemBootload `(v ~T0 @X0 1 ef1`*S853 ]
"122
{
[; ;parser_system.c: 121: void Parser_SystemBootload(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 122: {
[e :U _Parser_SystemBootload ]
"121
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"122
[f ]
[; ;parser_system.c: 124: FLASH_EraseBlock(0x00000300);
"124
[e ( _FLASH_EraseBlock (1 -> -> -> 768 `i `l `ul ]
[; ;parser_system.c: 126: _delay((unsigned long)((6)*(16000000/4000.0)));
"126
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 127: _delay((unsigned long)((6)*(16000000/4000.0)));
"127
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 128: _delay((unsigned long)((6)*(16000000/4000.0)));
"128
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 129: _delay((unsigned long)((6)*(16000000/4000.0)));
"129
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 130: _delay((unsigned long)((6)*(16000000/4000.0)));
"130
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 131: _delay((unsigned long)((6)*(16000000/4000.0)));
"131
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 132: _delay((unsigned long)((6)*(16000000/4000.0)));
"132
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 133: _delay((unsigned long)((6)*(16000000/4000.0)));
"133
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 134: _delay((unsigned long)((6)*(16000000/4000.0)));
"134
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 135: _delay((unsigned long)((6)*(16000000/4000.0)));
"135
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 136: _delay((unsigned long)((6)*(16000000/4000.0)));
"136
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 137: _delay((unsigned long)((6)*(16000000/4000.0)));
"137
[e ( __delay (1 -> * -> -> 6 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;parser_system.c: 139: asm("reset");
"139
[; <" reset ;# ">
[; ;parser_system.c: 140: }
"140
[e :UE 893 ]
}
"142
[v _Parser_SystemReboot `(v ~T0 @X0 1 ef1`*S853 ]
"143
{
[; ;parser_system.c: 142: void Parser_SystemReboot(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 143: {
[e :U _Parser_SystemReboot ]
"142
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"143
[f ]
[; ;parser_system.c: 145: asm("reset");
"145
[; <" reset ;# ">
[; ;parser_system.c: 146: }
"146
[e :UE 894 ]
}
"148
[v _Parser_SystemFactReset `(v ~T0 @X0 1 ef1`*S853 ]
"149
{
[; ;parser_system.c: 148: void Parser_SystemFactReset(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 149: {
[e :U _Parser_SystemFactReset ]
"148
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"149
[f ]
"150
[v _iCtr `ui ~T0 @X0 1 a ]
[; ;parser_system.c: 150: uint16_t iCtr;
[; ;parser_system.c: 153: for(iCtr = 0; iCtr < 1024; iCtr ++)
"153
{
[e = _iCtr -> -> 0 `i `ui ]
[e $ < _iCtr -> -> 1024 `i `ui 896  ]
[e $U 897  ]
"154
[e :U 896 ]
[; ;parser_system.c: 154: {
{
[; ;parser_system.c: 155: DATAEE_WriteByte(iCtr, 0xFF);
"155
[e ( _DATAEE_WriteByte (2 , _iCtr -> -> 255 `i `uc ]
"156
}
"153
[e ++ _iCtr -> -> 1 `i `ui ]
[e $ < _iCtr -> -> 1024 `i `ui 896  ]
[e :U 897 ]
"156
}
[; ;parser_system.c: 156: }
[; ;parser_system.c: 159: asm("reset");
"159
[; <" reset ;# ">
[; ;parser_system.c: 160: }
"160
[e :UE 895 ]
}
"162
[v _Parser_SystemSetNvm `(v ~T0 @X0 1 ef1`*S853 ]
"163
{
[; ;parser_system.c: 162: void Parser_SystemSetNvm(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 163: {
[e :U _Parser_SystemSetNvm ]
"162
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"163
[f ]
"164
[v _replyIdx `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 164: uint8_t replyIdx = INVALID_PARAM_IDX;
[e = _replyIdx -> . `E7189 1 `uc ]
"165
[v _param1Value `ui ~T0 @X0 1 a ]
"166
[v _param2Value `ui ~T0 @X0 1 a ]
[; ;parser_system.c: 165: uint16_t param1Value;
[; ;parser_system.c: 166: uint16_t param2Value;
[; ;parser_system.c: 169: if(Validate_HexValue(pParserCmdInfo->pParam1) && Validate_HexValue(pParserCmdInfo->pParam2))
"169
[e $ ! && != -> ( _Validate_HexValue (1 -> . *U _pParserCmdInfo 0 `*v `i -> -> -> 0 `i `uc `i != -> ( _Validate_HexValue (1 -> . *U _pParserCmdInfo 1 `*v `i -> -> -> 0 `i `uc `i 900  ]
[; ;parser_system.c: 170: {
"170
{
[; ;parser_system.c: 171: param1Value = strtol(pParserCmdInfo->pParam1, (0), 16U);
"171
[e = _param1Value -> ( _strtol (3 , , -> . *U _pParserCmdInfo 0 `*Cuc -> -> 0 `i `**uc -> -> 16 `ui `i `ui ]
[; ;parser_system.c: 172: param2Value = strtol(pParserCmdInfo->pParam2, (0), 16U);
"172
[e = _param2Value -> ( _strtol (3 , , -> . *U _pParserCmdInfo 1 `*Cuc -> -> 0 `i `**uc -> -> 16 `ui `i `ui ]
[; ;parser_system.c: 176: if (param1Value >= 0x0300 && param1Value < (0x0300 + 0x0100))
"176
[e $ ! && >= _param1Value -> -> 768 `i `ui < _param1Value -> + -> 768 `i -> 256 `i `ui 901  ]
[; ;parser_system.c: 177: {
"177
{
[; ;parser_system.c: 178: if((param2Value > 0 && param2Value <= 255) || strcmp("0", pParserCmdInfo->pParam2) == 0)
"178
[e $ ! || && > _param2Value -> -> 0 `i `ui <= _param2Value -> -> 255 `i `ui == ( _strcmp (2 , :s 8C -> . *U _pParserCmdInfo 1 `*Cuc -> 0 `i 902  ]
[; ;parser_system.c: 179: {
"179
{
[; ;parser_system.c: 180: nvm_write(param1Value, param2Value);
"180
[e ( _nvm_write (2 , _param1Value -> _param2Value `uc ]
[; ;parser_system.c: 181: replyIdx = OK_STATUS_IDX;
"181
[e = _replyIdx -> . `E7189 0 `uc ]
"182
}
[e :U 902 ]
"183
}
[e :U 901 ]
"184
}
[e :U 900 ]
[; ;parser_system.c: 182: }
[; ;parser_system.c: 183: }
[; ;parser_system.c: 184: }
[; ;parser_system.c: 186: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[replyIdx];
"186
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _replyIdx `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
[; ;parser_system.c: 187: }
"187
[e :UE 899 ]
}
"190
[v _Parser_SystemGetNvm `(v ~T0 @X0 1 ef1`*S853 ]
"191
{
[; ;parser_system.c: 190: void Parser_SystemGetNvm(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 191: {
[e :U _Parser_SystemGetNvm ]
"190
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"191
[f ]
"192
[v _replyIdx `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 192: uint8_t replyIdx = INVALID_PARAM_IDX;
[e = _replyIdx -> . `E7189 1 `uc ]
"193
[v _memLocation `uc ~T0 @X0 1 a ]
"194
[v _paramValue `ui ~T0 @X0 1 a ]
[; ;parser_system.c: 193: uint8_t memLocation;
[; ;parser_system.c: 194: uint16_t paramValue;
[; ;parser_system.c: 197: if(Validate_HexValue(pParserCmdInfo->pParam1))
"197
[e $ ! != -> ( _Validate_HexValue (1 -> . *U _pParserCmdInfo 0 `*v `i -> -> -> 0 `i `uc `i 904  ]
[; ;parser_system.c: 198: {
"198
{
[; ;parser_system.c: 199: paramValue = strtol(pParserCmdInfo->pParam1, (0), 16U);
"199
[e = _paramValue -> ( _strtol (3 , , -> . *U _pParserCmdInfo 0 `*Cuc -> -> 0 `i `**uc -> -> 16 `ui `i `ui ]
[; ;parser_system.c: 202: if (paramValue >= 0x0300 && paramValue < (0x0300 + 0x0100))
"202
[e $ ! && >= _paramValue -> -> 768 `i `ui < _paramValue -> + -> 768 `i -> 256 `i `ui 905  ]
[; ;parser_system.c: 203: {
"203
{
[; ;parser_system.c: 204: memLocation = nvm_read(paramValue);
"204
[e = _memLocation ( _nvm_read (1 _paramValue ]
[; ;parser_system.c: 205: utoa(aParserData, memLocation, 16U);
"205
[e ( _utoa (3 , , &U _aParserData -> _memLocation `ui -> -> 16 `ui `i ]
[; ;parser_system.c: 206: pParserCmdInfo->pReplyCmd = aParserData;
"206
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
[; ;parser_system.c: 207: return;
"207
[e $UE 903  ]
"208
}
[e :U 905 ]
"209
}
[e :U 904 ]
[; ;parser_system.c: 208: }
[; ;parser_system.c: 209: }
[; ;parser_system.c: 211: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[replyIdx];
"211
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _replyIdx `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
[; ;parser_system.c: 213: }
"213
[e :UE 903 ]
}
"215
[v _Parser_SystemSetPinMode `(v ~T0 @X0 1 ef1`*S853 ]
"216
{
[; ;parser_system.c: 215: void Parser_SystemSetPinMode(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 216: {
[e :U _Parser_SystemSetPinMode ]
"215
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"216
[f ]
"217
[v _pParam1 `*uc ~T0 @X0 1 a ]
[; ;parser_system.c: 217: uint8_t* pParam1 = (uint8_t*)pParserCmdInfo->pParam1;
[e = _pParam1 . *U _pParserCmdInfo 0 ]
"218
[v _pParam2 `*uc ~T0 @X0 1 a ]
[; ;parser_system.c: 218: uint8_t* pParam2 = (uint8_t*)pParserCmdInfo->pParam2;
[e = _pParam2 . *U _pParserCmdInfo 1 ]
"219
[v _status `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 219: uint8_t status = INVALID_PARAM_IDX;
[e = _status -> . `E7189 1 `uc ]
"220
[v _pinNumber `c ~T0 @X0 1 a ]
[; ;parser_system.c: 220: int8_t pinNumber = -1;
[e = _pinNumber -> -U -> 1 `i `c ]
"221
[v _i `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 221: uint8_t i;
[; ;parser_system.c: 223: pinNumber = Pin_Index(pParam1);
"223
[e = _pinNumber ( _Pin_Index (1 _pParam1 ]
[; ;parser_system.c: 225: if (pinNumber >= 0)
"225
[e $ ! >= -> _pinNumber `i -> 0 `i 907  ]
[; ;parser_system.c: 226: {
"226
{
[; ;parser_system.c: 227: for (i = 0; i < sizeof gapParserSysPinMode; i++)
"227
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `ui -> # _gapParserSysPinMode `ui 908  ]
[e $U 909  ]
"228
[e :U 908 ]
[; ;parser_system.c: 228: {
{
[; ;parser_system.c: 229: if (0 == strcmp(gapParserSysPinMode[i], pParam2))
"229
[e $ ! == -> 0 `i ( _strcmp (2 , *U + &U _gapParserSysPinMode * -> _i `ux -> -> # *U &U _gapParserSysPinMode `ui `ux -> _pParam2 `*Cuc 911  ]
[; ;parser_system.c: 230: {
"230
{
[; ;parser_system.c: 232: if ((gaAvailablePinFunctions[pinNumber] & (1 << i)) != 0)
"232
[e $ ! != & -> *U + &U _gaAvailablePinFunctions * -> -> _pinNumber `uc `ux -> -> # *U &U _gaAvailablePinFunctions `ui `ux `i << -> 1 `i _i -> 0 `i 912  ]
[; ;parser_system.c: 233: {
"233
{
[; ;parser_system.c: 235: status = OK_STATUS_IDX;
"235
[e = _status -> . `E7189 0 `uc ]
[; ;parser_system.c: 236: switch (pinNumber)
"236
[e $U 914  ]
[; ;parser_system.c: 237: {
"237
{
[; ;parser_system.c: 238: case 0:
"238
[e :U 915 ]
[; ;parser_system.c: 239: switch (i)
"239
[e $U 917  ]
[; ;parser_system.c: 240: {
"240
{
[; ;parser_system.c: 241: case PM_DIGOUT:
"241
[e :U 918 ]
[; ;parser_system.c: 242: do { ANSELAbits.ANSA0 = 0; } while(0);
"242
[e :U 921 ]
{
[e = . . _ANSELAbits 0 0 -> -> 0 `i `uc ]
}
[e :U 920 ]
[; ;parser_system.c: 243: do { TRISAbits.TRISA0 = 0; } while(0);
"243
[e :U 924 ]
{
[e = . . _TRISAbits 0 0 -> -> 0 `i `uc ]
}
[e :U 923 ]
[; ;parser_system.c: 244: break;
"244
[e $U 916  ]
[; ;parser_system.c: 245: case PM_DIGIN:
"245
[e :U 925 ]
[; ;parser_system.c: 246: do { ANSELAbits.ANSA0 = 0; } while(0);
"246
[e :U 928 ]
{
[e = . . _ANSELAbits 0 0 -> -> 0 `i `uc ]
}
[e :U 927 ]
[; ;parser_system.c: 247: do { TRISAbits.TRISA0 = 1; } while(0);
"247
[e :U 931 ]
{
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
}
[e :U 930 ]
[; ;parser_system.c: 248: break;
"248
[e $U 916  ]
[; ;parser_system.c: 249: case PM_ANAIN:
"249
[e :U 932 ]
[; ;parser_system.c: 250: do { TRISAbits.TRISA0 = 1; } while(0);
"250
[e :U 935 ]
{
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
}
[e :U 934 ]
[; ;parser_system.c: 251: do { ANSELAbits.ANSA0 = 1; } while(0);
"251
[e :U 938 ]
{
[e = . . _ANSELAbits 0 0 -> -> 1 `i `uc ]
}
[e :U 937 ]
[; ;parser_system.c: 252: break;
"252
[e $U 916  ]
[; ;parser_system.c: 253: case PM_SFUN:
"253
[e :U 939 ]
[; ;parser_system.c: 255: break;
"255
[e $U 916  ]
"256
}
[; ;parser_system.c: 256: }
[e $U 916  ]
"239
[e :U 917 ]
[e [\ _i , $ -> . `E8332 0 `uc 918
 , $ -> . `E8332 1 `uc 925
 , $ -> . `E8332 2 `uc 932
 , $ -> . `E8332 3 `uc 939
 916 ]
"256
[e :U 916 ]
[; ;parser_system.c: 257: break;
"257
[e $U 913  ]
[; ;parser_system.c: 258: case 1:
"258
[e :U 940 ]
[; ;parser_system.c: 259: switch (i)
"259
[e $U 942  ]
[; ;parser_system.c: 260: {
"260
{
[; ;parser_system.c: 261: case PM_DIGOUT:
"261
[e :U 943 ]
[; ;parser_system.c: 262: do { ANSELAbits.ANSA1 = 0; } while(0);
"262
[e :U 946 ]
{
[e = . . _ANSELAbits 0 1 -> -> 0 `i `uc ]
}
[e :U 945 ]
[; ;parser_system.c: 263: do { TRISAbits.TRISA1 = 0; } while(0);
"263
[e :U 949 ]
{
[e = . . _TRISAbits 0 1 -> -> 0 `i `uc ]
}
[e :U 948 ]
[; ;parser_system.c: 264: break;
"264
[e $U 941  ]
[; ;parser_system.c: 265: case PM_DIGIN:
"265
[e :U 950 ]
[; ;parser_system.c: 266: do { ANSELAbits.ANSA1 = 0; } while(0);
"266
[e :U 953 ]
{
[e = . . _ANSELAbits 0 1 -> -> 0 `i `uc ]
}
[e :U 952 ]
[; ;parser_system.c: 267: do { TRISAbits.TRISA1 = 1; } while(0);
"267
[e :U 956 ]
{
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
}
[e :U 955 ]
[; ;parser_system.c: 268: break;
"268
[e $U 941  ]
[; ;parser_system.c: 269: case PM_ANAIN:
"269
[e :U 957 ]
[; ;parser_system.c: 270: do { TRISAbits.TRISA1 = 1; } while(0);
"270
[e :U 960 ]
{
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
}
[e :U 959 ]
[; ;parser_system.c: 271: do { ANSELAbits.ANSA1 = 1; } while(0);
"271
[e :U 963 ]
{
[e = . . _ANSELAbits 0 1 -> -> 1 `i `uc ]
}
[e :U 962 ]
[; ;parser_system.c: 272: break;
"272
[e $U 941  ]
[; ;parser_system.c: 273: case PM_SFUN:
"273
[e :U 964 ]
[; ;parser_system.c: 275: break;
"275
[e $U 941  ]
"276
}
[; ;parser_system.c: 276: }
[e $U 941  ]
"259
[e :U 942 ]
[e [\ _i , $ -> . `E8332 0 `uc 943
 , $ -> . `E8332 1 `uc 950
 , $ -> . `E8332 2 `uc 957
 , $ -> . `E8332 3 `uc 964
 941 ]
"276
[e :U 941 ]
[; ;parser_system.c: 277: break;
"277
[e $U 913  ]
[; ;parser_system.c: 278: case 2:
"278
[e :U 965 ]
[; ;parser_system.c: 279: switch (i)
"279
[e $U 967  ]
[; ;parser_system.c: 280: {
"280
{
[; ;parser_system.c: 281: case PM_DIGOUT:
"281
[e :U 968 ]
[; ;parser_system.c: 282: do { ANSELAbits.ANSA2 = 0; } while(0);
"282
[e :U 971 ]
{
[e = . . _ANSELAbits 0 2 -> -> 0 `i `uc ]
}
[e :U 970 ]
[; ;parser_system.c: 283: do { TRISAbits.TRISA2 = 0; } while(0);
"283
[e :U 974 ]
{
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
}
[e :U 973 ]
[; ;parser_system.c: 284: break;
"284
[e $U 966  ]
[; ;parser_system.c: 285: case PM_DIGIN:
"285
[e :U 975 ]
[; ;parser_system.c: 286: do { ANSELAbits.ANSA2 = 0; } while(0);
"286
[e :U 978 ]
{
[e = . . _ANSELAbits 0 2 -> -> 0 `i `uc ]
}
[e :U 977 ]
[; ;parser_system.c: 287: do { TRISAbits.TRISA2 = 1; } while(0);
"287
[e :U 981 ]
{
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
}
[e :U 980 ]
[; ;parser_system.c: 288: break;
"288
[e $U 966  ]
[; ;parser_system.c: 289: case PM_ANAIN:
"289
[e :U 982 ]
[; ;parser_system.c: 290: do { TRISAbits.TRISA2 = 1; } while(0);
"290
[e :U 985 ]
{
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
}
[e :U 984 ]
[; ;parser_system.c: 291: do { ANSELAbits.ANSA2 = 1; } while(0);
"291
[e :U 988 ]
{
[e = . . _ANSELAbits 0 2 -> -> 1 `i `uc ]
}
[e :U 987 ]
[; ;parser_system.c: 292: break;
"292
[e $U 966  ]
[; ;parser_system.c: 293: case PM_SFUN:
"293
[e :U 989 ]
[; ;parser_system.c: 295: break;
"295
[e $U 966  ]
"296
}
[; ;parser_system.c: 296: }
[e $U 966  ]
"279
[e :U 967 ]
[e [\ _i , $ -> . `E8332 0 `uc 968
 , $ -> . `E8332 1 `uc 975
 , $ -> . `E8332 2 `uc 982
 , $ -> . `E8332 3 `uc 989
 966 ]
"296
[e :U 966 ]
[; ;parser_system.c: 297: break;
"297
[e $U 913  ]
[; ;parser_system.c: 298: case 3:
"298
[e :U 990 ]
[; ;parser_system.c: 299: switch (i)
"299
[e $U 992  ]
[; ;parser_system.c: 300: {
"300
{
[; ;parser_system.c: 301: case PM_DIGOUT:
"301
[e :U 993 ]
[; ;parser_system.c: 302: do { ANSELAbits.ANSA3 = 0; } while(0);
"302
[e :U 996 ]
{
[e = . . _ANSELAbits 0 3 -> -> 0 `i `uc ]
}
[e :U 995 ]
[; ;parser_system.c: 303: do { TRISAbits.TRISA3 = 0; } while(0);
"303
[e :U 999 ]
{
[e = . . _TRISAbits 0 3 -> -> 0 `i `uc ]
}
[e :U 998 ]
[; ;parser_system.c: 304: break;
"304
[e $U 991  ]
[; ;parser_system.c: 305: case PM_DIGIN:
"305
[e :U 1000 ]
[; ;parser_system.c: 306: do { ANSELAbits.ANSA3 = 0; } while(0);
"306
[e :U 1003 ]
{
[e = . . _ANSELAbits 0 3 -> -> 0 `i `uc ]
}
[e :U 1002 ]
[; ;parser_system.c: 307: do { TRISAbits.TRISA3 = 1; } while(0);
"307
[e :U 1006 ]
{
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
}
[e :U 1005 ]
[; ;parser_system.c: 308: break;
"308
[e $U 991  ]
[; ;parser_system.c: 309: case PM_ANAIN:
"309
[e :U 1007 ]
[; ;parser_system.c: 310: do { TRISAbits.TRISA3 = 1; } while(0);
"310
[e :U 1010 ]
{
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
}
[e :U 1009 ]
[; ;parser_system.c: 311: do { ANSELAbits.ANSA3 = 1; } while(0);
"311
[e :U 1013 ]
{
[e = . . _ANSELAbits 0 3 -> -> 1 `i `uc ]
}
[e :U 1012 ]
[; ;parser_system.c: 312: break;
"312
[e $U 991  ]
[; ;parser_system.c: 313: case PM_SFUN:
"313
[e :U 1014 ]
[; ;parser_system.c: 315: break;
"315
[e $U 991  ]
"316
}
[; ;parser_system.c: 316: }
[e $U 991  ]
"299
[e :U 992 ]
[e [\ _i , $ -> . `E8332 0 `uc 993
 , $ -> . `E8332 1 `uc 1000
 , $ -> . `E8332 2 `uc 1007
 , $ -> . `E8332 3 `uc 1014
 991 ]
"316
[e :U 991 ]
[; ;parser_system.c: 317: break;
"317
[e $U 913  ]
[; ;parser_system.c: 318: case 4:
"318
[e :U 1015 ]
[; ;parser_system.c: 319: switch (i)
"319
[e $U 1017  ]
[; ;parser_system.c: 320: {
"320
{
[; ;parser_system.c: 321: case PM_DIGOUT:
"321
[e :U 1018 ]
[; ;parser_system.c: 322: do { TRISAbits.TRISA4 = 0; } while(0);
"322
[e :U 1021 ]
{
[e = . . _TRISAbits 0 4 -> -> 0 `i `uc ]
}
[e :U 1020 ]
[; ;parser_system.c: 323: break;
"323
[e $U 1016  ]
[; ;parser_system.c: 324: case PM_DIGIN:
"324
[e :U 1022 ]
[; ;parser_system.c: 325: do { TRISAbits.TRISA4 = 1; } while(0);
"325
[e :U 1025 ]
{
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
}
[e :U 1024 ]
[; ;parser_system.c: 326: break;
"326
[e $U 1016  ]
[; ;parser_system.c: 327: case PM_SFUN:
"327
[e :U 1026 ]
[; ;parser_system.c: 329: break;
"329
[e $U 1016  ]
"330
}
[; ;parser_system.c: 330: }
[e $U 1016  ]
"319
[e :U 1017 ]
[e [\ _i , $ -> . `E8332 0 `uc 1018
 , $ -> . `E8332 1 `uc 1022
 , $ -> . `E8332 3 `uc 1026
 1016 ]
"330
[e :U 1016 ]
[; ;parser_system.c: 331: break;
"331
[e $U 913  ]
[; ;parser_system.c: 332: case 5:
"332
[e :U 1027 ]
[; ;parser_system.c: 333: switch (i)
"333
[e $U 1029  ]
[; ;parser_system.c: 334: {
"334
{
[; ;parser_system.c: 335: case PM_DIGOUT:
"335
[e :U 1030 ]
[; ;parser_system.c: 336: do { ANSELAbits.ANSA5 = 0; } while(0);
"336
[e :U 1033 ]
{
[e = . . _ANSELAbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1032 ]
[; ;parser_system.c: 337: do { TRISAbits.TRISA5 = 0; } while(0);
"337
[e :U 1036 ]
{
[e = . . _TRISAbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1035 ]
[; ;parser_system.c: 338: break;
"338
[e $U 1028  ]
[; ;parser_system.c: 339: case PM_DIGIN:
"339
[e :U 1037 ]
[; ;parser_system.c: 340: do { ANSELAbits.ANSA5 = 0; } while(0);
"340
[e :U 1040 ]
{
[e = . . _ANSELAbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1039 ]
[; ;parser_system.c: 341: do { TRISAbits.TRISA5 = 1; } while(0);
"341
[e :U 1043 ]
{
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1042 ]
[; ;parser_system.c: 342: break;
"342
[e $U 1028  ]
[; ;parser_system.c: 343: case PM_ANAIN:
"343
[e :U 1044 ]
[; ;parser_system.c: 344: do { TRISAbits.TRISA5 = 1; } while(0);
"344
[e :U 1047 ]
{
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1046 ]
[; ;parser_system.c: 345: do { ANSELAbits.ANSA5 = 1; } while(0);
"345
[e :U 1050 ]
{
[e = . . _ANSELAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1049 ]
[; ;parser_system.c: 346: break;
"346
[e $U 1028  ]
[; ;parser_system.c: 347: case PM_SFUN:
"347
[e :U 1051 ]
[; ;parser_system.c: 349: break;
"349
[e $U 1028  ]
"350
}
[; ;parser_system.c: 350: }
[e $U 1028  ]
"333
[e :U 1029 ]
[e [\ _i , $ -> . `E8332 0 `uc 1030
 , $ -> . `E8332 1 `uc 1037
 , $ -> . `E8332 2 `uc 1044
 , $ -> . `E8332 3 `uc 1051
 1028 ]
"350
[e :U 1028 ]
[; ;parser_system.c: 351: break;
"351
[e $U 913  ]
[; ;parser_system.c: 352: case 6:
"352
[e :U 1052 ]
[; ;parser_system.c: 353: switch (i)
"353
[e $U 1054  ]
[; ;parser_system.c: 354: {
"354
{
[; ;parser_system.c: 355: case PM_DIGOUT:
"355
[e :U 1055 ]
[; ;parser_system.c: 356: do { ANSELEbits.ANSE0 = 0; } while(0);
"356
[e :U 1058 ]
{
[e = . . _ANSELEbits 0 0 -> -> 0 `i `uc ]
}
[e :U 1057 ]
[; ;parser_system.c: 357: do { TRISEbits.TRISE0 = 0; } while(0);
"357
[e :U 1061 ]
{
[e = . . _TRISEbits 0 0 -> -> 0 `i `uc ]
}
[e :U 1060 ]
[; ;parser_system.c: 358: break;
"358
[e $U 1053  ]
[; ;parser_system.c: 359: case PM_DIGIN:
"359
[e :U 1062 ]
[; ;parser_system.c: 360: do { ANSELEbits.ANSE0 = 0; } while(0);
"360
[e :U 1065 ]
{
[e = . . _ANSELEbits 0 0 -> -> 0 `i `uc ]
}
[e :U 1064 ]
[; ;parser_system.c: 361: do { TRISEbits.TRISE0 = 1; } while(0);
"361
[e :U 1068 ]
{
[e = . . _TRISEbits 0 0 -> -> 1 `i `uc ]
}
[e :U 1067 ]
[; ;parser_system.c: 362: break;
"362
[e $U 1053  ]
[; ;parser_system.c: 363: case PM_ANAIN:
"363
[e :U 1069 ]
[; ;parser_system.c: 364: do { TRISEbits.TRISE0 = 1; } while(0);
"364
[e :U 1072 ]
{
[e = . . _TRISEbits 0 0 -> -> 1 `i `uc ]
}
[e :U 1071 ]
[; ;parser_system.c: 365: do { ANSELEbits.ANSE0 = 1; } while(0);
"365
[e :U 1075 ]
{
[e = . . _ANSELEbits 0 0 -> -> 1 `i `uc ]
}
[e :U 1074 ]
[; ;parser_system.c: 366: break;
"366
[e $U 1053  ]
[; ;parser_system.c: 367: case PM_SFUN:
"367
[e :U 1076 ]
[; ;parser_system.c: 369: break;
"369
[e $U 1053  ]
"370
}
[; ;parser_system.c: 370: }
[e $U 1053  ]
"353
[e :U 1054 ]
[e [\ _i , $ -> . `E8332 0 `uc 1055
 , $ -> . `E8332 1 `uc 1062
 , $ -> . `E8332 2 `uc 1069
 , $ -> . `E8332 3 `uc 1076
 1053 ]
"370
[e :U 1053 ]
[; ;parser_system.c: 371: break;
"371
[e $U 913  ]
[; ;parser_system.c: 372: case 7:
"372
[e :U 1077 ]
[; ;parser_system.c: 373: switch (i)
"373
[e $U 1079  ]
[; ;parser_system.c: 374: {
"374
{
[; ;parser_system.c: 375: case PM_DIGOUT:
"375
[e :U 1080 ]
[; ;parser_system.c: 376: do { ANSELEbits.ANSE1 = 0; } while(0);
"376
[e :U 1083 ]
{
[e = . . _ANSELEbits 0 1 -> -> 0 `i `uc ]
}
[e :U 1082 ]
[; ;parser_system.c: 377: do { TRISEbits.TRISE1 = 0; } while(0);
"377
[e :U 1086 ]
{
[e = . . _TRISEbits 0 1 -> -> 0 `i `uc ]
}
[e :U 1085 ]
[; ;parser_system.c: 378: break;
"378
[e $U 1078  ]
[; ;parser_system.c: 379: case PM_DIGIN:
"379
[e :U 1087 ]
[; ;parser_system.c: 380: do { ANSELEbits.ANSE1 = 0; } while(0);
"380
[e :U 1090 ]
{
[e = . . _ANSELEbits 0 1 -> -> 0 `i `uc ]
}
[e :U 1089 ]
[; ;parser_system.c: 381: do { TRISEbits.TRISE1 = 1; } while(0);
"381
[e :U 1093 ]
{
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 1092 ]
[; ;parser_system.c: 382: break;
"382
[e $U 1078  ]
[; ;parser_system.c: 383: case PM_ANAIN:
"383
[e :U 1094 ]
[; ;parser_system.c: 384: do { TRISEbits.TRISE1 = 1; } while(0);
"384
[e :U 1097 ]
{
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 1096 ]
[; ;parser_system.c: 385: do { ANSELEbits.ANSE1 = 1; } while(0);
"385
[e :U 1100 ]
{
[e = . . _ANSELEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 1099 ]
[; ;parser_system.c: 386: break;
"386
[e $U 1078  ]
[; ;parser_system.c: 387: case PM_SFUN:
"387
[e :U 1101 ]
[; ;parser_system.c: 389: break;
"389
[e $U 1078  ]
"390
}
[; ;parser_system.c: 390: }
[e $U 1078  ]
"373
[e :U 1079 ]
[e [\ _i , $ -> . `E8332 0 `uc 1080
 , $ -> . `E8332 1 `uc 1087
 , $ -> . `E8332 2 `uc 1094
 , $ -> . `E8332 3 `uc 1101
 1078 ]
"390
[e :U 1078 ]
[; ;parser_system.c: 391: break;
"391
[e $U 913  ]
[; ;parser_system.c: 392: case 8:
"392
[e :U 1102 ]
[; ;parser_system.c: 393: switch (i)
"393
[e $U 1104  ]
[; ;parser_system.c: 394: {
"394
{
[; ;parser_system.c: 395: case PM_DIGOUT:
"395
[e :U 1105 ]
[; ;parser_system.c: 396: do { ANSELDbits.ANSD2 = 0; } while(0);
"396
[e :U 1108 ]
{
[e = . . _ANSELDbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1107 ]
[; ;parser_system.c: 397: do { TRISDbits.TRISD2 = 0; } while(0);
"397
[e :U 1111 ]
{
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1110 ]
[; ;parser_system.c: 398: break;
"398
[e $U 1103  ]
[; ;parser_system.c: 399: case PM_DIGIN:
"399
[e :U 1112 ]
[; ;parser_system.c: 400: do { ANSELDbits.ANSD2 = 0; } while(0);
"400
[e :U 1115 ]
{
[e = . . _ANSELDbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1114 ]
[; ;parser_system.c: 401: do { TRISDbits.TRISD2 = 1; } while(0);
"401
[e :U 1118 ]
{
[e = . . _TRISDbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1117 ]
[; ;parser_system.c: 402: break;
"402
[e $U 1103  ]
[; ;parser_system.c: 403: case PM_ANAIN:
"403
[e :U 1119 ]
[; ;parser_system.c: 404: do { TRISDbits.TRISD2 = 1; } while(0);
"404
[e :U 1122 ]
{
[e = . . _TRISDbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1121 ]
[; ;parser_system.c: 405: do { ANSELDbits.ANSD2 = 1; } while(0);
"405
[e :U 1125 ]
{
[e = . . _ANSELDbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1124 ]
[; ;parser_system.c: 406: break;
"406
[e $U 1103  ]
[; ;parser_system.c: 407: case PM_SFUN:
"407
[e :U 1126 ]
[; ;parser_system.c: 409: break;
"409
[e $U 1103  ]
"410
}
[; ;parser_system.c: 410: }
[e $U 1103  ]
"393
[e :U 1104 ]
[e [\ _i , $ -> . `E8332 0 `uc 1105
 , $ -> . `E8332 1 `uc 1112
 , $ -> . `E8332 2 `uc 1119
 , $ -> . `E8332 3 `uc 1126
 1103 ]
"410
[e :U 1103 ]
[; ;parser_system.c: 411: break;
"411
[e $U 913  ]
[; ;parser_system.c: 412: case 9:
"412
[e :U 1127 ]
[; ;parser_system.c: 413: switch (i)
"413
[e $U 1129  ]
[; ;parser_system.c: 414: {
"414
{
[; ;parser_system.c: 415: case PM_DIGOUT:
"415
[e :U 1130 ]
[; ;parser_system.c: 416: do { ANSELEbits.ANSE2 = 0; } while(0);
"416
[e :U 1133 ]
{
[e = . . _ANSELEbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1132 ]
[; ;parser_system.c: 417: do { TRISEbits.TRISE2 = 0; } while(0);
"417
[e :U 1136 ]
{
[e = . . _TRISEbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1135 ]
[; ;parser_system.c: 418: break;
"418
[e $U 1128  ]
[; ;parser_system.c: 419: case PM_DIGIN:
"419
[e :U 1137 ]
[; ;parser_system.c: 420: do { ANSELEbits.ANSE2 = 0; } while(0);
"420
[e :U 1140 ]
{
[e = . . _ANSELEbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1139 ]
[; ;parser_system.c: 421: do { TRISEbits.TRISE2 = 1; } while(0);
"421
[e :U 1143 ]
{
[e = . . _TRISEbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1142 ]
[; ;parser_system.c: 422: break;
"422
[e $U 1128  ]
[; ;parser_system.c: 423: case PM_ANAIN:
"423
[e :U 1144 ]
[; ;parser_system.c: 424: do { TRISEbits.TRISE2 = 1; } while(0);
"424
[e :U 1147 ]
{
[e = . . _TRISEbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1146 ]
[; ;parser_system.c: 425: do { ANSELEbits.ANSE2 = 1; } while(0);
"425
[e :U 1150 ]
{
[e = . . _ANSELEbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1149 ]
[; ;parser_system.c: 426: break;
"426
[e $U 1128  ]
[; ;parser_system.c: 427: case PM_SFUN:
"427
[e :U 1151 ]
[; ;parser_system.c: 429: break;
"429
[e $U 1128  ]
"430
}
[; ;parser_system.c: 430: }
[e $U 1128  ]
"413
[e :U 1129 ]
[e [\ _i , $ -> . `E8332 0 `uc 1130
 , $ -> . `E8332 1 `uc 1137
 , $ -> . `E8332 2 `uc 1144
 , $ -> . `E8332 3 `uc 1151
 1128 ]
"430
[e :U 1128 ]
[; ;parser_system.c: 431: break;
"431
[e $U 913  ]
[; ;parser_system.c: 432: case 10:
"432
[e :U 1152 ]
[; ;parser_system.c: 433: switch (i)
"433
[e $U 1154  ]
[; ;parser_system.c: 434: {
"434
{
[; ;parser_system.c: 435: case PM_DIGOUT:
"435
[e :U 1155 ]
[; ;parser_system.c: 436: do { ANSELCbits.ANSC5 = 0; } while(0);
"436
[e :U 1158 ]
{
[e = . . _ANSELCbits 0 4 -> -> 0 `i `uc ]
}
[e :U 1157 ]
[; ;parser_system.c: 437: do { TRISCbits.TRISC5 = 0; } while(0);
"437
[e :U 1161 ]
{
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1160 ]
[; ;parser_system.c: 438: break;
"438
[e $U 1153  ]
[; ;parser_system.c: 439: case PM_DIGIN:
"439
[e :U 1162 ]
[; ;parser_system.c: 440: do { ANSELCbits.ANSC5 = 0; } while(0);
"440
[e :U 1165 ]
{
[e = . . _ANSELCbits 0 4 -> -> 0 `i `uc ]
}
[e :U 1164 ]
[; ;parser_system.c: 441: do { TRISCbits.TRISC5 = 1; } while(0);
"441
[e :U 1168 ]
{
[e = . . _TRISCbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1167 ]
[; ;parser_system.c: 442: break;
"442
[e $U 1153  ]
[; ;parser_system.c: 443: case PM_ANAIN:
"443
[e :U 1169 ]
[; ;parser_system.c: 444: do { TRISCbits.TRISC5 = 1; } while(0);
"444
[e :U 1172 ]
{
[e = . . _TRISCbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1171 ]
[; ;parser_system.c: 445: do { ANSELCbits.ANSC5 = 1; } while(0);
"445
[e :U 1175 ]
{
[e = . . _ANSELCbits 0 4 -> -> 1 `i `uc ]
}
[e :U 1174 ]
[; ;parser_system.c: 446: break;
"446
[e $U 1153  ]
[; ;parser_system.c: 447: case PM_SFUN:
"447
[e :U 1176 ]
[; ;parser_system.c: 449: break;
"449
[e $U 1153  ]
"450
}
[; ;parser_system.c: 450: }
[e $U 1153  ]
"433
[e :U 1154 ]
[e [\ _i , $ -> . `E8332 0 `uc 1155
 , $ -> . `E8332 1 `uc 1162
 , $ -> . `E8332 2 `uc 1169
 , $ -> . `E8332 3 `uc 1176
 1153 ]
"450
[e :U 1153 ]
[; ;parser_system.c: 451: break;
"451
[e $U 913  ]
[; ;parser_system.c: 452: case 11:
"452
[e :U 1177 ]
[; ;parser_system.c: 453: switch (i)
"453
[e $U 1179  ]
[; ;parser_system.c: 454: {
"454
{
[; ;parser_system.c: 455: case PM_DIGOUT:
"455
[e :U 1180 ]
[; ;parser_system.c: 456: do { ANSELDbits.ANSD5 = 0; } while(0);
"456
[e :U 1183 ]
{
[e = . . _ANSELDbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1182 ]
[; ;parser_system.c: 457: do { TRISDbits.TRISD5 = 0; } while(0);
"457
[e :U 1186 ]
{
[e = . . _TRISDbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1185 ]
[; ;parser_system.c: 458: break;
"458
[e $U 1178  ]
[; ;parser_system.c: 459: case PM_DIGIN:
"459
[e :U 1187 ]
[; ;parser_system.c: 460: do { ANSELDbits.ANSD5 = 0; } while(0);
"460
[e :U 1190 ]
{
[e = . . _ANSELDbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1189 ]
[; ;parser_system.c: 461: do { TRISDbits.TRISD5 = 1; } while(0);
"461
[e :U 1193 ]
{
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1192 ]
[; ;parser_system.c: 462: break;
"462
[e $U 1178  ]
[; ;parser_system.c: 463: case PM_ANAIN:
"463
[e :U 1194 ]
[; ;parser_system.c: 464: do { TRISDbits.TRISD5 = 1; } while(0);
"464
[e :U 1197 ]
{
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1196 ]
[; ;parser_system.c: 465: do { ANSELDbits.ANSD5 = 1; } while(0);
"465
[e :U 1200 ]
{
[e = . . _ANSELDbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1199 ]
[; ;parser_system.c: 466: break;
"466
[e $U 1178  ]
[; ;parser_system.c: 467: case PM_SFUN:
"467
[e :U 1201 ]
[; ;parser_system.c: 469: break;
"469
[e $U 1178  ]
"470
}
[; ;parser_system.c: 470: }
[e $U 1178  ]
"453
[e :U 1179 ]
[e [\ _i , $ -> . `E8332 0 `uc 1180
 , $ -> . `E8332 1 `uc 1187
 , $ -> . `E8332 2 `uc 1194
 , $ -> . `E8332 3 `uc 1201
 1178 ]
"470
[e :U 1178 ]
[; ;parser_system.c: 471: break;
"471
[e $U 913  ]
[; ;parser_system.c: 472: case 12:
"472
[e :U 1202 ]
[; ;parser_system.c: 473: switch (i)
"473
[e $U 1204  ]
[; ;parser_system.c: 474: {
"474
{
[; ;parser_system.c: 475: case PM_DIGOUT:
"475
[e :U 1205 ]
[; ;parser_system.c: 476: do { ANSELDbits.ANSD7 = 0; } while(0);
"476
[e :U 1208 ]
{
[e = . . _ANSELDbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1207 ]
[; ;parser_system.c: 477: do { TRISDbits.TRISD7 = 0; } while(0);
"477
[e :U 1211 ]
{
[e = . . _TRISDbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1210 ]
[; ;parser_system.c: 478: break;
"478
[e $U 1203  ]
[; ;parser_system.c: 479: case PM_DIGIN:
"479
[e :U 1212 ]
[; ;parser_system.c: 480: do { ANSELDbits.ANSD7 = 0; } while(0);
"480
[e :U 1215 ]
{
[e = . . _ANSELDbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1214 ]
[; ;parser_system.c: 481: do { TRISDbits.TRISD7 = 1; } while(0);
"481
[e :U 1218 ]
{
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1217 ]
[; ;parser_system.c: 482: break;
"482
[e $U 1203  ]
[; ;parser_system.c: 483: case PM_ANAIN:
"483
[e :U 1219 ]
[; ;parser_system.c: 484: do { TRISDbits.TRISD7 = 1; } while(0);
"484
[e :U 1222 ]
{
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1221 ]
[; ;parser_system.c: 485: do { ANSELDbits.ANSD7 = 1; } while(0);
"485
[e :U 1225 ]
{
[e = . . _ANSELDbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1224 ]
[; ;parser_system.c: 486: break;
"486
[e $U 1203  ]
[; ;parser_system.c: 487: case PM_SFUN:
"487
[e :U 1226 ]
[; ;parser_system.c: 489: break;
"489
[e $U 1203  ]
"490
}
[; ;parser_system.c: 490: }
[e $U 1203  ]
"473
[e :U 1204 ]
[e [\ _i , $ -> . `E8332 0 `uc 1205
 , $ -> . `E8332 1 `uc 1212
 , $ -> . `E8332 2 `uc 1219
 , $ -> . `E8332 3 `uc 1226
 1203 ]
"490
[e :U 1203 ]
[; ;parser_system.c: 491: break;
"491
[e $U 913  ]
[; ;parser_system.c: 492: case 13:
"492
[e :U 1227 ]
[; ;parser_system.c: 493: switch (i)
"493
[e $U 1229  ]
[; ;parser_system.c: 494: {
"494
{
[; ;parser_system.c: 495: case PM_DIGOUT:
"495
[e :U 1230 ]
[; ;parser_system.c: 496: do { ANSELDbits.ANSD6 = 0; } while(0);
"496
[e :U 1233 ]
{
[e = . . _ANSELDbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1232 ]
[; ;parser_system.c: 497: do { TRISDbits.TRISD6 = 0; } while(0);
"497
[e :U 1236 ]
{
[e = . . _TRISDbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1235 ]
[; ;parser_system.c: 498: break;
"498
[e $U 1228  ]
[; ;parser_system.c: 499: case PM_DIGIN:
"499
[e :U 1237 ]
[; ;parser_system.c: 500: do { ANSELDbits.ANSD6 = 0; } while(0);
"500
[e :U 1240 ]
{
[e = . . _ANSELDbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1239 ]
[; ;parser_system.c: 501: do { TRISDbits.TRISD6 = 1; } while(0);
"501
[e :U 1243 ]
{
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1242 ]
[; ;parser_system.c: 502: break;
"502
[e $U 1228  ]
[; ;parser_system.c: 503: case PM_ANAIN:
"503
[e :U 1244 ]
[; ;parser_system.c: 504: do { TRISDbits.TRISD6 = 1; } while(0);
"504
[e :U 1247 ]
{
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1246 ]
[; ;parser_system.c: 505: do { ANSELDbits.ANSD6 = 1; } while(0);
"505
[e :U 1250 ]
{
[e = . . _ANSELDbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1249 ]
[; ;parser_system.c: 506: break;
"506
[e $U 1228  ]
[; ;parser_system.c: 507: case PM_SFUN:
"507
[e :U 1251 ]
[; ;parser_system.c: 509: break;
"509
[e $U 1228  ]
"510
}
[; ;parser_system.c: 510: }
[e $U 1228  ]
"493
[e :U 1229 ]
[e [\ _i , $ -> . `E8332 0 `uc 1230
 , $ -> . `E8332 1 `uc 1237
 , $ -> . `E8332 2 `uc 1244
 , $ -> . `E8332 3 `uc 1251
 1228 ]
"510
[e :U 1228 ]
[; ;parser_system.c: 511: break;
"511
[e $U 913  ]
[; ;parser_system.c: 512: case 14:
"512
[e :U 1252 ]
[; ;parser_system.c: 513: switch (i)
"513
[e $U 1254  ]
[; ;parser_system.c: 514: {
"514
{
[; ;parser_system.c: 515: case PM_DIGOUT:
"515
[e :U 1255 ]
[; ;parser_system.c: 516: do { TRISAbits.TRISA7 = 0; } while(0);
"516
[e :U 1258 ]
{
[e = . . _TRISAbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1257 ]
[; ;parser_system.c: 517: break;
"517
[e $U 1253  ]
[; ;parser_system.c: 518: case PM_DIGIN:
"518
[e :U 1259 ]
[; ;parser_system.c: 519: do { TRISAbits.TRISA7 = 1; } while(0);
"519
[e :U 1262 ]
{
[e = . . _TRISAbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1261 ]
[; ;parser_system.c: 520: break;
"520
[e $U 1253  ]
[; ;parser_system.c: 521: case PM_SFUN:
"521
[e :U 1263 ]
[; ;parser_system.c: 523: break;
"523
[e $U 1253  ]
"524
}
[; ;parser_system.c: 524: }
[e $U 1253  ]
"513
[e :U 1254 ]
[e [\ _i , $ -> . `E8332 0 `uc 1255
 , $ -> . `E8332 1 `uc 1259
 , $ -> . `E8332 3 `uc 1263
 1253 ]
"524
[e :U 1253 ]
[; ;parser_system.c: 525: break;
"525
[e $U 913  ]
[; ;parser_system.c: 526: case 15:
"526
[e :U 1264 ]
[; ;parser_system.c: 527: switch (i)
"527
[e $U 1266  ]
[; ;parser_system.c: 528: {
"528
{
[; ;parser_system.c: 529: case PM_DIGOUT:
"529
[e :U 1267 ]
[; ;parser_system.c: 530: do { TRISAbits.TRISA6 = 0; } while(0);
"530
[e :U 1270 ]
{
[e = . . _TRISAbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1269 ]
[; ;parser_system.c: 531: break;
"531
[e $U 1265  ]
[; ;parser_system.c: 532: case PM_DIGIN:
"532
[e :U 1271 ]
[; ;parser_system.c: 533: do { TRISAbits.TRISA6 = 1; } while(0);
"533
[e :U 1274 ]
{
[e = . . _TRISAbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1273 ]
[; ;parser_system.c: 534: break;
"534
[e $U 1265  ]
[; ;parser_system.c: 535: case PM_SFUN:
"535
[e :U 1275 ]
[; ;parser_system.c: 537: break;
"537
[e $U 1265  ]
"538
}
[; ;parser_system.c: 538: }
[e $U 1265  ]
"527
[e :U 1266 ]
[e [\ _i , $ -> . `E8332 0 `uc 1267
 , $ -> . `E8332 1 `uc 1271
 , $ -> . `E8332 3 `uc 1275
 1265 ]
"538
[e :U 1265 ]
[; ;parser_system.c: 539: break;
"539
[e $U 913  ]
[; ;parser_system.c: 540: case 16:
"540
[e :U 1276 ]
[; ;parser_system.c: 541: switch (i)
"541
[e $U 1278  ]
[; ;parser_system.c: 542: {
"542
{
[; ;parser_system.c: 543: case PM_DIGOUT:
"543
[e :U 1279 ]
[; ;parser_system.c: 544: do { TRISBbits.TRISB7 = 0; } while(0);
"544
[e :U 1282 ]
{
[e = . . _TRISBbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1281 ]
[; ;parser_system.c: 545: break;
"545
[e $U 1277  ]
[; ;parser_system.c: 546: case PM_DIGIN:
"546
[e :U 1283 ]
[; ;parser_system.c: 547: do { TRISBbits.TRISB7 = 1; } while(0);
"547
[e :U 1286 ]
{
[e = . . _TRISBbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1285 ]
[; ;parser_system.c: 548: break;
"548
[e $U 1277  ]
[; ;parser_system.c: 549: case PM_SFUN:
"549
[e :U 1287 ]
[; ;parser_system.c: 551: break;
"551
[e $U 1277  ]
"552
}
[; ;parser_system.c: 552: }
[e $U 1277  ]
"541
[e :U 1278 ]
[e [\ _i , $ -> . `E8332 0 `uc 1279
 , $ -> . `E8332 1 `uc 1283
 , $ -> . `E8332 3 `uc 1287
 1277 ]
"552
[e :U 1277 ]
[; ;parser_system.c: 553: break;
"553
[e $U 913  ]
[; ;parser_system.c: 554: case 17:
"554
[e :U 1288 ]
[; ;parser_system.c: 555: switch (i)
"555
[e $U 1290  ]
[; ;parser_system.c: 556: {
"556
{
[; ;parser_system.c: 557: case PM_DIGOUT:
"557
[e :U 1291 ]
[; ;parser_system.c: 558: do { TRISBbits.TRISB6 = 0; } while(0);
"558
[e :U 1294 ]
{
[e = . . _TRISBbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1293 ]
[; ;parser_system.c: 559: break;
"559
[e $U 1289  ]
[; ;parser_system.c: 560: case PM_DIGIN:
"560
[e :U 1295 ]
[; ;parser_system.c: 561: do { TRISBbits.TRISB6 = 1; } while(0);
"561
[e :U 1298 ]
{
[e = . . _TRISBbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1297 ]
[; ;parser_system.c: 562: break;
"562
[e $U 1289  ]
[; ;parser_system.c: 563: case PM_SFUN:
"563
[e :U 1299 ]
[; ;parser_system.c: 565: break;
"565
[e $U 1289  ]
"566
}
[; ;parser_system.c: 566: }
[e $U 1289  ]
"555
[e :U 1290 ]
[e [\ _i , $ -> . `E8332 0 `uc 1291
 , $ -> . `E8332 1 `uc 1295
 , $ -> . `E8332 3 `uc 1299
 1289 ]
"566
[e :U 1289 ]
[; ;parser_system.c: 567: break;
"567
[e $U 913  ]
"568
}
[; ;parser_system.c: 568: }
[e $U 913  ]
"236
[e :U 914 ]
[e [\ _pinNumber , $ -> -> 0 `i `c 915
 , $ -> -> 1 `i `c 940
 , $ -> -> 2 `i `c 965
 , $ -> -> 3 `i `c 990
 , $ -> -> 4 `i `c 1015
 , $ -> -> 5 `i `c 1027
 , $ -> -> 6 `i `c 1052
 , $ -> -> 7 `i `c 1077
 , $ -> -> 8 `i `c 1102
 , $ -> -> 9 `i `c 1127
 , $ -> -> 10 `i `c 1152
 , $ -> -> 11 `i `c 1177
 , $ -> -> 12 `i `c 1202
 , $ -> -> 13 `i `c 1227
 , $ -> -> 14 `i `c 1252
 , $ -> -> 15 `i `c 1264
 , $ -> -> 16 `i `c 1276
 , $ -> -> 17 `i `c 1288
 913 ]
"568
[e :U 913 ]
"569
}
[e :U 912 ]
"570
}
[e :U 911 ]
"571
}
"227
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `ui -> # _gapParserSysPinMode `ui 908  ]
[e :U 909 ]
"571
}
"572
}
[e :U 907 ]
[; ;parser_system.c: 569: }
[; ;parser_system.c: 570: }
[; ;parser_system.c: 571: }
[; ;parser_system.c: 572: }
[; ;parser_system.c: 574: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[status];
"574
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _status `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
[; ;parser_system.c: 575: }
"575
[e :UE 906 ]
}
"577
[v _Parser_SystemSetPinDig `(v ~T0 @X0 1 ef1`*S853 ]
"578
{
[; ;parser_system.c: 577: void Parser_SystemSetPinDig(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 578: {
[e :U _Parser_SystemSetPinDig ]
"577
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"578
[f ]
"579
[v _pParam1 `*uc ~T0 @X0 1 a ]
[; ;parser_system.c: 579: uint8_t* pParam1 = (uint8_t*)pParserCmdInfo->pParam1;
[e = _pParam1 . *U _pParserCmdInfo 0 ]
"580
[v _pParam2 `*uc ~T0 @X0 1 a ]
[; ;parser_system.c: 580: uint8_t* pParam2 = (uint8_t*)pParserCmdInfo->pParam2;
[e = _pParam2 . *U _pParserCmdInfo 1 ]
"581
[v _status `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 581: uint8_t status = INVALID_PARAM_IDX;
[e = _status -> . `E7189 1 `uc ]
"582
[v _pinNumber `c ~T0 @X0 1 a ]
[; ;parser_system.c: 582: int8_t pinNumber = -1;
[e = _pinNumber -> -U -> 1 `i `c ]
"583
[v _pinValue `c ~T0 @X0 1 a ]
[; ;parser_system.c: 583: int8_t pinValue = -1;
[e = _pinValue -> -U -> 1 `i `c ]
[; ;parser_system.c: 585: pinNumber = Pin_Index(pParam1);
"585
[e = _pinNumber ( _Pin_Index (1 _pParam1 ]
[; ;parser_system.c: 587: if(Validate_UintDecAsciiValue(pParam2, 1, 1))
"587
[e $ ! != -> ( _Validate_UintDecAsciiValue (3 , , -> _pParam2 `*v -> -> 1 `i `uc -> -> -> 1 `i `l `ul `i -> -> -> 0 `i `uc `i 1301  ]
[; ;parser_system.c: 588: {
"588
{
[; ;parser_system.c: 589: pinValue = atoi(pParam2);
"589
[e = _pinValue -> ( _atoi (1 -> _pParam2 `*Cuc `c ]
"590
}
[e :U 1301 ]
[; ;parser_system.c: 590: }
[; ;parser_system.c: 592: if ((pinNumber >= 0) && (pinValue >= 0))
"592
[e $ ! && >= -> _pinNumber `i -> 0 `i >= -> _pinValue `i -> 0 `i 1302  ]
[; ;parser_system.c: 593: {
"593
{
[; ;parser_system.c: 594: status = OK_STATUS_IDX;
"594
[e = _status -> . `E7189 0 `uc ]
[; ;parser_system.c: 595: switch (pinNumber)
"595
[e $U 1304  ]
[; ;parser_system.c: 596: {
"596
{
[; ;parser_system.c: 597: case 0:
"597
[e :U 1305 ]
[; ;parser_system.c: 598: if (0 == pinValue)
"598
[e $ ! == -> 0 `i -> _pinValue `i 1306  ]
[; ;parser_system.c: 599: do { LATAbits.LATA0 = 0; } while(0);
"599
[e :U 1309 ]
{
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
}
[e :U 1308 ]
[e $U 1310  ]
"600
[e :U 1306 ]
[; ;parser_system.c: 600: else
[; ;parser_system.c: 601: do { LATAbits.LATA0 = 1; } while(0);
"601
[e :U 1313 ]
{
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
}
[e :U 1312 ]
[e :U 1310 ]
[; ;parser_system.c: 602: break;
"602
[e $U 1303  ]
[; ;parser_system.c: 603: case 1:
"603
[e :U 1314 ]
[; ;parser_system.c: 604: if (0 == pinValue)
"604
[e $ ! == -> 0 `i -> _pinValue `i 1315  ]
[; ;parser_system.c: 605: do { LATAbits.LATA1 = 0; } while(0);
"605
[e :U 1318 ]
{
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
}
[e :U 1317 ]
[e $U 1319  ]
"606
[e :U 1315 ]
[; ;parser_system.c: 606: else
[; ;parser_system.c: 607: do { LATAbits.LATA1 = 1; } while(0);
"607
[e :U 1322 ]
{
[e = . . _LATAbits 0 1 -> -> 1 `i `uc ]
}
[e :U 1321 ]
[e :U 1319 ]
[; ;parser_system.c: 608: break;
"608
[e $U 1303  ]
[; ;parser_system.c: 609: case 2:
"609
[e :U 1323 ]
[; ;parser_system.c: 610: if (0 == pinValue)
"610
[e $ ! == -> 0 `i -> _pinValue `i 1324  ]
[; ;parser_system.c: 611: do { LATAbits.LATA2 = 0; } while(0);
"611
[e :U 1327 ]
{
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1326 ]
[e $U 1328  ]
"612
[e :U 1324 ]
[; ;parser_system.c: 612: else
[; ;parser_system.c: 613: do { LATAbits.LATA2 = 1; } while(0);
"613
[e :U 1331 ]
{
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1330 ]
[e :U 1328 ]
[; ;parser_system.c: 614: break;
"614
[e $U 1303  ]
[; ;parser_system.c: 615: case 3:
"615
[e :U 1332 ]
[; ;parser_system.c: 616: if (0 == pinValue)
"616
[e $ ! == -> 0 `i -> _pinValue `i 1333  ]
[; ;parser_system.c: 617: do { LATAbits.LATA3 = 0; } while(0);
"617
[e :U 1336 ]
{
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
}
[e :U 1335 ]
[e $U 1337  ]
"618
[e :U 1333 ]
[; ;parser_system.c: 618: else
[; ;parser_system.c: 619: do { LATAbits.LATA3 = 1; } while(0);
"619
[e :U 1340 ]
{
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
}
[e :U 1339 ]
[e :U 1337 ]
[; ;parser_system.c: 620: break;
"620
[e $U 1303  ]
[; ;parser_system.c: 621: case 4:
"621
[e :U 1341 ]
[; ;parser_system.c: 622: if (0 == pinValue)
"622
[e $ ! == -> 0 `i -> _pinValue `i 1342  ]
[; ;parser_system.c: 623: do { LATAbits.LATA4 = 0; } while(0);
"623
[e :U 1345 ]
{
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
}
[e :U 1344 ]
[e $U 1346  ]
"624
[e :U 1342 ]
[; ;parser_system.c: 624: else
[; ;parser_system.c: 625: do { LATAbits.LATA4 = 1; } while(0);
"625
[e :U 1349 ]
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
}
[e :U 1348 ]
[e :U 1346 ]
[; ;parser_system.c: 626: break;
"626
[e $U 1303  ]
[; ;parser_system.c: 627: case 5:
"627
[e :U 1350 ]
[; ;parser_system.c: 628: if (0 == pinValue)
"628
[e $ ! == -> 0 `i -> _pinValue `i 1351  ]
[; ;parser_system.c: 629: do { LATAbits.LATA5 = 0; } while(0);
"629
[e :U 1354 ]
{
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1353 ]
[e $U 1355  ]
"630
[e :U 1351 ]
[; ;parser_system.c: 630: else
[; ;parser_system.c: 631: do { LATAbits.LATA5 = 1; } while(0);
"631
[e :U 1358 ]
{
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1357 ]
[e :U 1355 ]
[; ;parser_system.c: 632: break;
"632
[e $U 1303  ]
[; ;parser_system.c: 633: case 6:
"633
[e :U 1359 ]
[; ;parser_system.c: 634: if (0 == pinValue)
"634
[e $ ! == -> 0 `i -> _pinValue `i 1360  ]
[; ;parser_system.c: 635: do { LATEbits.LATE0 = 0; } while(0);
"635
[e :U 1363 ]
{
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
}
[e :U 1362 ]
[e $U 1364  ]
"636
[e :U 1360 ]
[; ;parser_system.c: 636: else
[; ;parser_system.c: 637: do { LATEbits.LATE0 = 1; } while(0);
"637
[e :U 1367 ]
{
[e = . . _LATEbits 0 0 -> -> 1 `i `uc ]
}
[e :U 1366 ]
[e :U 1364 ]
[; ;parser_system.c: 638: break;
"638
[e $U 1303  ]
[; ;parser_system.c: 639: case 7:
"639
[e :U 1368 ]
[; ;parser_system.c: 640: if (0 == pinValue)
"640
[e $ ! == -> 0 `i -> _pinValue `i 1369  ]
[; ;parser_system.c: 641: do { LATEbits.LATE1 = 0; } while(0);
"641
[e :U 1372 ]
{
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
}
[e :U 1371 ]
[e $U 1373  ]
"642
[e :U 1369 ]
[; ;parser_system.c: 642: else
[; ;parser_system.c: 643: do { LATEbits.LATE1 = 1; } while(0);
"643
[e :U 1376 ]
{
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 1375 ]
[e :U 1373 ]
[; ;parser_system.c: 644: break;
"644
[e $U 1303  ]
[; ;parser_system.c: 645: case 8:
"645
[e :U 1377 ]
[; ;parser_system.c: 646: if (0 == pinValue)
"646
[e $ ! == -> 0 `i -> _pinValue `i 1378  ]
[; ;parser_system.c: 647: do { LATDbits.LATD2 = 0; } while(0);
"647
[e :U 1381 ]
{
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1380 ]
[e $U 1382  ]
"648
[e :U 1378 ]
[; ;parser_system.c: 648: else
[; ;parser_system.c: 649: do { LATDbits.LATD2 = 1; } while(0);
"649
[e :U 1385 ]
{
[e = . . _LATDbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1384 ]
[e :U 1382 ]
[; ;parser_system.c: 650: break;
"650
[e $U 1303  ]
[; ;parser_system.c: 651: case 9:
"651
[e :U 1386 ]
[; ;parser_system.c: 652: if (0 == pinValue)
"652
[e $ ! == -> 0 `i -> _pinValue `i 1387  ]
[; ;parser_system.c: 653: do { LATEbits.LATE2 = 0; } while(0);
"653
[e :U 1390 ]
{
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
}
[e :U 1389 ]
[e $U 1391  ]
"654
[e :U 1387 ]
[; ;parser_system.c: 654: else
[; ;parser_system.c: 655: do { LATEbits.LATE2 = 1; } while(0);
"655
[e :U 1394 ]
{
[e = . . _LATEbits 0 2 -> -> 1 `i `uc ]
}
[e :U 1393 ]
[e :U 1391 ]
[; ;parser_system.c: 656: break;
"656
[e $U 1303  ]
[; ;parser_system.c: 657: case 10:
"657
[e :U 1395 ]
[; ;parser_system.c: 658: if (0 == pinValue)
"658
[e $ ! == -> 0 `i -> _pinValue `i 1396  ]
[; ;parser_system.c: 659: do { LATCbits.LATC5 = 0; } while(0);
"659
[e :U 1399 ]
{
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1398 ]
[e $U 1400  ]
"660
[e :U 1396 ]
[; ;parser_system.c: 660: else
[; ;parser_system.c: 661: do { LATCbits.LATC5 = 1; } while(0);
"661
[e :U 1403 ]
{
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1402 ]
[e :U 1400 ]
[; ;parser_system.c: 662: break;
"662
[e $U 1303  ]
[; ;parser_system.c: 663: case 11:
"663
[e :U 1404 ]
[; ;parser_system.c: 664: if (0 == pinValue)
"664
[e $ ! == -> 0 `i -> _pinValue `i 1405  ]
[; ;parser_system.c: 665: do { LATDbits.LATD5 = 0; } while(0);
"665
[e :U 1408 ]
{
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
}
[e :U 1407 ]
[e $U 1409  ]
"666
[e :U 1405 ]
[; ;parser_system.c: 666: else
[; ;parser_system.c: 667: do { LATDbits.LATD5 = 1; } while(0);
"667
[e :U 1412 ]
{
[e = . . _LATDbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1411 ]
[e :U 1409 ]
[; ;parser_system.c: 668: break;
"668
[e $U 1303  ]
[; ;parser_system.c: 669: case 12:
"669
[e :U 1413 ]
[; ;parser_system.c: 670: if (0 == pinValue)
"670
[e $ ! == -> 0 `i -> _pinValue `i 1414  ]
[; ;parser_system.c: 671: do { LATDbits.LATD7 = 0; } while(0);
"671
[e :U 1417 ]
{
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1416 ]
[e $U 1418  ]
"672
[e :U 1414 ]
[; ;parser_system.c: 672: else
[; ;parser_system.c: 673: do { LATDbits.LATD7 = 1; } while(0);
"673
[e :U 1421 ]
{
[e = . . _LATDbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1420 ]
[e :U 1418 ]
[; ;parser_system.c: 674: break;
"674
[e $U 1303  ]
[; ;parser_system.c: 675: case 13:
"675
[e :U 1422 ]
[; ;parser_system.c: 676: if (0 == pinValue)
"676
[e $ ! == -> 0 `i -> _pinValue `i 1423  ]
[; ;parser_system.c: 677: do { LATDbits.LATD6 = 0; } while(0);
"677
[e :U 1426 ]
{
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1425 ]
[e $U 1427  ]
"678
[e :U 1423 ]
[; ;parser_system.c: 678: else
[; ;parser_system.c: 679: do { LATDbits.LATD6 = 1; } while(0);
"679
[e :U 1430 ]
{
[e = . . _LATDbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1429 ]
[e :U 1427 ]
[; ;parser_system.c: 680: break;
"680
[e $U 1303  ]
[; ;parser_system.c: 681: case 14:
"681
[e :U 1431 ]
[; ;parser_system.c: 682: if (0 == pinValue)
"682
[e $ ! == -> 0 `i -> _pinValue `i 1432  ]
[; ;parser_system.c: 683: do { LATAbits.LATA7 = 0; } while(0);
"683
[e :U 1435 ]
{
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1434 ]
[e $U 1436  ]
"684
[e :U 1432 ]
[; ;parser_system.c: 684: else
[; ;parser_system.c: 685: do { LATAbits.LATA7 = 1; } while(0);
"685
[e :U 1439 ]
{
[e = . . _LATAbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1438 ]
[e :U 1436 ]
[; ;parser_system.c: 686: break;
"686
[e $U 1303  ]
[; ;parser_system.c: 687: case 15:
"687
[e :U 1440 ]
[; ;parser_system.c: 688: if (0 == pinValue)
"688
[e $ ! == -> 0 `i -> _pinValue `i 1441  ]
[; ;parser_system.c: 689: do { LATAbits.LATA6 = 0; } while(0);
"689
[e :U 1444 ]
{
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1443 ]
[e $U 1445  ]
"690
[e :U 1441 ]
[; ;parser_system.c: 690: else
[; ;parser_system.c: 691: do { LATAbits.LATA6 = 1; } while(0);
"691
[e :U 1448 ]
{
[e = . . _LATAbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1447 ]
[e :U 1445 ]
[; ;parser_system.c: 692: break;
"692
[e $U 1303  ]
[; ;parser_system.c: 693: case 16:
"693
[e :U 1449 ]
[; ;parser_system.c: 694: if (0 == pinValue)
"694
[e $ ! == -> 0 `i -> _pinValue `i 1450  ]
[; ;parser_system.c: 695: do { LATBbits.LATB7 = 0; } while(0);
"695
[e :U 1453 ]
{
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
}
[e :U 1452 ]
[e $U 1454  ]
"696
[e :U 1450 ]
[; ;parser_system.c: 696: else
[; ;parser_system.c: 697: do { LATBbits.LATB7 = 1; } while(0);
"697
[e :U 1457 ]
{
[e = . . _LATBbits 0 7 -> -> 1 `i `uc ]
}
[e :U 1456 ]
[e :U 1454 ]
[; ;parser_system.c: 698: break;
"698
[e $U 1303  ]
[; ;parser_system.c: 699: case 17:
"699
[e :U 1458 ]
[; ;parser_system.c: 700: if (0 == pinValue)
"700
[e $ ! == -> 0 `i -> _pinValue `i 1459  ]
[; ;parser_system.c: 701: do { LATBbits.LATB6 = 0; } while(0);
"701
[e :U 1462 ]
{
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
}
[e :U 1461 ]
[e $U 1463  ]
"702
[e :U 1459 ]
[; ;parser_system.c: 702: else
[; ;parser_system.c: 703: do { LATBbits.LATB6 = 1; } while(0);
"703
[e :U 1466 ]
{
[e = . . _LATBbits 0 6 -> -> 1 `i `uc ]
}
[e :U 1465 ]
[e :U 1463 ]
[; ;parser_system.c: 704: break;
"704
[e $U 1303  ]
"705
}
[; ;parser_system.c: 705: }
[e $U 1303  ]
"595
[e :U 1304 ]
[e [\ _pinNumber , $ -> -> 0 `i `c 1305
 , $ -> -> 1 `i `c 1314
 , $ -> -> 2 `i `c 1323
 , $ -> -> 3 `i `c 1332
 , $ -> -> 4 `i `c 1341
 , $ -> -> 5 `i `c 1350
 , $ -> -> 6 `i `c 1359
 , $ -> -> 7 `i `c 1368
 , $ -> -> 8 `i `c 1377
 , $ -> -> 9 `i `c 1386
 , $ -> -> 10 `i `c 1395
 , $ -> -> 11 `i `c 1404
 , $ -> -> 12 `i `c 1413
 , $ -> -> 13 `i `c 1422
 , $ -> -> 14 `i `c 1431
 , $ -> -> 15 `i `c 1440
 , $ -> -> 16 `i `c 1449
 , $ -> -> 17 `i `c 1458
 1303 ]
"705
[e :U 1303 ]
"706
}
[e :U 1302 ]
[; ;parser_system.c: 706: }
[; ;parser_system.c: 708: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[status];
"708
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _status `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
[; ;parser_system.c: 709: }
"709
[e :UE 1300 ]
}
"711
[v _Parser_SystemGetPinDig `(v ~T0 @X0 1 ef1`*S853 ]
"712
{
[; ;parser_system.c: 711: void Parser_SystemGetPinDig(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 712: {
[e :U _Parser_SystemGetPinDig ]
"711
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"712
[f ]
"713
[v _pParam1 `*uc ~T0 @X0 1 a ]
[; ;parser_system.c: 713: uint8_t* pParam1 = (uint8_t*)pParserCmdInfo->pParam1;
[e = _pParam1 . *U _pParserCmdInfo 0 ]
"714
[v _status `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 714: uint8_t status = INVALID_PARAM_IDX;
[e = _status -> . `E7189 1 `uc ]
"715
[v _pinNumber `c ~T0 @X0 1 a ]
[; ;parser_system.c: 715: int8_t pinNumber = -1;
[e = _pinNumber -> -U -> 1 `i `c ]
"716
[v _pinValue `c ~T0 @X0 1 a ]
[; ;parser_system.c: 716: int8_t pinValue = -1;
[e = _pinValue -> -U -> 1 `i `c ]
[; ;parser_system.c: 718: pinNumber = Pin_Index(pParam1);
"718
[e = _pinNumber ( _Pin_Index (1 _pParam1 ]
[; ;parser_system.c: 720: if (pinNumber >= 0)
"720
[e $ ! >= -> _pinNumber `i -> 0 `i 1468  ]
[; ;parser_system.c: 721: {
"721
{
[; ;parser_system.c: 722: switch (pinNumber)
"722
[e $U 1470  ]
[; ;parser_system.c: 723: {
"723
{
[; ;parser_system.c: 724: case 0:
"724
[e :U 1471 ]
[; ;parser_system.c: 725: pinValue = PORTAbits.RA0;
"725
[e = _pinValue -> . . _PORTAbits 0 0 `c ]
[; ;parser_system.c: 726: break;
"726
[e $U 1469  ]
[; ;parser_system.c: 727: case 1:
"727
[e :U 1472 ]
[; ;parser_system.c: 728: pinValue = PORTAbits.RA1;
"728
[e = _pinValue -> . . _PORTAbits 0 1 `c ]
[; ;parser_system.c: 729: break;
"729
[e $U 1469  ]
[; ;parser_system.c: 730: case 2:
"730
[e :U 1473 ]
[; ;parser_system.c: 731: pinValue = PORTAbits.RA2;
"731
[e = _pinValue -> . . _PORTAbits 0 2 `c ]
[; ;parser_system.c: 732: break;
"732
[e $U 1469  ]
[; ;parser_system.c: 733: case 3:
"733
[e :U 1474 ]
[; ;parser_system.c: 734: pinValue = PORTAbits.RA3;
"734
[e = _pinValue -> . . _PORTAbits 0 3 `c ]
[; ;parser_system.c: 735: break;
"735
[e $U 1469  ]
[; ;parser_system.c: 736: case 4:
"736
[e :U 1475 ]
[; ;parser_system.c: 737: pinValue = PORTAbits.RA4;
"737
[e = _pinValue -> . . _PORTAbits 0 4 `c ]
[; ;parser_system.c: 738: break;
"738
[e $U 1469  ]
[; ;parser_system.c: 739: case 5:
"739
[e :U 1476 ]
[; ;parser_system.c: 740: pinValue = PORTAbits.RA5;
"740
[e = _pinValue -> . . _PORTAbits 0 5 `c ]
[; ;parser_system.c: 741: break;
"741
[e $U 1469  ]
[; ;parser_system.c: 742: case 6:
"742
[e :U 1477 ]
[; ;parser_system.c: 743: pinValue = PORTEbits.RE0;
"743
[e = _pinValue -> . . _PORTEbits 0 0 `c ]
[; ;parser_system.c: 744: break;
"744
[e $U 1469  ]
[; ;parser_system.c: 745: case 7:
"745
[e :U 1478 ]
[; ;parser_system.c: 746: pinValue = PORTEbits.RE1;
"746
[e = _pinValue -> . . _PORTEbits 0 1 `c ]
[; ;parser_system.c: 747: break;
"747
[e $U 1469  ]
[; ;parser_system.c: 748: case 8:
"748
[e :U 1479 ]
[; ;parser_system.c: 749: pinValue = PORTDbits.RD2;
"749
[e = _pinValue -> . . _PORTDbits 0 2 `c ]
[; ;parser_system.c: 750: break;
"750
[e $U 1469  ]
[; ;parser_system.c: 751: case 9:
"751
[e :U 1480 ]
[; ;parser_system.c: 752: pinValue = PORTEbits.RE2;
"752
[e = _pinValue -> . . _PORTEbits 0 2 `c ]
[; ;parser_system.c: 753: break;
"753
[e $U 1469  ]
[; ;parser_system.c: 754: case 10:
"754
[e :U 1481 ]
[; ;parser_system.c: 755: pinValue = PORTCbits.RC5;
"755
[e = _pinValue -> . . _PORTCbits 0 5 `c ]
[; ;parser_system.c: 756: break;
"756
[e $U 1469  ]
[; ;parser_system.c: 757: case 11:
"757
[e :U 1482 ]
[; ;parser_system.c: 758: pinValue = PORTDbits.RD5;
"758
[e = _pinValue -> . . _PORTDbits 0 5 `c ]
[; ;parser_system.c: 759: break;
"759
[e $U 1469  ]
[; ;parser_system.c: 760: case 12:
"760
[e :U 1483 ]
[; ;parser_system.c: 761: pinValue = PORTDbits.RD7;
"761
[e = _pinValue -> . . _PORTDbits 0 7 `c ]
[; ;parser_system.c: 762: break;
"762
[e $U 1469  ]
[; ;parser_system.c: 763: case 13:
"763
[e :U 1484 ]
[; ;parser_system.c: 764: pinValue = PORTDbits.RD6;
"764
[e = _pinValue -> . . _PORTDbits 0 6 `c ]
[; ;parser_system.c: 765: break;
"765
[e $U 1469  ]
[; ;parser_system.c: 766: case 14:
"766
[e :U 1485 ]
[; ;parser_system.c: 767: pinValue = PORTAbits.RA7;
"767
[e = _pinValue -> . . _PORTAbits 0 7 `c ]
[; ;parser_system.c: 768: break;
"768
[e $U 1469  ]
[; ;parser_system.c: 769: case 15:
"769
[e :U 1486 ]
[; ;parser_system.c: 770: pinValue = PORTAbits.RA6;
"770
[e = _pinValue -> . . _PORTAbits 0 6 `c ]
[; ;parser_system.c: 771: break;
"771
[e $U 1469  ]
[; ;parser_system.c: 772: case 16:
"772
[e :U 1487 ]
[; ;parser_system.c: 773: pinValue = PORTBbits.RB7;
"773
[e = _pinValue -> . . _PORTBbits 0 7 `c ]
[; ;parser_system.c: 774: break;
"774
[e $U 1469  ]
[; ;parser_system.c: 775: case 17:
"775
[e :U 1488 ]
[; ;parser_system.c: 776: pinValue = PORTBbits.RB6;
"776
[e = _pinValue -> . . _PORTBbits 0 6 `c ]
[; ;parser_system.c: 777: break;
"777
[e $U 1469  ]
"778
}
[; ;parser_system.c: 778: }
[e $U 1469  ]
"722
[e :U 1470 ]
[e [\ _pinNumber , $ -> -> 0 `i `c 1471
 , $ -> -> 1 `i `c 1472
 , $ -> -> 2 `i `c 1473
 , $ -> -> 3 `i `c 1474
 , $ -> -> 4 `i `c 1475
 , $ -> -> 5 `i `c 1476
 , $ -> -> 6 `i `c 1477
 , $ -> -> 7 `i `c 1478
 , $ -> -> 8 `i `c 1479
 , $ -> -> 9 `i `c 1480
 , $ -> -> 10 `i `c 1481
 , $ -> -> 11 `i `c 1482
 , $ -> -> 12 `i `c 1483
 , $ -> -> 13 `i `c 1484
 , $ -> -> 14 `i `c 1485
 , $ -> -> 15 `i `c 1486
 , $ -> -> 16 `i `c 1487
 , $ -> -> 17 `i `c 1488
 1469 ]
"778
[e :U 1469 ]
[; ;parser_system.c: 779: status = OK_STATUS_IDX;
"779
[e = _status -> . `E7189 0 `uc ]
"780
}
[e :U 1468 ]
[; ;parser_system.c: 780: }
[; ;parser_system.c: 782: if (status != OK_STATUS_IDX)
"782
[e $ ! != -> _status `i -> . `E7189 0 `i 1489  ]
[; ;parser_system.c: 783: {
"783
{
[; ;parser_system.c: 784: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[status];
"784
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _status `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
"785
}
[; ;parser_system.c: 785: }
[e $U 1490  ]
"786
[e :U 1489 ]
[; ;parser_system.c: 786: else
[; ;parser_system.c: 787: {
"787
{
[; ;parser_system.c: 788: utoa(aParserData, pinValue, 10U);
"788
[e ( _utoa (3 , , &U _aParserData -> -> _pinValue `i `ui -> -> 10 `ui `i ]
[; ;parser_system.c: 789: pParserCmdInfo->pReplyCmd = aParserData;
"789
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
"790
}
[e :U 1490 ]
[; ;parser_system.c: 790: }
[; ;parser_system.c: 791: }
"791
[e :UE 1467 ]
}
"793
[v _Parser_SystemGetPinAnalog `(v ~T0 @X0 1 ef1`*S853 ]
"794
{
[; ;parser_system.c: 793: void Parser_SystemGetPinAnalog(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 794: {
[e :U _Parser_SystemGetPinAnalog ]
"793
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"794
[f ]
"795
[v _pParam1 `*uc ~T0 @X0 1 a ]
[; ;parser_system.c: 795: uint8_t* pParam1 = (uint8_t*)pParserCmdInfo->pParam1;
[e = _pParam1 . *U _pParserCmdInfo 0 ]
"796
[v _status `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 796: uint8_t status = INVALID_PARAM_IDX;
[e = _status -> . `E7189 1 `uc ]
"797
[v _pinNumber `c ~T0 @X0 1 a ]
[; ;parser_system.c: 797: int8_t pinNumber = -1;
[e = _pinNumber -> -U -> 1 `i `c ]
"798
[v _pinValue `ui ~T0 @X0 1 a ]
[; ;parser_system.c: 798: uint16_t pinValue;
[; ;parser_system.c: 800: pinNumber = Pin_Index(pParam1);
"800
[e = _pinNumber ( _Pin_Index (1 _pParam1 ]
[; ;parser_system.c: 802: if (pinNumber >= 0)
"802
[e $ ! >= -> _pinNumber `i -> 0 `i 1492  ]
[; ;parser_system.c: 803: {
"803
{
[; ;parser_system.c: 804: if ((gaAvailablePinFunctions[pinNumber] & (1 << PM_ANAIN)) != 0)
"804
[e $ ! != & -> *U + &U _gaAvailablePinFunctions * -> -> _pinNumber `uc `ux -> -> # *U &U _gaAvailablePinFunctions `ui `ux `i << -> 1 `i . `E8332 2 -> 0 `i 1493  ]
[; ;parser_system.c: 805: {
"805
{
[; ;parser_system.c: 807: status = OK_STATUS_IDX;
"807
[e = _status -> . `E7189 0 `uc ]
[; ;parser_system.c: 808: switch (pinNumber)
"808
[e $U 1495  ]
[; ;parser_system.c: 809: {
"809
{
[; ;parser_system.c: 810: case 0:
"810
[e :U 1496 ]
[; ;parser_system.c: 811: pinValue = System_GetAnalogReading(0);
"811
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 0 `i `uc ]
[; ;parser_system.c: 812: break;
"812
[e $U 1494  ]
[; ;parser_system.c: 813: case 1:
"813
[e :U 1497 ]
[; ;parser_system.c: 814: pinValue = System_GetAnalogReading(1);
"814
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 1 `i `uc ]
[; ;parser_system.c: 815: break;
"815
[e $U 1494  ]
[; ;parser_system.c: 816: case 2:
"816
[e :U 1498 ]
[; ;parser_system.c: 817: pinValue = System_GetAnalogReading(2);
"817
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 2 `i `uc ]
[; ;parser_system.c: 818: break;
"818
[e $U 1494  ]
[; ;parser_system.c: 819: case 3:
"819
[e :U 1499 ]
[; ;parser_system.c: 820: pinValue = System_GetAnalogReading(3);
"820
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 3 `i `uc ]
[; ;parser_system.c: 821: break;
"821
[e $U 1494  ]
[; ;parser_system.c: 822: case 5:
"822
[e :U 1500 ]
[; ;parser_system.c: 823: pinValue = System_GetAnalogReading(4);
"823
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 4 `i `uc ]
[; ;parser_system.c: 824: break;
"824
[e $U 1494  ]
[; ;parser_system.c: 825: case 6:
"825
[e :U 1501 ]
[; ;parser_system.c: 826: pinValue = System_GetAnalogReading(5);
"826
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 5 `i `uc ]
[; ;parser_system.c: 827: break;
"827
[e $U 1494  ]
[; ;parser_system.c: 828: case 7:
"828
[e :U 1502 ]
[; ;parser_system.c: 829: pinValue = System_GetAnalogReading(6);
"829
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 6 `i `uc ]
[; ;parser_system.c: 830: break;
"830
[e $U 1494  ]
[; ;parser_system.c: 831: case 8:
"831
[e :U 1503 ]
[; ;parser_system.c: 832: pinValue = System_GetAnalogReading(22);
"832
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 22 `i `uc ]
[; ;parser_system.c: 833: break;
"833
[e $U 1494  ]
[; ;parser_system.c: 834: case 9:
"834
[e :U 1504 ]
[; ;parser_system.c: 835: pinValue = System_GetAnalogReading(7);
"835
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 7 `i `uc ]
[; ;parser_system.c: 836: break;
"836
[e $U 1494  ]
[; ;parser_system.c: 837: case 10:
"837
[e :U 1505 ]
[; ;parser_system.c: 838: pinValue = System_GetAnalogReading(17);
"838
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 17 `i `uc ]
[; ;parser_system.c: 839: break;
"839
[e $U 1494  ]
[; ;parser_system.c: 840: case 11:
"840
[e :U 1506 ]
[; ;parser_system.c: 841: pinValue = System_GetAnalogReading(25);
"841
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 25 `i `uc ]
[; ;parser_system.c: 842: break;
"842
[e $U 1494  ]
[; ;parser_system.c: 843: case 12:
"843
[e :U 1507 ]
[; ;parser_system.c: 844: pinValue = System_GetAnalogReading(27);
"844
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 27 `i `uc ]
[; ;parser_system.c: 845: break;
"845
[e $U 1494  ]
[; ;parser_system.c: 846: case 13:
"846
[e :U 1508 ]
[; ;parser_system.c: 847: pinValue = System_GetAnalogReading(26);
"847
[e = _pinValue ( _System_GetAnalogReading (1 -> -> 26 `i `uc ]
[; ;parser_system.c: 848: break;
"848
[e $U 1494  ]
"849
}
[; ;parser_system.c: 849: }
[e $U 1494  ]
"808
[e :U 1495 ]
[e [\ _pinNumber , $ -> -> 0 `i `c 1496
 , $ -> -> 1 `i `c 1497
 , $ -> -> 2 `i `c 1498
 , $ -> -> 3 `i `c 1499
 , $ -> -> 5 `i `c 1500
 , $ -> -> 6 `i `c 1501
 , $ -> -> 7 `i `c 1502
 , $ -> -> 8 `i `c 1503
 , $ -> -> 9 `i `c 1504
 , $ -> -> 10 `i `c 1505
 , $ -> -> 11 `i `c 1506
 , $ -> -> 12 `i `c 1507
 , $ -> -> 13 `i `c 1508
 1494 ]
"849
[e :U 1494 ]
"850
}
[e :U 1493 ]
"851
}
[e :U 1492 ]
[; ;parser_system.c: 850: }
[; ;parser_system.c: 851: }
[; ;parser_system.c: 853: if (status != OK_STATUS_IDX)
"853
[e $ ! != -> _status `i -> . `E7189 0 `i 1509  ]
[; ;parser_system.c: 854: {
"854
{
[; ;parser_system.c: 855: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[status];
"855
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _status `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
"856
}
[; ;parser_system.c: 856: }
[e $U 1510  ]
"857
[e :U 1509 ]
[; ;parser_system.c: 857: else
[; ;parser_system.c: 858: {
"858
{
[; ;parser_system.c: 859: utoa(aParserData, pinValue, 10U);
"859
[e ( _utoa (3 , , &U _aParserData _pinValue -> -> 10 `ui `i ]
[; ;parser_system.c: 860: pParserCmdInfo->pReplyCmd = aParserData;
"860
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
"861
}
[e :U 1510 ]
[; ;parser_system.c: 861: }
[; ;parser_system.c: 862: }
"862
[e :UE 1491 ]
}
"865
[v _Parser_SystemGetVer `(v ~T0 @X0 1 ef1`*S853 ]
"866
{
[; ;parser_system.c: 865: void Parser_SystemGetVer(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 866: {
[e :U _Parser_SystemGetVer ]
"865
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"866
[f ]
[; ;parser_system.c: 867: Parser_GetSwVersion(aParserData);
"867
[e ( _Parser_GetSwVersion (1 &U _aParserData ]
[; ;parser_system.c: 868: pParserCmdInfo->pReplyCmd = aParserData;
"868
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
[; ;parser_system.c: 869: }
"869
[e :UE 1511 ]
}
"871
[v _Parser_SystemGetBattery `(v ~T0 @X0 1 ef1`*S853 ]
"872
{
[; ;parser_system.c: 871: void Parser_SystemGetBattery(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 872: {
[e :U _Parser_SystemGetBattery ]
"871
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"872
[f ]
"873
[v _refVoltage `ui ~T0 @X0 1 a ]
"874
[v _batteryVoltage `ul ~T0 @X0 1 a ]
[; ;parser_system.c: 873: uint16_t refVoltage;
[; ;parser_system.c: 874: uint32_t batteryVoltage;
[; ;parser_system.c: 876: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[ERR_STATUS_IDX];
"876
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> . `E7189 2 `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
[; ;parser_system.c: 878: ADCMD = 0;
"878
[e = _ADCMD -> -> 0 `i `b ]
[; ;parser_system.c: 880: ADC_Initialize();
"880
[e ( _ADC_Initialize ..  ]
[; ;parser_system.c: 881: FVR_Initialize();
"881
[e ( _FVR_Initialize ..  ]
[; ;parser_system.c: 883: while(!FVR_IsOutputReady());
"883
[e $U 1513  ]
[e :U 1514 ]
[e :U 1513 ]
[e $ ! != -> ( _FVR_IsOutputReady ..  `i -> -> -> 0 `i `uc `i 1514  ]
[e :U 1515 ]
[; ;parser_system.c: 885: refVoltage = ADC_GetConversion(channel_FVRBuf2);
"885
[e = _refVoltage ( _ADC_GetConversion (1 . `E7444 2 ]
[; ;parser_system.c: 887: FVR_DeInitialize();
"887
[e ( _FVR_DeInitialize ..  ]
[; ;parser_system.c: 889: ADCMD = 1;
"889
[e = _ADCMD -> -> 1 `i `b ]
[; ;parser_system.c: 891: if (refVoltage == 0)
"891
[e $ ! == _refVoltage -> -> 0 `i `ui 1516  ]
[; ;parser_system.c: 892: {
"892
{
[; ;parser_system.c: 893: batteryVoltage = 0xFFFF;
"893
[e = _batteryVoltage -> -> 65535 `ui `ul ]
"894
}
[; ;parser_system.c: 894: }
[e $U 1517  ]
"895
[e :U 1516 ]
[; ;parser_system.c: 895: else
[; ;parser_system.c: 896: {
"896
{
[; ;parser_system.c: 897: batteryVoltage = 1047552;
"897
[e = _batteryVoltage -> -> 1047552 `l `ul ]
[; ;parser_system.c: 898: batteryVoltage = batteryVoltage / refVoltage;
"898
[e = _batteryVoltage / _batteryVoltage -> _refVoltage `ul ]
"899
}
[e :U 1517 ]
[; ;parser_system.c: 899: }
[; ;parser_system.c: 901: if (0xFFFF != batteryVoltage)
"901
[e $ ! != -> -> 65535 `ui `ul _batteryVoltage 1518  ]
[; ;parser_system.c: 902: {
"902
{
[; ;parser_system.c: 903: utoa(aParserData, batteryVoltage, 10U);
"903
[e ( _utoa (3 , , &U _aParserData -> _batteryVoltage `ui -> -> 10 `ui `i ]
[; ;parser_system.c: 904: pParserCmdInfo->pReplyCmd = aParserData;
"904
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
"905
}
[e :U 1518 ]
[; ;parser_system.c: 905: }
[; ;parser_system.c: 906: }
"906
[e :UE 1512 ]
}
"908
[v _Parser_SystemGetHwEui `(v ~T0 @X0 1 ef1`*S853 ]
"909
{
[; ;parser_system.c: 908: void Parser_SystemGetHwEui(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 909: {
[e :U _Parser_SystemGetHwEui ]
"908
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"909
[f ]
"910
[v _aDevEui `uc ~T0 @X0 -> 8 `i a ]
[; ;parser_system.c: 910: uint8_t aDevEui[8];
[; ;parser_system.c: 912: System_GetExternalEui(aDevEui);
"912
[e ( _System_GetExternalEui (1 &U _aDevEui ]
[; ;parser_system.c: 913: Parser_IntArrayToHexAscii(8, aDevEui, aParserData);
"913
[e ( _Parser_IntArrayToHexAscii (3 , , -> -> 8 `i `uc &U _aDevEui &U _aParserData ]
[; ;parser_system.c: 914: pParserCmdInfo->pReplyCmd = aParserData;
"914
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
[; ;parser_system.c: 915: }
"915
[e :UE 1519 ]
}
"917
[v _Parser_SystemSetABDTime `(v ~T0 @X0 1 ef1`*S853 ]
"918
{
[; ;parser_system.c: 917: void Parser_SystemSetABDTime(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 918: {
[e :U _Parser_SystemSetABDTime ]
"917
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"918
[f ]
"919
[v _param1Value `ul ~T0 @X0 1 a ]
[; ;parser_system.c: 919: uint32_t param1Value = (uint32_t)((unsigned long)strtol((pParserCmdInfo->pParam1),((0)),(10U)));
[e = _param1Value -> ( _strtol (3 , , -> . *U _pParserCmdInfo 0 `*Cuc -> -> 0 `i `**uc -> -> 10 `ui `i `ul ]
[; ;parser_system.c: 921: if((Validate_UintDecAsciiValue(pParserCmdInfo->pParam1, 10, (4294967295UL))) &&
[; ;parser_system.c: 922: ((param1Value >= 100) || (0 == param1Value)))
"922
[e $ ! && != -> ( _Validate_UintDecAsciiValue (3 , , -> . *U _pParserCmdInfo 0 `*v -> -> 10 `i `uc -> -1 `ul `i -> -> -> 0 `i `uc `i || >= _param1Value -> -> -> 100 `i `l `ul == -> -> -> 0 `i `l `ul _param1Value 1521  ]
[; ;parser_system.c: 923: {
"923
{
[; ;parser_system.c: 924: LORAWAN_SetABDTimeout(param1Value);
"924
[e ( _LORAWAN_SetABDTimeout (1 _param1Value ]
[; ;parser_system.c: 925: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[OK_STATUS_IDX];
"925
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> . `E7189 0 `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
"926
}
[; ;parser_system.c: 926: }
[e $U 1522  ]
"927
[e :U 1521 ]
[; ;parser_system.c: 927: else
[; ;parser_system.c: 928: {
"928
{
[; ;parser_system.c: 929: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[INVALID_PARAM_IDX];
"929
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> . `E7189 1 `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
"930
}
[e :U 1522 ]
[; ;parser_system.c: 930: }
[; ;parser_system.c: 931: }
"931
[e :UE 1520 ]
}
"933
[v _Parser_SystemGetABDTime `(v ~T0 @X0 1 ef1`*S853 ]
"934
{
[; ;parser_system.c: 933: void Parser_SystemGetABDTime(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 934: {
[e :U _Parser_SystemGetABDTime ]
"933
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"934
[f ]
"935
[v _abdTimeout `ul ~T0 @X0 1 a ]
[; ;parser_system.c: 935: uint32_t abdTimeout;
[; ;parser_system.c: 937: abdTimeout = LORAWAN_GetABDTimeout();
"937
[e = _abdTimeout ( _LORAWAN_GetABDTimeout ..  ]
[; ;parser_system.c: 938: ultoa(aParserData, abdTimeout, 10U);
"938
[e ( _ultoa (3 , , &U _aParserData _abdTimeout -> -> 10 `ui `i ]
[; ;parser_system.c: 940: pParserCmdInfo->pReplyCmd = aParserData;
"940
[e = . *U _pParserCmdInfo 3 &U _aParserData ]
[; ;parser_system.c: 941: }
"941
[e :UE 1523 ]
}
"944
[v _Parser_DebugLinkADR `(v ~T0 @X0 1 ef1`*S853 ]
"945
{
[; ;parser_system.c: 944: void Parser_DebugLinkADR(parserCmdInfo_t* pParserCmdInfo)
[; ;parser_system.c: 945: {
[e :U _Parser_DebugLinkADR ]
"944
[v _pParserCmdInfo `*S853 ~T0 @X0 1 r1 ]
"945
[f ]
"946
[v _statusIdx `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 946: uint8_t statusIdx = SYS_STATUS_INVALID;
[e = _statusIdx -> . `E8326 1 `uc ]
"947
[v _cmdLength `uc ~T0 @X0 1 a ]
[; ;parser_system.c: 947: uint8_t cmdLength = strlen(pParserCmdInfo->pParam1);
[e = _cmdLength -> ( _strlen (1 -> . *U _pParserCmdInfo 0 `*Cuc `uc ]
[; ;parser_system.c: 949: if(Validate_HexValue(pParserCmdInfo->pParam1))
"949
[e $ ! != -> ( _Validate_HexValue (1 -> . *U _pParserCmdInfo 0 `*v `i -> -> -> 0 `i `uc `i 1525  ]
[; ;parser_system.c: 950: {
"950
{
[; ;parser_system.c: 951: if(Parser_HexAsciiToInt(cmdLength, pParserCmdInfo->pParam1, aParserData))
"951
[e $ ! != -> ( _Parser_HexAsciiToInt (3 , , -> _cmdLength `ui . *U _pParserCmdInfo 0 &U _aParserData `i -> -> -> 0 `i `uc `i 1526  ]
[; ;parser_system.c: 952: {
"952
{
[; ;parser_system.c: 953: ExecuteLinkAdr((aParserData+1), (aParserData+(cmdLength/2)));
"953
[e ( _ExecuteLinkAdr (2 , + &U _aParserData * -> -> 1 `i `x -> -> # *U &U _aParserData `i `x + &U _aParserData * -> / -> _cmdLength `i -> 2 `i `x -> -> # *U &U _aParserData `i `x ]
[; ;parser_system.c: 954: statusIdx = OK;
"954
[e = _statusIdx -> . `E7570 0 `uc ]
"955
}
[e :U 1526 ]
"956
}
[e :U 1525 ]
[; ;parser_system.c: 955: }
[; ;parser_system.c: 956: }
[; ;parser_system.c: 958: pParserCmdInfo->pReplyCmd = (char*)gapParserSysStatus[statusIdx];
"958
[e = . *U _pParserCmdInfo 3 -> *U + &U _gapParserSysStatus * -> _statusIdx `ux -> -> # *U &U _gapParserSysStatus `ui `ux `*uc ]
[; ;parser_system.c: 960: }
"960
[e :UE 1524 ]
}
[a 4C 100 105 103 111 117 116 0 ]
[a 3C 101 114 114 0 ]
[a 7C 115 102 117 110 0 ]
[a 5C 100 105 103 105 110 0 ]
[a 2C 105 110 118 97 108 105 100 95 112 97 114 97 109 0 ]
[a 1C 111 107 0 ]
[a 6C 97 110 97 0 ]
[a 8C 48 0 ]
