--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2718 paths analyzed, 585 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y21.WEAWEL0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_if_m0/state_FSM_FFd2 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.542 - 0.549)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_if_m0/state_FSM_FFd2 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.CQ       Tcko                  0.476   ad7606_if_m0/state_FSM_FFd3
                                                       ad7606_if_m0/state_FSM_FFd2
    SLICE_X28Y17.B3      net (fanout=12)       1.791   ad7606_if_m0/state_FSM_FFd2
    SLICE_X28Y17.BMUX    Tilo                  0.298   ad_data_valid
                                                       ad7606_sample_m1/state_FSM_FFd1-In11
    RAMB8_X1Y21.WEAWEL0  net (fanout=7)        3.434   adc0_buf_wr
    RAMB8_X1Y21.CLKAWRCLKTrcck_WEA             0.330   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.329ns (1.104ns logic, 5.225ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_if_m0/state_FSM_FFd1 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.542 - 0.549)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_if_m0/state_FSM_FFd1 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.476   ad7606_if_m0/state_FSM_FFd3
                                                       ad7606_if_m0/state_FSM_FFd1
    SLICE_X28Y17.B5      net (fanout=12)       1.615   ad7606_if_m0/state_FSM_FFd1
    SLICE_X28Y17.BMUX    Tilo                  0.298   ad_data_valid
                                                       ad7606_sample_m1/state_FSM_FFd1-In11
    RAMB8_X1Y21.WEAWEL0  net (fanout=7)        3.434   adc0_buf_wr
    RAMB8_X1Y21.CLKAWRCLKTrcck_WEA             0.330   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (1.104ns logic, 5.049ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_sample_m1/state_FSM_FFd1 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.542 - 0.535)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_sample_m1/state_FSM_FFd1 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.476   ad7606_sample_m1/state_FSM_FFd2
                                                       ad7606_sample_m1/state_FSM_FFd1
    SLICE_X28Y17.B2      net (fanout=9)        1.269   ad7606_sample_m1/state_FSM_FFd1
    SLICE_X28Y17.BMUX    Tilo                  0.298   ad_data_valid
                                                       ad7606_sample_m1/state_FSM_FFd1-In11
    RAMB8_X1Y21.WEAWEL0  net (fanout=7)        3.434   adc0_buf_wr
    RAMB8_X1Y21.CLKAWRCLKTrcck_WEA             0.330   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.807ns (1.104ns logic, 4.703ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y21.WEAWEL1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_if_m0/state_FSM_FFd2 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.542 - 0.549)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_if_m0/state_FSM_FFd2 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.CQ       Tcko                  0.476   ad7606_if_m0/state_FSM_FFd3
                                                       ad7606_if_m0/state_FSM_FFd2
    SLICE_X28Y17.B3      net (fanout=12)       1.791   ad7606_if_m0/state_FSM_FFd2
    SLICE_X28Y17.BMUX    Tilo                  0.298   ad_data_valid
                                                       ad7606_sample_m1/state_FSM_FFd1-In11
    RAMB8_X1Y21.WEAWEL1  net (fanout=7)        3.229   adc0_buf_wr
    RAMB8_X1Y21.CLKAWRCLKTrcck_WEA             0.330   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.124ns (1.104ns logic, 5.020ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_if_m0/state_FSM_FFd1 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.542 - 0.549)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_if_m0/state_FSM_FFd1 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.AQ       Tcko                  0.476   ad7606_if_m0/state_FSM_FFd3
                                                       ad7606_if_m0/state_FSM_FFd1
    SLICE_X28Y17.B5      net (fanout=12)       1.615   ad7606_if_m0/state_FSM_FFd1
    SLICE_X28Y17.BMUX    Tilo                  0.298   ad_data_valid
                                                       ad7606_sample_m1/state_FSM_FFd1-In11
    RAMB8_X1Y21.WEAWEL1  net (fanout=7)        3.229   adc0_buf_wr
    RAMB8_X1Y21.CLKAWRCLKTrcck_WEA             0.330   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (1.104ns logic, 4.844ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_sample_m1/state_FSM_FFd1 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.542 - 0.535)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_sample_m1/state_FSM_FFd1 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.476   ad7606_sample_m1/state_FSM_FFd2
                                                       ad7606_sample_m1/state_FSM_FFd1
    SLICE_X28Y17.B2      net (fanout=9)        1.269   ad7606_sample_m1/state_FSM_FFd1
    SLICE_X28Y17.BMUX    Tilo                  0.298   ad_data_valid
                                                       ad7606_sample_m1/state_FSM_FFd1-In11
    RAMB8_X1Y21.WEAWEL1  net (fanout=7)        3.229   adc0_buf_wr
    RAMB8_X1Y21.CLKAWRCLKTrcck_WEA             0.330   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (1.104ns logic, 4.498ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point ad7606_sample_m1/state_FSM_FFd1 (SLICE_X16Y17.A1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_sample_m1/sample_cnt_0 (FF)
  Destination:          ad7606_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.419 - 0.480)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_sample_m1/sample_cnt_0 to ad7606_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.AQ      Tcko                  0.525   ad7606_sample_m1/sample_cnt<3>
                                                       ad7606_sample_m1/sample_cnt_0
    SLICE_X33Y30.C2      net (fanout=4)        1.010   ad7606_sample_m1/sample_cnt<0>
    SLICE_X33Y30.C       Tilo                  0.259   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o_inv
                                                       ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o<10>_SW0
    SLICE_X33Y30.B4      net (fanout=7)        0.373   N8
    SLICE_X33Y30.B       Tilo                  0.259   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o_inv
                                                       ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o<10>
    SLICE_X16Y17.A1      net (fanout=6)        2.682   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o
    SLICE_X16Y17.CLK     Tas                   0.349   ad7606_sample_m1/state_FSM_FFd2
                                                       ad7606_sample_m1/state_FSM_FFd1-In2
                                                       ad7606_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (1.392ns logic, 4.065ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_sample_m1/sample_cnt_2 (FF)
  Destination:          ad7606_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.419 - 0.480)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_sample_m1/sample_cnt_2 to ad7606_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.CQ      Tcko                  0.525   ad7606_sample_m1/sample_cnt<3>
                                                       ad7606_sample_m1/sample_cnt_2
    SLICE_X33Y30.C1      net (fanout=4)        0.752   ad7606_sample_m1/sample_cnt<2>
    SLICE_X33Y30.C       Tilo                  0.259   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o_inv
                                                       ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o<10>_SW0
    SLICE_X33Y30.B4      net (fanout=7)        0.373   N8
    SLICE_X33Y30.B       Tilo                  0.259   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o_inv
                                                       ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o<10>
    SLICE_X16Y17.A1      net (fanout=6)        2.682   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o
    SLICE_X16Y17.CLK     Tas                   0.349   ad7606_sample_m1/state_FSM_FFd2
                                                       ad7606_sample_m1/state_FSM_FFd1-In2
                                                       ad7606_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.199ns (1.392ns logic, 3.807ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad7606_sample_m1/sample_cnt_6 (FF)
  Destination:          ad7606_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.419 - 0.481)
  Source Clock:         clk_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad7606_sample_m1/sample_cnt_6 to ad7606_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CQ      Tcko                  0.525   ad7606_sample_m1/sample_cnt<7>
                                                       ad7606_sample_m1/sample_cnt_6
    SLICE_X33Y30.B2      net (fanout=9)        1.360   ad7606_sample_m1/sample_cnt<6>
    SLICE_X33Y30.B       Tilo                  0.259   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o_inv
                                                       ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o<10>
    SLICE_X16Y17.A1      net (fanout=6)        2.682   ad7606_sample_m1/sample_cnt[10]_GND_10_o_equal_20_o
    SLICE_X16Y17.CLK     Tas                   0.349   ad7606_sample_m1/state_FSM_FFd2
                                                       ad7606_sample_m1/state_FSM_FFd1-In2
                                                       ad7606_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (1.133ns logic, 4.042ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ad7606_sample_m0/adc_data_narrow_2 (SLICE_X28Y14.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad7606_sample_m0/adc_data_offset_10 (FF)
  Destination:          ad7606_sample_m0/adc_data_narrow_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad7606_sample_m0/adc_data_offset_10 to ad7606_sample_m0/adc_data_narrow_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.CQ      Tcko                  0.200   ad7606_sample_m0/adc_data_offset<11>
                                                       ad7606_sample_m0/adc_data_offset_10
    SLICE_X28Y14.C5      net (fanout=1)        0.061   ad7606_sample_m0/adc_data_offset<10>
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.121   ad7606_sample_m0/adc_data_offset<11>
                                                       ad7606_sample_m0/adc_data_offset<10>_rt
                                                       ad7606_sample_m0/adc_data_narrow_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point ad7606_sample_m0/adc_data_narrow_1 (SLICE_X28Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad7606_sample_m0/adc_data_offset_9 (FF)
  Destination:          ad7606_sample_m0/adc_data_narrow_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad7606_sample_m0/adc_data_offset_9 to ad7606_sample_m0/adc_data_narrow_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.BQ      Tcko                  0.200   ad7606_sample_m0/adc_data_offset<11>
                                                       ad7606_sample_m0/adc_data_offset_9
    SLICE_X28Y14.B5      net (fanout=1)        0.071   ad7606_sample_m0/adc_data_offset<9>
    SLICE_X28Y14.CLK     Tah         (-Th)    -0.121   ad7606_sample_m0/adc_data_offset<11>
                                                       ad7606_sample_m0/adc_data_offset<9>_rt
                                                       ad7606_sample_m0/adc_data_narrow_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point ad7606_if_m0/ad_rd (SLICE_X28Y6.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad7606_if_m0/ad_rd (FF)
  Destination:          ad7606_if_m0/ad_rd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_bufg_BUFG rising at 20.000ns
  Destination Clock:    clk_bufg_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad7606_if_m0/ad_rd to ad7606_if_m0/ad_rd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y6.AQ       Tcko                  0.200   ad7606_if_m0/ad_rd
                                                       ad7606_if_m0/ad_rd
    SLICE_X28Y6.A6       net (fanout=2)        0.028   ad7606_if_m0/ad_rd
    SLICE_X28Y6.CLK      Tah         (-Th)    -0.190   ad7606_if_m0/ad_rd
                                                       ad7606_if_m0/ad_rd_rstpot
                                                       ad7606_if_m0/ad_rd
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.385ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKFX
  Logical resource: video_pll_m0/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2948 paths analyzed, 944 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.554ns.
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_23 (SLICE_X23Y26.C1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_23 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.213ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.300 - 0.352)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOBDO7   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X25Y26.C3      net (fanout=1)        1.539   wav_display_m0/q<7>
    SLICE_X25Y26.C       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o123
    SLICE_X23Y26.C1      net (fanout=3)        0.942   wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT161
                                                       wav_display_m0/v_data_23
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (2.732ns logic, 2.481ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_8 (FF)
  Destination:          wav_display_m0/v_data_23 (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.300 - 0.327)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_8 to wav_display_m0/v_data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.AQ      Tcko                  0.476   wav_display_m0/timing_gen_xy_m0/y_cnt<11>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_8
    SLICE_X25Y26.C2      net (fanout=4)        0.769   wav_display_m0/timing_gen_xy_m0/y_cnt<8>
    SLICE_X25Y26.C       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o123
    SLICE_X23Y26.C1      net (fanout=3)        0.942   wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT161
                                                       wav_display_m0/v_data_23
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (1.108ns logic, 1.711ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_7 (FF)
  Destination:          wav_display_m0/v_data_23 (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.300 - 0.325)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_7 to wav_display_m0/v_data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.476   wav_display_m0/timing_gen_xy_m0/y_cnt<7>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_7
    SLICE_X25Y26.C4      net (fanout=4)        0.529   wav_display_m0/timing_gen_xy_m0/y_cnt<7>
    SLICE_X25Y26.C       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o123
    SLICE_X23Y26.C1      net (fanout=3)        0.942   wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT161
                                                       wav_display_m0/v_data_23
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (1.108ns logic, 1.471ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_15 (SLICE_X23Y26.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_15 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.300 - 0.352)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOBDO5   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X25Y25.D3      net (fanout=1)        1.581   wav_display_m0/q<5>
    SLICE_X25Y25.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X23Y26.B2      net (fanout=3)        0.792   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT71
                                                       wav_display_m0/v_data_15
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (2.732ns logic, 2.373ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_15 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.004ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.300 - 0.352)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOBDO6   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X25Y25.D4      net (fanout=1)        1.480   wav_display_m0/q<6>
    SLICE_X25Y25.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X23Y26.B2      net (fanout=3)        0.792   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT71
                                                       wav_display_m0/v_data_15
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (2.732ns logic, 2.272ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_5 (FF)
  Destination:          wav_display_m0/v_data_15 (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.666ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.300 - 0.325)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_5 to wav_display_m0/v_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.BQ      Tcko                  0.476   wav_display_m0/timing_gen_xy_m0/y_cnt<7>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_5
    SLICE_X25Y25.D2      net (fanout=5)        0.766   wav_display_m0/timing_gen_xy_m0/y_cnt<5>
    SLICE_X25Y25.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X23Y26.B2      net (fanout=3)        0.792   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT71
                                                       wav_display_m0/v_data_15
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (1.108ns logic, 1.558ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_7 (SLICE_X23Y26.A2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.300 - 0.352)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOBDO5   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X25Y25.D3      net (fanout=1)        1.581   wav_display_m0/q<5>
    SLICE_X25Y25.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X23Y26.A2      net (fanout=3)        0.791   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (2.732ns logic, 2.372ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.300 - 0.352)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y10.DOBDO6   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X25Y25.D4      net (fanout=1)        1.480   wav_display_m0/q<6>
    SLICE_X25Y25.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X23Y26.A2      net (fanout=3)        0.791   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (2.732ns logic, 2.271ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_5 (FF)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      2.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.300 - 0.325)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_5 to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.BQ      Tcko                  0.476   wav_display_m0/timing_gen_xy_m0/y_cnt<7>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_5
    SLICE_X25Y25.D2      net (fanout=5)        0.766   wav_display_m0/timing_gen_xy_m0/y_cnt<5>
    SLICE_X25Y25.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X23Y26.A2      net (fanout=3)        0.791   wav_display_m0/GND_11_o_GND_11_o_equal_16_o12
    SLICE_X23Y26.CLK     Tas                   0.373   wav_display_m0/v_data<23>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.108ns logic, 1.557ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y10.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_6 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.116 - 0.107)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_6 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y22.CQ          Tcko                  0.200   wav_display_m0/rdaddress<7>
                                                           wav_display_m0/rdaddress_6
    RAMB8_X1Y10.ADDRBRDADDR9 net (fanout=2)        0.132   wav_display_m0/rdaddress<6>
    RAMB8_X1Y10.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.266ns (0.134ns logic, 0.132ns route)
                                                           (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_19 (SLICE_X22Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               grid_display_m0/v_data_23 (FF)
  Destination:          wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: grid_display_m0/v_data_23 to wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y34.BQ      Tcko                  0.198   grid_display_m0/v_data<23>
                                                       grid_display_m0/v_data_23
    SLICE_X22Y33.DX      net (fanout=1)        0.214   grid_display_m0/v_data<23>
    SLICE_X22Y33.CLK     Tdh         (-Th)     0.100   wav_display_m1/timing_gen_xy_m0/i_data_d1<3>
                                                       wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_19
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.098ns logic, 0.214ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y10.ADDRBRDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_8 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.116 - 0.105)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_8 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y23.AQ           Tcko                  0.200   wav_display_m0/rdaddress<9>
                                                            wav_display_m0/rdaddress_8
    RAMB8_X1Y10.ADDRBRDADDR11 net (fanout=2)        0.229   wav_display_m0/rdaddress<8>
    RAMB8_X1Y10.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                            wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.363ns (0.134ns logic, 0.229ns route)
                                                            (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y21.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y10.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      7.220ns|            0|            0|         2718|         2948|
| TS_video_pll_m0_clkfx         |     15.385ns|      5.554ns|          N/A|            0|            0|         2948|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.371|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5666 paths, 0 nets, and 1479 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 06 17:25:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



