Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 22 13:29:06 2020
| Host         : LAPTOP-HLIN5R54 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_laser_harp_timing_summary_routed.rpt -pb design_laser_harp_timing_summary_routed.pb -rpx design_laser_harp_timing_summary_routed.rpx -warn_on_violation
| Design       : design_laser_harp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (87)
5. checking no_input_delay (9)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: VGA_1/not_perm_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seven_segment_display/uut1_clock/count_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (87)
-------------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.037        0.000                      0                  104        0.251        0.000                      0                  104        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.037        0.000                      0                  104        0.251        0.000                      0                  104        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            two_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.596ns (23.646%)  route 5.154ns (76.354%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.690    11.831    selected_note0
    SLICE_X61Y98         FDRE                                         r  two_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  two_reg[0]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.868    two_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.596ns (23.646%)  route 5.154ns (76.354%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.690    11.831    selected_note0
    SLICE_X61Y98         FDRE                                         r  zero_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  zero_reg[0]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.868    zero_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.596ns (23.646%)  route 5.154ns (76.354%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.690    11.831    selected_note0
    SLICE_X61Y98         FDRE                                         r  zero_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  zero_reg[1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.868    zero_reg[1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 1.596ns (23.646%)  route 5.154ns (76.354%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.690    11.831    selected_note0
    SLICE_X61Y98         FDRE                                         r  zero_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  zero_reg[3]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.868    zero_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.596ns (23.807%)  route 5.108ns (76.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.644    11.785    selected_note0
    SLICE_X63Y97         FDRE                                         r  one_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  one_reg[0]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.869    one_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.596ns (23.807%)  route 5.108ns (76.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.644    11.785    selected_note0
    SLICE_X63Y97         FDRE                                         r  one_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  one_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.869    one_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.596ns (23.807%)  route 5.108ns (76.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.644    11.785    selected_note0
    SLICE_X63Y97         FDRE                                         r  one_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  one_reg[3]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.869    one_reg[3]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            two_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.596ns (23.807%)  route 5.108ns (76.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.644    11.785    selected_note0
    SLICE_X63Y97         FDRE                                         r  two_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  two_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.869    two_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 freq_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 1.596ns (23.807%)  route 5.108ns (76.193%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.560     5.081    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  freq_count_reg[26]/Q
                         net (fo=13, routed)          1.389     6.988    sel0[26]
    SLICE_X58Y95         LUT3 (Prop_lut3_I1_O)        0.152     7.140 f  freq_count[31]_i_38/O
                         net (fo=6, routed)           0.787     7.927    freq_count[31]_i_38_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.326     8.253 f  zero[3]_i_14/O
                         net (fo=8, routed)           1.036     9.289    zero[3]_i_14_n_0
    SLICE_X61Y93         LUT4 (Prop_lut4_I3_O)        0.150     9.439 f  zero[3]_i_24/O
                         net (fo=1, routed)           0.436     9.875    zero[3]_i_24_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.326    10.201 r  zero[3]_i_6/O
                         net (fo=1, routed)           0.815    11.016    zero[3]_i_6_n_0
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.140 r  zero[3]_i_1/O
                         net (fo=11, routed)          0.644    11.785    selected_note0
    SLICE_X63Y97         FDRE                                         r  zero_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  zero_reg[2]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y97         FDRE (Setup_fdre_C_CE)      -0.205    14.869    zero_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 freq_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.334ns (21.285%)  route 4.933ns (78.715%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558     5.079    clock_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  freq_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  freq_count_reg[8]/Q
                         net (fo=31, routed)          1.707     7.304    sel0[8]
    SLICE_X63Y95         LUT2 (Prop_lut2_I0_O)        0.118     7.422 f  zero[3]_i_43/O
                         net (fo=4, routed)           0.482     7.904    zero[3]_i_43_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.230 r  freq_count[31]_i_47/O
                         net (fo=1, routed)           0.573     8.803    freq_count[31]_i_47_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.927 r  freq_count[31]_i_24/O
                         net (fo=1, routed)           0.864     9.791    freq_count[31]_i_24_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I2_O)        0.124     9.915 f  freq_count[31]_i_7/O
                         net (fo=2, routed)           0.567    10.482    freq_count[31]_i_7_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I5_O)        0.124    10.606 r  freq_count[31]_i_1/O
                         net (fo=31, routed)          0.740    11.346    freq_count[31]_i_1_n_0
    SLICE_X54Y93         FDRE                                         r  freq_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.442    14.783    clock_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  freq_count_reg[10]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524    14.496    freq_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -11.346    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 seven_segment_display/uut1_clock/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/uut1_clock/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.275ns (71.397%)  route 0.110ns (28.603%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_segment_display/uut1_clock/count_reg[13]/Q
                         net (fo=1, routed)           0.110     1.751    seven_segment_display/uut1_clock/count_reg_n_0_[13]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.862 r  seven_segment_display/uut1_clock/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.862    seven_segment_display/uut1_clock/count_reg[12]_i_1_n_6
    SLICE_X64Y99         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.992    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[13]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    seven_segment_display/uut1_clock/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/uut1_clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/uut1_clock/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_segment_display/uut1_clock/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    seven_segment_display/uut1_clock/count_reg_n_0_[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  seven_segment_display/uut1_clock/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    seven_segment_display/uut1_clock/count_reg[8]_i_1_n_5
    SLICE_X64Y98         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.992    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.134     1.611    seven_segment_display/uut1_clock/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/uut1_clock/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/uut1_clock/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_segment_display/uut1_clock/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.756    seven_segment_display/uut1_clock/count_reg_n_0_[14]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  seven_segment_display/uut1_clock/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    seven_segment_display/uut1_clock/count_reg[12]_i_1_n_5
    SLICE_X64Y99         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.992    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[14]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.134     1.611    seven_segment_display/uut1_clock/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/uut1_clock/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/uut1_clock/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  seven_segment_display/uut1_clock/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.755    seven_segment_display/uut1_clock/count_reg_n_0_[2]
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  seven_segment_display/uut1_clock/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    seven_segment_display/uut1_clock/count_reg[0]_i_1_n_5
    SLICE_X64Y96         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     1.991    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.134     1.610    seven_segment_display/uut1_clock/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_segment_display/uut1_clock/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/uut1_clock/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_segment_display/uut1_clock/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.756    seven_segment_display/uut1_clock/count_reg_n_0_[6]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  seven_segment_display/uut1_clock/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    seven_segment_display/uut1_clock/count_reg[4]_i_1_n_5
    SLICE_X64Y97         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.992    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.611    seven_segment_display/uut1_clock/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 selected_note_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_note_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  selected_note_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  selected_note_reg/Q
                         net (fo=2, routed)           0.175     1.815    output_note_OBUF
    SLICE_X64Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  selected_note_i_1/O
                         net (fo=1, routed)           0.000     1.860    selected_note_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  selected_note_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     1.991    clock_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  selected_note_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.120     1.596    selected_note_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 freq_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    clock_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  freq_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  freq_count_reg[31]/Q
                         net (fo=13, routed)          0.127     1.739    sel0[31]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  freq_count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.849    freq_count_reg[31]_i_3_n_5
    SLICE_X54Y98         FDRE                                         r  freq_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.963    clock_IBUF_BUFG
    SLICE_X54Y98         FDRE                                         r  freq_count_reg[31]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.134     1.582    freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 freq_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  freq_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  freq_count_reg[19]/Q
                         net (fo=13, routed)          0.139     1.750    sel0[19]
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  freq_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    freq_count_reg[20]_i_1_n_5
    SLICE_X54Y95         FDRE                                         r  freq_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.962    clock_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  freq_count_reg[19]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.134     1.581    freq_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 freq_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.603%)  route 0.150ns (35.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  freq_count_reg[27]/Q
                         net (fo=13, routed)          0.150     1.762    sel0[27]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  freq_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    freq_count_reg[28]_i_1_n_5
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.963    clock_IBUF_BUFG
    SLICE_X54Y97         FDRE                                         r  freq_count_reg[27]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.134     1.582    freq_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 seven_segment_display/uut1_clock/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_segment_display/uut1_clock/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.477    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_segment_display/uut1_clock/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    seven_segment_display/uut1_clock/count_reg_n_0_[10]
    SLICE_X64Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.902 r  seven_segment_display/uut1_clock/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    seven_segment_display/uut1_clock/count_reg[8]_i_1_n_4
    SLICE_X64Y98         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     1.992    seven_segment_display/uut1_clock/clock_IBUF_BUFG
    SLICE_X64Y98         FDRE                                         r  seven_segment_display/uut1_clock/count_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.134     1.611    seven_segment_display/uut1_clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   VGA_1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   VGA_1/not_perm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91   VGA_input_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91   VGA_input_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92   VGA_input_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y94   freq_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   freq_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   freq_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95   freq_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_1/not_perm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   VGA_1/not_perm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   output_LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y90   output_LED_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   VGA_input_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   VGA_input_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   VGA_input_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y94   freq_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   VGA_input_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   VGA_input_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92   VGA_input_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   output_LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   output_LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   output_LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   output_LED_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   output_LED_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   seven_segment_display/uut1_clock/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   seven_segment_display/uut1_clock/count_reg[1]/C



