module MIPS_Memory #(parameter WIDTH = 32)(
	input logic clk,
	input logic rst,
	input logic Inport0En,
	input logic Inport1En,
	input logic [WIDTH-1:0] Extended_Switch_Data,
	input logic MemWrite,
	input logic MemRead,
	input logic [WIDTH-1:0] WrData,
	input logic [WIDTH-1:0] addr,
	output logic [WIDTH-1:0] RdData,
	output logic [WIDTH-1:0] Output_Port,
);

endmodule