
*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 453.977 ; gain = 95.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 452.980 ; gain = 93.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (62#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (63#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (64#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (66#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (67#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:85]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_ddr3_rd_p6' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ddr3_rd_p6' (69#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'dout' does not match port width (128) of module 'fifo_ddr3_rd_p6' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:103]
WARNING: [Synth 8-689] width (10) of port connection 'rd_data_count' does not match port width (9) of module 'fifo_ddr3_rd_p6' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:106]
WARNING: [Synth 8-3848] Net read_fifo3_read_data in module/entity ddr3_p6_read does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:24]
WARNING: [Synth 8-3848] Net fifo3_rd_en in module/entity ddr3_p6_read does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:33]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (70#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
WARNING: [Synth 8-3848] Net Rx_end_flag in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:432]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[127]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[126]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[125]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[124]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[123]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[122]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[121]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[120]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[119]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[118]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[117]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[116]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[115]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[114]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[113]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[112]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[111]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[110]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[109]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[108]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[107]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[106]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[105]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[104]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[103]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[102]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[101]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[100]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[99]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[98]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[97]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[96]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[95]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[94]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[93]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[92]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[91]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[90]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[89]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[88]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[87]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[86]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[85]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[84]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[83]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[82]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[81]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[80]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[79]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[78]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[77]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[76]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[75]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[74]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[73]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[72]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[71]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[70]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[69]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[68]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[67]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[66]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[65]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[64]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[63]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[62]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[61]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[60]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[59]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[58]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[57]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[56]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[55]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[54]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[53]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[52]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[51]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[50]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[49]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[48]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[47]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[46]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[45]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[44]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[43]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[42]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[41]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[40]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[39]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[38]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[37]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[36]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[35]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[34]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[33]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[32]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[31]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[30]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[29]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 731.449 ; gain = 372.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 731.449 ; gain = 372.270
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp13/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp13/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp14/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp14/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp15/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp15/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp16/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp16/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp17/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp17/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp19/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp19/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp24/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp24/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp25/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp25/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 875.410 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 875.410 ; gain = 516.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 875.410 ; gain = 516.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11028-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 875.410 ; gain = 516.230
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:37]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:06 . Memory (MB): peak = 875.410 ; gain = 516.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "tx_geb_frame/Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_checksum_inst/shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:52]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:37]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/Rx_end_flag_dly_reg )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/Tx_start_en_reg )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[12]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[13]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[14]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[15]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[1]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[3]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[4]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[6]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[2]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[7]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[6]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[5]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[4]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[1]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_cnt_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/tx_end_flag_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/read_fifo3_rd_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/PR_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[7]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[6]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[5]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[4]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[1]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/Rx_end_flag_dly_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/Tx_start_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:19 . Memory (MB): peak = 875.410 ; gain = 516.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:31 . Memory (MB): peak = 889.887 ; gain = 530.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:32 . Memory (MB): peak = 896.813 ; gain = 537.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:35 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst  has unconnected pin rd_en
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pll1_50M            |         1|
|2     |pll2_50M            |         1|
|3     |pll3_125m           |         1|
|4     |clk_ddr3            |         1|
|5     |A7_ddr3_mig         |         1|
|6     |cmd_fifo            |         8|
|7     |wr_data             |         4|
|8     |fifo_in32_o128      |         1|
|9     |fifo_in128_o32_2048 |         1|
|10    |fifo_ddr3_rd_p6     |         1|
|11    |mult_gen_0          |         1|
|12    |ram_64x8            |         1|
|13    |ram_2048x8          |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_ddr3_rd_p6     |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |mult_gen_0          |     1|
|15    |pll1_50M            |     1|
|16    |pll2_50M            |     1|
|17    |pll3_125m           |     1|
|18    |ram_2048x8          |     1|
|19    |ram_64x8            |     1|
|20    |wr_data             |     1|
|21    |wr_data__4          |     1|
|22    |wr_data__5          |     1|
|23    |wr_data__6          |     1|
|24    |CARRY4              |    96|
|25    |IDDR                |     5|
|26    |LUT1                |    39|
|27    |LUT2                |   361|
|28    |LUT3                |   221|
|29    |LUT4                |   254|
|30    |LUT5                |   372|
|31    |LUT6                |   603|
|32    |MUXF7               |     3|
|33    |ODDR                |     6|
|34    |OSERDESE2           |     4|
|35    |OSERDESE2_1         |     4|
|36    |RAMB36E1            |     8|
|37    |SRL16E              |     2|
|38    |FDCE                |   527|
|39    |FDPE                |    33|
|40    |FDRE                |  1300|
|41    |FDSE                |     8|
|42    |IBUF                |     6|
|43    |OBUF                |     8|
|44    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5380|
|2     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|3     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3263|
|4     |    fifo_arbit_inst                                            |fifo_arbit                                  |   620|
|5     |    rd_ctrl_inst                                               |rd_ctrl                                     |   201|
|6     |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1323|
|7     |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|8     |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|9     |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|10    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|11    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|12    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|13    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|14    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|15    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|16    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|17    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|18    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|19    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|20    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|21    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|22    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|23    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|24    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|25    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|26    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|27    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|28    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|29    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|30    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|31    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|32    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|33    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   330|
|34    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|35    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|36    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|37    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|38    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|39    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|40    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|41    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|42    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|43    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|44    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|45    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|46    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|47    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|48    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|49    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|50    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|51    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|52    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|53    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|54    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|55    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|56    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|57    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|58    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|59    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   334|
|60    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|61    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|62    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|63    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|64    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|65    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|66    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|67    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|68    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|69    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|70    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|71    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|72    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|73    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|74    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|75    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|76    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|77    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|78    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|79    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|80    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|81    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|82    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|83    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|84    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|85    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|86    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|87    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|88    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|89    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|90    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|91    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|92    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|93    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|94    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|95    |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|96    |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|97    |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|98    |                    rpntr                                      |rd_bin_cntr                                 |    18|
|99    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|100   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|101   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|102   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|103   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|104   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|105   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|106   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|107   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|108   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|109   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|110   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|111   |    wr_ctrl_inst                                               |wr_ctrl                                     |    96|
|112   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   844|
|113   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   199|
|114   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|115   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   247|
|116   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   199|
|117   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|118   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|119   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|120   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   248|
|121   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|122   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|123   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   115|
|124   |  top_GBET_tx_inst                                             |top_GBET_tx                                 |   904|
|125   |    add_checksum_inst                                          |add_checksum                                |   583|
|126   |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   124|
|127   |    rgmii_tx                                                   |rgmii_tx                                    |     6|
|128   |    tx_geb_frame                                               |tx_geb_frame                                |   191|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   440|
|130   |    encode_b_inst                                              |encode                                      |   119|
|131   |    encode_g_inst                                              |encode_0                                    |   116|
|132   |    encode_r_inst                                              |encode_1                                    |   117|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 950.469 ; gain = 591.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2125 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:02:24 . Memory (MB): peak = 950.469 ; gain = 447.328
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 950.469 ; gain = 591.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 397 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 950.469 ; gain = 591.289
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 950.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 16:00:24 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 452.570 ; gain = 94.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (62#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (63#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (64#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (66#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (67#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:85]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (69#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-689] width (128) of port connection 'din' does not match port width (127) of module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dout' does not match port width (127) of module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:103]
WARNING: [Synth 8-3848] Net read_fifo3_read_data in module/entity ddr3_p6_read does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:24]
WARNING: [Synth 8-3848] Net fifo3_rd_en in module/entity ddr3_p6_read does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:33]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (70#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
WARNING: [Synth 8-3848] Net Rx_end_flag in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:432]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[127]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[126]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[125]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[124]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[123]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[122]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[121]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[120]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[119]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[118]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[117]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[116]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[115]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[114]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[113]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[112]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[111]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[110]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[109]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[108]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[107]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[106]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[105]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[104]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[103]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[102]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[101]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[100]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[99]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[98]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[97]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[96]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[95]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[94]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[93]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[92]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[91]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[90]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[89]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[88]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[87]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[86]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[85]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[84]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[83]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[82]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[81]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[80]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[79]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[78]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[77]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[76]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[75]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[74]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[73]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[72]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[71]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[70]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[69]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[68]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[67]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[66]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[65]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[64]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[63]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[62]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[61]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[60]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[59]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[58]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[57]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[56]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[55]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[54]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[53]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[52]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[51]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[50]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[49]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[48]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[47]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[46]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[45]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[44]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[43]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[42]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[41]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[40]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[39]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[38]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[37]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[36]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[35]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[34]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[33]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[32]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[31]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[30]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[29]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 728.219 ; gain = 369.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 728.219 ; gain = 369.668
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp13/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp13/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp14/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp14/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp15/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp15/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp16/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp16/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp17/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp17/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp19/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp19/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp24/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp24/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp25/fifo_generator_0_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp25/fifo_generator_0_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 875.313 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 875.313 ; gain = 516.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 875.313 ; gain = 516.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8244-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 875.313 ; gain = 516.762
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:37]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:06 . Memory (MB): peak = 875.313 ; gain = 516.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "tx_geb_frame/Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_checksum_inst/shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:52]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:37]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/Rx_end_flag_dly_reg )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/Tx_start_en_reg )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[12]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[13]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[14]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[15]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[1]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[3]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[4]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[6]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[2]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[7]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[6]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[5]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[4]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[1]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_cnt_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/tx_end_flag_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/read_fifo3_rd_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/PR_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[7]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[6]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[5]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[4]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[1]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/Rx_end_flag_dly_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/Tx_start_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:20 . Memory (MB): peak = 875.313 ; gain = 516.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 887.410 ; gain = 528.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:33 . Memory (MB): peak = 893.551 ; gain = 535.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst  has unconnected pin rd_en
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pll1_50M            |         1|
|2     |pll2_50M            |         1|
|3     |pll3_125m           |         1|
|4     |clk_ddr3            |         1|
|5     |A7_ddr3_mig         |         1|
|6     |cmd_fifo            |         8|
|7     |wr_data             |         4|
|8     |fifo_in32_o128      |         1|
|9     |fifo_in128_o32_2048 |         1|
|10    |fifo_generator_0    |         1|
|11    |mult_gen_0          |         1|
|12    |ram_64x8            |         1|
|13    |ram_2048x8          |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |mult_gen_0          |     1|
|15    |pll1_50M            |     1|
|16    |pll2_50M            |     1|
|17    |pll3_125m           |     1|
|18    |ram_2048x8          |     1|
|19    |ram_64x8            |     1|
|20    |wr_data             |     1|
|21    |wr_data__4          |     1|
|22    |wr_data__5          |     1|
|23    |wr_data__6          |     1|
|24    |CARRY4              |    96|
|25    |IDDR                |     5|
|26    |LUT1                |    39|
|27    |LUT2                |   361|
|28    |LUT3                |   221|
|29    |LUT4                |   254|
|30    |LUT5                |   372|
|31    |LUT6                |   603|
|32    |MUXF7               |     3|
|33    |ODDR                |     6|
|34    |OSERDESE2           |     4|
|35    |OSERDESE2_1         |     4|
|36    |RAMB36E1            |     8|
|37    |SRL16E              |     2|
|38    |FDCE                |   527|
|39    |FDPE                |    33|
|40    |FDRE                |  1300|
|41    |FDSE                |     8|
|42    |IBUF                |     6|
|43    |OBUF                |     8|
|44    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5379|
|2     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|3     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3263|
|4     |    fifo_arbit_inst                                            |fifo_arbit                                  |   620|
|5     |    rd_ctrl_inst                                               |rd_ctrl                                     |   201|
|6     |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1323|
|7     |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|8     |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|9     |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|10    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|11    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|12    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|13    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|14    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|15    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|16    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|17    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|18    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|19    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|20    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|21    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|22    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|23    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|24    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|25    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|26    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|27    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|28    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|29    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|30    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|31    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|32    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|33    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   330|
|34    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|35    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|36    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|37    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|38    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|39    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|40    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|41    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|42    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|43    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|44    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|45    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|46    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|47    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|48    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|49    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|50    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|51    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|52    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|53    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|54    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|55    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|56    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|57    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|58    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|59    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   334|
|60    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|61    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|62    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|63    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|64    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|65    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|66    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|67    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|68    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|69    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|70    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|71    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|72    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|73    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|74    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|75    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|76    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|77    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|78    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|79    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|80    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|81    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|82    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|83    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|84    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|85    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|86    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|87    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|88    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|89    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|90    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|91    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|92    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|93    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|94    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|95    |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|96    |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|97    |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|98    |                    rpntr                                      |rd_bin_cntr                                 |    18|
|99    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|100   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|101   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|102   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|103   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|104   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|105   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|106   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|107   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|108   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|109   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|110   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|111   |    wr_ctrl_inst                                               |wr_ctrl                                     |    96|
|112   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   844|
|113   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   199|
|114   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|115   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   247|
|116   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   199|
|117   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|118   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|119   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   186|
|120   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   248|
|121   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|122   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|123   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   115|
|124   |  top_GBET_tx_inst                                             |top_GBET_tx                                 |   904|
|125   |    add_checksum_inst                                          |add_checksum                                |   583|
|126   |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   124|
|127   |    rgmii_tx                                                   |rgmii_tx                                    |     6|
|128   |    tx_geb_frame                                               |tx_geb_frame                                |   191|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   440|
|130   |    encode_b_inst                                              |encode                                      |   119|
|131   |    encode_g_inst                                              |encode_0                                    |   116|
|132   |    encode_r_inst                                              |encode_1                                    |   117|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 947.574 ; gain = 589.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:02:27 . Memory (MB): peak = 947.574 ; gain = 441.930
Synthesis Optimization Complete : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 947.574 ; gain = 589.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 397 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:45 . Memory (MB): peak = 947.574 ; gain = 589.023
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 947.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 16:24:44 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 453.496 ; gain = 95.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (62#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (63#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (64#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (66#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (67#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:85]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (69#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-689] width (128) of port connection 'din' does not match port width (127) of module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'dout' does not match port width (127) of module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:103]
WARNING: [Synth 8-3848] Net read_fifo3_read_data in module/entity ddr3_p6_read does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:24]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (70#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
WARNING: [Synth 8-3848] Net Rx_end_flag in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:432]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[127]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[126]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[125]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[124]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[123]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[122]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[121]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[120]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[119]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[118]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[117]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[116]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[115]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[114]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[113]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[112]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[111]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[110]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[109]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[108]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[107]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[106]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[105]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[104]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[103]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[102]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[101]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[100]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[99]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[98]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[97]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[96]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[95]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[94]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[93]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[92]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[91]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[90]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[89]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[88]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[87]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[86]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[85]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[84]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[83]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[82]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[81]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[80]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[79]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[78]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[77]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[76]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[75]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[74]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[73]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[72]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[71]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[70]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[69]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[68]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[67]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[66]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[65]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[64]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[63]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[62]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[61]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[60]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[59]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[58]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[57]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[56]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[55]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[54]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[53]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[52]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[51]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[50]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[49]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[48]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[47]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[46]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[45]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[44]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[43]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[42]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[41]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[40]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[39]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[38]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[37]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[36]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[35]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[34]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[33]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[32]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[31]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[30]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[29]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port read_fifo3_read_data[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 730.496 ; gain = 372.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 730.496 ; gain = 372.258
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp13/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp13/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp14/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp14/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp15/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp15/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp16/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp16/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp17/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp17/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp19/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp19/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp21/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp22/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp24/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp24/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp25/fifo_generator_0_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp25/fifo_generator_0_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 875.863 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 875.863 ; gain = 517.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 875.863 ; gain = 517.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp18/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp20/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-4060-DESKTOP-QCQQL32/dcp23/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 875.863 ; gain = 517.625
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:37]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 875.863 ; gain = 517.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "tx_geb_frame/Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_checksum_inst/shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:52]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:37]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/Rx_end_flag_dly_reg )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/Tx_start_en_reg )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[12]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[13]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[14]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[15]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[1]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[3]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[4]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[6]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[2]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/head_cnt0_inferred /\top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[7]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[6]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[5]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[4]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[1]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/head_cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_cnt_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/tx_end_flag_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/PR_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[7]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[6]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[5]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[4]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[1]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/Head_data_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/Rx_end_flag_dly_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/Tx_start_en_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 875.863 ; gain = 517.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:34 . Memory (MB): peak = 893.523 ; gain = 535.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:34 . Memory (MB): peak = 899.762 ; gain = 541.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pll1_50M            |         1|
|2     |pll2_50M            |         1|
|3     |pll3_125m           |         1|
|4     |clk_ddr3            |         1|
|5     |A7_ddr3_mig         |         1|
|6     |cmd_fifo            |         8|
|7     |wr_data             |         4|
|8     |fifo_in32_o128      |         1|
|9     |fifo_in128_o32_2048 |         1|
|10    |fifo_generator_0    |         1|
|11    |mult_gen_0          |         1|
|12    |ram_64x8            |         1|
|13    |ram_2048x8          |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |mult_gen_0          |     1|
|15    |pll1_50M            |     1|
|16    |pll2_50M            |     1|
|17    |pll3_125m           |     1|
|18    |ram_2048x8          |     1|
|19    |ram_64x8            |     1|
|20    |wr_data             |     1|
|21    |wr_data__4          |     1|
|22    |wr_data__5          |     1|
|23    |wr_data__6          |     1|
|24    |CARRY4              |    96|
|25    |IDDR                |     5|
|26    |LUT1                |    38|
|27    |LUT2                |   365|
|28    |LUT3                |   225|
|29    |LUT4                |   252|
|30    |LUT5                |   370|
|31    |LUT6                |   613|
|32    |MUXF7               |     1|
|33    |ODDR                |     6|
|34    |OSERDESE2           |     4|
|35    |OSERDESE2_1         |     4|
|36    |RAMB36E1            |     8|
|37    |SRL16E              |     2|
|38    |FDCE                |   527|
|39    |FDPE                |    33|
|40    |FDRE                |  1303|
|41    |FDSE                |     8|
|42    |IBUF                |     6|
|43    |OBUF                |     8|
|44    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5393|
|2     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|3     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3269|
|4     |    fifo_arbit_inst                                            |fifo_arbit                                  |   616|
|5     |    rd_ctrl_inst                                               |rd_ctrl                                     |   204|
|6     |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1322|
|7     |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|8     |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|9     |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|10    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|11    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|12    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|13    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|14    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|15    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|16    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|17    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|18    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|19    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|20    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|21    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|22    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|23    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|24    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|25    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|26    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|27    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|28    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|29    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|30    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|31    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|32    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|33    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   331|
|34    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|35    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|36    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|37    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|38    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|39    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|40    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|41    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|42    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|43    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|44    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|45    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|46    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|47    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|48    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|49    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|50    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|51    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|52    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|53    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|54    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|55    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|56    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|57    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|58    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|59    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   332|
|60    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|61    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|62    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|63    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|64    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|65    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|66    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|67    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|68    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|69    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|70    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|71    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|72    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|73    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|74    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|75    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|76    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|77    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|78    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|79    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|80    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|81    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|82    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|83    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|84    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|85    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|86    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|87    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|88    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|89    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|90    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|91    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|92    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|93    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|94    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|95    |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|96    |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|97    |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|98    |                    rpntr                                      |rd_bin_cntr                                 |    18|
|99    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|100   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|101   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|102   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|103   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|104   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|105   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|106   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|107   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|108   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|109   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|110   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|111   |    wr_ctrl_inst                                               |wr_ctrl                                     |    98|
|112   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   850|
|113   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   199|
|114   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|115   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   253|
|116   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   199|
|117   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|118   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|119   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   186|
|120   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   248|
|121   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|122   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|123   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   115|
|124   |  top_GBET_tx_inst                                             |top_GBET_tx                                 |   912|
|125   |    add_checksum_inst                                          |add_checksum                                |   587|
|126   |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   124|
|127   |    rgmii_tx                                                   |rgmii_tx                                    |     6|
|128   |    tx_geb_frame                                               |tx_geb_frame                                |   195|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   440|
|130   |    encode_b_inst                                              |encode                                      |   119|
|131   |    encode_g_inst                                              |encode_0                                    |   116|
|132   |    encode_r_inst                                              |encode_1                                    |   117|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.816 ; gain = 595.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:02:28 . Memory (MB): peak = 953.816 ; gain = 450.211
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.816 ; gain = 595.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 395 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:45 . Memory (MB): peak = 953.816 ; gain = 595.578
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 953.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 16:30:04 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 453.707 ; gain = 94.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (62#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (63#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (64#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (66#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (67#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:85]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (69#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (70#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 730.551 ; gain = 371.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 730.551 ; gain = 371.828
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp13/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp13/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp14/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp14/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp15/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp15/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp16/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp16/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp17/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp17/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp18/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp18/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp20/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp20/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp25/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp25/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 876.094 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 876.094 ; gain = 517.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 876.094 ; gain = 517.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-7788-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 876.094 ; gain = 517.371
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 876.094 ; gain = 517.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "tx_geb_frame/Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_checksum_inst/shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[12]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[13]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[14]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[15]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[1]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[3]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[4]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[6]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/wait_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/PR_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 876.094 ; gain = 517.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:33 . Memory (MB): peak = 890.637 ; gain = 531.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:34 . Memory (MB): peak = 896.910 ; gain = 538.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pll1_50M            |         1|
|2     |pll2_50M            |         1|
|3     |pll3_125m           |         1|
|4     |clk_ddr3            |         1|
|5     |A7_ddr3_mig         |         1|
|6     |cmd_fifo            |         8|
|7     |wr_data             |         4|
|8     |fifo_in32_o128      |         1|
|9     |fifo_in128_o32_2048 |         1|
|10    |fifo_generator_0    |         1|
|11    |mult_gen_0          |         1|
|12    |ram_64x8            |         1|
|13    |ram_2048x8          |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |mult_gen_0          |     1|
|15    |pll1_50M            |     1|
|16    |pll2_50M            |     1|
|17    |pll3_125m           |     1|
|18    |ram_2048x8          |     1|
|19    |ram_64x8            |     1|
|20    |wr_data             |     1|
|21    |wr_data__4          |     1|
|22    |wr_data__5          |     1|
|23    |wr_data__6          |     1|
|24    |CARRY4              |    96|
|25    |IDDR                |     5|
|26    |LUT1                |    40|
|27    |LUT2                |   382|
|28    |LUT3                |   239|
|29    |LUT4                |   253|
|30    |LUT5                |   389|
|31    |LUT6                |   672|
|32    |MUXF7               |    10|
|33    |ODDR                |     6|
|34    |OSERDESE2           |     4|
|35    |OSERDESE2_1         |     4|
|36    |RAMB36E1            |     8|
|37    |SRL16E              |     2|
|38    |FDCE                |   530|
|39    |FDPE                |    33|
|40    |FDRE                |  1320|
|41    |FDSE                |    14|
|42    |IBUF                |     6|
|43    |OBUF                |     8|
|44    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5541|
|2     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|3     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3283|
|4     |    fifo_arbit_inst                                            |fifo_arbit                                  |   573|
|5     |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|6     |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1323|
|7     |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|8     |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|9     |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|10    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|11    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|12    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|13    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|14    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|15    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|16    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|17    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|18    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|19    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|20    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|21    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|22    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|23    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|24    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|25    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|26    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|27    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|28    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|29    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|30    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|31    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|32    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|33    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   331|
|34    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|35    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|36    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|37    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|38    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|39    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|40    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|41    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|42    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|43    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|44    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|45    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|46    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|47    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|48    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|49    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|50    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|51    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|52    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|53    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|54    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|55    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|56    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|57    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|58    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|59    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|60    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|61    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|62    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|63    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|64    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|65    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|66    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|67    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|68    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|69    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|70    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|71    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|72    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|73    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|74    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|75    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|76    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|77    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|78    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|79    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|80    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|81    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|82    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|83    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|84    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|85    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|86    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|87    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|88    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|89    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|90    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|91    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|92    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|93    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|94    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|95    |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|96    |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|97    |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|98    |                    rpntr                                      |rd_bin_cntr                                 |    18|
|99    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|100   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|101   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|102   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|103   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|104   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|105   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|106   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|107   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|108   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|109   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|110   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|111   |    wr_ctrl_inst                                               |wr_ctrl                                     |   120|
|112   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   876|
|113   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   199|
|114   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   203|
|115   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   275|
|116   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   199|
|117   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|118   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|119   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   218|
|120   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   248|
|121   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|122   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|123   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   115|
|124   |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1014|
|125   |    add_checksum_inst                                          |add_checksum                                |   584|
|126   |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|127   |    rgmii_tx                                                   |rgmii_tx                                    |     6|
|128   |    tx_geb_frame                                               |tx_geb_frame                                |   299|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   440|
|130   |    encode_b_inst                                              |encode                                      |   119|
|131   |    encode_g_inst                                              |encode_0                                    |   116|
|132   |    encode_r_inst                                              |encode_1                                    |   117|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 953.391 ; gain = 594.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1973 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:02:27 . Memory (MB): peak = 953.391 ; gain = 449.125
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 953.391 ; gain = 594.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
222 Infos, 369 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:02:45 . Memory (MB): peak = 953.391 ; gain = 594.668
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.060 . Memory (MB): peak = 953.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 16:57:00 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 476.633 ; gain = 100.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (62#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe0' does not match port width (44) of module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (63#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (64#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (66#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (67#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_geb_frame'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_checksum_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc32_d8_send_02_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rgmii_tx'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (69#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (70#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (72#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 755.141 ; gain = 379.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 755.141 ; gain = 379.094
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 897.867 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 897.867 ; gain = 521.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 897.867 ; gain = 521.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8540-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:07 . Memory (MB): peak = 897.867 ; gain = 521.820
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:10 . Memory (MB): peak = 897.867 ; gain = 521.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[9]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[10]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[11]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[12]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[13]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[14]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[15]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[16]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (PR_reg[3]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (UDP_len_reg[2]) is unused and will be removed from module tx_geb_frame.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:26 . Memory (MB): peak = 897.867 ; gain = 521.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 913.496 ; gain = 537.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 919.348 ; gain = 543.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:02:42 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:02:43 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:44 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:44 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:02:44 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:02:44 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ram_2048x8          |         1|
|2     |ila_0               |         1|
|3     |pll1_50M            |         1|
|4     |pll2_50M            |         1|
|5     |pll3_125m           |         1|
|6     |clk_ddr3            |         1|
|7     |A7_ddr3_mig         |         1|
|8     |cmd_fifo            |         8|
|9     |wr_data             |         4|
|10    |fifo_in32_o128      |         1|
|11    |fifo_in128_o32_2048 |         1|
|12    |fifo_generator_0    |         1|
|13    |mult_gen_0          |         1|
|14    |ram_64x8            |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |ila_0               |     1|
|15    |mult_gen_0          |     1|
|16    |pll1_50M            |     1|
|17    |pll2_50M            |     1|
|18    |pll3_125m           |     1|
|19    |ram_2048x8          |     1|
|20    |ram_64x8            |     1|
|21    |wr_data             |     1|
|22    |wr_data__4          |     1|
|23    |wr_data__5          |     1|
|24    |wr_data__6          |     1|
|25    |CARRY4              |    96|
|26    |IDDR                |     5|
|27    |LUT1                |    48|
|28    |LUT2                |   369|
|29    |LUT3                |   232|
|30    |LUT4                |   272|
|31    |LUT5                |   406|
|32    |LUT6                |   624|
|33    |MUXF7               |     6|
|34    |ODDR                |     6|
|35    |OSERDESE2           |     4|
|36    |OSERDESE2_1         |     4|
|37    |RAMB36E1            |     8|
|38    |SRL16E              |     2|
|39    |FDCE                |   542|
|40    |FDPE                |    33|
|41    |FDRE                |  1318|
|42    |FDSE                |    14|
|43    |IBUF                |     6|
|44    |OBUF                |     8|
|45    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5523|
|2     |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1069|
|3     |    tx_geb_frame                                               |tx_geb_frame                                |   332|
|4     |    add_checksum_inst                                          |add_checksum                                |   603|
|5     |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|6     |    rgmii_tx                                                   |rgmii_tx                                    |     7|
|7     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|8     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3237|
|9     |    fifo_arbit_inst                                            |fifo_arbit                                  |   582|
|10    |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|11    |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1324|
|12    |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|13    |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|14    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|15    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|16    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|17    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|18    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|19    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|20    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|21    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|22    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|23    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|24    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|25    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|26    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|27    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|28    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|29    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|30    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|31    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|32    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|33    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|34    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|35    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|36    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|37    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|38    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   332|
|39    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|40    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|41    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|42    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|43    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|44    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|45    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|46    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|47    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|48    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|49    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|50    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|51    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|52    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|53    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|54    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|55    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|56    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|57    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|58    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|59    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|60    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|61    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|62    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|63    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|64    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|65    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|66    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|67    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|68    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|69    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|70    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|71    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|72    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|73    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|74    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|75    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|76    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|77    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|78    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|79    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|80    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|81    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|82    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|83    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|84    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|85    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|86    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|87    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|88    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|89    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|90    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|91    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|92    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|93    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|94    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|95    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|96    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|97    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|98    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|99    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|100   |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|101   |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|102   |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|103   |                    rpntr                                      |rd_bin_cntr                                 |    18|
|104   |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|105   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|106   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|107   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|108   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|109   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|110   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|111   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|112   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|113   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|114   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|115   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|116   |    wr_ctrl_inst                                               |wr_ctrl                                     |   100|
|117   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   843|
|118   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   200|
|119   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|120   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   244|
|121   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   200|
|122   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|123   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|124   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|125   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|126   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|127   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|128   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   443|
|130   |    encode_b_inst                                              |encode                                      |   120|
|131   |    encode_g_inst                                              |encode_0                                    |   117|
|132   |    encode_r_inst                                              |encode_1                                    |   118|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:02:44 . Memory (MB): peak = 967.734 ; gain = 591.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1973 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:02:32 . Memory (MB): peak = 967.734 ; gain = 448.961
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:44 . Memory (MB): peak = 967.734 ; gain = 591.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:51 . Memory (MB): peak = 967.734 ; gain = 593.414
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 967.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 17:32:33 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 477.055 ; gain = 100.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (62#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe0' does not match port width (44) of module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (63#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (64#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (66#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (67#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_geb_frame'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_checksum_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc32_d8_send_02_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rgmii_tx'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (69#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (70#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (72#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 752.879 ; gain = 376.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 752.879 ; gain = 376.680
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 899.676 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:13 . Memory (MB): peak = 899.676 ; gain = 523.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:13 . Memory (MB): peak = 899.676 ; gain = 523.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8608-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 899.676 ; gain = 523.477
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 899.676 ; gain = 523.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[12]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[13]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[14]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[15]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[16]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (PR_reg[3]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (UDP_len_reg[2]) is unused and will be removed from module tx_geb_frame.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:33 . Memory (MB): peak = 899.676 ; gain = 523.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:46 . Memory (MB): peak = 910.836 ; gain = 534.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:47 . Memory (MB): peak = 917.234 ; gain = 541.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:50 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ram_2048x8          |         1|
|2     |ila_0               |         1|
|3     |pll1_50M            |         1|
|4     |pll2_50M            |         1|
|5     |pll3_125m           |         1|
|6     |clk_ddr3            |         1|
|7     |A7_ddr3_mig         |         1|
|8     |cmd_fifo            |         8|
|9     |wr_data             |         4|
|10    |fifo_in32_o128      |         1|
|11    |fifo_in128_o32_2048 |         1|
|12    |fifo_generator_0    |         1|
|13    |mult_gen_0          |         1|
|14    |ram_64x8            |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |ila_0               |     1|
|15    |mult_gen_0          |     1|
|16    |pll1_50M            |     1|
|17    |pll2_50M            |     1|
|18    |pll3_125m           |     1|
|19    |ram_2048x8          |     1|
|20    |ram_64x8            |     1|
|21    |wr_data             |     1|
|22    |wr_data__4          |     1|
|23    |wr_data__5          |     1|
|24    |wr_data__6          |     1|
|25    |CARRY4              |    96|
|26    |IDDR                |     5|
|27    |LUT1                |    48|
|28    |LUT2                |   369|
|29    |LUT3                |   232|
|30    |LUT4                |   272|
|31    |LUT5                |   406|
|32    |LUT6                |   624|
|33    |MUXF7               |     6|
|34    |ODDR                |     6|
|35    |OSERDESE2           |     4|
|36    |OSERDESE2_1         |     4|
|37    |RAMB36E1            |     8|
|38    |SRL16E              |     2|
|39    |FDCE                |   542|
|40    |FDPE                |    33|
|41    |FDRE                |  1321|
|42    |FDSE                |    14|
|43    |IBUF                |     6|
|44    |OBUF                |     8|
|45    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5526|
|2     |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1072|
|3     |    tx_geb_frame                                               |tx_geb_frame                                |   335|
|4     |    add_checksum_inst                                          |add_checksum                                |   603|
|5     |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|6     |    rgmii_tx                                                   |rgmii_tx                                    |     7|
|7     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|8     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3237|
|9     |    fifo_arbit_inst                                            |fifo_arbit                                  |   582|
|10    |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|11    |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1324|
|12    |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|13    |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|14    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|15    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|16    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|17    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|18    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|19    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|20    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|21    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|22    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|23    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|24    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|25    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|26    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|27    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|28    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|29    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|30    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|31    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|32    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|33    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|34    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|35    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|36    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|37    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|38    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   332|
|39    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|40    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|41    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|42    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|43    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|44    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|45    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|46    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|47    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|48    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|49    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|50    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|51    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|52    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|53    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|54    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|55    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|56    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|57    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|58    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|59    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|60    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|61    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|62    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|63    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|64    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|65    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|66    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|67    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|68    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|69    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|70    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|71    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|72    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|73    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|74    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|75    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|76    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|77    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|78    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|79    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|80    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|81    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|82    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|83    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|84    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|85    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|86    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|87    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|88    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|89    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|90    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|91    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|92    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|93    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|94    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|95    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|96    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|97    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|98    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|99    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|100   |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|101   |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|102   |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|103   |                    rpntr                                      |rd_bin_cntr                                 |    18|
|104   |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|105   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|106   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|107   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|108   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|109   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|110   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|111   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|112   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|113   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|114   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|115   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|116   |    wr_ctrl_inst                                               |wr_ctrl                                     |   100|
|117   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   843|
|118   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   200|
|119   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|120   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   244|
|121   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   200|
|122   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|123   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|124   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|125   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|126   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|127   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|128   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   443|
|130   |    encode_b_inst                                              |encode                                      |   120|
|131   |    encode_g_inst                                              |encode_0                                    |   117|
|132   |    encode_r_inst                                              |encode_1                                    |   118|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 966.184 ; gain = 589.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1970 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:02:37 . Memory (MB): peak = 966.184 ; gain = 443.188
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 966.184 ; gain = 589.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 368 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:59 . Memory (MB): peak = 966.184 ; gain = 591.715
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 966.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 18:01:46 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 477.207 ; gain = 100.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (62#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe0' does not match port width (44) of module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (63#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (64#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (66#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (67#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_geb_frame'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_checksum_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc32_d8_send_02_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rgmii_tx'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (69#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (70#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (72#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 753.613 ; gain = 377.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 753.613 ; gain = 377.090
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 900.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 900.711 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 900.711 ; gain = 524.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-12756-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 900.711 ; gain = 524.188
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 900.711 ; gain = 524.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[12]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[13]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[14]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[15]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[16]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (PR_reg[3]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (UDP_len_reg[2]) is unused and will be removed from module tx_geb_frame.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:21 . Memory (MB): peak = 900.711 ; gain = 524.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 912.035 ; gain = 535.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:34 . Memory (MB): peak = 917.867 ; gain = 541.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:38 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ram_2048x8          |         1|
|2     |ila_0               |         1|
|3     |pll1_50M            |         1|
|4     |pll2_50M            |         1|
|5     |pll3_125m           |         1|
|6     |clk_ddr3            |         1|
|7     |A7_ddr3_mig         |         1|
|8     |cmd_fifo            |         8|
|9     |wr_data             |         4|
|10    |fifo_in32_o128      |         1|
|11    |fifo_in128_o32_2048 |         1|
|12    |fifo_generator_0    |         1|
|13    |mult_gen_0          |         1|
|14    |ram_64x8            |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |ila_0               |     1|
|15    |mult_gen_0          |     1|
|16    |pll1_50M            |     1|
|17    |pll2_50M            |     1|
|18    |pll3_125m           |     1|
|19    |ram_2048x8          |     1|
|20    |ram_64x8            |     1|
|21    |wr_data             |     1|
|22    |wr_data__4          |     1|
|23    |wr_data__5          |     1|
|24    |wr_data__6          |     1|
|25    |CARRY4              |    96|
|26    |IDDR                |     5|
|27    |LUT1                |    48|
|28    |LUT2                |   370|
|29    |LUT3                |   231|
|30    |LUT4                |   270|
|31    |LUT5                |   405|
|32    |LUT6                |   627|
|33    |MUXF7               |     6|
|34    |ODDR                |     6|
|35    |OSERDESE2           |     4|
|36    |OSERDESE2_1         |     4|
|37    |RAMB36E1            |     8|
|38    |SRL16E              |     2|
|39    |FDCE                |   542|
|40    |FDPE                |    33|
|41    |FDRE                |  1321|
|42    |FDSE                |    14|
|43    |IBUF                |     6|
|44    |OBUF                |     8|
|45    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5526|
|2     |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1072|
|3     |    tx_geb_frame                                               |tx_geb_frame                                |   335|
|4     |    add_checksum_inst                                          |add_checksum                                |   603|
|5     |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|6     |    rgmii_tx                                                   |rgmii_tx                                    |     7|
|7     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|8     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3237|
|9     |    fifo_arbit_inst                                            |fifo_arbit                                  |   582|
|10    |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|11    |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1324|
|12    |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|13    |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|14    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|15    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|16    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|17    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|18    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|19    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|20    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|21    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|22    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|23    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|24    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|25    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|26    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|27    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|28    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|29    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|30    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|31    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|32    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|33    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|34    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|35    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|36    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|37    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|38    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   332|
|39    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|40    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|41    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|42    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|43    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|44    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|45    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|46    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|47    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|48    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|49    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|50    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|51    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|52    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|53    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|54    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|55    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|56    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|57    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|58    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|59    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|60    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|61    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|62    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|63    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|64    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|65    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|66    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|67    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|68    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|69    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|70    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|71    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|72    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|73    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|74    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|75    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|76    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|77    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|78    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|79    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|80    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|81    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|82    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|83    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|84    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|85    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|86    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|87    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|88    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|89    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|90    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|91    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|92    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|93    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|94    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|95    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|96    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|97    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|98    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|99    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|100   |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|101   |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|102   |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|103   |                    rpntr                                      |rd_bin_cntr                                 |    18|
|104   |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|105   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|106   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|107   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|108   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|109   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|110   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|111   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|112   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|113   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|114   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|115   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|116   |    wr_ctrl_inst                                               |wr_ctrl                                     |   100|
|117   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   843|
|118   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   200|
|119   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|120   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   244|
|121   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   200|
|122   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|123   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|124   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|125   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|126   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|127   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|128   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   443|
|130   |    encode_b_inst                                              |encode                                      |   120|
|131   |    encode_g_inst                                              |encode_0                                    |   117|
|132   |    encode_r_inst                                              |encode_1                                    |   118|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 966.219 ; gain = 589.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1970 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:02:27 . Memory (MB): peak = 966.219 ; gain = 442.598
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 966.219 ; gain = 589.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 368 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:45 . Memory (MB): peak = 966.219 ; gain = 591.422
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 966.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 18:16:37 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 477.789 ; gain = 101.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (62#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe0' does not match port width (44) of module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (63#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (64#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (66#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (67#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_geb_frame'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_checksum_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc32_d8_send_02_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rgmii_tx'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (69#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (70#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (72#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:02:07 . Memory (MB): peak = 757.641 ; gain = 381.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:53 ; elapsed = 00:02:08 . Memory (MB): peak = 757.641 ; gain = 381.355
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 900.949 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:13 ; elapsed = 00:02:33 . Memory (MB): peak = 900.949 ; gain = 524.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:13 ; elapsed = 00:02:33 . Memory (MB): peak = 900.949 ; gain = 524.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-8724-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:02:33 . Memory (MB): peak = 900.949 ; gain = 524.664
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:37 . Memory (MB): peak = 900.949 ; gain = 524.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[12]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[13]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[14]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[15]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[16]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (PR_reg[3]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (UDP_len_reg[2]) is unused and will be removed from module tx_geb_frame.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:02:52 . Memory (MB): peak = 900.949 ; gain = 524.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:03:05 . Memory (MB): peak = 914.371 ; gain = 538.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:03:06 . Memory (MB): peak = 919.996 ; gain = 543.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:03:09 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:03:10 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:03:10 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ram_2048x8          |         1|
|2     |ila_0               |         1|
|3     |pll1_50M            |         1|
|4     |pll2_50M            |         1|
|5     |pll3_125m           |         1|
|6     |clk_ddr3            |         1|
|7     |A7_ddr3_mig         |         1|
|8     |cmd_fifo            |         8|
|9     |wr_data             |         4|
|10    |fifo_in32_o128      |         1|
|11    |fifo_in128_o32_2048 |         1|
|12    |fifo_generator_0    |         1|
|13    |mult_gen_0          |         1|
|14    |ram_64x8            |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_generator_0    |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |ila_0               |     1|
|15    |mult_gen_0          |     1|
|16    |pll1_50M            |     1|
|17    |pll2_50M            |     1|
|18    |pll3_125m           |     1|
|19    |ram_2048x8          |     1|
|20    |ram_64x8            |     1|
|21    |wr_data             |     1|
|22    |wr_data__4          |     1|
|23    |wr_data__5          |     1|
|24    |wr_data__6          |     1|
|25    |CARRY4              |    96|
|26    |IDDR                |     5|
|27    |LUT1                |    48|
|28    |LUT2                |   370|
|29    |LUT3                |   231|
|30    |LUT4                |   270|
|31    |LUT5                |   405|
|32    |LUT6                |   627|
|33    |MUXF7               |     6|
|34    |ODDR                |     6|
|35    |OSERDESE2           |     4|
|36    |OSERDESE2_1         |     4|
|37    |RAMB36E1            |     8|
|38    |SRL16E              |     2|
|39    |FDCE                |   542|
|40    |FDPE                |    33|
|41    |FDRE                |  1321|
|42    |FDSE                |    14|
|43    |IBUF                |     6|
|44    |OBUF                |     8|
|45    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5526|
|2     |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1072|
|3     |    tx_geb_frame                                               |tx_geb_frame                                |   335|
|4     |    add_checksum_inst                                          |add_checksum                                |   603|
|5     |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|6     |    rgmii_tx                                                   |rgmii_tx                                    |     7|
|7     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|8     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3237|
|9     |    fifo_arbit_inst                                            |fifo_arbit                                  |   582|
|10    |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|11    |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1324|
|12    |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|13    |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|14    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|15    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|16    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|17    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|18    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|19    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|20    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|21    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|22    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|23    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|24    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|25    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|26    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|27    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|28    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|29    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|30    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|31    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|32    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|33    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|34    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|35    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|36    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|37    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|38    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   332|
|39    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|40    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|41    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|42    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|43    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|44    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|45    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|46    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|47    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|48    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|49    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|50    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|51    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|52    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|53    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|54    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|55    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|56    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|57    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|58    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|59    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|60    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|61    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|62    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|63    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|64    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|65    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|66    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|67    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|68    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|69    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|70    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|71    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|72    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|73    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|74    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|75    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|76    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|77    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|78    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|79    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|80    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|81    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|82    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|83    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|84    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|85    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|86    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|87    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|88    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|89    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|90    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|91    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|92    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|93    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|94    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|95    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|96    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|97    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|98    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|99    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|100   |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|101   |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|102   |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|103   |                    rpntr                                      |rd_bin_cntr                                 |    18|
|104   |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|105   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|106   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|107   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|108   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|109   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|110   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|111   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|112   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|113   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|114   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|115   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|116   |    wr_ctrl_inst                                               |wr_ctrl                                     |   100|
|117   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   843|
|118   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   200|
|119   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|120   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   244|
|121   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   200|
|122   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|123   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|124   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|125   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|126   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|127   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|128   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   443|
|130   |    encode_b_inst                                              |encode                                      |   120|
|131   |    encode_g_inst                                              |encode_0                                    |   117|
|132   |    encode_r_inst                                              |encode_1                                    |   118|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:03:11 . Memory (MB): peak = 968.266 ; gain = 591.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1970 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:02:54 . Memory (MB): peak = 968.266 ; gain = 448.672
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:03:12 . Memory (MB): peak = 968.266 ; gain = 591.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 368 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:18 . Memory (MB): peak = 968.266 ; gain = 593.711
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 968.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 18:44:24 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 476.723 ; gain = 100.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (62#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe0' does not match port width (44) of module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (63#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (64#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (66#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (67#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_geb_frame'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_checksum_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc32_d8_send_02_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rgmii_tx'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (69#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_ddr3_rd_p6' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ddr3_rd_p6' (70#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (72#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 753.605 ; gain = 377.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 753.605 ; gain = 377.570
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 901.828 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 901.828 ; gain = 525.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 901.828 ; gain = 525.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-3292-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 901.828 ; gain = 525.793
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 901.828 ; gain = 525.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[12]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[13]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[14]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[15]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (wait_cnt_reg[16]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (PR_reg[3]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (UDP_len_reg[2]) is unused and will be removed from module tx_geb_frame.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:19 . Memory (MB): peak = 901.828 ; gain = 525.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 914.113 ; gain = 538.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:32 . Memory (MB): peak = 919.945 ; gain = 543.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:35 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ram_2048x8          |         1|
|2     |ila_0               |         1|
|3     |pll1_50M            |         1|
|4     |pll2_50M            |         1|
|5     |pll3_125m           |         1|
|6     |clk_ddr3            |         1|
|7     |A7_ddr3_mig         |         1|
|8     |cmd_fifo            |         8|
|9     |wr_data             |         4|
|10    |fifo_in32_o128      |         1|
|11    |fifo_in128_o32_2048 |         1|
|12    |fifo_ddr3_rd_p6     |         1|
|13    |mult_gen_0          |         1|
|14    |ram_64x8            |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_ddr3_rd_p6     |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |ila_0               |     1|
|15    |mult_gen_0          |     1|
|16    |pll1_50M            |     1|
|17    |pll2_50M            |     1|
|18    |pll3_125m           |     1|
|19    |ram_2048x8          |     1|
|20    |ram_64x8            |     1|
|21    |wr_data             |     1|
|22    |wr_data__4          |     1|
|23    |wr_data__5          |     1|
|24    |wr_data__6          |     1|
|25    |CARRY4              |    96|
|26    |IDDR                |     5|
|27    |LUT1                |    48|
|28    |LUT2                |   370|
|29    |LUT3                |   231|
|30    |LUT4                |   270|
|31    |LUT5                |   405|
|32    |LUT6                |   627|
|33    |MUXF7               |     6|
|34    |ODDR                |     6|
|35    |OSERDESE2           |     4|
|36    |OSERDESE2_1         |     4|
|37    |RAMB36E1            |     8|
|38    |SRL16E              |     2|
|39    |FDCE                |   542|
|40    |FDPE                |    33|
|41    |FDRE                |  1321|
|42    |FDSE                |    14|
|43    |IBUF                |     6|
|44    |OBUF                |     8|
|45    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5526|
|2     |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1072|
|3     |    tx_geb_frame                                               |tx_geb_frame                                |   335|
|4     |    add_checksum_inst                                          |add_checksum                                |   603|
|5     |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|6     |    rgmii_tx                                                   |rgmii_tx                                    |     7|
|7     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|8     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3237|
|9     |    fifo_arbit_inst                                            |fifo_arbit                                  |   582|
|10    |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|11    |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1324|
|12    |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|13    |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|14    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|15    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|16    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|17    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|18    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|19    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|20    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|21    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|22    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|23    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|24    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|25    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|26    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|27    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|28    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|29    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|30    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|31    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|32    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|33    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|34    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|35    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|36    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|37    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|38    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   332|
|39    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|40    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|41    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|42    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|43    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|44    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|45    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|46    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|47    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|48    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|49    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|50    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|51    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|52    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|53    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|54    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|55    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|56    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|57    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|58    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|59    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|60    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|61    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|62    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|63    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|64    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|65    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|66    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|67    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|68    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|69    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|70    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|71    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|72    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|73    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|74    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|75    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|76    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|77    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|78    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|79    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|80    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|81    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|82    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|83    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|84    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|85    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|86    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|87    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|88    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|89    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|90    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|91    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|92    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|93    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|94    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|95    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|96    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|97    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|98    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|99    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|100   |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|101   |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|102   |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|103   |                    rpntr                                      |rd_bin_cntr                                 |    18|
|104   |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|105   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|106   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|107   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|108   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|109   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|110   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|111   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|112   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|113   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|114   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|115   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|116   |    wr_ctrl_inst                                               |wr_ctrl                                     |   100|
|117   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   843|
|118   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   200|
|119   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|120   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   244|
|121   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   200|
|122   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|123   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|124   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|125   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|126   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|127   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|128   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   443|
|130   |    encode_b_inst                                              |encode                                      |   120|
|131   |    encode_g_inst                                              |encode_0                                    |   117|
|132   |    encode_r_inst                                              |encode_1                                    |   118|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 967.992 ; gain = 591.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1970 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:02:25 . Memory (MB): peak = 967.992 ; gain = 443.734
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 967.992 ; gain = 591.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 368 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 967.992 ; gain = 593.691
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 967.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 19:03:42 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 476.473 ; gain = 100.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (62#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'probe0' does not match port width (44) of module 'ila_0' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:49]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (63#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (64#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (66#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (67#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tx_geb_frame'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'add_checksum_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'crc32_d8_send_02_inst'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rgmii_tx'. This will prevent further optimization [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:91]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (69#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_ddr3_rd_p6' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ddr3_rd_p6' (70#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (72#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 752.660 ; gain = 376.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 752.660 ; gain = 376.430
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp14/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp15/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp16/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp17/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp18/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp19/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp21/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp23/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp24/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp26/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp27/ila_0_in_context.xdc] for cell 'top_GBET_tx_inst/ila_0_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 900.488 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/ila_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 900.488 ; gain = 524.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 900.488 ; gain = 524.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp20/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp22/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11888-DESKTOP-QCQQL32/dcp25/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/ila_0_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 900.488 ; gain = 524.258
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 900.488 ; gain = 524.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_GBET_tx_inst/tx_geb_frame/\UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
WARNING: [Synth 8-3332] Sequential element (PR_reg[3]) is unused and will be removed from module tx_geb_frame.
WARNING: [Synth 8-3332] Sequential element (UDP_len_reg[2]) is unused and will be removed from module tx_geb_frame.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:18 . Memory (MB): peak = 900.488 ; gain = 524.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 916.773 ; gain = 540.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 922.684 ; gain = 546.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:02:33 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ram_2048x8          |         1|
|2     |ila_0               |         1|
|3     |pll1_50M            |         1|
|4     |pll2_50M            |         1|
|5     |pll3_125m           |         1|
|6     |clk_ddr3            |         1|
|7     |A7_ddr3_mig         |         1|
|8     |cmd_fifo            |         8|
|9     |wr_data             |         4|
|10    |fifo_in32_o128      |         1|
|11    |fifo_in128_o32_2048 |         1|
|12    |fifo_ddr3_rd_p6     |         1|
|13    |mult_gen_0          |         1|
|14    |ram_64x8            |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_ddr3_rd_p6     |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |ila_0               |     1|
|15    |mult_gen_0          |     1|
|16    |pll1_50M            |     1|
|17    |pll2_50M            |     1|
|18    |pll3_125m           |     1|
|19    |ram_2048x8          |     1|
|20    |ram_64x8            |     1|
|21    |wr_data             |     1|
|22    |wr_data__4          |     1|
|23    |wr_data__5          |     1|
|24    |wr_data__6          |     1|
|25    |CARRY4              |    98|
|26    |IDDR                |     5|
|27    |LUT1                |    48|
|28    |LUT2                |   370|
|29    |LUT3                |   231|
|30    |LUT4                |   270|
|31    |LUT5                |   405|
|32    |LUT6                |   627|
|33    |MUXF7               |     6|
|34    |ODDR                |     6|
|35    |OSERDESE2           |     4|
|36    |OSERDESE2_1         |     4|
|37    |RAMB36E1            |     8|
|38    |SRL16E              |     2|
|39    |FDCE                |   542|
|40    |FDPE                |    33|
|41    |FDRE                |  1326|
|42    |FDSE                |    14|
|43    |IBUF                |     6|
|44    |OBUF                |     8|
|45    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5533|
|2     |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1079|
|3     |    tx_geb_frame                                               |tx_geb_frame                                |   342|
|4     |    add_checksum_inst                                          |add_checksum                                |   603|
|5     |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|6     |    rgmii_tx                                                   |rgmii_tx                                    |     7|
|7     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|8     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3237|
|9     |    fifo_arbit_inst                                            |fifo_arbit                                  |   582|
|10    |    rd_ctrl_inst                                               |rd_ctrl                                     |   209|
|11    |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1324|
|12    |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|13    |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|14    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|15    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|16    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|17    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|18    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|19    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|20    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|21    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|22    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|23    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|24    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|25    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|26    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|27    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|28    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|29    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|30    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|31    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|32    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|33    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|34    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|35    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|36    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|37    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|38    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   332|
|39    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|40    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|41    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|42    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|43    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|44    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|45    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|46    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|47    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|48    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|49    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|50    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|51    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|52    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|53    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|54    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|55    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|56    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|57    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|58    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|59    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|60    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|61    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|62    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|63    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|64    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|65    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|66    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|67    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|68    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|69    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|70    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|71    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|72    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|73    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|74    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|75    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|76    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|77    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|78    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|79    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|80    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|81    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|82    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|83    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|84    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|85    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|86    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|87    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|88    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|89    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|90    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|91    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|92    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|93    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|94    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|95    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|96    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|97    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|98    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|99    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|100   |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|101   |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|102   |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|103   |                    rpntr                                      |rd_bin_cntr                                 |    18|
|104   |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|105   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|106   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|107   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|108   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|109   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|110   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|111   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|112   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|113   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|114   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|115   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|116   |    wr_ctrl_inst                                               |wr_ctrl                                     |   100|
|117   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   843|
|118   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   200|
|119   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|120   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   244|
|121   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   200|
|122   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|123   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|124   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   187|
|125   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|126   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|127   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|128   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   443|
|130   |    encode_b_inst                                              |encode                                      |   120|
|131   |    encode_g_inst                                              |encode_0                                    |   117|
|132   |    encode_r_inst                                              |encode_1                                    |   118|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    75|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 970.914 ; gain = 594.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1965 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:02:24 . Memory (MB): peak = 970.914 ; gain = 446.855
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 970.914 ; gain = 594.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 363 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:42 . Memory (MB): peak = 970.914 ; gain = 596.410
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 970.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 19:21:42 2018...

*** Running vivado
    with args -log top_ddr3_GEBT_HDMI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ddr3_GEBT_HDMI.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_ddr3_GEBT_HDMI.tcl -notrace
Command: synth_design -top top_ddr3_GEBT_HDMI -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 454.371 ; gain = 94.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_ddr3_GEBT_HDMI' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
	Parameter BL bound to: 63 - type: integer 
	Parameter ADDR bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
	Parameter MEM_ADDR_WITH bound to: 14 - type: integer 
	Parameter MEM_BANKADDR_WITH bound to: 3 - type: integer 
	Parameter P_ADDR_WITH bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'A7_ddr3_mig' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'A7_ddr3_mig' (1#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/A7_ddr3_mig_stub.v:5]
WARNING: [Synth 8-350] instance 'a7_ddr3_mig_inst' of module 'A7_ddr3_mig' requires 39 connections, but only 38 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:327]
INFO: [Synth 8-638] synthesizing module 'wr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_ctrl' (2#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_ctrl' (3#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'fifo_arbit' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARBIT bound to: 10'b0000000010 
	Parameter WR1 bound to: 10'b0000000100 
	Parameter WR2 bound to: 10'b0000001000 
	Parameter WR3 bound to: 10'b0000010000 
	Parameter WR4 bound to: 10'b0000100000 
	Parameter RD5 bound to: 10'b0001000000 
	Parameter RD6 bound to: 10'b0010000000 
	Parameter RD7 bound to: 10'b0100000000 
	Parameter RD8 bound to: 10'b1000000000 
INFO: [Synth 8-256] done synthesizing module 'fifo_arbit' (4#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/fifo_arbit.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'wr_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo' (5#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (38) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:48]
WARNING: [Synth 8-689] width (38) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:51]
INFO: [Synth 8-638] synthesizing module 'wr_data' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wr_data' (6#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/wr_data_stub.v:6]
WARNING: [Synth 8-350] instance 'w_data_fifo_inst' of module 'wr_data' requires 10 connections, but only 9 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:57]
INFO: [Synth 8-256] done synthesizing module 'wr_fifo_path' (7#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_fifo_path.v:1]
INFO: [Synth 8-256] done synthesizing module 'wr_path_ctrl' (8#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_path_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (40) of port connection 'din' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:47]
WARNING: [Synth 8-689] width (40) of port connection 'dout' does not match port width (39) of module 'cmd_fifo' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:50]
INFO: [Synth 8-638] synthesizing module 'rd_data' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 128 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 63 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 62 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 64 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 64 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (20#1) [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'rd_data' (36#1) [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/synth/rd_data.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'rd_fifo_path' (37#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_fifo_path.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:107]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:120]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:134]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:147]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:161]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:174]
WARNING: [Synth 8-689] width (28) of port connection 'p_rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:188]
WARNING: [Synth 8-689] width (28) of port connection 'rd_cmd_init_addr' does not match port width (30) of module 'rd_fifo_path' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:201]
INFO: [Synth 8-256] done synthesizing module 'rd_path_ctrl' (38#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_path_ctrl.v:1]
INFO: [Synth 8-256] done synthesizing module 'ddr3_ctrl' (39#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'p1_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:197]
WARNING: [Synth 8-689] width (32) of port connection 'p2_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:212]
WARNING: [Synth 8-689] width (32) of port connection 'p3_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:227]
WARNING: [Synth 8-689] width (32) of port connection 'p4_wr_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:242]
WARNING: [Synth 8-689] width (32) of port connection 'p5_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'p6_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:272]
WARNING: [Synth 8-689] width (32) of port connection 'p7_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:287]
WARNING: [Synth 8-689] width (7) of port connection 'p7_rd_count' does not match port width (6) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:297]
WARNING: [Synth 8-689] width (32) of port connection 'p8_rd_cmd_bl' does not match port width (7) of module 'ddr3_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:302]
INFO: [Synth 8-638] synthesizing module 'contrl_clk' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'pll1_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll1_50M' (40#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/pll1_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll2_50M' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll2_50M' (41#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/pll2_50M_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'pll3_125m' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'pll3_125m' (42#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/pll3_125m_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_ddr3' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ddr3' (43#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/clk_ddr3_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'contrl_clk' (44#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/contrl_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p1_write' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
	Parameter WRITE_BL bound to: 63 - type: integer 
	Parameter ADDR_BL bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in32_o128' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in32_o128' (45#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/fifo_in32_o128_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p1_write' (46#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:4]
INFO: [Synth 8-638] synthesizing module 'ddr3_p5_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_in128_o32_2048' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_in128_o32_2048' (47#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/fifo_in128_o32_2048_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p5_read' (48#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:4]
INFO: [Synth 8-638] synthesizing module 'top_hdmi_out' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'vga' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
	Parameter H_ALL bound to: 1344 - type: integer 
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter H_LB bound to: 0 - type: integer 
	Parameter H_ACT bound to: 1024 - type: integer 
	Parameter H_RB bound to: 0 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter V_ALL bound to: 806 - type: integer 
	Parameter V_SYNC bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
	Parameter V_TB bound to: 0 - type: integer 
	Parameter V_ACT bound to: 768 - type: integer 
	Parameter V_BB bound to: 0 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga' (49#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:2]
INFO: [Synth 8-638] synthesizing module 'encode' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-256] done synthesizing module 'encode' (50#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:46]
INFO: [Synth 8-638] synthesizing module 'par2ser' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (51#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31221]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (52#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'par2ser' (53#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:2]
INFO: [Synth 8-256] done synthesizing module 'top_hdmi_out' (54#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/top_hdmi_out.v:23]
INFO: [Synth 8-638] synthesizing module 'top_GBET_RX' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'iddr_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'IDDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (55#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'iddr_ctrl' (56#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/iddr_ctrl.v:1]
INFO: [Synth 8-638] synthesizing module 'run_clk_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'ram_64x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_64x8' (57#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/ram_64x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'run_clk_ctrl' (58#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:5]
INFO: [Synth 8-638] synthesizing module 'image_ctrl' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (59#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'image_ctrl' (60#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/image_ctrl.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_RX' (61#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:1]
INFO: [Synth 8-638] synthesizing module 'top_GBET_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'tx_geb_frame' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
	Parameter IMG_W_DATA bound to: 16'b0000001111111111 
	Parameter IMG_H_DTAT bound to: 16'b0000001011111111 
	Parameter MAC_S0 bound to: 8'b10101000 
	Parameter MAC_S1 bound to: 8'b10111011 
	Parameter MAC_S2 bound to: 8'b11001111 
	Parameter MAC_S3 bound to: 8'b00000111 
	Parameter MAC_S4 bound to: 8'b11011001 
	Parameter MAC_S5 bound to: 8'b10011111 
	Parameter H_IP_LEN bound to: 16'b0000000100011100 
	Parameter rgb1_IP_LEN bound to: 16'b0000010011010110 
	Parameter rgb3_IP_LEN bound to: 16'b0000001011000110 
	Parameter H_UDP_LEN bound to: 16'b0000000100001000 
	Parameter rgb1_UDP_LEN bound to: 16'b0000010011000010 
	Parameter rgb3_UDP_LEN bound to: 16'b0000001010110010 
	Parameter IP_S0 bound to: 8'b11000000 
	Parameter IP_S1 bound to: 8'b10101000 
	Parameter IP_S2 bound to: 8'b00000000 
	Parameter IP_S3 bound to: 8'b00000001 
	Parameter IP_D0 bound to: 8'b11111111 
	Parameter IP_D1 bound to: 8'b11111111 
	Parameter IP_D2 bound to: 8'b11111111 
	Parameter IP_D3 bound to: 8'b11111111 
	Parameter P_S0 bound to: 8'b00000000 
	Parameter P_S1 bound to: 8'b01111011 
	Parameter P_D0 bound to: 8'b00000100 
	Parameter P_D1 bound to: 8'b11010010 
	Parameter WAIT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tx_geb_frame' (62#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:5]
INFO: [Synth 8-638] synthesizing module 'add_checksum' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'ram_2048x8' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_2048x8' (63#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/ram_2048x8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_checksum' (64#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:8]
INFO: [Synth 8-638] synthesizing module 'crc32_d8_send_02' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
WARNING: [Synth 8-6014] Unused sequential element crc_ds_t_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:35]
WARNING: [Synth 8-6014] Unused sequential element d_count_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:47]
INFO: [Synth 8-256] done synthesizing module 'crc32_d8_send_02' (65#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/crc32_d8_send_02.v:1]
INFO: [Synth 8-638] synthesizing module 'rgmii_tx' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (66#1) [D:/Xilinx/vivado1704/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-256] done synthesizing module 'rgmii_tx' (67#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/rgmii_tx..v:1]
WARNING: [Synth 8-350] instance 'rgmii_tx' of module 'rgmii_tx' requires 8 connections, but only 7 given [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:85]
INFO: [Synth 8-256] done synthesizing module 'top_GBET_tx' (68#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/top_GBET_tx.v:1]
INFO: [Synth 8-638] synthesizing module 'ddr3_p6_read' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
	Parameter READ_BL bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_ddr3_rd_p6' [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_ddr3_rd_p6' (69#1) [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/realtime/fifo_ddr3_rd_p6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ddr3_p6_read' (70#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:4]
WARNING: [Synth 8-3848] Net p2_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:55]
WARNING: [Synth 8-3848] Net p2_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:57]
WARNING: [Synth 8-3848] Net p2_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:58]
WARNING: [Synth 8-3848] Net p2_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:62]
WARNING: [Synth 8-3848] Net p2_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:63]
WARNING: [Synth 8-3848] Net p2_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:64]
WARNING: [Synth 8-3848] Net p3_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:70]
WARNING: [Synth 8-3848] Net p3_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:72]
WARNING: [Synth 8-3848] Net p3_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:73]
WARNING: [Synth 8-3848] Net p3_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:77]
WARNING: [Synth 8-3848] Net p3_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:78]
WARNING: [Synth 8-3848] Net p3_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:79]
WARNING: [Synth 8-3848] Net p4_wr_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:85]
WARNING: [Synth 8-3848] Net p4_wr_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:87]
WARNING: [Synth 8-3848] Net p4_wr_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:88]
WARNING: [Synth 8-3848] Net p4_wr_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:92]
WARNING: [Synth 8-3848] Net p4_wr_mask in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:93]
WARNING: [Synth 8-3848] Net p4_wr_data in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:94]
WARNING: [Synth 8-3848] Net p7_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:128]
WARNING: [Synth 8-3848] Net p7_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:130]
WARNING: [Synth 8-3848] Net p7_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:131]
WARNING: [Synth 8-3848] Net p7_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:135]
WARNING: [Synth 8-3848] Net p8_rd_cmd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:142]
WARNING: [Synth 8-3848] Net p8_rd_cmd_bl in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:144]
WARNING: [Synth 8-3848] Net p8_rd_cmd_init_addr in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:145]
WARNING: [Synth 8-3848] Net p8_rd_en in module/entity top_ddr3_GEBT_HDMI does not have driver. [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:149]
INFO: [Synth 8-256] done synthesizing module 'top_ddr3_GEBT_HDMI' (71#1) [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:1]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_empty
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port p6_rd_full
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p6_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design rgmii_tx has unconnected port tx_c
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[127]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[126]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[125]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[124]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[123]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[122]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[121]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[120]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[95]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[94]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[93]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[92]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[91]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[90]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[89]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[88]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[63]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[62]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[61]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[60]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[59]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[58]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[57]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[56]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[31]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[30]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[29]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[28]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[27]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[26]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[25]
WARNING: [Synth 8-3331] design tx_geb_frame has unconnected port fifo3_read_data[24]
WARNING: [Synth 8-3331] design image_ctrl has unconnected port dout_en_o
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p5_read has unconnected port rslt[14]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[25]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[24]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[23]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[22]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[21]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[20]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[19]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[18]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[17]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[16]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[15]
WARNING: [Synth 8-3331] design ddr3_p1_write has unconnected port rslt[14]
WARNING: [Synth 8-3331] design contrl_clk has unconnected port rst_n
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:13 ; elapsed = 00:02:29 . Memory (MB): peak = 736.953 ; gain = 377.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[27] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[26] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[25] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[24] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[23] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[22] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[21] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[20] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[19] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[18] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[17] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[16] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_cmd_init_addr[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_en to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[15] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[14] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[13] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[12] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[11] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[10] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[9] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[8] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[7] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[6] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[5] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[4] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[3] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[2] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[1] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_mask[0] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[127] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[126] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[125] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[124] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[123] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[122] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[121] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[120] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[119] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[118] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[117] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[116] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[115] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[114] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[113] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[112] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[111] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[110] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[109] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[108] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[107] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[106] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[105] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[104] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[103] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[102] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[101] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[100] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[99] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[98] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[97] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[96] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[95] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[94] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[93] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[92] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[91] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[90] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[89] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[88] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[87] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[86] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[85] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[84] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[83] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[82] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[81] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[80] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[79] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[78] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[77] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[76] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[75] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
WARNING: [Synth 8-3295] tying undriven pin ddr3_ctrl_inst:p2_wr_data[74] to constant 0 [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/top_ddr3_GEBT_HDMI.v:190]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:14 ; elapsed = 00:02:29 . Memory (MB): peak = 736.953 ; gain = 377.031
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp13/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp13/fifo_ddr3_rd_p6_in_context.xdc] for cell 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp14/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp14/mult_gen_0_in_context.xdc] for cell 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp15/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp15/ram_64x8_in_context.xdc] for cell 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp16/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp16/fifo_in128_o32_2048_in_context.xdc] for cell 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp17/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp17/fifo_in32_o128_in_context.xdc] for cell 'ddr3_p1_write_inst/fifo_in32_o128_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp18/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp18/clk_ddr3_in_context.xdc] for cell 'contrl_clk_inst/clk_ddr3_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc] for cell 'contrl_clk_inst/pll_rx_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp20/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp20/pll2_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_hdmi_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc] for cell 'contrl_clk_inst/pll_tx_int'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp22/cmd_fifo_in_context.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp23/wr_data_in_context.xdc] for cell 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc] for cell 'ddr3_ctrl_inst/a7_ddr3_mig_inst'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp25/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp25/ram_2048x8_in_context.xdc] for cell 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Vivado 12-507] No nets matched 'rx_clk_IBUF'. [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc:12]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.srcs/constrs_1/new/abc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0'
Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Finished Parsing XDC File [f:/DDR3_HDMI/project_1/project_1.srcs/sources_1/ip/rd_data/rd_data_clocks.xdc] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/vivado1704/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_ddr3_GEBT_HDMI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 876.520 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p1_write_inst/fifo_in32_o128_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p5_read_inst/fifo_in128_o32_2048_inst' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/image_ctrl_inst/multiplier_inst' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 876.520 ; gain = 516.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 876.520 ; gain = 516.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp19/pll3_125m_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp21/pll1_50M_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/.Xil/Vivado-11536-DESKTOP-QCQQL32/dcp24/A7_ddr3_mig_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0. (constraint file  F:/DDR3_HDMI/project_1/project_1.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/clk_ddr3_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_hdmi_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_rx_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for contrl_clk_inst/pll_tx_int. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/a7_ddr3_mig_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/r_data_fifo_inst/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path1_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path2_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path3_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/cmd_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_inst/wr_path_ctrl_inst/wr_fifo_path4_inst/w_data_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p1_write_inst/fifo_in32_o128_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p5_read_inst/fifo_in128_o32_2048_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_p6_read_inst/fifo_ddr3_rd_p6_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/image_ctrl_inst/multiplier_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_RX_inst/run_clk_ctrl_inst/ram_64x8_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_GBET_tx_inst/add_checksum_inst/ram_2048x8_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:49 . Memory (MB): peak = 876.520 ; gain = 516.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fifo_arbit'
INFO: [Synth 8-5546] ROM "wr1_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr2_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr3_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr4_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd5_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd6_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd7_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd8_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:162]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:66]
WARNING: [Synth 8-6014] Unused sequential element w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "Head_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IP_len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_fifo3_rd_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Gen_image_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:151]
INFO: [Synth 8-5546] ROM "shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
INFO: [Synth 8-5544] ROM "dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "c3_p6_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:35 ; elapsed = 00:02:54 . Memory (MB): peak = 876.520 ; gain = 516.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   5 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 191   
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 5     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 155   
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 5     
	   5 Input     28 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	  40 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 105   
	   3 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_ddr3_GEBT_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 1     
Module wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module rd_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_arbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fifo_path__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_fifo_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ddr3_p1_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ddr3_p5_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module encode 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module par2ser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module iddr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module run_clk_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module top_GBET_RX 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tx_geb_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  36 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  40 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
Module add_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module crc32_d8_send_02 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module top_GBET_tx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ddr3_p6_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:50]
WARNING: [Synth 8-6014] Unused sequential element wr_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/wr_ctrl.v:68]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/cmd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:42]
WARNING: [Synth 8-6014] Unused sequential element rd_ctrl_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/rd_ctrl.v:79]
INFO: [Synth 8-5546] ROM "c3_p_cmd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element write_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:46]
WARNING: [Synth 8-6014] Unused sequential element write_brust_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p1_write.v:35]
INFO: [Synth 8-5546] ROM "c3_p5_rd_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:48]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p5_read.v:35]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_r_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_g_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c0_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_q_reg' into 'encode_r_inst/c0_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
INFO: [Synth 8-4471] merging register 'encode_g_inst/c1_reg_reg' into 'encode_r_inst/c0_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_q_reg' into 'encode_r_inst/de_q_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
INFO: [Synth 8-4471] merging register 'encode_b_inst/de_reg_reg' into 'encode_r_inst/de_reg_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
INFO: [Synth 8-4471] merging register 'par2ser_g_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_b_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
INFO: [Synth 8-4471] merging register 'par2ser_clk_inst/SERDESE_rst_reg' into 'par2ser_r_inst/SERDESE_rst_reg' [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_r_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:139]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c0_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:140]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:141]
WARNING: [Synth 8-6014] Unused sequential element encode_g_inst/c1_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:142]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_q_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:136]
WARNING: [Synth 8-6014] Unused sequential element encode_b_inst/de_reg_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/encode.v:137]
WARNING: [Synth 8-6014] Unused sequential element par2ser_g_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_b_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element par2ser_clk_inst/SERDESE_rst_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/par2ser.v:21]
WARNING: [Synth 8-6014] Unused sequential element vga_inst/v_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/hdmi/vga.v:30]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/dout_en_o_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/w_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:59]
WARNING: [Synth 8-6014] Unused sequential element run_clk_ctrl_inst/rd_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/run_clk_ctrl.v:131]
WARNING: [Synth 8-6014] Unused sequential element phy_rst_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_RX/top_GBET.v:28]
INFO: [Synth 8-5546] ROM "tx_geb_frame/Pik_gen_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/tx_end_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_geb_frame/shift_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add_checksum_inst/shift_ip_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/head_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:99]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/wait_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:204]
WARNING: [Synth 8-6014] Unused sequential element tx_geb_frame/Gen_image_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/tx_gen_frame.v:221]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/data_cnt_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:62]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/rd_addr_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:223]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/ip_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:111]
WARNING: [Synth 8-6014] Unused sequential element add_checksum_inst/udp_sum_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/GBET_TX/add_checksum.v:184]
WARNING: [Synth 8-6014] Unused sequential element read_cnt_bl_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:51]
WARNING: [Synth 8-6014] Unused sequential element cnt_read_req_reg was removed.  [F:/DDR3_HDMI/project_1/project_1.srcs/sources_1/new/ddr3/ddr3_p6_read.v:36]
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[8]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[2]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/PR_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[4]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[5]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/PR_reg[6]' (FD) to 'top_GBET_tx_inst/tx_geb_frame/PR_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[0]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[1]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[4]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[5]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[6]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[12]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[13]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[14]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[15]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[0]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[1]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[2]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[3]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[4]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[5]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[6]' (FDCE) to 'top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_b_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_g_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/n0q_m_reg[0]' (FD) to 'top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'top_hdmi_out_inst/encode_r_inst/c0_reg_reg' (FD) to 'top_hdmi_out_inst/encode_r_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr3_p1_write_inst/fifo_write_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_hdmi_out_inst/encode_r_inst/c0_q_reg )
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path5_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path6_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path7_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_ctrl_inst/rd_path_ctrl_inst/rd_fifo_path8_inst/p_rd_data_valid_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[31]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[30]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[29]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[28]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[27]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[26]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[25]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (ddr3_p1_write_inst/fifo_write_data_reg[24]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/c0_q_reg) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/cnt_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[9]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[10]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[12]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[13]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[14]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[15]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[16]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[17]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[18]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_RX_inst/phy_rst_cnt_reg[19]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/PR_reg[3]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/add_checksum_inst/latch_UDP_len_reg[11]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[2]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[9]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[10]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[3]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_GBET_tx_inst/tx_geb_frame/IP_len_reg[7]' (FDE) to 'top_GBET_tx_inst/tx_geb_frame/UDP_len_reg[7]'
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_b_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_g_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
WARNING: [Synth 8-3332] Sequential element (top_hdmi_out_inst/encode_r_inst/n1q_m_reg[0]) is unused and will be removed from module top_ddr3_GEBT_HDMI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:13 . Memory (MB): peak = 876.520 ; gain = 516.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out1' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/clk_ddr3_inst/clk_out2' to pin 'contrl_clk_inst/clk_ddr3_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/clk_ddr3_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_rx_inst/clk_out1' to pin 'contrl_clk_inst/pll_rx_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out1' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_hdmi_inst/clk_out2' to pin 'contrl_clk_inst/pll_hdmi_inst/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'contrl_clk_inst/pll_hdmi_inst/clk_in1' to 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out1' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out2' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'contrl_clk_inst/pll_tx_int/clk_out3' to pin 'contrl_clk_inst/pll_tx_int/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/ui_clk' to pin 'ddr3_ctrl_inst/a7_ddr3_mig_inst/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:06 ; elapsed = 00:03:29 . Memory (MB): peak = 897.734 ; gain = 537.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:07 ; elapsed = 00:03:31 . Memory (MB): peak = 904.344 ; gain = 544.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:10 ; elapsed = 00:03:34 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:03:36 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:03:37 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:13 ; elapsed = 00:03:37 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:13 ; elapsed = 00:03:38 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:13 ; elapsed = 00:03:38 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:13 ; elapsed = 00:03:38 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_ddr3_GEBT_HDMI | top_hdmi_out_inst/encode_r_inst/de_reg_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_ddr3_GEBT_HDMI | top_GBET_RX_inst/run_clk_ctrl_inst/Mac_en_dly5_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pll1_50M            |         1|
|2     |pll2_50M            |         1|
|3     |pll3_125m           |         1|
|4     |clk_ddr3            |         1|
|5     |A7_ddr3_mig         |         1|
|6     |cmd_fifo            |         8|
|7     |wr_data             |         4|
|8     |fifo_in32_o128      |         1|
|9     |fifo_in128_o32_2048 |         1|
|10    |fifo_ddr3_rd_p6     |         1|
|11    |mult_gen_0          |         1|
|12    |ram_64x8            |         1|
|13    |ram_2048x8          |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |A7_ddr3_mig         |     1|
|2     |clk_ddr3            |     1|
|3     |cmd_fifo            |     1|
|4     |cmd_fifo__10        |     1|
|5     |cmd_fifo__11        |     1|
|6     |cmd_fifo__12        |     1|
|7     |cmd_fifo__13        |     1|
|8     |cmd_fifo__7         |     1|
|9     |cmd_fifo__8         |     1|
|10    |cmd_fifo__9         |     1|
|11    |fifo_ddr3_rd_p6     |     1|
|12    |fifo_in128_o32_2048 |     1|
|13    |fifo_in32_o128      |     1|
|14    |mult_gen_0          |     1|
|15    |pll1_50M            |     1|
|16    |pll2_50M            |     1|
|17    |pll3_125m           |     1|
|18    |ram_2048x8          |     1|
|19    |ram_64x8            |     1|
|20    |wr_data             |     1|
|21    |wr_data__4          |     1|
|22    |wr_data__5          |     1|
|23    |wr_data__6          |     1|
|24    |CARRY4              |    98|
|25    |IDDR                |     5|
|26    |LUT1                |    40|
|27    |LUT2                |   375|
|28    |LUT3                |   238|
|29    |LUT4                |   239|
|30    |LUT5                |   379|
|31    |LUT6                |   687|
|32    |MUXF7               |    10|
|33    |ODDR                |     6|
|34    |OSERDESE2           |     4|
|35    |OSERDESE2_1         |     4|
|36    |RAMB36E1            |     8|
|37    |SRL16E              |     2|
|38    |FDCE                |   530|
|39    |FDPE                |    33|
|40    |FDRE                |  1327|
|41    |FDSE                |    14|
|42    |IBUF                |     6|
|43    |OBUF                |     8|
|44    |OBUFDS              |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                       |Module                                      |Cells |
+------+---------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                            |                                            |  5534|
|2     |  contrl_clk_inst                                              |contrl_clk                                  |     8|
|3     |  ddr3_ctrl_inst                                               |ddr3_ctrl                                   |  3269|
|4     |    fifo_arbit_inst                                            |fifo_arbit                                  |   600|
|5     |    rd_ctrl_inst                                               |rd_ctrl                                     |   207|
|6     |    rd_path_ctrl_inst                                          |rd_path_ctrl                                |  1322|
|7     |      rd_fifo_path5_inst                                       |rd_fifo_path__xdcDup__1                     |   330|
|8     |        r_data_fifo_inst                                       |rd_data__xdcDup__1                          |   288|
|9     |          U0                                                   |fifo_generator_v13_2_1__xdcDup__1           |   288|
|10    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__1     |   288|
|11    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__1               |   288|
|12    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__1           |   288|
|13    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__1                      |    84|
|14    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__4                             |    34|
|15    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__5                             |    34|
|16    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_39                                 |    44|
|17    |                    \gr1.gr1_int.rfwft                         |rd_fwft_52                                  |    16|
|18    |                    \gras.grdc1.rdc                            |rd_dc_as_53                                 |     8|
|19    |                    \gras.rsts                                 |rd_status_flags_as_54                       |     2|
|20    |                    rpntr                                      |rd_bin_cntr_55                              |    18|
|21    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_40                                 |    30|
|22    |                    \gwas.wsts                                 |wr_status_flags_as_50                       |     3|
|23    |                    wpntr                                      |wr_bin_cntr_51                              |    27|
|24    |                  \gntv_or_sync_fifo.mem                       |memory_41                                   |   130|
|25    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_42                       |     2|
|26    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_43                 |     2|
|27    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_44                          |     2|
|28    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_45                 |     2|
|29    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_46                   |     1|
|30    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_49                 |     1|
|31    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_47   |     1|
|32    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_48 |     1|
|33    |      rd_fifo_path6_inst                                       |rd_fifo_path__xdcDup__2                     |   330|
|34    |        r_data_fifo_inst                                       |rd_data__xdcDup__2                          |   288|
|35    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__2           |   288|
|36    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__2     |   288|
|37    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__2               |   288|
|38    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__2           |   288|
|39    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__2                      |    84|
|40    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__6                             |    34|
|41    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__7                             |    34|
|42    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_22                                 |    44|
|43    |                    \gr1.gr1_int.rfwft                         |rd_fwft_35                                  |    16|
|44    |                    \gras.grdc1.rdc                            |rd_dc_as_36                                 |     8|
|45    |                    \gras.rsts                                 |rd_status_flags_as_37                       |     2|
|46    |                    rpntr                                      |rd_bin_cntr_38                              |    18|
|47    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_23                                 |    30|
|48    |                    \gwas.wsts                                 |wr_status_flags_as_33                       |     3|
|49    |                    wpntr                                      |wr_bin_cntr_34                              |    27|
|50    |                  \gntv_or_sync_fifo.mem                       |memory_24                                   |   130|
|51    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_25                       |     2|
|52    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_26                 |     2|
|53    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_27                          |     2|
|54    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_28                 |     2|
|55    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_29                   |     1|
|56    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_32                 |     1|
|57    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_30   |     1|
|58    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_31 |     1|
|59    |      rd_fifo_path7_inst                                       |rd_fifo_path__xdcDup__3                     |   333|
|60    |        r_data_fifo_inst                                       |rd_data__xdcDup__3                          |   288|
|61    |          U0                                                   |fifo_generator_v13_2_1__xdcDup__3           |   288|
|62    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth__xdcDup__3     |   288|
|63    |              \gconvfifo.rf                                    |fifo_generator_top__xdcDup__3               |   288|
|64    |                \grf.rf                                        |fifo_generator_ramfifo__xdcDup__3           |   288|
|65    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs__xdcDup__3                      |    84|
|66    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__8                             |    34|
|67    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray__9                             |    34|
|68    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic_5                                  |    44|
|69    |                    \gr1.gr1_int.rfwft                         |rd_fwft_18                                  |    16|
|70    |                    \gras.grdc1.rdc                            |rd_dc_as_19                                 |     8|
|71    |                    \gras.rsts                                 |rd_status_flags_as_20                       |     2|
|72    |                    rpntr                                      |rd_bin_cntr_21                              |    18|
|73    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic_6                                  |    30|
|74    |                    \gwas.wsts                                 |wr_status_flags_as_16                       |     3|
|75    |                    wpntr                                      |wr_bin_cntr_17                              |    27|
|76    |                  \gntv_or_sync_fifo.mem                       |memory_7                                    |   130|
|77    |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1_8                        |     2|
|78    |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_9                  |     2|
|79    |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_10                          |     2|
|80    |                          \valid.cstr                          |blk_mem_gen_generic_cstr_11                 |     2|
|81    |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width_12                   |     1|
|82    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_15                 |     1|
|83    |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0_13   |     1|
|84    |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0_14 |     1|
|85    |      rd_fifo_path8_inst                                       |rd_fifo_path                                |   329|
|86    |        r_data_fifo_inst                                       |rd_data                                     |   288|
|87    |          U0                                                   |fifo_generator_v13_2_1                      |   288|
|88    |            inst_fifo_gen                                      |fifo_generator_v13_2_1_synth                |   288|
|89    |              \gconvfifo.rf                                    |fifo_generator_top                          |   288|
|90    |                \grf.rf                                        |fifo_generator_ramfifo                      |   288|
|91    |                  \gntv_or_sync_fifo.gcx.clkx                  |clk_x_pntrs                                 |    84|
|92    |                    wr_pntr_cdc_inst                           |xpm_cdc_gray__10                            |    34|
|93    |                    rd_pntr_cdc_inst                           |xpm_cdc_gray                                |    34|
|94    |                  \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                    |    44|
|95    |                    \gr1.gr1_int.rfwft                         |rd_fwft                                     |    16|
|96    |                    \gras.grdc1.rdc                            |rd_dc_as                                    |     8|
|97    |                    \gras.rsts                                 |rd_status_flags_as                          |     2|
|98    |                    rpntr                                      |rd_bin_cntr                                 |    18|
|99    |                  \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                    |    30|
|100   |                    \gwas.wsts                                 |wr_status_flags_as                          |     3|
|101   |                    wpntr                                      |wr_bin_cntr                                 |    27|
|102   |                  \gntv_or_sync_fifo.mem                       |memory                                      |   130|
|103   |                    \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                          |     2|
|104   |                      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                    |     2|
|105   |                        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                             |     2|
|106   |                          \valid.cstr                          |blk_mem_gen_generic_cstr                    |     2|
|107   |                            \ramloop[0].ram.r                  |blk_mem_gen_prim_width                      |     1|
|108   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                    |     1|
|109   |                            \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0      |     1|
|110   |                              \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|111   |    wr_ctrl_inst                                               |wr_ctrl                                     |   113|
|112   |    wr_path_ctrl_inst                                          |wr_path_ctrl                                |   845|
|113   |      wr_fifo_path1_inst                                       |wr_fifo_path__xdcDup__1                     |   199|
|114   |      wr_fifo_path2_inst                                       |wr_fifo_path__xdcDup__2                     |   199|
|115   |      wr_fifo_path3_inst                                       |wr_fifo_path__xdcDup__3                     |   248|
|116   |      wr_fifo_path4_inst                                       |wr_fifo_path                                |   199|
|117   |  ddr3_p1_write_inst                                           |ddr3_p1_write                               |   220|
|118   |  ddr3_p5_read_inst                                            |ddr3_p5_read                                |    96|
|119   |  ddr3_p6_read_inst                                            |ddr3_p6_read                                |   221|
|120   |  top_GBET_RX_inst                                             |top_GBET_RX                                 |   249|
|121   |    iddr_ctrl_inst                                             |iddr_ctrl                                   |    19|
|122   |    image_ctrl_inst                                            |image_ctrl                                  |    99|
|123   |    run_clk_ctrl_inst                                          |run_clk_ctrl                                |   116|
|124   |  top_GBET_tx_inst                                             |top_GBET_tx                                 |  1018|
|125   |    add_checksum_inst                                          |add_checksum                                |   583|
|126   |    crc32_d8_send_02_inst                                      |crc32_d8_send_02                            |   123|
|127   |    rgmii_tx                                                   |rgmii_tx                                    |     6|
|128   |    tx_geb_frame                                               |tx_geb_frame                                |   304|
|129   |  top_hdmi_out_inst                                            |top_hdmi_out                                |   439|
|130   |    encode_b_inst                                              |encode                                      |   119|
|131   |    encode_g_inst                                              |encode_0                                    |   116|
|132   |    encode_r_inst                                              |encode_1                                    |   117|
|133   |    par2ser_b_inst                                             |par2ser                                     |     3|
|134   |    par2ser_clk_inst                                           |par2ser_2                                   |     3|
|135   |    par2ser_g_inst                                             |par2ser_3                                   |     3|
|136   |    par2ser_r_inst                                             |par2ser_4                                   |     4|
|137   |    vga_inst                                                   |vga                                         |    74|
+------+---------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:13 ; elapsed = 00:03:38 . Memory (MB): peak = 960.336 ; gain = 600.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1965 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:03:26 . Memory (MB): peak = 960.336 ; gain = 460.848
Synthesis Optimization Complete : Time (s): cpu = 00:03:14 ; elapsed = 00:03:38 . Memory (MB): peak = 960.336 ; gain = 600.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
222 Infos, 361 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:46 . Memory (MB): peak = 960.336 ; gain = 600.414
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'F:/DDR3_HDMI/project_1/project_1.runs/synth_1/top_ddr3_GEBT_HDMI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_GEBT_HDMI_utilization_synth.rpt -pb top_ddr3_GEBT_HDMI_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 960.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 19:42:30 2018...
