# RISC-V Talent Development Program, powered by Samsung Semiconductor India Research (SSIR) along with VLSI System Design (VSD)
The program is designed to empower participants with cutting-edge knowledge and skills, catering to the rapidly growing semiconductor industry. It is an initiative by Samsung Semiconductor India Research in collaboration with VLSI System Design (VSD).

## Basic Details
**Name:** Vishnupriya V  
**College:** RV Institute of Technology and Management  
**E-mail:** rvit22bec050.rvitm@rvei.edu.in  
**Linkedln Profile:** https://www.linkedin.com/in/vishnupriya-v-213b282a5/  
**GitHub Profile:** https://github.com/Vishnupriya280104

<details>

  <summary>Task 1: Task is to install the RISC-V toolchain using the VDI link and perform C based lab and RISC-V based lab  </summary>  
  Ubuntu Installation    
  ![ubuntu_installation](https://github.com/user-attachments/assets/727baea8-e309-4ded-9c53-74423d5f12ff)    
  RISCV64   
  ![riscv64](https://github.com/user-attachments/assets/8f58719c-4ba2-420e-8cdc-3a69251a0ca8)  
  RISCV_O1  
  ![riscv_O1](https://github.com/user-attachments/assets/c72ca528-2cee-48ae-a8e8-af1320e59d24)  
  RISCV_Ofast  
  ![riscv_Ofast](https://github.com/user-attachments/assets/a5ef1181-6030-4d99-8b08-65ed5d3bdea9)  
  Sum of numbers using C  
  ![sum_of_numbers_using_c](https://github.com/user-attachments/assets/b2c78484-7999-4f0f-b7b9-ded01512eb9e)   

</details>
### Task 2
Task is to Compile the C program using RISC-V GCC/SPIKE and observe the performance under the -O1 and -Ofast compiler optimization flags, and to generate and collect the RISC-V object dump for both -O1 and -Ofast.
### Task 3
Task is to decode RISC-V Instructions: A Visual Guide  
### Task 4
Task is to perform a functional simulation and observe the waveform




