

================================================================
== Vitis HLS Report for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s'
================================================================
* Date:           Mon Mar 10 15:36:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_7  |       25|       25|        11|          1|          1|    16|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     713|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      99|    -|
|Register             |        -|     -|      867|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      867|     864|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_28ns_32s_32_1_1_U717  |mul_28ns_32s_32_1_1  |        0|   3|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   3|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln251_fu_192_p2                 |         +|   0|  0|  95|          88|           1|
    |add_ln254_1_fu_310_p2               |         +|   0|  0|  67|          60|           1|
    |add_ln254_fu_238_p2                 |         +|   0|  0|  35|          28|           1|
    |add_ln257_fu_290_p2                 |         +|   0|  0|  39|          32|           1|
    |empty_1051_fu_275_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln251_fu_187_p2                |      icmp|   0|  0|  95|          88|          88|
    |icmp_ln254_fu_201_p2                |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln257_1_fu_225_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln257_fu_220_p2                |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |or_ln251_fu_214_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln254_fu_244_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln257_fu_296_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln251_1_fu_230_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln251_fu_206_p3              |    select|   0|  0|  28|           1|           1|
    |select_ln254_1_fu_316_p3            |    select|   0|  0|  58|           1|           1|
    |select_ln254_fu_250_p3              |    select|   0|  0|  28|           1|          28|
    |select_ln257_fu_302_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 713|         498|         291|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |MM_BUS_blk_n_AR                        |   9|          2|    1|          2|
    |MM_BUS_blk_n_R                         |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_3_phi_fu_146_p4  |   9|          2|    1|          2|
    |fifo_mm_w_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten41_fu_92                 |   9|          2|   60|        120|
    |indvar_flatten53_fu_96                 |   9|          2|   88|        176|
    |m_fu_88                                |   9|          2|   28|         56|
    |n_fu_84                                |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|  215|        430|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |MM_BUS_addr_read_reg_424           |  512|   0|  512|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |first_iter_3_reg_142               |    1|   0|    1|          0|
    |icmp_ln251_reg_405                 |    1|   0|    1|          0|
    |indvar_flatten41_fu_92             |   60|   0|   60|          0|
    |indvar_flatten53_fu_96             |   88|   0|   88|          0|
    |m_fu_88                            |   28|   0|   28|          0|
    |n_fu_84                            |   32|   0|   32|          0|
    |or_ln254_reg_409                   |    1|   0|    1|          0|
    |trunc_ln9_reg_413                  |   58|   0|   58|          0|
    |icmp_ln251_reg_405                 |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  867|  32|  804|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_|  return value|
|m_axi_MM_BUS_AWVALID      |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWREADY      |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWADDR       |  out|   64|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWID         |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWLEN        |  out|   32|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWSIZE       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWBURST      |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWLOCK       |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWCACHE      |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWPROT       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWQOS        |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWREGION     |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_AWUSER       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WVALID       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WREADY       |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WDATA        |  out|  512|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WSTRB        |  out|   64|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WLAST        |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WID          |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_WUSER        |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARVALID      |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARREADY      |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARADDR       |  out|   64|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARID         |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARLEN        |  out|   32|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARSIZE       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARBURST      |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARLOCK       |  out|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARCACHE      |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARPROT       |  out|    3|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARQOS        |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARREGION     |  out|    4|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_ARUSER       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RVALID       |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RREADY       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RDATA        |   in|  512|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RLAST        |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RID          |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RFIFONUM     |   in|    9|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RUSER        |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_RRESP        |   in|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BVALID       |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BREADY       |  out|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BRESP        |   in|    2|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BID          |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|m_axi_MM_BUS_BUSER        |   in|    1|       m_axi|                                                                            MM_BUS|       pointer|
|fifo_mm_w_din             |  out|  512|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_num_data_valid  |   in|    8|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_fifo_cap        |   in|    8|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_full_n          |   in|    1|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|fifo_mm_w_write           |  out|    1|     ap_fifo|                                                                         fifo_mm_w|       pointer|
|bound46                   |   in|   88|     ap_none|                                                                           bound46|        scalar|
|N                         |   in|   32|     ap_none|                                                                                 N|        scalar|
|bound39                   |   in|   60|     ap_none|                                                                           bound39|        scalar|
|MM_Weight                 |   in|   64|     ap_none|                                                                         MM_Weight|        scalar|
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

