vendor_name = ModelSim
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/clocks.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/7seg.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/WB.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/Pipeline.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/PC_4.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MUXhazard2.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MUXhazard1.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MUX32b.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MUX32.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MUX5b.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MUX.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MIPScomPipeline.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/memoriaInstru.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/memdados.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MEM_WB.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MEM.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/IF_ID.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/IF.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/ID_EX.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/ID.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/hazard.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/fowarding.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/ExtensorSinal.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/EX_MEM.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/EX.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/control.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/bancoReg.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/ALUcontrol.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/ALU.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/add.v
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/MIPScomPipeline.SDC
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/program.bin
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/dados.hex
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/db/altsyncram_crh1.tdf
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/db/altsyncram_0321.tdf
source_file = 1, C:/Users/tonin/Desktop/mips_oc2/db/MIPScomPipeline.MIPScomPipeline0.rtl.mif
design_name = MIPScomPipeline
instance = comp, \HEX0[0]~output , HEX0[0]~output, MIPScomPipeline, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, MIPScomPipeline, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, MIPScomPipeline, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, MIPScomPipeline, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, MIPScomPipeline, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, MIPScomPipeline, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, MIPScomPipeline, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, MIPScomPipeline, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, MIPScomPipeline, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, MIPScomPipeline, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, MIPScomPipeline, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, MIPScomPipeline, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, MIPScomPipeline, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, MIPScomPipeline, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, MIPScomPipeline, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, MIPScomPipeline, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, MIPScomPipeline, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, MIPScomPipeline, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, MIPScomPipeline, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, MIPScomPipeline, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, MIPScomPipeline, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, MIPScomPipeline, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, MIPScomPipeline, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, MIPScomPipeline, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, MIPScomPipeline, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, MIPScomPipeline, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, MIPScomPipeline, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, MIPScomPipeline, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, MIPScomPipeline, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, MIPScomPipeline, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, MIPScomPipeline, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, MIPScomPipeline, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, MIPScomPipeline, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, MIPScomPipeline, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, MIPScomPipeline, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, MIPScomPipeline, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, MIPScomPipeline, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, MIPScomPipeline, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, MIPScomPipeline, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, MIPScomPipeline, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, MIPScomPipeline, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, MIPScomPipeline, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, MIPScomPipeline, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, MIPScomPipeline, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, MIPScomPipeline, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, MIPScomPipeline, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, MIPScomPipeline, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, MIPScomPipeline, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, MIPScomPipeline, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, MIPScomPipeline, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, MIPScomPipeline, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, MIPScomPipeline, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, MIPScomPipeline, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, MIPScomPipeline, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, MIPScomPipeline, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, MIPScomPipeline, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, MIPScomPipeline, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, MIPScomPipeline, 1
instance = comp, \SW[0]~input , SW[0]~input, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[19]~2 , divisorClk|next_counter[19]~2, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[19] , divisorClk|counter[19], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~0 , divisorClk|Add0~0, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[0]~21 , divisorClk|next_counter[0]~21, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[0] , divisorClk|counter[0], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~2 , divisorClk|Add0~2, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[1]~20 , divisorClk|next_counter[1]~20, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[1] , divisorClk|counter[1], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~4 , divisorClk|Add0~4, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[2]~19 , divisorClk|next_counter[2]~19, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[2] , divisorClk|counter[2], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~6 , divisorClk|Add0~6, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[3]~18 , divisorClk|next_counter[3]~18, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[3] , divisorClk|counter[3], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~8 , divisorClk|Add0~8, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[4]~17 , divisorClk|next_counter[4]~17, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[4] , divisorClk|counter[4], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~10 , divisorClk|Add0~10, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[5]~16 , divisorClk|next_counter[5]~16, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[5] , divisorClk|counter[5], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~12 , divisorClk|Add0~12, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[6]~15 , divisorClk|next_counter[6]~15, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[6] , divisorClk|counter[6], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~14 , divisorClk|Add0~14, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[7]~14 , divisorClk|next_counter[7]~14, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[7] , divisorClk|counter[7], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~16 , divisorClk|Add0~16, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[8]~13 , divisorClk|next_counter[8]~13, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[8] , divisorClk|counter[8], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~18 , divisorClk|Add0~18, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[9]~12 , divisorClk|next_counter[9]~12, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[9] , divisorClk|counter[9], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~20 , divisorClk|Add0~20, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[10]~11 , divisorClk|next_counter[10]~11, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[10] , divisorClk|counter[10], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~22 , divisorClk|Add0~22, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[11]~10 , divisorClk|next_counter[11]~10, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[11] , divisorClk|counter[11], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~24 , divisorClk|Add0~24, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[12]~9 , divisorClk|next_counter[12]~9, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[12] , divisorClk|counter[12], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~26 , divisorClk|Add0~26, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[13]~8 , divisorClk|next_counter[13]~8, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[13] , divisorClk|counter[13], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~28 , divisorClk|Add0~28, MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~30 , divisorClk|Add0~30, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[15]~6 , divisorClk|next_counter[15]~6, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[15] , divisorClk|counter[15], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~32 , divisorClk|Add0~32, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[16]~5 , divisorClk|next_counter[16]~5, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[16] , divisorClk|counter[16], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~34 , divisorClk|Add0~34, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[17]~4 , divisorClk|next_counter[17]~4, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[17] , divisorClk|counter[17], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~36 , divisorClk|Add0~36, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[18]~3 , divisorClk|next_counter[18]~3, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[18] , divisorClk|counter[18], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~38 , divisorClk|Add0~38, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~6 , divisorClk|Equal0~6, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[20]~0 , divisorClk|next_counter[20]~0, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[14]~7 , divisorClk|next_counter[14]~7, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[14] , divisorClk|counter[14], MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~1 , divisorClk|Equal0~1, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~2 , divisorClk|Equal0~2, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~3 , divisorClk|Equal0~3, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~4 , divisorClk|Equal0~4, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~5 , divisorClk|Equal0~5, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[22]~23 , divisorClk|next_counter[22]~23, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[22] , divisorClk|counter[22], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~40 , divisorClk|Add0~40, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[20]~1 , divisorClk|next_counter[20]~1, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[20] , divisorClk|counter[20], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~42 , divisorClk|Add0~42, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[21]~22 , divisorClk|next_counter[21]~22, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[21] , divisorClk|counter[21], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~44 , divisorClk|Add0~44, MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~46 , divisorClk|Add0~46, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~0 , divisorClk|Equal0~0, MIPScomPipeline, 1
instance = comp, \divisorClk|Equal0~7 , divisorClk|Equal0~7, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[23]~24 , divisorClk|next_counter[23]~24, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[23] , divisorClk|counter[23], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~48 , divisorClk|Add0~48, MIPScomPipeline, 1
instance = comp, \divisorClk|next_counter[24]~25 , divisorClk|next_counter[24]~25, MIPScomPipeline, 1
instance = comp, \divisorClk|counter[24] , divisorClk|counter[24], MIPScomPipeline, 1
instance = comp, \divisorClk|Add0~50 , divisorClk|Add0~50, MIPScomPipeline, 1
instance = comp, \divisorClk|next_ctrack~0 , divisorClk|next_ctrack~0, MIPScomPipeline, 1
instance = comp, \divisorClk|next_ctrack~1 , divisorClk|next_ctrack~1, MIPScomPipeline, 1
instance = comp, \divisorClk|clk_track , divisorClk|clk_track, MIPScomPipeline, 1
instance = comp, \divisorClk|clk_track~clkctrl , divisorClk|clk_track~clkctrl, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6 , pipe|i_f|if_id|IF_ID_NewPCsaida[2]~6, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC~0 , pipe|i_d|id_ex_pipeline|saidaNewPC~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC[2] , pipe|i_d|id_ex_pipeline|saidaNewPC[2], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder , pipe|execute|ex_mem_pipeline|resultadoAdd[2]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[2] , pipe|execute|ex_mem_pipeline|resultadoAdd[2], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux3~0 , pipe|i_f|IM1|Mux3~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux3~1 , pipe|i_f|IM1|Mux3~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux5~0 , pipe|i_f|IM1|Mux5~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux5~1 , pipe|i_f|IM1|Mux5~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[26] , pipe|i_f|if_id|IF_ID_Instsaida[26], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr~0 , pipe|i_d|id_ex_pipeline|saidaBitsCtr~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr[0] , pipe|i_d|id_ex_pipeline|saidaBitsCtr[0], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux9~0 , pipe|i_f|IM1|Mux9~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux14~0 , pipe|i_f|IM1|Mux14~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~10 , pipe|i_f|if_id|IF_ID_Instsaida~10, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~11 , pipe|i_f|if_id|IF_ID_Instsaida~11, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[17] , pipe|i_f|if_id|IF_ID_Instsaida[17], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout~1 , pipe|i_d|id_ex_pipeline|rtout~1, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout[1] , pipe|i_d|id_ex_pipeline|rtout[1], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux15~0 , pipe|i_f|IM1|Mux15~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~8 , pipe|i_f|if_id|IF_ID_Instsaida~8, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~9 , pipe|i_f|if_id|IF_ID_Instsaida~9, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder , pipe|i_f|if_id|IF_ID_Instsaida[16]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[16] , pipe|i_f|if_id|IF_ID_Instsaida[16], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout~0 , pipe|i_d|id_ex_pipeline|rtout~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout[0] , pipe|i_d|id_ex_pipeline|rtout[0], MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Equal2~0 , pipe|hzrd|Equal2~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux13~0 , pipe|i_f|IM1|Mux13~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~12 , pipe|i_f|if_id|IF_ID_Instsaida~12, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~13 , pipe|i_f|if_id|IF_ID_Instsaida~13, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder , pipe|i_f|if_id|IF_ID_Instsaida[18]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[18] , pipe|i_f|if_id|IF_ID_Instsaida[18], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout~2 , pipe|i_d|id_ex_pipeline|rtout~2, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout[2] , pipe|i_d|id_ex_pipeline|rtout[2], MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Equal2~1 , pipe|hzrd|Equal2~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux27~0 , pipe|i_f|IM1|Mux27~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~4 , pipe|i_f|if_id|IF_ID_Instsaida~4, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~5 , pipe|i_f|if_id|IF_ID_Instsaida~5, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[23] , pipe|i_f|if_id|IF_ID_Instsaida[23], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux6~0 , pipe|i_f|IM1|Mux6~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~6 , pipe|i_f|if_id|IF_ID_Instsaida~6, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~7 , pipe|i_f|if_id|IF_ID_Instsaida~7, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[25] , pipe|i_f|if_id|IF_ID_Instsaida[25], MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Equal1~1 , pipe|hzrd|Equal1~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux9~1 , pipe|i_f|IM1|Mux9~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~2 , pipe|i_f|if_id|IF_ID_Instsaida~2, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~3 , pipe|i_f|if_id|IF_ID_Instsaida~3, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[22] , pipe|i_f|if_id|IF_ID_Instsaida[22], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux10~0 , pipe|i_f|IM1|Mux10~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~0 , pipe|i_f|if_id|IF_ID_Instsaida~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~1 , pipe|i_f|if_id|IF_ID_Instsaida~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[21] , pipe|i_f|if_id|IF_ID_Instsaida[21], MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Equal1~0 , pipe|hzrd|Equal1~0, MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Hazard~0 , pipe|hzrd|Hazard~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5 , pipe|i_f|if_id|IF_ID_NewPCsaida[29]~5, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[28] , pipe|i_f|if_id|IF_ID_Instsaida[28], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr~2 , pipe|i_d|id_ex_pipeline|saidaBitsCtr~2, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr[4] , pipe|i_d|id_ex_pipeline|saidaBitsCtr[4], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaBitsCtr[4] , pipe|execute|ex_mem_pipeline|saidaBitsCtr[4], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[7] , pipe|execute|ex_mem_pipeline|resultadoUla[7], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout~0 , pipe|i_d|id_ex_pipeline|rsout~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout[1] , pipe|i_d|id_ex_pipeline|rsout[1], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux20~0 , pipe|i_f|IM1|Mux20~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux20~1 , pipe|i_f|IM1|Mux20~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[11] , pipe|i_f|if_id|IF_ID_Instsaida[11], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~4 , pipe|i_d|id_ex_pipeline|saidaExtensor~4, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[11] , pipe|i_d|id_ex_pipeline|saidaExtensor[11], MIPScomPipeline, 1
instance = comp, \pipe|execute|mux5_1|Saida[0]~1 , pipe|execute|mux5_1|Saida[0]~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaMux5b[0] , pipe|execute|ex_mem_pipeline|saidaMux5b[0], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux19~0 , pipe|i_f|IM1|Mux19~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux19~1 , pipe|i_f|IM1|Mux19~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[12] , pipe|i_f|if_id|IF_ID_Instsaida[12], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~3 , pipe|i_d|id_ex_pipeline|saidaExtensor~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[12] , pipe|i_d|id_ex_pipeline|saidaExtensor[12], MIPScomPipeline, 1
instance = comp, \pipe|execute|mux5_1|Saida[1]~2 , pipe|execute|mux5_1|Saida[1]~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaMux5b[1] , pipe|execute|ex_mem_pipeline|saidaMux5b[1], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout~1 , pipe|i_d|id_ex_pipeline|rsout~1, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout[0] , pipe|i_d|id_ex_pipeline|rsout[0], MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardAE[1]~0 , pipe|fwrd|ForwardAE[1]~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout~3 , pipe|i_d|id_ex_pipeline|rsout~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout[2] , pipe|i_d|id_ex_pipeline|rsout[2], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout~2 , pipe|i_d|id_ex_pipeline|rsout~2, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rsout[4] , pipe|i_d|id_ex_pipeline|rsout[4], MIPScomPipeline, 1
instance = comp, \pipe|fwrd|Equal0~0 , pipe|fwrd|Equal0~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux16~0 , pipe|i_f|IM1|Mux16~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux16~1 , pipe|i_f|IM1|Mux16~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[15] , pipe|i_f|if_id|IF_ID_Instsaida[15], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~0 , pipe|i_d|id_ex_pipeline|saidaExtensor~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[15] , pipe|i_d|id_ex_pipeline|saidaExtensor[15], MIPScomPipeline, 1
instance = comp, \pipe|execute|mux5_1|Saida[4]~4 , pipe|execute|mux5_1|Saida[4]~4, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaMux5b[4] , pipe|execute|ex_mem_pipeline|saidaMux5b[4], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux18~0 , pipe|i_f|IM1|Mux18~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux18~1 , pipe|i_f|IM1|Mux18~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[13] , pipe|i_f|if_id|IF_ID_Instsaida[13], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~2 , pipe|i_d|id_ex_pipeline|saidaExtensor~2, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[13] , pipe|i_d|id_ex_pipeline|saidaExtensor[13], MIPScomPipeline, 1
instance = comp, \pipe|execute|mux5_1|Saida[2]~3 , pipe|execute|mux5_1|Saida[2]~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaMux5b[2] , pipe|execute|ex_mem_pipeline|saidaMux5b[2], MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardAE[1]~1 , pipe|fwrd|ForwardAE[1]~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux17~0 , pipe|i_f|IM1|Mux17~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux17~1 , pipe|i_f|IM1|Mux17~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[14] , pipe|i_f|if_id|IF_ID_Instsaida[14], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~1 , pipe|i_d|id_ex_pipeline|saidaExtensor~1, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[14] , pipe|i_d|id_ex_pipeline|saidaExtensor[14], MIPScomPipeline, 1
instance = comp, \pipe|execute|mux5_1|Saida[3]~0 , pipe|execute|mux5_1|Saida[3]~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaMux5b[3] , pipe|execute|ex_mem_pipeline|saidaMux5b[3], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr~3 , pipe|i_d|id_ex_pipeline|saidaBitsCtr~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr[1] , pipe|i_d|id_ex_pipeline|saidaBitsCtr[1], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaBitsCtr[1] , pipe|execute|ex_mem_pipeline|saidaBitsCtr[1], MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardBE[1]~0 , pipe|fwrd|ForwardBE[1]~0, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardAE[1]~2 , pipe|fwrd|ForwardAE[1]~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder , pipe|execute|ex_mem_pipeline|saidaBitsCtr[0]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|saidaBitsCtr[0] , pipe|execute|ex_mem_pipeline|saidaBitsCtr[0], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder , pipe|memory|mem_wb_pipeline|saidaBitsCtr[0]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaBitsCtr[0] , pipe|memory|mem_wb_pipeline|saidaBitsCtr[0], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[7] , pipe|memory|mem_wb_pipeline|saidaResUla[7], MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|Decoder1~0 , pipe|execute|alucontrol|Decoder1~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux29~0 , pipe|i_f|IM1|Mux29~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux29~1 , pipe|i_f|IM1|Mux29~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[2] , pipe|i_f|if_id|IF_ID_Instsaida[2], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~7 , pipe|i_d|id_ex_pipeline|saidaExtensor~7, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[2] , pipe|i_d|id_ex_pipeline|saidaExtensor[2], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux28~0 , pipe|i_f|IM1|Mux28~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux28~1 , pipe|i_f|IM1|Mux28~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[3] , pipe|i_f|if_id|IF_ID_Instsaida[3], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~6 , pipe|i_d|id_ex_pipeline|saidaExtensor~6, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[3] , pipe|i_d|id_ex_pipeline|saidaExtensor[3], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux30~0 , pipe|i_f|IM1|Mux30~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux30~1 , pipe|i_f|IM1|Mux30~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[1] , pipe|i_f|if_id|IF_ID_Instsaida[1], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~8 , pipe|i_d|id_ex_pipeline|saidaExtensor~8, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[1] , pipe|i_d|id_ex_pipeline|saidaExtensor[1], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux27~1 , pipe|i_f|IM1|Mux27~1, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[4] , pipe|i_f|if_id|IF_ID_Instsaida[4], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor~5 , pipe|i_d|id_ex_pipeline|saidaExtensor~5, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaExtensor[4] , pipe|i_d|id_ex_pipeline|saidaExtensor[4], MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|Decoder0~0 , pipe|execute|alucontrol|Decoder0~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|Decoder0~1 , pipe|execute|alucontrol|Decoder0~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|WideOr1~0 , pipe|execute|alucontrol|WideOr1~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|WideOr1~1 , pipe|execute|alucontrol|WideOr1~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|WideOr1~1clkctrl , pipe|execute|alucontrol|WideOr1~1clkctrl, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|ALUctrl[1] , pipe|execute|alucontrol|ALUctrl[1], MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|WideOr4~0 , pipe|execute|alucontrol|WideOr4~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|WideOr4~1 , pipe|execute|alucontrol|WideOr4~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|ALUctrl[0] , pipe|execute|alucontrol|ALUctrl[0], MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux30~0 , pipe|execute|alu1|Mux30~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux31~0 , pipe|execute|alu1|Mux31~0, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[4]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[4] , pipe|memory|mem_wb_pipeline|saidaResUla[4], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[16], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaEReg[1] , pipe|memory|mem_wb_pipeline|saidaEReg[1], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[3] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[3], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaEReg[0] , pipe|memory|mem_wb_pipeline|saidaEReg[0], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[1], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[2] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[2], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[4] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[4], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~0 , pipe|i_d|reg1|memoriaRegs~0, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaEReg[4] , pipe|memory|mem_wb_pipeline|saidaEReg[4], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[9] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[9], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaEReg[2] , pipe|memory|mem_wb_pipeline|saidaEReg[2], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[5], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[6] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[6], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[10], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~1 , pipe|i_d|reg1|memoriaRegs~1, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaEReg[3] , pipe|memory|mem_wb_pipeline|saidaEReg[3], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[7] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[7], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaBitsCtr[1] , pipe|memory|mem_wb_pipeline|saidaBitsCtr[1], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[0] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[0], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~2 , pipe|i_d|reg1|memoriaRegs~2, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardAE~4 , pipe|fwrd|ForwardAE~4, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~1 , pipe|execute|Mux32_2|Saida[2]~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~0 , pipe|execute|Mux32_2|Saida[2]~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~2 , pipe|execute|Mux32_2|Saida[2]~2, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardBE[1]~2 , pipe|fwrd|ForwardBE[1]~2, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardBE[1]~1 , pipe|fwrd|ForwardBE[1]~1, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardBE[1]~3 , pipe|fwrd|ForwardBE[1]~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~6 , pipe|execute|Mux32_2|Saida[2]~6, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[5] , pipe|memory|mem_wb_pipeline|saidaResUla[5], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[8]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[8] , pipe|memory|mem_wb_pipeline|saidaResUla[8], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[8]~24 , pipe|writeback|muxwb|Saida[8]~24, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardAE~3 , pipe|fwrd|ForwardAE~3, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|Equal2~0 , pipe|fwrd|Equal2~0, MIPScomPipeline, 1
instance = comp, \pipe|fwrd|ForwardAE~5 , pipe|fwrd|ForwardAE~5, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|Equal0~0 , pipe|execute|Mux32_3inA|Equal0~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[28], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[9]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[9] , pipe|memory|mem_wb_pipeline|saidaResUla[9], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[9]~23 , pipe|writeback|muxwb|Saida[9]~23, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[29], MIPScomPipeline, 1
instance = comp, \~GND , ~GND, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[1]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[1] , pipe|memory|mem_wb_pipeline|saidaResUla[1], MIPScomPipeline, 1
instance = comp, \pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0 , pipe|memory|datamem|Mux27_rtl_0|auto_generated|ram_block1a0, MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[1]~31 , pipe|writeback|muxwb|Saida[1]~31, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~5 , pipe|execute|Mux32_2|Saida[2]~5, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[35] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[35], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[36], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[37], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[41], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[44], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[2] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[2], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[4] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[4], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[3] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[3], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[1], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~4 , pipe|i_d|reg1|memoriaRegs~4, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[0] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[0], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[7] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[7], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[6] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[6], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[5], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[9] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[9], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[10] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[10], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~5 , pipe|i_d|reg1|memoriaRegs~5, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~6 , pipe|i_d|reg1|memoriaRegs~6, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[46], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[49] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[49], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[53] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[53], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[54], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[55] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[55], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[60], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[62], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[64], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[63], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[65] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[65], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[66], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[68], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[70], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[69] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[69], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[74], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[73], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0 , pipe|i_d|reg1|memoriaRegs_rtl_0|auto_generated|ram_block1a0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~8 , pipe|i_d|reg1|memoriaRegs~8, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[31] , pipe|i_d|id_ex_pipeline|saidaRead1[31], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[31]~2 , pipe|execute|Mux32_3inA|saida[31]~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[31]~3 , pipe|execute|Mux32_3inA|saida[31]~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[73] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[73], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0 , pipe|i_d|reg1|memoriaRegs_rtl_1|auto_generated|ram_block1a0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[74], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~9 , pipe|i_d|reg1|memoriaRegs~9, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[31] , pipe|i_d|id_ex_pipeline|saidaRead2[31], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[31]~7 , pipe|execute|Mux32_2|Saida[31]~7, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[31]~8 , pipe|execute|Mux32_2|Saida[31]~8, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~89 , pipe|execute|alu1|Add0~89, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[71] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[71], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[72], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~11 , pipe|i_d|reg1|memoriaRegs~11, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[30] , pipe|i_d|id_ex_pipeline|saidaRead2[30], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[30]~9 , pipe|execute|Mux32_2|Saida[30]~9, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[30]~10 , pipe|execute|Mux32_2|Saida[30]~10, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~90 , pipe|execute|alu1|Add0~90, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~91 , pipe|execute|alu1|Add0~91, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[69], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[70], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~12 , pipe|i_d|reg1|memoriaRegs~12, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[29] , pipe|i_d|id_ex_pipeline|saidaRead1[29], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[29]~6 , pipe|execute|Mux32_3inA|saida[29]~6, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[29]~7 , pipe|execute|Mux32_3inA|saida[29]~7, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[68], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[67] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[67], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~15 , pipe|i_d|reg1|memoriaRegs~15, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[28] , pipe|i_d|id_ex_pipeline|saidaRead2[28], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[28]~13 , pipe|execute|Mux32_2|Saida[28]~13, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[28]~14 , pipe|execute|Mux32_2|Saida[28]~14, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~86 , pipe|execute|alu1|Add0~86, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[66], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[65], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~16 , pipe|i_d|reg1|memoriaRegs~16, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[27] , pipe|i_d|id_ex_pipeline|saidaRead1[27], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[27]~10 , pipe|execute|Mux32_3inA|saida[27]~10, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[27]~11 , pipe|execute|Mux32_3inA|saida[27]~11, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[63] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[63], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[64], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~19 , pipe|i_d|reg1|memoriaRegs~19, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[26] , pipe|i_d|id_ex_pipeline|saidaRead2[26], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[26]~17 , pipe|execute|Mux32_2|Saida[26]~17, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[26]~18 , pipe|execute|Mux32_2|Saida[26]~18, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~78 , pipe|execute|alu1|Add0~78, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[61], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[62], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~20 , pipe|i_d|reg1|memoriaRegs~20, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[25] , pipe|i_d|id_ex_pipeline|saidaRead1[25], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[25]~14 , pipe|execute|Mux32_3inA|saida[25]~14, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[25]~15 , pipe|execute|Mux32_3inA|saida[25]~15, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~74 , pipe|execute|alu1|Add0~74, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[60], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[59], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~22 , pipe|i_d|reg1|memoriaRegs~22, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[24] , pipe|i_d|id_ex_pipeline|saidaRead1[24], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[24]~16 , pipe|execute|Mux32_3inA|saida[24]~16, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[24]~17 , pipe|execute|Mux32_3inA|saida[24]~17, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[58], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[57] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[57], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~25 , pipe|i_d|reg1|memoriaRegs~25, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[23] , pipe|i_d|id_ex_pipeline|saidaRead2[23], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[23]~23 , pipe|execute|Mux32_2|Saida[23]~23, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[23]~24 , pipe|execute|Mux32_2|Saida[23]~24, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~65 , pipe|execute|alu1|Add0~65, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~66 , pipe|execute|alu1|Add0~66, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[55], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[56], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~26 , pipe|i_d|reg1|memoriaRegs~26, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[22] , pipe|i_d|id_ex_pipeline|saidaRead1[22], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[22]~20 , pipe|execute|Mux32_3inA|saida[22]~20, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[22]~21 , pipe|execute|Mux32_3inA|saida[22]~21, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[54], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[53], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~28 , pipe|i_d|reg1|memoriaRegs~28, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[21] , pipe|i_d|id_ex_pipeline|saidaRead1[21], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[21]~22 , pipe|execute|Mux32_3inA|saida[21]~22, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[21]~23 , pipe|execute|Mux32_3inA|saida[21]~23, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[51] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[51], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[52], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~31 , pipe|i_d|reg1|memoriaRegs~31, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[20] , pipe|i_d|id_ex_pipeline|saidaRead2[20], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[20]~29 , pipe|execute|Mux32_2|Saida[20]~29, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[20]~30 , pipe|execute|Mux32_2|Saida[20]~30, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~62 , pipe|execute|alu1|Add0~62, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[50], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[49], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~32 , pipe|i_d|reg1|memoriaRegs~32, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[19] , pipe|i_d|id_ex_pipeline|saidaRead1[19], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[19]~26 , pipe|execute|Mux32_3inA|saida[19]~26, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[19]~27 , pipe|execute|Mux32_3inA|saida[19]~27, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[48], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[47], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~34 , pipe|i_d|reg1|memoriaRegs~34, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[18] , pipe|i_d|id_ex_pipeline|saidaRead1[18], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[18]~28 , pipe|execute|Mux32_3inA|saida[18]~28, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[18]~29 , pipe|execute|Mux32_3inA|saida[18]~29, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[45] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[45], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[46], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~37 , pipe|i_d|reg1|memoriaRegs~37, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[17] , pipe|i_d|id_ex_pipeline|saidaRead2[17], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[17]~35 , pipe|execute|Mux32_2|Saida[17]~35, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[17]~36 , pipe|execute|Mux32_2|Saida[17]~36, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~55 , pipe|execute|alu1|Add0~55, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[44], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[43], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~38 , pipe|i_d|reg1|memoriaRegs~38, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[16] , pipe|i_d|id_ex_pipeline|saidaRead1[16], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[16]~32 , pipe|execute|Mux32_3inA|saida[16]~32, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[16]~33 , pipe|execute|Mux32_3inA|saida[16]~33, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[42], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[41] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[41], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~41 , pipe|i_d|reg1|memoriaRegs~41, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[15] , pipe|i_d|id_ex_pipeline|saidaRead2[15], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[15]~39 , pipe|execute|Mux32_2|Saida[15]~39, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[15]~40 , pipe|execute|Mux32_2|Saida[15]~40, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~41 , pipe|execute|alu1|Add0~41, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[40], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[39] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[39], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~43 , pipe|i_d|reg1|memoriaRegs~43, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[14] , pipe|i_d|id_ex_pipeline|saidaRead2[14], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[14]~41 , pipe|execute|Mux32_2|Saida[14]~41, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[14]~42 , pipe|execute|Mux32_2|Saida[14]~42, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~42 , pipe|execute|alu1|Add0~42, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[37] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[37], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[38], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~45 , pipe|i_d|reg1|memoriaRegs~45, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[13] , pipe|i_d|id_ex_pipeline|saidaRead2[13], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[13]~43 , pipe|execute|Mux32_2|Saida[13]~43, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[13]~44 , pipe|execute|Mux32_2|Saida[13]~44, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~43 , pipe|execute|alu1|Add0~43, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[36], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[35], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~46 , pipe|i_d|reg1|memoriaRegs~46, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[12] , pipe|i_d|id_ex_pipeline|saidaRead1[12], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[12]~40 , pipe|execute|Mux32_3inA|saida[12]~40, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[12]~41 , pipe|execute|Mux32_3inA|saida[12]~41, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[34], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[33] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[33], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~49 , pipe|i_d|reg1|memoriaRegs~49, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[11] , pipe|i_d|id_ex_pipeline|saidaRead2[11], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[11]~47 , pipe|execute|Mux32_2|Saida[11]~47, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[11]~48 , pipe|execute|Mux32_2|Saida[11]~48, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~29 , pipe|execute|alu1|Add0~29, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[32], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[31] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[31], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~51 , pipe|i_d|reg1|memoriaRegs~51, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[10] , pipe|i_d|id_ex_pipeline|saidaRead2[10], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[10]~49 , pipe|execute|Mux32_2|Saida[10]~49, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[10]~50 , pipe|execute|Mux32_2|Saida[10]~50, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~30 , pipe|execute|alu1|Add0~30, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[29] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[29], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[30], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~53 , pipe|i_d|reg1|memoriaRegs~53, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[9] , pipe|i_d|id_ex_pipeline|saidaRead2[9], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[9]~51 , pipe|execute|Mux32_2|Saida[9]~51, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[9]~52 , pipe|execute|Mux32_2|Saida[9]~52, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~31 , pipe|execute|alu1|Add0~31, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[28], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[27] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[27], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~55 , pipe|i_d|reg1|memoriaRegs~55, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[8] , pipe|i_d|id_ex_pipeline|saidaRead2[8], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[8]~53 , pipe|execute|Mux32_2|Saida[8]~53, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[8]~54 , pipe|execute|Mux32_2|Saida[8]~54, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~26 , pipe|execute|alu1|Add0~26, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[26], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[25] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[25], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~57 , pipe|i_d|reg1|memoriaRegs~57, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[7] , pipe|i_d|id_ex_pipeline|saidaRead2[7], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[7]~55 , pipe|execute|Mux32_2|Saida[7]~55, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[7]~56 , pipe|execute|Mux32_2|Saida[7]~56, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~17 , pipe|execute|alu1|Add0~17, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[23] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[23], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[24], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~59 , pipe|i_d|reg1|memoriaRegs~59, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[6] , pipe|i_d|id_ex_pipeline|saidaRead2[6], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[6]~57 , pipe|execute|Mux32_2|Saida[6]~57, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[6]~58 , pipe|execute|Mux32_2|Saida[6]~58, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~18 , pipe|execute|alu1|Add0~18, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[21], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[22], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~60 , pipe|i_d|reg1|memoriaRegs~60, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[5] , pipe|i_d|id_ex_pipeline|saidaRead1[5], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[5]~54 , pipe|execute|Mux32_3inA|saida[5]~54, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[5]~55 , pipe|execute|Mux32_3inA|saida[5]~55, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[20], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[19], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~62 , pipe|i_d|reg1|memoriaRegs~62, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[4] , pipe|i_d|id_ex_pipeline|saidaRead1[4], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[4]~56 , pipe|execute|Mux32_3inA|saida[4]~56, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[4]~57 , pipe|execute|Mux32_3inA|saida[4]~57, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[17], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[18], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~64 , pipe|i_d|reg1|memoriaRegs~64, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[3] , pipe|i_d|id_ex_pipeline|saidaRead1[3], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[3]~58 , pipe|execute|Mux32_3inA|saida[3]~58, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[3]~59 , pipe|execute|Mux32_3inA|saida[3]~59, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~5 , pipe|execute|alu1|Add0~5, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[16], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[15] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[15], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~67 , pipe|i_d|reg1|memoriaRegs~67, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[2] , pipe|i_d|id_ex_pipeline|saidaRead2[2], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~65 , pipe|execute|Mux32_2|Saida[2]~65, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[2]~66 , pipe|execute|Mux32_2|Saida[2]~66, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~6 , pipe|execute|alu1|Add0~6, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[13], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[14], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~68 , pipe|i_d|reg1|memoriaRegs~68, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[1] , pipe|i_d|id_ex_pipeline|saidaRead1[1], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[1]~62 , pipe|execute|Mux32_3inA|saida[1]~62, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[1]~63 , pipe|execute|Mux32_3inA|saida[1]~63, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[12], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[11] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[11], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~7 , pipe|i_d|reg1|memoriaRegs~7, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[0] , pipe|i_d|id_ex_pipeline|saidaRead2[0], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[0]~3 , pipe|execute|Mux32_2|Saida[0]~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[0]~4 , pipe|execute|Mux32_2|Saida[0]~4, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~0 , pipe|execute|alu1|Add0~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~2 , pipe|execute|alu1|Add0~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~3 , pipe|execute|alu1|Add0~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[13] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[13], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[14], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~69 , pipe|i_d|reg1|memoriaRegs~69, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[1] , pipe|i_d|id_ex_pipeline|saidaRead2[1], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[1]~67 , pipe|execute|Mux32_2|Saida[1]~67, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[1]~68 , pipe|execute|Mux32_2|Saida[1]~68, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~1 , pipe|execute|alu1|LessThan0~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~3 , pipe|execute|alu1|LessThan0~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~5 , pipe|execute|alu1|LessThan0~5, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~7 , pipe|execute|alu1|LessThan0~7, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~9 , pipe|execute|alu1|LessThan0~9, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~11 , pipe|execute|alu1|LessThan0~11, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~13 , pipe|execute|alu1|LessThan0~13, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~15 , pipe|execute|alu1|LessThan0~15, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~17 , pipe|execute|alu1|LessThan0~17, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~19 , pipe|execute|alu1|LessThan0~19, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~21 , pipe|execute|alu1|LessThan0~21, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~23 , pipe|execute|alu1|LessThan0~23, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~25 , pipe|execute|alu1|LessThan0~25, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~27 , pipe|execute|alu1|LessThan0~27, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~29 , pipe|execute|alu1|LessThan0~29, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~31 , pipe|execute|alu1|LessThan0~31, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~33 , pipe|execute|alu1|LessThan0~33, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~35 , pipe|execute|alu1|LessThan0~35, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~37 , pipe|execute|alu1|LessThan0~37, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~39 , pipe|execute|alu1|LessThan0~39, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~41 , pipe|execute|alu1|LessThan0~41, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~43 , pipe|execute|alu1|LessThan0~43, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~45 , pipe|execute|alu1|LessThan0~45, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~47 , pipe|execute|alu1|LessThan0~47, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~49 , pipe|execute|alu1|LessThan0~49, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~51 , pipe|execute|alu1|LessThan0~51, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~53 , pipe|execute|alu1|LessThan0~53, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~55 , pipe|execute|alu1|LessThan0~55, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~57 , pipe|execute|alu1|LessThan0~57, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~59 , pipe|execute|alu1|LessThan0~59, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~61 , pipe|execute|alu1|LessThan0~61, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|LessThan0~62 , pipe|execute|alu1|LessThan0~62, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux31~2 , pipe|execute|alu1|Mux31~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux31~1 , pipe|execute|alu1|Mux31~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux31~3 , pipe|execute|alu1|Mux31~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[0] , pipe|execute|ex_mem_pipeline|resultadoUla[0], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[11], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[12], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~3 , pipe|i_d|reg1|memoriaRegs~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[0] , pipe|i_d|id_ex_pipeline|saidaRead1[0], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[0]~0 , pipe|execute|Mux32_3inA|saida[0]~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[0]~1 , pipe|execute|Mux32_3inA|saida[0]~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~8 , pipe|execute|alu1|Add0~8, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~10 , pipe|execute|alu1|Add0~10, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~12 , pipe|execute|alu1|Add0~12, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~15 , pipe|execute|alu1|Add0~15, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~20 , pipe|execute|alu1|Add0~20, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~22 , pipe|execute|alu1|Add0~22, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~24 , pipe|execute|alu1|Add0~24, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~27 , pipe|execute|alu1|Add0~27, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~32 , pipe|execute|alu1|Add0~32, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~34 , pipe|execute|alu1|Add0~34, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~36 , pipe|execute|alu1|Add0~36, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~39 , pipe|execute|alu1|Add0~39, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~44 , pipe|execute|alu1|Add0~44, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~46 , pipe|execute|alu1|Add0~46, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~48 , pipe|execute|alu1|Add0~48, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~51 , pipe|execute|alu1|Add0~51, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~56 , pipe|execute|alu1|Add0~56, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~58 , pipe|execute|alu1|Add0~58, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~60 , pipe|execute|alu1|Add0~60, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~63 , pipe|execute|alu1|Add0~63, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~68 , pipe|execute|alu1|Add0~68, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~70 , pipe|execute|alu1|Add0~70, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~72 , pipe|execute|alu1|Add0~72, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~75 , pipe|execute|alu1|Add0~75, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~80 , pipe|execute|alu1|Add0~80, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~82 , pipe|execute|alu1|Add0~82, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~84 , pipe|execute|alu1|Add0~84, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~87 , pipe|execute|alu1|Add0~87, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~92 , pipe|execute|alu1|Add0~92, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~94 , pipe|execute|alu1|Add0~94, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~96 , pipe|execute|alu1|Add0~96, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux0~0 , pipe|execute|alu1|Mux0~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux0~1 , pipe|execute|alu1|Mux0~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[31] , pipe|execute|ex_mem_pipeline|resultadoUla[31], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[31]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[31] , pipe|memory|mem_wb_pipeline|saidaResUla[31], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[31]~1 , pipe|writeback|muxwb|Saida[31]~1, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[72], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[71], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~10 , pipe|i_d|reg1|memoriaRegs~10, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[30] , pipe|i_d|id_ex_pipeline|saidaRead1[30], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[30]~4 , pipe|execute|Mux32_3inA|saida[30]~4, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[30]~5 , pipe|execute|Mux32_3inA|saida[30]~5, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux1~0 , pipe|execute|alu1|Mux1~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux1~1 , pipe|execute|alu1|Mux1~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[30] , pipe|execute|ex_mem_pipeline|resultadoUla[30], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[30]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[30] , pipe|memory|mem_wb_pipeline|saidaResUla[30], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[30]~2 , pipe|writeback|muxwb|Saida[30]~2, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~13 , pipe|i_d|reg1|memoriaRegs~13, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[29] , pipe|i_d|id_ex_pipeline|saidaRead2[29], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[29]~11 , pipe|execute|Mux32_2|Saida[29]~11, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[29]~12 , pipe|execute|Mux32_2|Saida[29]~12, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux2~0 , pipe|execute|alu1|Mux2~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux2~1 , pipe|execute|alu1|Mux2~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[29] , pipe|execute|ex_mem_pipeline|resultadoUla[29], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[29]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[29] , pipe|memory|mem_wb_pipeline|saidaResUla[29], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[29]~3 , pipe|writeback|muxwb|Saida[29]~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[67], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~14 , pipe|i_d|reg1|memoriaRegs~14, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[28] , pipe|i_d|id_ex_pipeline|saidaRead1[28], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[28]~8 , pipe|execute|Mux32_3inA|saida[28]~8, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[28]~9 , pipe|execute|Mux32_3inA|saida[28]~9, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux3~0 , pipe|execute|alu1|Mux3~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux3~1 , pipe|execute|alu1|Mux3~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[28] , pipe|execute|ex_mem_pipeline|resultadoUla[28], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[28]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[28] , pipe|memory|mem_wb_pipeline|saidaResUla[28], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[28]~4 , pipe|writeback|muxwb|Saida[28]~4, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~17 , pipe|i_d|reg1|memoriaRegs~17, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[27] , pipe|i_d|id_ex_pipeline|saidaRead2[27], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[27]~15 , pipe|execute|Mux32_2|Saida[27]~15, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[27]~16 , pipe|execute|Mux32_2|Saida[27]~16, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~77 , pipe|execute|alu1|Add0~77, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux4~0 , pipe|execute|alu1|Mux4~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux4~1 , pipe|execute|alu1|Mux4~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[27] , pipe|execute|ex_mem_pipeline|resultadoUla[27], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[27] , pipe|memory|mem_wb_pipeline|saidaResUla[27], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[27]~5 , pipe|writeback|muxwb|Saida[27]~5, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~18 , pipe|i_d|reg1|memoriaRegs~18, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[26] , pipe|i_d|id_ex_pipeline|saidaRead1[26], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[26]~12 , pipe|execute|Mux32_3inA|saida[26]~12, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[26]~13 , pipe|execute|Mux32_3inA|saida[26]~13, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux5~0 , pipe|execute|alu1|Mux5~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux5~1 , pipe|execute|alu1|Mux5~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[26] , pipe|execute|ex_mem_pipeline|resultadoUla[26], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[26] , pipe|memory|mem_wb_pipeline|saidaResUla[26], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[26]~6 , pipe|writeback|muxwb|Saida[26]~6, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[61] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[61], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~21 , pipe|i_d|reg1|memoriaRegs~21, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[25] , pipe|i_d|id_ex_pipeline|saidaRead2[25], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[25]~19 , pipe|execute|Mux32_2|Saida[25]~19, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[25]~20 , pipe|execute|Mux32_2|Saida[25]~20, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~79 , pipe|execute|alu1|Add0~79, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux6~0 , pipe|execute|alu1|Mux6~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux6~1 , pipe|execute|alu1|Mux6~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[25] , pipe|execute|ex_mem_pipeline|resultadoUla[25], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[25]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[25] , pipe|memory|mem_wb_pipeline|saidaResUla[25], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[25]~7 , pipe|writeback|muxwb|Saida[25]~7, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[59] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[59], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~23 , pipe|i_d|reg1|memoriaRegs~23, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[24] , pipe|i_d|id_ex_pipeline|saidaRead2[24], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[24]~21 , pipe|execute|Mux32_2|Saida[24]~21, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[24]~22 , pipe|execute|Mux32_2|Saida[24]~22, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux7~0 , pipe|execute|alu1|Mux7~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux7~1 , pipe|execute|alu1|Mux7~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[24] , pipe|execute|ex_mem_pipeline|resultadoUla[24], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[24] , pipe|memory|mem_wb_pipeline|saidaResUla[24], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[24]~8 , pipe|writeback|muxwb|Saida[24]~8, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[58], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[57], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~24 , pipe|i_d|reg1|memoriaRegs~24, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[23] , pipe|i_d|id_ex_pipeline|saidaRead1[23], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[23]~18 , pipe|execute|Mux32_3inA|saida[23]~18, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[23]~19 , pipe|execute|Mux32_3inA|saida[23]~19, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux8~0 , pipe|execute|alu1|Mux8~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux8~1 , pipe|execute|alu1|Mux8~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[23] , pipe|execute|ex_mem_pipeline|resultadoUla[23], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[23]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[23] , pipe|memory|mem_wb_pipeline|saidaResUla[23], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[23]~9 , pipe|writeback|muxwb|Saida[23]~9, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[56], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~27 , pipe|i_d|reg1|memoriaRegs~27, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[22] , pipe|i_d|id_ex_pipeline|saidaRead2[22], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[22]~25 , pipe|execute|Mux32_2|Saida[22]~25, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[22]~26 , pipe|execute|Mux32_2|Saida[22]~26, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux9~0 , pipe|execute|alu1|Mux9~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux9~1 , pipe|execute|alu1|Mux9~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[22] , pipe|execute|ex_mem_pipeline|resultadoUla[22], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[22]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[22] , pipe|memory|mem_wb_pipeline|saidaResUla[22], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[22]~10 , pipe|writeback|muxwb|Saida[22]~10, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~29 , pipe|i_d|reg1|memoriaRegs~29, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[21] , pipe|i_d|id_ex_pipeline|saidaRead2[21], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[21]~27 , pipe|execute|Mux32_2|Saida[21]~27, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[21]~28 , pipe|execute|Mux32_2|Saida[21]~28, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~67 , pipe|execute|alu1|Add0~67, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux10~0 , pipe|execute|alu1|Mux10~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux10~1 , pipe|execute|alu1|Mux10~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[21] , pipe|execute|ex_mem_pipeline|resultadoUla[21], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[21]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[21] , pipe|memory|mem_wb_pipeline|saidaResUla[21], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[21]~11 , pipe|writeback|muxwb|Saida[21]~11, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[52], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[51], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~30 , pipe|i_d|reg1|memoriaRegs~30, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[20] , pipe|i_d|id_ex_pipeline|saidaRead1[20], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[20]~24 , pipe|execute|Mux32_3inA|saida[20]~24, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[20]~25 , pipe|execute|Mux32_3inA|saida[20]~25, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux11~0 , pipe|execute|alu1|Mux11~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux11~1 , pipe|execute|alu1|Mux11~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[20] , pipe|execute|ex_mem_pipeline|resultadoUla[20], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[20] , pipe|memory|mem_wb_pipeline|saidaResUla[20], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[20]~12 , pipe|writeback|muxwb|Saida[20]~12, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[50], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~33 , pipe|i_d|reg1|memoriaRegs~33, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[19] , pipe|i_d|id_ex_pipeline|saidaRead2[19], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[19]~31 , pipe|execute|Mux32_2|Saida[19]~31, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[19]~32 , pipe|execute|Mux32_2|Saida[19]~32, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~53 , pipe|execute|alu1|Add0~53, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux12~0 , pipe|execute|alu1|Mux12~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux12~1 , pipe|execute|alu1|Mux12~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[19] , pipe|execute|ex_mem_pipeline|resultadoUla[19], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[19] , pipe|memory|mem_wb_pipeline|saidaResUla[19], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[19]~13 , pipe|writeback|muxwb|Saida[19]~13, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[48], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[47] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[47], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~35 , pipe|i_d|reg1|memoriaRegs~35, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[18] , pipe|i_d|id_ex_pipeline|saidaRead2[18], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[18]~33 , pipe|execute|Mux32_2|Saida[18]~33, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[18]~34 , pipe|execute|Mux32_2|Saida[18]~34, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~54 , pipe|execute|alu1|Add0~54, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux13~0 , pipe|execute|alu1|Mux13~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux13~1 , pipe|execute|alu1|Mux13~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[18] , pipe|execute|ex_mem_pipeline|resultadoUla[18], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[18]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[18] , pipe|memory|mem_wb_pipeline|saidaResUla[18], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[18]~14 , pipe|writeback|muxwb|Saida[18]~14, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[45], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~36 , pipe|i_d|reg1|memoriaRegs~36, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[17] , pipe|i_d|id_ex_pipeline|saidaRead1[17], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[17]~30 , pipe|execute|Mux32_3inA|saida[17]~30, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[17]~31 , pipe|execute|Mux32_3inA|saida[17]~31, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux14~0 , pipe|execute|alu1|Mux14~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux14~1 , pipe|execute|alu1|Mux14~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[17] , pipe|execute|ex_mem_pipeline|resultadoUla[17], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[17]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[17] , pipe|memory|mem_wb_pipeline|saidaResUla[17], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[17]~15 , pipe|writeback|muxwb|Saida[17]~15, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[43] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[43], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~39 , pipe|i_d|reg1|memoriaRegs~39, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[16] , pipe|i_d|id_ex_pipeline|saidaRead2[16], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[16]~37 , pipe|execute|Mux32_2|Saida[16]~37, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[16]~38 , pipe|execute|Mux32_2|Saida[16]~38, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~50 , pipe|execute|alu1|Add0~50, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux15~0 , pipe|execute|alu1|Mux15~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux15~1 , pipe|execute|alu1|Mux15~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[16] , pipe|execute|ex_mem_pipeline|resultadoUla[16], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[16] , pipe|memory|mem_wb_pipeline|saidaResUla[16], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[16]~16 , pipe|writeback|muxwb|Saida[16]~16, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[42], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~40 , pipe|i_d|reg1|memoriaRegs~40, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[15] , pipe|i_d|id_ex_pipeline|saidaRead1[15], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[15]~34 , pipe|execute|Mux32_3inA|saida[15]~34, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[15]~35 , pipe|execute|Mux32_3inA|saida[15]~35, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux16~0 , pipe|execute|alu1|Mux16~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux16~1 , pipe|execute|alu1|Mux16~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[15] , pipe|execute|ex_mem_pipeline|resultadoUla[15], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[15] , pipe|memory|mem_wb_pipeline|saidaResUla[15], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[15]~17 , pipe|writeback|muxwb|Saida[15]~17, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[40], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[39], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~42 , pipe|i_d|reg1|memoriaRegs~42, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[14] , pipe|i_d|id_ex_pipeline|saidaRead1[14], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[14]~36 , pipe|execute|Mux32_3inA|saida[14]~36, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[14]~37 , pipe|execute|Mux32_3inA|saida[14]~37, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux17~0 , pipe|execute|alu1|Mux17~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux17~1 , pipe|execute|alu1|Mux17~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[14] , pipe|execute|ex_mem_pipeline|resultadoUla[14], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[14]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[14] , pipe|memory|mem_wb_pipeline|saidaResUla[14], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[14]~18 , pipe|writeback|muxwb|Saida[14]~18, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[38], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~44 , pipe|i_d|reg1|memoriaRegs~44, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[13] , pipe|i_d|id_ex_pipeline|saidaRead1[13], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[13]~38 , pipe|execute|Mux32_3inA|saida[13]~38, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[13]~39 , pipe|execute|Mux32_3inA|saida[13]~39, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux18~0 , pipe|execute|alu1|Mux18~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux18~1 , pipe|execute|alu1|Mux18~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[13] , pipe|execute|ex_mem_pipeline|resultadoUla[13], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[13]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[13] , pipe|memory|mem_wb_pipeline|saidaResUla[13], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[13]~19 , pipe|writeback|muxwb|Saida[13]~19, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~47 , pipe|i_d|reg1|memoriaRegs~47, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[12] , pipe|i_d|id_ex_pipeline|saidaRead2[12], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[12]~45 , pipe|execute|Mux32_2|Saida[12]~45, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[12]~46 , pipe|execute|Mux32_2|Saida[12]~46, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~38 , pipe|execute|alu1|Add0~38, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux19~0 , pipe|execute|alu1|Mux19~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux19~1 , pipe|execute|alu1|Mux19~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[12] , pipe|execute|ex_mem_pipeline|resultadoUla[12], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[12]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[12] , pipe|memory|mem_wb_pipeline|saidaResUla[12], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[12]~20 , pipe|writeback|muxwb|Saida[12]~20, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[34], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[33], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~48 , pipe|i_d|reg1|memoriaRegs~48, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[11] , pipe|i_d|id_ex_pipeline|saidaRead1[11], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[11]~42 , pipe|execute|Mux32_3inA|saida[11]~42, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[11]~43 , pipe|execute|Mux32_3inA|saida[11]~43, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux20~0 , pipe|execute|alu1|Mux20~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux20~1 , pipe|execute|alu1|Mux20~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[11] , pipe|execute|ex_mem_pipeline|resultadoUla[11], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[11]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[11] , pipe|memory|mem_wb_pipeline|saidaResUla[11], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[11]~21 , pipe|writeback|muxwb|Saida[11]~21, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[32], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[31], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~50 , pipe|i_d|reg1|memoriaRegs~50, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[10] , pipe|i_d|id_ex_pipeline|saidaRead1[10], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[10]~44 , pipe|execute|Mux32_3inA|saida[10]~44, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[10]~45 , pipe|execute|Mux32_3inA|saida[10]~45, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux21~2 , pipe|execute|alu1|Mux21~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux21~3 , pipe|execute|alu1|Mux21~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[10] , pipe|execute|ex_mem_pipeline|resultadoUla[10], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[10]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[10] , pipe|memory|mem_wb_pipeline|saidaResUla[10], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[10]~22 , pipe|writeback|muxwb|Saida[10]~22, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[30], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~52 , pipe|i_d|reg1|memoriaRegs~52, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[9] , pipe|i_d|id_ex_pipeline|saidaRead1[9], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[9]~46 , pipe|execute|Mux32_3inA|saida[9]~46, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[9]~47 , pipe|execute|Mux32_3inA|saida[9]~47, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux22~2 , pipe|execute|alu1|Mux22~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux22~3 , pipe|execute|alu1|Mux22~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[9] , pipe|execute|ex_mem_pipeline|resultadoUla[9], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[0]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[0] , pipe|memory|mem_wb_pipeline|saidaResUla[0], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[0]~0 , pipe|writeback|muxwb|Saida[0]~0, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[27], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~54 , pipe|i_d|reg1|memoriaRegs~54, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[8] , pipe|i_d|id_ex_pipeline|saidaRead1[8], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[8]~48 , pipe|execute|Mux32_3inA|saida[8]~48, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[8]~49 , pipe|execute|Mux32_3inA|saida[8]~49, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux23~2 , pipe|execute|alu1|Mux23~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux23~3 , pipe|execute|alu1|Mux23~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[8] , pipe|execute|ex_mem_pipeline|resultadoUla[8], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[6]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[6] , pipe|memory|mem_wb_pipeline|saidaResUla[6], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[6]~26 , pipe|writeback|muxwb|Saida[6]~26, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[23], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[24], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~58 , pipe|i_d|reg1|memoriaRegs~58, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[6] , pipe|i_d|id_ex_pipeline|saidaRead1[6], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[6]~52 , pipe|execute|Mux32_3inA|saida[6]~52, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[6]~53 , pipe|execute|Mux32_3inA|saida[6]~53, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux25~2 , pipe|execute|alu1|Mux25~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux25~3 , pipe|execute|alu1|Mux25~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[6] , pipe|execute|ex_mem_pipeline|resultadoUla[6], MIPScomPipeline, 1
instance = comp, \pipe|memory|datamem|Mux24~0 , pipe|memory|datamem|Mux24~0, MIPScomPipeline, 1
instance = comp, \pipe|memory|datamem|Mux26~0 , pipe|memory|datamem|Mux26~0, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaReadD[5] , pipe|memory|mem_wb_pipeline|saidaReadD[5], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[5]~27 , pipe|writeback|muxwb|Saida[5]~27, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[21] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[21], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[22], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~61 , pipe|i_d|reg1|memoriaRegs~61, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[5] , pipe|i_d|id_ex_pipeline|saidaRead2[5], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[5]~59 , pipe|execute|Mux32_2|Saida[5]~59, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[5]~60 , pipe|execute|Mux32_2|Saida[5]~60, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~19 , pipe|execute|alu1|Add0~19, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux26~0 , pipe|execute|alu1|Mux26~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux26~1 , pipe|execute|alu1|Mux26~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[5] , pipe|execute|ex_mem_pipeline|resultadoUla[5], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[3]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[3] , pipe|memory|mem_wb_pipeline|saidaResUla[3], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[3]~29 , pipe|writeback|muxwb|Saida[3]~29, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[18], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[17] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[17], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~65 , pipe|i_d|reg1|memoriaRegs~65, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[3] , pipe|i_d|id_ex_pipeline|saidaRead2[3], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[3]~63 , pipe|execute|Mux32_2|Saida[3]~63, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[3]~64 , pipe|execute|Mux32_2|Saida[3]~64, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux28~0 , pipe|execute|alu1|Mux28~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux28~1 , pipe|execute|alu1|Mux28~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[3] , pipe|execute|ex_mem_pipeline|resultadoUla[3], MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder , pipe|memory|mem_wb_pipeline|saidaResUla[2]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaResUla[2] , pipe|memory|mem_wb_pipeline|saidaResUla[2], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[2]~30 , pipe|writeback|muxwb|Saida[2]~30, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[15], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~66 , pipe|i_d|reg1|memoriaRegs~66, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[2] , pipe|i_d|id_ex_pipeline|saidaRead1[2], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[2]~60 , pipe|execute|Mux32_3inA|saida[2]~60, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[2]~61 , pipe|execute|Mux32_3inA|saida[2]~61, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux29~0 , pipe|execute|alu1|Mux29~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux29~1 , pipe|execute|alu1|Mux29~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[2] , pipe|execute|ex_mem_pipeline|resultadoUla[2], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[4]~28 , pipe|writeback|muxwb|Saida[4]~28, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[20], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[19] , pipe|i_d|reg1|memoriaRegs_rtl_1_bypass[19], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~63 , pipe|i_d|reg1|memoriaRegs~63, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead2[4] , pipe|i_d|id_ex_pipeline|saidaRead2[4], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[4]~61 , pipe|execute|Mux32_2|Saida[4]~61, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_2|Saida[4]~62 , pipe|execute|Mux32_2|Saida[4]~62, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~14 , pipe|execute|alu1|Add0~14, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux27~0 , pipe|execute|alu1|Mux27~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux27~1 , pipe|execute|alu1|Mux27~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[4] , pipe|execute|ex_mem_pipeline|resultadoUla[4], MIPScomPipeline, 1
instance = comp, \pipe|memory|datamem|Mux24~1 , pipe|memory|datamem|Mux24~1, MIPScomPipeline, 1
instance = comp, \pipe|memory|mem_wb_pipeline|saidaReadD[7] , pipe|memory|mem_wb_pipeline|saidaReadD[7], MIPScomPipeline, 1
instance = comp, \pipe|writeback|muxwb|Saida[7]~25 , pipe|writeback|muxwb|Saida[7]~25, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[25], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26]~feeder, MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26] , pipe|i_d|reg1|memoriaRegs_rtl_0_bypass[26], MIPScomPipeline, 1
instance = comp, \pipe|i_d|reg1|memoriaRegs~56 , pipe|i_d|reg1|memoriaRegs~56, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaRead1[7] , pipe|i_d|id_ex_pipeline|saidaRead1[7], MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[7]~50 , pipe|execute|Mux32_3inA|saida[7]~50, MIPScomPipeline, 1
instance = comp, \pipe|execute|Mux32_3inA|saida[7]~51 , pipe|execute|Mux32_3inA|saida[7]~51, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux24~2 , pipe|execute|alu1|Mux24~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux24~3 , pipe|execute|alu1|Mux24~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~0 , pipe|execute|alu1|Equal0~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~1 , pipe|execute|alu1|Equal0~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~2 , pipe|execute|alu1|Equal0~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~3 , pipe|execute|alu1|Equal0~3, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~5 , pipe|execute|alu1|Equal0~5, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~4 , pipe|execute|alu1|Equal0~4, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~6 , pipe|execute|alu1|Equal0~6, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~8 , pipe|execute|alu1|Equal0~8, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~7 , pipe|execute|alu1|Equal0~7, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~9 , pipe|execute|alu1|Equal0~9, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Equal0~10 , pipe|execute|alu1|Equal0~10, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|zero , pipe|execute|ex_mem_pipeline|zero, MIPScomPipeline, 1
instance = comp, \pipe|EX_MEM_PCSrc , pipe|EX_MEM_PCSrc, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[2] , pipe|i_f|if_id|IF_ID_NewPCsaida[2], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8 , pipe|i_f|if_id|IF_ID_NewPCsaida[3]~8, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC~4 , pipe|i_d|id_ex_pipeline|saidaNewPC~4, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC[3] , pipe|i_d|id_ex_pipeline|saidaNewPC[3], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4 , pipe|execute|ex_mem_pipeline|resultadoAdd[3]~4, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[3] , pipe|execute|ex_mem_pipeline|resultadoAdd[3], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[3] , pipe|i_f|if_id|IF_ID_NewPCsaida[3], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10 , pipe|i_f|if_id|IF_ID_NewPCsaida[4]~10, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC~3 , pipe|i_d|id_ex_pipeline|saidaNewPC~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC[4] , pipe|i_d|id_ex_pipeline|saidaNewPC[4], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6 , pipe|execute|ex_mem_pipeline|resultadoAdd[4]~6, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[4] , pipe|execute|ex_mem_pipeline|resultadoAdd[4], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[4] , pipe|i_f|if_id|IF_ID_NewPCsaida[4], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12 , pipe|i_f|if_id|IF_ID_NewPCsaida[5]~12, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC~2 , pipe|i_d|id_ex_pipeline|saidaNewPC~2, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC[5] , pipe|i_d|id_ex_pipeline|saidaNewPC[5], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8 , pipe|execute|ex_mem_pipeline|resultadoAdd[5]~8, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[5] , pipe|execute|ex_mem_pipeline|resultadoAdd[5], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[5] , pipe|i_f|if_id|IF_ID_NewPCsaida[5], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14 , pipe|i_f|if_id|IF_ID_NewPCsaida[6]~14, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC~1 , pipe|i_d|id_ex_pipeline|saidaNewPC~1, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaNewPC[6] , pipe|i_d|id_ex_pipeline|saidaNewPC[6], MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10 , pipe|execute|ex_mem_pipeline|resultadoAdd[6]~10, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoAdd[6] , pipe|execute|ex_mem_pipeline|resultadoAdd[6], MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_NewPCsaida[6] , pipe|i_f|if_id|IF_ID_NewPCsaida[6], MIPScomPipeline, 1
instance = comp, \pipe|i_f|IM1|Mux11~0 , pipe|i_f|IM1|Mux11~0, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~14 , pipe|i_f|if_id|IF_ID_Instsaida~14, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida~15 , pipe|i_f|if_id|IF_ID_Instsaida~15, MIPScomPipeline, 1
instance = comp, \pipe|i_f|if_id|IF_ID_Instsaida[20] , pipe|i_f|if_id|IF_ID_Instsaida[20], MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout~3 , pipe|i_d|id_ex_pipeline|rtout~3, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|rtout[4] , pipe|i_d|id_ex_pipeline|rtout[4], MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Equal0~0 , pipe|hzrd|Equal0~0, MIPScomPipeline, 1
instance = comp, \pipe|hzrd|Hazard , pipe|hzrd|Hazard, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr~1 , pipe|i_d|id_ex_pipeline|saidaBitsCtr~1, MIPScomPipeline, 1
instance = comp, \pipe|i_d|id_ex_pipeline|saidaBitsCtr[7] , pipe|i_d|id_ex_pipeline|saidaBitsCtr[7], MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|Mux0~0 , pipe|execute|alucontrol|Mux0~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|Mux1~0 , pipe|execute|alucontrol|Mux1~0, MIPScomPipeline, 1
instance = comp, \pipe|execute|alucontrol|ALUctrl[2] , pipe|execute|alucontrol|ALUctrl[2], MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Add0~7 , pipe|execute|alu1|Add0~7, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux30~1 , pipe|execute|alu1|Mux30~1, MIPScomPipeline, 1
instance = comp, \pipe|execute|alu1|Mux30~2 , pipe|execute|alu1|Mux30~2, MIPScomPipeline, 1
instance = comp, \pipe|execute|ex_mem_pipeline|resultadoUla[1] , pipe|execute|ex_mem_pipeline|resultadoUla[1], MIPScomPipeline, 1
instance = comp, \seteS8|s[0]~0 , seteS8|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS8|s[1]~1 , seteS8|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS8|s[2]~2 , seteS8|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS8|s[3]~3 , seteS8|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS8|s[4]~4 , seteS8|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS8|s[5]~5 , seteS8|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS8|s[6]~6 , seteS8|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS7|s[0]~0 , seteS7|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS7|s[1]~1 , seteS7|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS7|s[2]~2 , seteS7|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS7|s[3]~3 , seteS7|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS7|s[4]~4 , seteS7|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS7|s[5]~5 , seteS7|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS7|s[6]~6 , seteS7|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS6|s[0]~0 , seteS6|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS6|s[1]~1 , seteS6|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS6|s[2]~2 , seteS6|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS6|s[3]~3 , seteS6|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS6|s[4]~4 , seteS6|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS6|s[5]~5 , seteS6|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS6|s[6]~6 , seteS6|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS5|s[0]~0 , seteS5|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS5|s[1]~1 , seteS5|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS5|s[2]~2 , seteS5|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS5|s[3]~3 , seteS5|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS5|s[4]~4 , seteS5|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS5|s[5]~5 , seteS5|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS5|s[6]~6 , seteS5|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS4|s[0]~0 , seteS4|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS4|s[1]~1 , seteS4|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS4|s[2]~2 , seteS4|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS4|s[3]~3 , seteS4|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS4|s[4]~4 , seteS4|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS4|s[5]~5 , seteS4|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS4|s[6]~6 , seteS4|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS3|s[0]~0 , seteS3|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS3|s[1]~1 , seteS3|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS3|s[2]~2 , seteS3|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS3|s[3]~3 , seteS3|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS3|s[4]~4 , seteS3|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS3|s[5]~5 , seteS3|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS3|s[6]~6 , seteS3|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS2|s[0]~0 , seteS2|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS2|s[1]~1 , seteS2|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS2|s[2]~2 , seteS2|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS2|s[3]~3 , seteS2|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS2|s[4]~4 , seteS2|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS2|s[5]~5 , seteS2|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS2|s[6]~6 , seteS2|s[6]~6, MIPScomPipeline, 1
instance = comp, \seteS1|s[0]~0 , seteS1|s[0]~0, MIPScomPipeline, 1
instance = comp, \seteS1|s[1]~1 , seteS1|s[1]~1, MIPScomPipeline, 1
instance = comp, \seteS1|s[2]~2 , seteS1|s[2]~2, MIPScomPipeline, 1
instance = comp, \seteS1|s[3]~3 , seteS1|s[3]~3, MIPScomPipeline, 1
instance = comp, \seteS1|s[4]~4 , seteS1|s[4]~4, MIPScomPipeline, 1
instance = comp, \seteS1|s[5]~5 , seteS1|s[5]~5, MIPScomPipeline, 1
instance = comp, \seteS1|s[6]~6 , seteS1|s[6]~6, MIPScomPipeline, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, MIPScomPipeline, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, MIPScomPipeline, 1
instance = comp, \SW[1]~input , SW[1]~input, MIPScomPipeline, 1
instance = comp, \SW[2]~input , SW[2]~input, MIPScomPipeline, 1
instance = comp, \SW[3]~input , SW[3]~input, MIPScomPipeline, 1
instance = comp, \SW[4]~input , SW[4]~input, MIPScomPipeline, 1
instance = comp, \SW[5]~input , SW[5]~input, MIPScomPipeline, 1
instance = comp, \SW[6]~input , SW[6]~input, MIPScomPipeline, 1
instance = comp, \SW[7]~input , SW[7]~input, MIPScomPipeline, 1
instance = comp, \SW[8]~input , SW[8]~input, MIPScomPipeline, 1
instance = comp, \SW[9]~input , SW[9]~input, MIPScomPipeline, 1
instance = comp, \SW[10]~input , SW[10]~input, MIPScomPipeline, 1
instance = comp, \SW[11]~input , SW[11]~input, MIPScomPipeline, 1
instance = comp, \SW[12]~input , SW[12]~input, MIPScomPipeline, 1
instance = comp, \SW[13]~input , SW[13]~input, MIPScomPipeline, 1
instance = comp, \SW[14]~input , SW[14]~input, MIPScomPipeline, 1
instance = comp, \SW[15]~input , SW[15]~input, MIPScomPipeline, 1
instance = comp, \SW[16]~input , SW[16]~input, MIPScomPipeline, 1
instance = comp, \SW[17]~input , SW[17]~input, MIPScomPipeline, 1
