<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">

<head>

<!-- Global Site Tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-106889397-1"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'UA-106889397-1');
</script>

     <meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>

     <title>Si, Mengwei</title>

     <style type="text/css">
        * { margin: 0; padding: 0; }
        body { font: 17px Gotham, "Helvetica Neue", Helvetica, Arial, "sans-serif"Sans-Serif; line-height: 24px; background: W; }
        .clear { clear: both; }
        #page-wrap { width: 840px; margin: 20px auto 40px; }
        #pic {  margin: 0px 20px 0 0; }
        h1 { font-size: 25px; margin: 20px 0 20px 0; position: relative; color: darkred;}
        h2 { font-size: 20px; margin: 0 0 12px 0; position: relative; color: darkblue;}
		h3 { font-size: 18px; margin: 0 0 6px 0; position: relative; color: black;}
        h2 span { position: absolute; bottom: 0; right: 0; font-style: italic; font-family: Calibri, Serif; font-size: 17px; color: #999; font-weight: normal; }
		b3 { font-size: 17px; margin: 0 0 6px 0; position: relative; font-weight: normal;}
		li { list-style-type: square; font-size: 14px; margin: 0 0 6px 0; position: relative; text-align:justify}
        li span { position: absolute; bottom: 0; right: 0; font-style: italic; font-family: Calibri, Serif; font-size: 15px; color: #999; font-weight: normal; }
        p { margin: 0 0 6px 0; }
		pp { margin: 0 0 6px 0; line-height: 22px;}
        a { color: blue; text-decoration: none; border-bottom: 1px solid blue; }
        a:hover { border-bottom-style: solid; color: blue; }
        ul { margin: 0 0 0px 17px; }
        dt { font-style: italic; font-weight: bold; color: darkblue; font-size: 20px; text-align: right; padding: 0 26px 0 0; width: 140px; float: left; height: 50px; border-right: 1px solid #999;sty }
        dd { width: 700px; float: right; }
        dd.clear { float: none; margin: 0; height: 15px; }
		button {background-color: darkblue; margin: 0 -5px 6px 0;border: none;color: white;padding: 6px 30px;text-align: center; text-decoration: none;display: inline-block;font-size: 16px;}
		hr { color: blue; }
		div { text-align: justify; text-justify: inter-word; }
     </style>
</head>

<body>

    <div id="page-wrap">
        
    	
        <div id="contact-info" class="vcard">
			<br />
			
        	<h2 class="fn" href="./msi.html">司梦维 Mengwei Si</h2>
			
			<img src="images/Mengwei_Si_Photo_2021.jpg" alt="Photo of msi" height="300" id="pic">
			<br />
			<br />
			<h3 class="fn">Associate Professor</h3>
            
            Department of Electronic Engineering<br />
			Shanghai Jiao Tong University<br />
			Email: mengwei.si@sjtu.edu.cn<br />
			Address: 800 Dongchuan Road, Minhang, SEIEE 1-501, Shanghai 200240
        </div>
		<br />
		<hr color="darkblue">
		<br />
		<p style="color:darkred"><strong>欢迎有志于集成电路微电子器件研究的电子、材料、物理背景的同学加入我们课题组。请感兴趣的同学将个人简历、成绩单以及其他申请人认为必要的材料发送至mengwei.si@sjtu.edu.cn。</strong></p>
		
		<p style="color:darkred"><strong>电子器件方向博士后招聘，招聘信息详见：</strong><a href="./files/博士后招聘广告_20210530.pdf">博士后招聘</a></li></p>

		<br />
    	<hr color="darkblue">
		<br />
		<h2 class="fn">Biography</h2>
		<p>Dr. Mengwei received his B.S. degree in Electronic Engineering from Shanghai Jiao Tong University, Shanghai, China, in 2012. He received his Ph.D. degree in Electrical and Computer Engineering from Purdue University, West Lafayette, USA, in 2018. Before joining Shanghai Jiao Tong University in 2021, he was a postdoc with Department of Electrical and Computer Engineering at Purdue University. He is currently an associate professor with Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China. His research interests include semiconductor fabrication, semiconductor materials and devices, ferroelectric materials, nanoscale devices and technology and atomic layer deposition. He has published over 100 papers in international journals and conferences, including 4 ESI highly cited papers, with over 2500 citations in recent 5 years. He has published research papers as first author on Nature Electronics and Nature Nanotechnology. He has published research papers as first author on Nature Electronics and Nature Nanotechnology. He has published 12 papers on IEDM and 7 papers on VLSI, which are the premier conference in microelectonic devices. His work was reported by well-recognized media for over 20 times. He gave over 20 invited and contributed talks in international conferences.  </p>
		<br />
		<h2 class="fn">个人介绍</h2>
		<p>司梦维，上海交通大学电子信息与电气工程学院电子工程系副教授，国家级青年人才计划获得者。2012年毕业于上海交通大学获电子科学与技术专业学士学位。2018年获普渡大学电子与计算机工程专业博士学位。2018年开始在普渡大学从事博士后研究。2021年加入上海交通大学电子工程系，现任长聘教轨副教授，博士生导师。主要研究方向包括集成电路工艺、半导体材料与器件、铁电材料与铁电器件、氧化物半导体、纳米电子器件、原子层沉积等。在国际主流期刊会议发表论文100余篇，其中ESI高被引论文4篇，谷歌学术引用超过3000次。以第一作者在Nature Nanotechnology与Nature Electronics发表文章各1篇。在半导体器件领域顶级会议IEDM发表论文14篇、VLSI发表论文7篇。成果被知名媒体Science Daily等评论报道20余次。在国际会议做特邀报告与口头报告20余次。</p>
		<br />
		<hr color="darkblue">
		<br />
		<h2 class="fn">研究方向</h2>

		<p>
		<h3 class="fn">原子层沉积氧化物半导体</h3>
		<li>基于原子层沉积技术，实现原子尺度的0.7 nm超薄半导体材料，提出了超薄氧化物半导体的电子输运原理。（Nano Lett. 2020）</li>
		<li>研制高性能超短沟氧化铟晶体管，得到最大电流超过2 A/mm，打破氧化物半导体最大电流的记录，该工作在半导体器件领域顶刊IEEE Electron Device Lett.被评为编辑特选论文（Editor’s peak）。（EDL 2020）</li>
		<li>研制快速热退火、氧等离子等沉积后处理技术，实现增强模式晶体管、低缺陷密度与近理论极限的亚阈值摆幅,解决氧化物半导体在后端工艺中的氢掺杂问题。（TED 2021）</li>
		<li>研制并首次在实验中实现后端工艺兼容的原子层沉积氧化物半导体集成电路，实现高增益、高噪声容限、低工作电压的反相器。（VLSI 2021）</li>
		<li>研制原子层沉积氧化物半导体三维鳍式晶体管，实验中首次实现了基于原子层沉积氧化物半导体的三维器件集成。（VLSI 2021）</li>


		<h3 class="fn">铁电材料与铁电电子器件</h3>
		<li>研制了高性能铁电氧化铟锡晶体管，通过铁电极化实现超高载流子浓度(>0.8×10<sup>14</sup> /cm<sup>2</sup>)的氧化铟锡晶体管。（TED 2021）</li>
		<li>发明新型不对称铁电半导体结，获得高开关比、高保持与疲劳性能的新型两端铁电器件。（ACS Nano 2021）</li>
		<li>发明新型铁电半导体场效应晶体管（Nat. Electron. 2019, IEDM 2019），首次在实验中将二维铁电半导体应用于场效应晶体管的沟道，对铁电存储器有重要意义和应用前景。</li>
		<li>铁电铪锆氧化物系统性与建设性的工作，打破纳米尺度高剩余极化的记录（VLSI 2019）与铁电极化反转速度纪录（VLSI 2018, APL 2019, IEDM 2019），并提出了铁电介电结构中极化反转的基本原理与铁电晶体管在高能效逻辑电路中应用的可能性（ACS AEM 2019，VLSI 2020）。</li>
		<li>研制了世界上首个基于CuInP<sub>2</sub>S<sub>6</sub>和MoS<sub>2</sub>的二维异质结铁电晶体管。（ACS Nano 2018）</li>

		<h3 class="fn">基于二维半导体材料的负电容场效应晶体管</h3>
		<li>在二维硫化钼负电容晶体管取得突破性进展（Nat. Nanotechnol. 2017, IEDM 2017），实验上在二维晶体管中打破传统MOSFET器件室温下亚阈值摆幅不能小于60 mV/dec的物理极限，同时首次观测到负电容引起的负源漏电阻现象。</li>
		<li>研制了世界上首个p型陡直亚阈特性二维硒化钨负电容晶体管。（Nano Lett. 2018）</li>
		<li>在二维负电容场效应晶体管的研究工作被Nature Nanotechnology News and Views, Phys.org, Purdue Research News等专题报道。在Appl. Phys. Lett.作为客座编辑综述负电容场效应晶体管相关工作并发表专题社论。</li>
		</p>
		<br />
		<hr color="darkblue">
		<br />
	<h2>Publication</h2>
		<p>*Corresponding author and &#8224;Equal contribution</p>
		</br>
		<h2 style="color:black;">Book/Book Chapter</h2>

		<ol>
		<li><strong>M. Si</strong>, X. Li, W. Wu, S. Alghamdi, and P. D.Ye, &ldquo;Low-Frequency Noise in III-V, Ge, and 2D Transistors,&rdquo; In <em>Noise in Nanoscale Semiconductor Devices</em>. Cham, Switzerland: Springer, 2020, ch. 10, pp. 335-357.</li>
		<li>H. Zhou, J. Noh, H. Bae, <strong>M. Si</strong>, and P. D.Ye, &ldquo;Field-Effect Transistors 4,&rdquo; In <em>Gallium Oxide</em>. Cham, Switzerland: Springer, 2020, ch. 34, pp. 623-638.</li>
		</ol>
		</br>
			<h2  style="color:black;">Journal and Selected Conference Proceedings</h2>
		<ol>
		<h3><u>2021</u></h3>
		<li>Z. Lin, <strong>M. Si</strong>, Y.-C. Luo, X. Lyu, A. Charnas, Z. Chen, Z. Yu, W. Tsai, P. C. McIntyre, R. Kanjolia, M. Moinpour, S. Yu, P. D. Ye, &ldquo;High-Peformance BEOL-Compatible Atomic-Layer-Deposited In<sub>2</sub>O<sub>3</sub> Fe-FETs Enabled by Channel Length Scaling down to 7 nm: Achieving Performance Enhancement with Large Memory Window of 2.2 V, Long Retention > 10 years and High Endurance > 10<sup>8</sup> Cycles,&rdquo; in <strong><em>2021 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2021. <a href="./files/IEDM_FeFET_2021.pdf">PDF</a></li>
		<li>R. Kudoru, A. K. Saha, <strong>M. Si</strong>, X. Lyu, P. D. Ye, and S. K. Gupta, &ldquo;Variation and Stochasticity in Polycrystalline HZO based MFIM: Grain-Growth Coupled 3D Phase Field Model based Analysis,&rdquo; in <strong><em>2021 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2021. <a href="./files/IEDM_HZO_2021.pdf">PDF</a></li>
		
		<li><strong>M. Si</strong>, H.-Y. Cheng, T. Ando, G. Hu, and Peide D. Ye, &ldquo;Overview and Outlook of Emerging Non-Volatile Memories,&rdquo; <strong><em>MRS Bulletin</em></strong>, 2021. <a href="./files/APL_FEDE_2021.pdf">PDF</a></li>
		<li>A. K. Saha, <strong>M. Si</strong>, P. D. Ye, and S. K. Gupta, &ldquo;Multi-domain Polarization Switching in HZO-Dielectric Stack: The Role of Dielectric Thickness,&rdquo; <strong><em>Appl. Phys. Lett.</em></strong>, 2021. <a href="./files/APL_FEDE_2021.pdf">PDF</a></li>
		<li>C. Niu, G. Qiu, Y. Wang, <strong>M. Si</strong>, W. Wu, and Peide D. Ye, &ldquo;Bilayer Quantum Hall States in an nType Wide Tellurium Quantum Well,&rdquo; <strong><em>Nano Lett.</em></strong>, 2021. <a href="./files/NL_Te_2021.pdf">PDF</a></li>
		
		<li><strong>M. Si</strong> and Peide D. Ye, &ldquo;The Critical Role of Charge Balance on the Memory Characteristics of Ferroelectric Field-Effect Transistors,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, 2021. <a href="./files/TED_FEDE_2021.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, Z. Lin, Z. Chen, and Peide D. Ye, &ldquo;High-Performance Atomic-Layer-Deposited Indium Oxide 3D Transistors and Integrated Circuits for Monolithic 3D Integration,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, 2021. <a href="./files/TED_VLSI_2021.pdf">PDF</a></li>
		<li>Z. Lin, <strong>M. Si</strong>, X. Lyu, and P. D. Ye, , &ldquo;High-Performance In<sub>2</sub>O<sub>3</sub>-Based 1T1R FET for BEOL Memory Application,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>,vol. 68, no. 8, pp. 3775-3779, 2021. <a href="./files/TED_1T1R_2021.pdf">PDF</a></li>

		<li>H. Bae, A. Charnas, W. Chung, <strong>M. Si</strong>, X. Lyu, X. Sun, J. Park, H. Wang, D. Zemlyanov, and P. D. Ye, &ldquo;Ultrathin Transparent Copper(I) Oxide Films Grown by Plasma-Enhanced Atomic Layer Deposition for Back-end-of-line p-Type Transistors,&rdquo; <strong><em>Nano Express</em></strong>,vol. 2, no. 2, p. 020023, 2021. <a href="./files/NanoExpress_Cu2O_2021.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, Z. Lin, Z. Chen, and P. D. Ye, &ldquo;First Demonstration of Atomic-Layer-Deposited BEOL-Compatible In<sub>2</sub>O<sub>3</sub> 3D Fin Transistors and Integrated Circuits: High Mobility of 113 cm<sup>2</sup>/V&middot;s, Maximum Drain Current of 2.5 mA/&#956;m and Maximum Voltage Gain of 38 V/V in In<sub>2</sub>O<sub>3</sub>  Inverter; in <strong><em>2021 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, p. T2-4, 2021. <a href="./files/VLSI_In2O3_2021.pdf">PDF</a></li>
		<li>J. Noh, H. Bae, J. Li, Y. Luo, Y. Qu, T. J. Park, <strong>M. Si</strong>, X. Chen, A. R. Charnas, W. Chung, X. Peng, S. Ramanathan, S. Yu, and P. D. Ye, &ldquo;First Experimental Demonstration of Robust HZO/&beta;-Ga<sub>2</sub>O<sub>3</sub> Ferroelectric Field-Effect Transistors as Synaptic Devices for Artificial Intelligence Applications in a High Temperature Environment,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 68, no. 5, pp. 2515-2521, 2021. <a href="./files/TED_Ga2O3_2021.pdf">PDF</a></li>


		<li><strong>M. Si</strong>, Z. Z, S.-C. Chang, N. Haratipour, D. Zheng, J. Li, U. E. Avci, and Peide D. Ye, &ldquo;Asymmetric Metal/&alpha;-In<sub>2</sub>Se<sub>3</sub>/Si Crossbar Ferroelectric Semiconductor Junction,&rdquo; <strong><em>ACS Nano</em></strong>, vol. 15, no. 3, pp. 5689-5695, 2021. <a href="./files/ACSNano_In2Se3FSJ_2021.pdf">PDF</a></li>

		<li><strong>M. Si</strong>, A. Murray, Z. Lin, J. Andler, J. Li, J. Noh, S. Alajlouni, C. Niu, X. Lyu, D. Zheng, K. Maize, A. Shakouri, S. Datta, R. Agrawal, and Peide D. Ye, &ldquo;BEOL Compatible Indium-Tin-Oxide Transistors: Switching of Ultra-High-Density 2D Electron Gas over 0.8&times;10<sup>14</sup>  /cm<sup>3</sup>  at Oxide/Oxide Interface by the Change of Ferroelectric Polarization,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 68, no.7, pp. 3195-3199, 2021. <a href="./files/TED_ITO_2021.pdf">PDF</a></li>

		<li>J. Li, <strong>M. Si</strong>, Y. Qu, X. Lyu, and P. D. Ye, &ldquo;Quantitative Characterization of Ferroelectric/Dielectric Interface Traps by Pulse Measurements,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 68, no. 3, pp. 1214-1220, 2021. <a href="./files/TED_FEDE_2021.pdf">PDF</a></li>

		<li>A. Charnas, <strong>M. Si</strong>, Z. Lin, and P. D. Ye, &ldquo;Enhancement-Mode Atomic-Layer Thin In<sub>2</sub>O<sub>3</sub> Transistors with Maximum Current Exceeding 2 A/mm at Drain Voltage of 0.7 V Enabled by Oxygen Plasma Treatment,&rdquo; <strong><em>Appl. Phys. Lett.</em></strong>, vol. 118, p.025107, 2021. <a href="./files/APL_In2O3_Plamsa_2021.pdf">PDF</a></li>

		<li><strong>M. Si</strong>, A. Charnas, Z. Lin, and P. D. Ye, &ldquo;Enhancement-Mode Atomic-Layer-Deposited In<sub>2</sub>O<sub>3</sub> Transistors with Maximum Drain Current of 2.2 A/mm at Drain Voltage of 0.7 V by Low-Temperature Annealing and Stability in Hydrogen Environment,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 68, no. 3, pp.1075-1080, 2021. <a href="./files/TED_In2O3_Annealing_2021.pdf">PDF</a></li>

		<h3><u>2020</u></h3>
		<li><strong>M. Si</strong>, Y. Hu, Z. Lin, X. Sun, A. Charnas, D. Zheng, X. Lyu, H. Wang, K. Cho, and P. D. Ye, &ldquo;Why In<sub>2</sub>O<sub>3</sub> Can Make 0.7 nm Atomic Layer Thin Transistors?,&rdquo; <strong><em>Nano Lett.</em></strong>, vol. 21, no. 1, pp. 500-506, 2021. <a href="./files/NL_In2O3_2020.pdf">PDF</a> <a href="./files/NL_In2O3_2020_sup.pdf">Supplement</a></li>
		<li><strong>M. Si</strong>, Z. Lin, A. Charnas, and P. D. Ye, &ldquo;Scaled Atomic-Layer-Deposited Indium Oxide Nanometer Transistors with Maximum Drain Current Exceeding 2 A/mm at Drain Voltage of 0.7 V,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 42, no.2, pp. 184-187, 2021. <a href="./files/EDL_In2O3_2020.pdf">PDF</a></li>
		<li>A. K. Saha, <strong>M. Si</strong>, K. Ni, S. Datta, P. D. Ye, and S. K. Gupta, &ldquo;Ferroelectric Thickness Dependent Domain Interactions in FEFETs for Memory and Logic: A Phase-field Model based Analysis,&rdquo; in <strong><em>2020 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2020. <a href="./files/IEDM_FEDomainModel_2020.pdf">PDF</a></li>
		<li>A. K. Saha, <strong>M. Si</strong>, P. D. Ye, and S. K. Gupta, &ldquo;&alpha;-In<sub>2</sub>Se<sub>3</sub> based Ferroelectric-Semiconductor Metal Junction for Non-Volatile Memories,&rdquo; <strong><em>Appl. Phys. Lett.</em></strong>, vol. 117, no. 18, p. 183504, 2020. <a href="./files/APL_In2Se3_FSJmodel_2020.pdf">PDF</a></li>
		<li>Y. Qu, J. Li, <strong>M. Si</strong>, X. Lyu, and P. D. Ye, &ldquo;Quantitative Characterization of Interface Traps in Ferroelectric/Dielectric Stack Using Conductance Method,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 67, no.12, pp. 5315-5321, 2020. <a href="./files/TED_FEDE_2020.pdf">PDF</a></li>

		<li><strong>M. Si</strong>, Z. Lin, J. Noh, J. Li, W. Chung, and P. D. Ye, &ldquo;The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistor,&rdquo; <strong><em>IEEE J. Electron Devices Soc.</em></strong>, vol. 8, pp. 864-849, 2020. <a href="./files/JEDS_FeFET_Switching_2020.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, J. Andler, X. Lyu, C. Niu, S. Datta, R. Agrawal, P. D. Ye, &ldquo;Indium-Tin-Oxide Transistors with One Nanometer Thick Channel and Ferroelectric Gating,&rdquo; <strong><em>ACS Nano</em></strong>, vol. 14, no. 8, pp. 11542-11547, 2020. <a href="./files/ACSNano_ITO_HZO_2020.pdf">PDF</a> <a href="./files/ACSNano_ITO_HZO_sup_2020.pdf">Supplement</a></li>
		<li>S. M. Neumayer, L. Tao, A. O'Hara, J. Brehm, <strong>M. Si</strong>, P.-Y. Liao, T. Feng, S. V. Kalinin, P. D. Ye, S. T. Pantelides, P. Maksymovych, N. Balke, &ldquo;Alignment of Polarization against an Electric Field in van der Waals Ferroelectrics,&rdquo; <em><strong>Phys. Rev. Appl.</strong></em>, vol. 15, no. 6, p. 064063, 2020. <a href="./files/PRApplied_CIPS_Polarization_2020.pdf">PDF</a></li>
		<li>G. Qiu, C. Niu, Y. Wang, <strong>M. Si</strong>, Z. Zhang, W. Wu, and P. D. Ye, &ldquo;Quantum Hall effect of Weyl fermions in n-type semiconducting tellurene,&rdquo; <em><strong>Nat. Nanotechnol.</strong></em>, vol. 15, pp. 585-591, 2020. <a href="./files/NatNano_Te_QH_2020.pdf">PDF</a></li>
		<li>C. Niu, G. Qiu, Y. Wang, Z. Zhang, <strong>M. Si</strong>, W. Wu, and P. D. Ye, &ldquo;Gate-tunable strong spin-orbit interaction in two-dimensional tellurium probed by weak antilocalization,&rdquo; <em><strong>Phys. Rev. B</strong></em>, vol. 101, no. 20, p. 205414, 2020. <a href="./files/PRB_Te_WAL_2020.pdf">PDF</a></li>
		<li>J.-K. Qin, P.-Y. Liao, <strong>M. Si</strong>, S. Gao, G. Qiu, J. Jian, Q. Wang, S.-Q. Zhang, S. Huang, A. Charnas, Y. Wang, M. J. Kim, W. Wu, X. Xu, H.-Y. Wang, L. Yang, Y. K. Yap, P. D. Ye, &ldquo;Raman response and transport properties of tellurium atomic chains encapsulated in nanotubes,&rdquo; <em><strong>Nat. Electron.</strong></em>, vol. 3, pp. 141-147, 2020. <a href="./files/NE_Te_BNNT_2020.pdf">PDF</a></li>
		<li>S. Alghamdi, <strong>M. Si</strong>, H. Bae, H. Zhou, and P. D. Ye, &ldquo;Single Pulse Charge Pumping Measurements on GaN MOS-HEMTs: Fast and Reliable Extraction of Interface Traps Density,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 67, pp. 444-448, 2020. <a href="./files/TED_GaN_SPCP_2020.pdf">PDF</a></li>
		<li>Y. He, B. Bahr, <strong>M. Si</strong>, P. D. Ye, D. Weinstein, &ldquo;A Tunable Ferroelectric Based Unreleased Radio Frequency (RF) Resonator,&rdquo; <strong><em>Microsystems & Nanoengineering</em></strong>, vol. 6, no. 8, pp. 1-7, 2020. <a href="./files/MN_HZO_resonator_2020.pdf">PDF</a></li>
		<li>J. Li, Y. Qu, <strong>M. Si</strong>, X. Lyu, and P. D. Ye, &ldquo;Multi-Probe Characterization of Ferroelectric/Dielectric Interface by C-V, P-V and Conductance Methods,&rdquo; in <strong><em>2020 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2020. <a href="./files/VLSI_FEDE_2020.pdf">PDF</a></li>
		<h3><u>2019</u></h3>
		<li><strong>M. Si</strong>, Y. Luo, W. Chung, H. Bae, D. Zheng, J. Li, J. Qin, G. Qiu, S. Yu, and P. D. Ye, &ldquo;A Novel Scalable Energy-Efficient Synaptic Device: Crossbar Ferroelectric Semiconductor Junction,&rdquo; in <strong><em>2019 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2019, pp. 130-133. <a href="./files/IEDM_In2Se3_FSJ_2019.pdf">PDF</a></li>
		<li>X. Lyu, <strong>M. Si</strong>, P. R. Shrestha, K. P. Cheung and P. D. Ye, &ldquo;First Direct Measurement of Sub-Nanosecond Polarization Switching in Ferroelectric Hafnium Zirconium Oxide,&rdquo; in <strong><em>2019 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2019, pp. 342-345. <a href="./files/IEDM_HZO_sub1ns_2019.pdf">PDF</a></li>

		<li>H. Bae, A. Charnas, X. Sun, J. Noh, <strong>M. Si</strong>, W. Chung, G Qiu, X. Lyu, S. Alghamdi, H. Wang, D. Zemlyanov, and P. D. Ye, &ldquo;Solar-blind UV photodetector based on atomic layer deposited Cu<sub>2</sub>O and nano-membrane &beta;-Ga<sub>2</sub>O<sub>3</sub> pn oxide heterojunction,&rdquo; <strong><em>ACS Omega</em></strong>, vol. 4, no. 24, pp. 20756-20761, 2019. <a href="./files/ACSOmega_Cu2OGa2O3_pn_2019.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, A. K. Saha, S. Gao, G. Qiu, J. Qin, Y. Duan, J. Jian, H. Wang, W. Wu, S. K. Gupta, and P. D. Ye, &ldquo;A Ferroelectric Semiconductor Field-Effect Transistor,&rdquo; <em><strong>Nat. Electron.</strong></em>, vol. 2, pp. 580-586, 2019. <a href="./files/NE_FeSFET_2019.pdf">PDF</a> <a href="./files/NE_FeSFET_Sup_2019.pdf">Supplement</a></li>
		<li><strong>M. Si</strong>, A. K. Saha, P.-Y. Liao, S. Gao, S. M. Neumayer, J. Jian, J. Qin, N. Balke, H. Wang, P. Maksymovych, W. Wu, S. K. Gupta, and P. D. Ye, &ldquo;Room Temperature Electrocaloric Effect in Layered Ferroelectric CuInP<sub>2</sub>S<sub>6</sub> for Solid State Refrigeration,&rdquo; <strong><em>ACS Nano</em></strong>, vol. 13, no. 8, pp. 8760-8765, 2019. <a href="./files/ACSNano_CIPS_Electrocaloric_2019.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, X. Lyu, P. Shrestha, X. Sun, H. Wang, K. P. Cheung, and P. D. Ye, &ldquo;Ultrafast Measurements of Polarization Switching Dynamics on Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide,&rdquo; <em><strong>Appl. Phys. Lett.</strong></em>, vol. 115, p. 072107, 2019. <a href="./files/APL_HZO_Speed_2019.pdf">PDF</a></li>
		<li>J. Noh, S. Alajlouni, M. J. Tadjer, J. C. Culbertson, <strong>M. Si</strong>, H. Zhou, P. A. Bermel, A. Shakouri, and P. D. Ye, &ldquo;High Performance &beta;-Ga<sub>2</sub>O<sub>3</sub> Nano-membrane Field Effect Transistors on a High Thermal Conductivity Diamond Substrate,&rdquo; <strong><em>IEEE J. Electron Devices Soc.</em></strong>, vol. 7, pp. 914-918, 2019. <a href="./files/JEDS_Ga2O3_Diamond_2019.pdf">PDF</a></li>
		<li>W. Chung, H. Wu, W. Wu, <strong>M. Si</strong>, and P. D. Ye, &ldquo;Experimental Extraction of Ballisticity in Germanium Nanowire NMOSFETs,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 66, no. 8, pp. 3541-3548, 2019. <a href="./files/TED_Ge_Ballistic_2019.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, X. Lyu, and P. D. Ye, &ldquo;Ferroelectric Polarization Switching of Hafnium Zirconium Oxide in Ferroelectric/Dielectric Stack,&rdquo; <strong><em>ACS Appl. Electron. Mater.</em></strong>, vol. 1, no. 5, pp. 745-751, 2019. <a href="./files/ACSAEM_FEDE_2019.pdf">PDF</a> <a href="./files/ACSAEM_FEDE_sup_2019.pdf">Supplement</a></li>
		<li>M. A. Alam*, <strong>M. Si*</strong>, and P. D. Ye*, &ldquo;Recent Progress on Negative Capacitance Field-Effect Transistors: A Critical Review (<strong>Invited</strong>),&rdquo; <em><strong>Appl. Phys. Lett.</strong></em>, vol. 114, p. 090401, 2019. <a href="./files/APL_NC_review_2019.pdf">PDF</a></li>
		<li>J. Qin, H. Yan, G. Qiu, <strong>M. Si</strong>, P. Miao, Y.-Q. Duan, W.-Z. Shao, L. Zhen, C.-Y. Xu, and P. D. Ye, &ldquo;Hybrid dual-channel phototransistor based on mixed-dimensional 1D t-Se and 2D ReS<sub>2</sub> heterojunction,&rdquo; <strong><em>Nano Res.</em></strong>, vol. 12, no. 3, pp. 669-674, 2019. <a href="./files/NanoRes_SeReS2_Phototransistor_2019.pdf">PDF</a></li>
		<li>X. Lyu, <strong>M. Si</strong>*, X. Sun, M. A. Capano, H. Wang, and P. D. Ye*, &ldquo;Ferroelectric and Anti-Ferroelectric Hafnium Zirconium Oxide: Scaling Limit, Switching Speed and Record High Polarization Density,&rdquo; in <strong><em>2019 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2019, pp. 44-45. <a href="./files/VLSI_HZOWN_2019.pdf">PDF</a></li>

		<h3><u>2018</u></h3>
		<li>W. Chung, <strong>M. Si</strong>, and P. D. Ye, &ldquo;First Demonstration of Germanium Ferroelectric Nanowire FET with high on/off ratio and Conductance States as Synaptic Device for On-chip Deep Neural Network,&rdquo; in <strong><em>2018 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2018, pp. 344-347. <a href="./files/IEDM_GeFe-FET_Synapse_2018.pdf">PDF</a></li>
		<li>J. Qin, G. Qiu, W. He, J. Jian, <strong>M. Si</strong>, Y. Duan, H. Wang, W. Zhao, L. Zhen, C. Xu, and P. D. Ye, &ldquo;Epitaxial Growth of 1D Atomic Chain Based Se Nanoplates on Monolayer ReS<sub>2</sub> for High-Performance Photodetectors,&rdquo; <strong><em>Adv. Funct. Mater.</em></strong>, vol. 28, no. 48, p. 1806254, 2018. <a href="./files/AFM_SeReS2_Photodetector_2018.pdf">PDF</a></li>
		<li>H. Bae, J. Noh, S. Alghamdi, <strong>M. Si</strong>, and P. D. Ye, &ldquo;Ultraviolet Light-based Current-Voltage Method for Simultaneous Extraction of Donor- and Acceptor-like Interface Traps in &beta;-Ga<sub>2</sub>O<sub>3</sub> FETs,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 39, no. 11, pp. 1708-1711, 2018. <a href="./files/EDL_Ga2O3_Dit_2018.pdf">PDF</a></li>
		<li><strong>M. Si</strong>&#8224;, P.-Y. Liao&#8224;, G. Qiu, Y. Duan, and P. D. Ye, &ldquo;Ferroelectric Field-effect Transistors Based on MoS<sub>2</sub> and CuInP<sub>2</sub>S<sub>6</sub> Two-dimensional Van der Waals Heterostructure,&rdquo; <em><strong>ACS Nano</strong></em>, vol. 12, no. 7, pp. 6700-6705, 2018. <a href="./files/ACSNano_MoS2CIPS_Fe-FET_2018.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, W. Chung, Y. Du, and P. D. Ye, &ldquo;Steep-slope Negative Capacitance WSe<sub>2</sub> Field-Effect Transistor,&rdquo; <em><strong>Nano Lett.</strong></em>, vol. 18, no. 6, pp. 3682-3687, 2018. <a href="./files/NanoLett_WSe2NC_2018.pdf">PDF</a></li>
		<li>W. Wu, H. Wu, W. Sun, <strong>M. Si</strong>, N. Conrad, Y. Zhao, and P. D. Ye, &ldquo;Mobility Fluctuation Induced Low Frequency Noise in Ultrascaled Ge Nanowire nMOSFETs with Near-Ballistic Transport,&rdquo; <em><strong>IEEE Trans. Electron Devices</strong></em>, vol. 65, no. 6, pp. 2573-2577, 2018. <a href="./files/TED_Ge_Noise_2018.pdf">PDF</a></li>
		<li>H. Tian, W. Ahn, K. Maize, <strong>M. Si</strong>, P. D. Ye, M. A. Alam, A. Shakouri and P. Bermel, &ldquo;Thermoreflectance Imaging of Electromigration Evolution in Asymmetric Aluminum Constrictions,&rdquo; <strong><em>J. Appl. Phys.</em></strong>, vol. 123, no. 3, p. 035107, 2018. <a href="./files/JAP_TR_ElectronMigration_2018.pdf">PDF</a></li>
		<li>C. Jiang, <strong>M. Si</strong>, R. Liang, J. Xu, P. D. Ye and M. A. Alam, &ldquo;A Closed Form Analytical Model of Back-Gated 2D Semiconductor Negative Capacitance Field Effect Transistors,&rdquo; <strong><em>IEEE J. Electron Devices Soc.</em></strong>, vol. 6, no. 1, pp. 189-194, 2018. <a href="./files/JEDS_NCModel_2018.pdf">PDF</a></li>
		<li>W. Wu, H. Wu, J. Zhang, <strong>M. Si</strong>, Y. Zhao, and P. D. Ye, &ldquo;Carrier Mobility Enhancement by Applying Back-Gate Bias in Ge-on-Insulator MOSFETs,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 39, no. 2, pp. 176-179, 2018. <a href="./files/EDL_Ge_Mobility_2018.pdf">PDF</a></li>
		<li>W. Chung, <strong>M. Si</strong>, P. R. Shrestha, J. P. Campbell, K. P. Cheung, and P. D. Ye, &ldquo;First Direct Experimental Studies of Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> Ferroelectric Polarization Switching Down to 100-picosecond in Sub-60mV/dec Germanium Ferroelectric Nanowire FETs (Late News),&rdquo; in <strong><em>2018 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2018, pp. 89-90. <a href="./files/VLSI_GeFeFET_speed_2018.pdf">PDF</a></li>

		<h3><u>2017 and Early</u></h3>
		<li><strong>M. Si</strong>, C. Jiang, N. J. Conrad, H. Zhou, K. Mazie, G. Qiu, C.-T. Wu, A. Shakouri, M. A. Alam, and P. D. Ye, &ldquo;Steep Slope Hysteresis-free Negative Capacitance MoS<sub>2</sub> Transistors,&rdquo; <strong><em>Nat. Nanotechnol.</em></strong>, vol. 13, pp. 24-28, 2018. <a href="./files/NatNano_MoS2NC_2017.pdf">PDF</a> <a href="./files/NatNano_MoS2NC_Sup_2017.pdf">Supplement</a></li>
		<li><strong>M. Si</strong>, C. Jiang, C.-J. Su, Y.-T. Tang, L. Yang, W. Chung, M. A. Alam and P. D. Ye, &ldquo;Sub-60 mV/dec Ferroelectric HZO MoS<sub>2</sub> Negative Capacitance Field-effect Transistor with Internal Metal Gate: the Role of Parasitic Capacitance,&rdquo; in <strong><em>2017 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2017, pp. 573-576. <a href="./files/IEDM_MoS2NC_2017.pdf">PDF</a></li>
		<li>W. Chung, <strong>M. Si</strong>, and P. D. Ye, &ldquo;Hysteresis-free Negative Capacitance Germanium CMOS FinFETs with Bi-directional Sub-60 mV/dec,&rdquo; in <strong><em>2017 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2017, pp. 365-368. <a href="./files/IEDM_GeNC_2017.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, L. Yang, H. Zhou, and P. D. Ye, &ldquo;&beta;-Ga<sub>2</sub>O<sub>3</sub> Nano-membrane Negative Capacitance Field-effect Transistor with Steep Subthreshold Slope for Wide Bandgap Logic Applications,&rdquo; <strong><em>ACS Omega</em></strong>, vol. 2, no. 10, pp. 7136-7140, 2017. <a href="./files/ACSOmega_Ga2O3NC_2017.pdf">PDF</a></li>
		<li>Y. Du, G. Qiu, Y. Wang, <strong>M. Si</strong>, X. Xu, W. Wu, and P. D. Ye, &ldquo;1D van der Waals Material Tellurium: Raman Spectroscopy under Strain and Magneto-transport&rdquo; <strong><em>Nano Lett.</em></strong>, vol. 17, no. 6, pp. 3965-3973, 2017. <a href="./files/Nano_Lett_Te_Strain_2017.pdf">PDF</a></li>
		<li>S. Ren, M. A. Bhuiyan, J. Zhang, X. Lou, <strong>M. Si</strong>, X. Gong, R. Jiang, K. Ni, X. Wan, E. X. Zhang, R. G. Gordon, R. A. Reed, D. M. Fleetwood, P. D. Ye and T.-P. Ma, &ldquo;Total Ionizing Dose (TID) Effects in GaAs MOSFETs with La-Based Epitaxial Gate Dielectrics,&rdquo; <strong><em>IEEE Trans. Nucl. Sci.</em></strong>, vol. 64, no. 1, pp. 164-169, 2017. <a href="./files/TNS_GaAs_Radiation_2017.pdf">PDF</a></li>
		<li>S.-J. Chang, H. Zhou, N. Gong, D.-M. Kang, J.-W. Lim, <strong>M. Si</strong>, P. D. Ye, and T. P. Ma, &ldquo;Fin-width Effects on Characteristics of InGaAs-Based Vertical Independent Double-Gate Transistor,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 38, no. 4, pp. 441-444, 2017. <a href="./files/EDL_InGaAs_Fin_2017.pdf">PDF</a></li>
		<li>H. Zhou, <strong>M. Si</strong>, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, &ldquo;High-Performance Depletion/Enhancementmode &beta;-Ga<sub>2</sub>O<sub>3</sub> on Insulator (GOOI) Field-Effect Transistors With Record Drain Currents of 600/450 mA/mm,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 38, no. 1, pp. 103-106, 2017. <a href="./files/EDL_Ga2O3_GOOI_2017.pdf">PDF</a></li>
		<li>L. Yang, G. Qiu, <strong>M. Si</strong>, A. R. Charnas, C. A. Milligan, D. Y. Zemlyanov, H. Zhou, Y. Du, Y. M. Lin, W. Tsai, Q. Paduano, and P. D. Ye, &ldquo;Few-Layer Black Phosphorus PMOSFETs with BN/Al<sub>2</sub>O<sub>3</sub> Bilayer Gate Dielectric: Achieving I<sub>on</sub>=850uA/um,g<sub>m</sub>=340uS/um and R<sub>c</sub>=0.58kOhm.um,&rdquo; in <strong><em>2016 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2016, pp. 127-130. <a href="./files/IEDM_BPBN_2016.pdf">PDF</a></li>
		<li>H. Zhou, X. Lou, N. J. Conrad, <strong>M. Si</strong>, H. Wu, S. Alghamdi, S. Guo, R. G. Gordon, and P. D. Ye, &ldquo;High Performance InAlN/GaN MOSHEMTs Enabled by Atomic Layer Epitaxy MgCaO as Gate Dielectric,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 37, no. 5, pp. 556-559, 2016. <a href="./files/EDL_GaN_MgCaO_2016.pdf">PDF</a></li>
		<li>X. Li, Y. Du, <strong>M. Si</strong>, L. Yang, S. Li, T. Li, X. Xiong, P. D. Ye, and Y. Wu, &ldquo;Mechanisms of current fluctuation in ambipolar black phosphorus field-effect transistors,&rdquo; <strong><em>Nanoscale</em></strong>, vol. 8, pp. 3572-578, 2016. <a href="./files/Nanoscale_BP_Noise_2016.pdf">PDF</a></li>
		<li>H. Wu, W. Wu, <strong>M. Si</strong>, and P. D. Ye, &ldquo;Demonstration of Ge Nanowire CMOS Devices and Circuits for Ultimate Scaling,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 63, no. 8, pp. 3049-3057, 2016. <a href="./files/TED_GeCMOS_2016.pdf">PDF</a></li>
		<li>H. Zhou, S. Alghmadi, <strong>M. Si</strong>, G. Qiu, and P. D. Ye, &ldquo;Al<sub>2</sub>O<sub>3</sub>/&beta;-Ga<sub>2</sub>O<sub>3</sub> Interface Improvement Through Piranha Pretreatment and Postdeposition Annealing,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 37, no. 11, pp. 1411-1414, 2016. <a href="./files/EDL_Ga2O3_Piranha_2016.pdf">PDF</a></li>
		<li>W. Wu, H. Wu, <strong>M. Si</strong>, N. Conrad, Y. Zhao, and P. D. Ye, &ldquo;RTN and low frequency noise on ultra-scaled near-ballistic Ge nanowire nMOSFETs,&rdquo; in <strong><em>2016 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2016, pp. 978-979. <a href="./files/VLSI_Ge_Noise_2016.pdf">PDF</a></li>
		<li>H. Wu, W. Wu, <strong>M. Si</strong>, and P. D. Ye, &ldquo;First demonstration of Ge nanowire CMOS circuits: Lowest SS of 64 mV/dec, highest gmax of 1057 uS/um in Ge nFETs and highest maximum voltage gain of 54 V/V in Ge CMOS inverters,&rdquo; in <strong><em>2015 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2015, pp. 16-19. <a href="./files/IEDM_GeNWCMOS_2015.pdf">PDF</a></li>
		<li>J. Zhang, <strong>M. Si</strong>, X. B. Lou, W. Wu, R. G. Gordon, and P. D. Ye, &ldquo;InGaAs 3D MOSFETs with drastically different shapes formed by anisotropic wet etching,&rdquo; in <strong><em>2015 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2015, pp. 12-15. <a href="./files/IEDM_InGaAs_WetEtching_2015.pdf">PDF</a></li>

		<li><strong>M. Si</strong>, N. J. Conrad, S. Shin, J. Gu, J. Zhang, M. A. Alam, and P. D. Ye, &ldquo;Low-Frequency Noise and Random Telegraph Noise on Near-Ballistic III-V MOSFETs,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 62, no. 11, pp. 3508-3515, 2015. <a href="./files/TED_Noise_2015.pdf">PDF</a></li>
		<li>X. Li, L. Yang, <strong>M. Si</strong>, S. Li, M. Huang, P. D. Ye, and Y. Wu, &ldquo;Performance Potential and Limit of MoS<sub>2</sub> Transistors,&rdquo; <strong><em>Adv. Mater.</em></strong>, vol. 27, no. 9, pp. 1547-1552, 2015. <a href="./files/AM_MoS2_Noise_2015.pdf">PDF</a></li>
		<li>S. Shin, M. A. Wahab, M. Masuduzzaman, K. Maize, J. Gu, <strong>M. Si</strong>, A. Shakouri, P. D. Ye, and M. A. Alam, &ldquo;Direct observation of self-heating in III-V gate-all-around nanowire MOSFETs,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 62, no. 11, pp. 3516-3523, 2015. <a href="./files/TED_InGaAs_SelfHeating_2015.pdf">PDF</a></li>
		<li>J. Zhang, X. Lou, <strong>M. Si</strong>, H. Wu, J. Shao, M. J. Manfra, R. G. Gordon, and P. D. Ye, &ldquo;Inversion-mode GaAs wave-shaped field-effect transistor on GaAs (100) substrate,&rdquo; <strong><em>Appl. Phys. Lett.</em></strong>, vol. 106, no. 7, p. 73506, 2015. <a href="./files/APL_GaAs_WaveFET_2015.pdf">PDF</a></li>
		<li>H. Wu, <strong>M. Si</strong>, L. Dong, J. Gu, J. Zhang, and P. D. Ye, &ldquo;Germanium nMOSFETs with recessed channel and S/D: Contact, scalability, interface, and drain current exceeding 1 A/mm,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 62, no. 5, pp. 1419-1426, 2015. <a href="./files/TED_Ge_nFET_2015.pdf">PDF</a></li>
		<li>S. Ren, <strong>M. Si</strong>, K. Ni, X. Wan, J. Chen, S. Chang, X. Sun, E. X. Zhang, R. A. Reed, D. M. Fleetwood, P. D. Ye, S. Cui, and T. P. Ma, &ldquo;Total Ionizing Dose (TID) Effects in Extremely Scaled Ultra-Thin Channel Nanowire (NW) Gate-All-Around (GAA) InGaAs MOSFETs,&rdquo; <strong><em>IEEE Trans. Nucl. Sci.</em></strong>, vol. 62, no. 6, pp. 2888-2893, 2015. <a href="./files/TED_InGaAs_Radiation_2015.pdf">PDF</a></li>
		<li>H. Wu, W. Luo, H. Zhou, <strong>M. Si</strong>, J. Zhang, and P. D. Ye, &ldquo;First experimental demonstration of Ge 3D FinFET CMOS circuits,&rdquo; in <strong><em>2015 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2015, pp. T58-T59. <a href="./files/VLSI_GeFinFETCMOS_2015.pdf">PDF</a></li>

		<li>H. Wu, W. Luo, <strong>M. Si</strong>, J. Zhang, H. Zhou, and P. D. Ye, &ldquo;Deep sub-100 nm Ge CMOS devices on Si with the recessed S/D and channel,&rdquo; in <strong><em>2014 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2014, pp. 16-17. <a href="./files/IEDM_GeCMOS_2014.pdf">PDF</a></li>
		<li>N. Conrad, <strong>M. Si</strong>*, S. H. Shin, J. J. Gu, J. Zhang, M. A. Alam, and P. D. Ye*, &ldquo;Low-frequency noise and RTN on near-ballistic III-V GAA nanowire MOSFETs,&rdquo; in <strong><em>2014 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2014, pp. 502-505. <a href="./files/IEDM_InGaAs_Noise_2014.pdf">PDF</a></li> 

		<li>H. Liu, A. T. Neal, <strong>M. Si</strong>, Y. Du, and P. D. Ye, &ldquo;The effect of dielectric capping on few-layer phosphorene transistors: tuning the Schottky barrier heights,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 35, no. 7, pp. 795-797, 2014. <a href="./files/EDL_BP_SB_2013.pdf">PDF</a></li>
		<li>H. Wu, <strong>M. Si</strong>, L. Dong, J. Zhang, and P. D. Ye, &ldquo;Ge CMOS: Breakthroughs of nFETs (I<sub>max</sub>= 714 mA/mm, g<sub>max</sub>= 590 mS/mm) by recessed channel and S/D,&rdquo; in <strong><em>2014 IEEE Symposium on VLSI Technology (VLSI)</em></strong>, 2014, pp. 1-2. <a href="./files/VLSI_GenFET_2014.pdf">PDF</a></li> 
		<li>S. Shin, M. Masuduzzaman, J.J Gu, M. A. Wahab, N. Conrad, <strong>M. Si</strong>, P. D. Ye, M. Alam, &ldquo;Impact of Nanowire Variability on Performance and Reliability of Gate-all-around III-V MOSFETs,&rdquo; in <strong><em>2013 IEEE International Electron Devices Meeting (IEDM)</em></strong>, 2013, pp. 189-191. <a href="./files/IEDM2013_InGaAs_Reliability.pdf">PDF</a></li>
		<li><strong>M. Si</strong>, J. J. Gu, X. Wang, J. Shao, X. Li, M. J. Manfra, R. G. Gordon, and P. D. Ye, &ldquo;Effects of forming gas anneal on ultrathin InGaAs nanowire metal-oxide-semiconductor field-effect transistors,&rdquo; <strong><em>Appl. Phys. Lett.</em></strong>, vol. 102, no. 9, p. 93505, 2013. <a href="./files/APL_InGaAs_GAA_2013.pdf">PDF</a></li>
		<li>H. Liu, <strong>M. Si</strong>, S. Najmaei, A. T. Neal, Y. Du, P. M. Ajayan, J. Lou, and P. D. Ye, &ldquo;Statistical study of deep submicron dual-gated field-effect transistors on monolayer chemical vapor deposition molybdenum disulfide films,&rdquo; <strong><em>Nano Lett.</em></strong>, vol. 13, no. 6, pp. 2640-2646, 2013. <a href="./files/Nano_Lett_CVD_MoS2_2013.pdf">PDF</a></li>
		<li>H. Liu, <strong>M. Si</strong>, Y. Deng, A. T. Neal, Y. Du, S. Najmaei, P. M. Ajayan, J. Lou, and P. D. Ye, &ldquo;Switching mechanism in single-layer molybdenum disulfide transistors: an insight into current flow across Schottky barriers,&rdquo; <strong><em>ACS Nano</em></strong>, vol. 8, no. 1, pp. 1031-1038, 2013. <a href="./files/ACS_Nano_2D_Switching_Mechanism_2013.pdf">PDF</a></li>
		<li>N. Conrad, S. Shin, J. Gu, <strong>M. Si</strong>, H. Wu, M. Masuduzzaman, M. Alam, P. D. Ye, and others, &ldquo;Performance and Variability Studies of InGaAs Gate-all-Around Nanowire MOSFETs,&rdquo; <strong><em>IEEE Trans. Device Mater. Reliab.</em></strong>, vol. 13, no. 4, pp. 489-496, 2013. <a href="./files/TDMR InGaAs GAA varibility 2013.pdf">PDF</a></li>
		<li>Y. Du, H. Liu, A. T. Neal, <strong>M. Si</strong>, and P. D. Ye, &ldquo;Molecular Doping of Multilayer Field-Effect Transistors: Reduction in Sheet and Contact Resistances,&rdquo; <strong><em>IEEE Electron Device Lett.</em></strong>, vol. 34, no. 10, pp. 1328-1330, 2013. <a href="./files/EDL MoS2 Doping 2013.pdf">PDF</a></li>
		<li>Q. Cui, <strong>M. Si</strong>, R. A. Sporea, and X. Guo, &ldquo;Simple noise margin model for optimal design of unipolar thin-film transistor logic circuits,&rdquo; <strong><em>IEEE Trans. Electron Devices</em></strong>, vol. 60, no. 5, pp. 1782-1785, 2013. <a href="./files/TED Noise Margin 2013.pdf">PDF</a></li>
		</ol>

	</div>
		

</body>

</html>

</body>

</html>


