initSidebarItems({"enum":[["OTGHSULPIEN_A","USB OTG HSULPI clock enable"]],"struct":[["BKPSRAMEN_W","Write proxy for field `BKPSRAMEN`"],["CRCEN_W","Write proxy for field `CRCEN`"],["DMA1EN_W","Write proxy for field `DMA1EN`"],["DMA2EN_W","Write proxy for field `DMA2EN`"],["ETHMACEN_W","Write proxy for field `ETHMACEN`"],["ETHMACPTPEN_W","Write proxy for field `ETHMACPTPEN`"],["ETHMACRXEN_W","Write proxy for field `ETHMACRXEN`"],["ETHMACTXEN_W","Write proxy for field `ETHMACTXEN`"],["GPIOAEN_W","Write proxy for field `GPIOAEN`"],["GPIOBEN_W","Write proxy for field `GPIOBEN`"],["GPIOCEN_W","Write proxy for field `GPIOCEN`"],["GPIODEN_W","Write proxy for field `GPIODEN`"],["GPIOEEN_W","Write proxy for field `GPIOEEN`"],["GPIOFEN_W","Write proxy for field `GPIOFEN`"],["GPIOGEN_W","Write proxy for field `GPIOGEN`"],["GPIOHEN_W","Write proxy for field `GPIOHEN`"],["GPIOIEN_W","Write proxy for field `GPIOIEN`"],["OTGHSEN_W","Write proxy for field `OTGHSEN`"],["OTGHSULPIEN_W","Write proxy for field `OTGHSULPIEN`"]],"type":[["BKPSRAMEN_A","Backup SRAM interface clock enable"],["BKPSRAMEN_R","Reader of field `BKPSRAMEN`"],["CRCEN_A","CRC clock enable"],["CRCEN_R","Reader of field `CRCEN`"],["DMA1EN_A","DMA1 clock enable"],["DMA1EN_R","Reader of field `DMA1EN`"],["DMA2EN_A","DMA2 clock enable"],["DMA2EN_R","Reader of field `DMA2EN`"],["ETHMACEN_A","Ethernet MAC clock enable"],["ETHMACEN_R","Reader of field `ETHMACEN`"],["ETHMACPTPEN_A","Ethernet PTP clock enable"],["ETHMACPTPEN_R","Reader of field `ETHMACPTPEN`"],["ETHMACRXEN_A","Ethernet Reception clock enable"],["ETHMACRXEN_R","Reader of field `ETHMACRXEN`"],["ETHMACTXEN_A","Ethernet Transmission clock enable"],["ETHMACTXEN_R","Reader of field `ETHMACTXEN`"],["GPIOAEN_A","IO port A clock enable"],["GPIOAEN_R","Reader of field `GPIOAEN`"],["GPIOBEN_A","IO port B clock enable"],["GPIOBEN_R","Reader of field `GPIOBEN`"],["GPIOCEN_A","IO port C clock enable"],["GPIOCEN_R","Reader of field `GPIOCEN`"],["GPIODEN_A","IO port D clock enable"],["GPIODEN_R","Reader of field `GPIODEN`"],["GPIOEEN_A","IO port E clock enable"],["GPIOEEN_R","Reader of field `GPIOEEN`"],["GPIOFEN_A","IO port F clock enable"],["GPIOFEN_R","Reader of field `GPIOFEN`"],["GPIOGEN_A","IO port G clock enable"],["GPIOGEN_R","Reader of field `GPIOGEN`"],["GPIOHEN_A","IO port H clock enable"],["GPIOHEN_R","Reader of field `GPIOHEN`"],["GPIOIEN_A","IO port I clock enable"],["GPIOIEN_R","Reader of field `GPIOIEN`"],["OTGHSEN_A","USB OTG HS clock enable"],["OTGHSEN_R","Reader of field `OTGHSEN`"],["OTGHSULPIEN_R","Reader of field `OTGHSULPIEN`"],["R","Reader of register AHB1ENR"],["W","Writer for register AHB1ENR"]]});