{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475276607175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475276607177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 19:03:26 2016 " "Processing started: Fri Sep 30 19:03:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475276607177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1475276607177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off AdderSubtractor -c AdderSubtractor " "Command: quartus_drc --read_settings_files=off --write_settings_files=off AdderSubtractor -c AdderSubtractor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1475276607178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AdderSubtractor.sdc " "Synopsys Design Constraints File file not found: 'AdderSubtractor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1475276609030 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1475276609030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Design Assistant" 0 -1 1475276609030 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Design Assistant" 0 -1 1475276609031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1475276609032 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1475276609032 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " b_xor\[2\] " "Node  \"b_xor\[2\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f1\|cout~0 " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f1\|cout~0\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f0\|s~0 " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f0\|s~0\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f1\|s " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f1\|s\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f3\|s~0 " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f3\|s~0\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f2\|s " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f2\|s\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " b_xor\[3\] " "Node  \"b_xor\[3\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f3\|s " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f3\|s\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[1\]~1 " "Node  \"hex27seg:h2\|display\[1\]~1\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[0\]~0 " "Node  \"hex27seg:h2\|display\[0\]~0\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h0\|display\[1\]~1 " "Node  \"hex27seg:h0\|display\[1\]~1\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[7\] " "Node  \"SW\[7\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[5\] " "Node  \"SW\[5\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[2\]~2 " "Node  \"hex27seg:h2\|display\[2\]~2\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[1\] " "Node  \"SW\[1\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[5\]~5 " "Node  \"hex27seg:h2\|display\[5\]~5\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h0\|display\[4\]~4 " "Node  \"hex27seg:h0\|display\[4\]~4\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " FourBitFullAdder:fulladder\|FullAdder:f3\|cout~0 " "Node  \"FourBitFullAdder:fulladder\|FullAdder:f3\|cout~0\"" {  } { { "FullAdder.v" "" { Text "H:/projects/p0/Adder-ParasJain/FullAdder.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[6\] " "Node  \"SW\[6\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h0\|display\[6\]~6 " "Node  \"hex27seg:h0\|display\[6\]~6\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[3\] " "Node  \"SW\[3\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[0\] " "Node  \"SW\[0\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h0\|display\[2\]~2 " "Node  \"hex27seg:h0\|display\[2\]~2\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[3\]~3 " "Node  \"hex27seg:h2\|display\[3\]~3\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[6\]~6 " "Node  \"hex27seg:h2\|display\[6\]~6\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[2\] " "Node  \"SW\[2\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " SW\[4\] " "Node  \"SW\[4\]\"" {  } { { "AdderSubtractor.v" "" { Text "H:/projects/p0/Adder-ParasJain/AdderSubtractor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h2\|display\[4\]~4 " "Node  \"hex27seg:h2\|display\[4\]~4\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h0\|display\[0\]~0 " "Node  \"hex27seg:h0\|display\[0\]~0\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_NODES_INFO" " hex27seg:h0\|display\[5\]~5 " "Node  \"hex27seg:h0\|display\[5\]~5\"" {  } { { "hex27seg.v" "" { Text "H:/projects/p0/Adder-ParasJain/hex27seg.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "H:/projects/p0/Adder-ParasJain/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475276609060 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1475276609060 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1475276609060 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1475276609071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475276609668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 19:03:29 2016 " "Processing ended: Fri Sep 30 19:03:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475276609668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475276609668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475276609668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1475276609668 ""}
