{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:57:03 2017 " "Info: Processing started: Tue Mar 28 20:57:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_lcy -c vga_lcy --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_lcy -c vga_lcy --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 register vga_driver3:d3\|vcnt\[13\] register vga_driver3:d3\|vcnt\[12\] 19.303 ns " "Info: Slack time is 19.303 ns for clock \"pll:p1\|altpll:altpll_component\|_clk0\" between source register \"vga_driver3:d3\|vcnt\[13\]\" and destination register \"vga_driver3:d3\|vcnt\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "175.53 MHz 5.697 ns " "Info: Fmax is 175.53 MHz (period= 5.697 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.786 ns + Largest register register " "Info: + Largest register to register requirement is 24.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.617 ns " "Info: + Latch edge is 22.617 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:p1\|altpll:altpll_component\|_clk0 25.000 ns -2.383 ns  50 " "Info: Clock period of Destination clock \"pll:p1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.383 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.383 ns " "Info: - Launch edge is -2.383 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:p1\|altpll:altpll_component\|_clk0 25.000 ns -2.383 ns  50 " "Info: Clock period of Source clock \"pll:p1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.383 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:p1\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'pll:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns vga_driver3:d3\|vcnt\[12\] 3 REG LCFF_X23_Y22_N25 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X23_Y22_N25; Fanout = 3; REG Node = 'vga_driver3:d3\|vcnt\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[12] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 source 2.657 ns - Longest register " "Info: - Longest clock path from clock \"pll:p1\|altpll:altpll_component\|_clk0\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:p1\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'pll:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns vga_driver3:d3\|vcnt\[13\] 3 REG LCFF_X23_Y22_N27 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X23_Y22_N27; Fanout = 3; REG Node = 'vga_driver3:d3\|vcnt\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[13] } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[13] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[12] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[13] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[12] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[13] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.483 ns - Longest register register " "Info: - Longest register to register delay is 5.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_driver3:d3\|vcnt\[13\] 1 REG LCFF_X23_Y22_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N27; Fanout = 3; REG Node = 'vga_driver3:d3\|vcnt\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_driver3:d3|vcnt[13] } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.398 ns) 1.138 ns vga_driver3:d3\|vflag~4 2 COMB LCCOMB_X24_Y22_N16 1 " "Info: 2: + IC(0.740 ns) + CELL(0.398 ns) = 1.138 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 1; COMB Node = 'vga_driver3:d3\|vflag~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { vga_driver3:d3|vcnt[13] vga_driver3:d3|vflag~4 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.275 ns) 2.347 ns vga_driver3:d3\|vflag~8 3 COMB LCCOMB_X22_Y21_N16 2 " "Info: 3: + IC(0.934 ns) + CELL(0.275 ns) = 2.347 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 2; COMB Node = 'vga_driver3:d3\|vflag~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { vga_driver3:d3|vflag~4 vga_driver3:d3|vflag~8 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 2.885 ns vga_driver3:d3\|vflag~9 4 COMB LCCOMB_X22_Y21_N26 1 " "Info: 4: + IC(0.263 ns) + CELL(0.275 ns) = 2.885 ns; Loc. = LCCOMB_X22_Y21_N26; Fanout = 1; COMB Node = 'vga_driver3:d3\|vflag~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { vga_driver3:d3|vflag~8 vga_driver3:d3|vflag~9 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 3.566 ns vga_driver3:d3\|vflag~10 5 COMB LCCOMB_X22_Y21_N12 3 " "Info: 5: + IC(0.261 ns) + CELL(0.420 ns) = 3.566 ns; Loc. = LCCOMB_X22_Y21_N12; Fanout = 3; COMB Node = 'vga_driver3:d3\|vflag~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { vga_driver3:d3|vflag~9 vga_driver3:d3|vflag~10 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.413 ns) 4.261 ns vga_driver3:d3\|LessThan7~2 6 COMB LCCOMB_X22_Y21_N6 34 " "Info: 6: + IC(0.282 ns) + CELL(0.413 ns) = 4.261 ns; Loc. = LCCOMB_X22_Y21_N6; Fanout = 34; COMB Node = 'vga_driver3:d3\|LessThan7~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { vga_driver3:d3|vflag~10 vga_driver3:d3|LessThan7~2 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.510 ns) 5.483 ns vga_driver3:d3\|vcnt\[12\] 7 REG LCFF_X23_Y22_N25 3 " "Info: 7: + IC(0.712 ns) + CELL(0.510 ns) = 5.483 ns; Loc. = LCFF_X23_Y22_N25; Fanout = 3; REG Node = 'vga_driver3:d3\|vcnt\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { vga_driver3:d3|LessThan7~2 vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.291 ns ( 41.78 % ) " "Info: Total cell delay = 2.291 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.192 ns ( 58.22 % ) " "Info: Total interconnect delay = 3.192 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { vga_driver3:d3|vcnt[13] vga_driver3:d3|vflag~4 vga_driver3:d3|vflag~8 vga_driver3:d3|vflag~9 vga_driver3:d3|vflag~10 vga_driver3:d3|LessThan7~2 vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { vga_driver3:d3|vcnt[13] {} vga_driver3:d3|vflag~4 {} vga_driver3:d3|vflag~8 {} vga_driver3:d3|vflag~9 {} vga_driver3:d3|vflag~10 {} vga_driver3:d3|LessThan7~2 {} vga_driver3:d3|vcnt[12] {} } { 0.000ns 0.740ns 0.934ns 0.263ns 0.261ns 0.282ns 0.712ns } { 0.000ns 0.398ns 0.275ns 0.275ns 0.420ns 0.413ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[12] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|vcnt[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|vcnt[13] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { vga_driver3:d3|vcnt[13] vga_driver3:d3|vflag~4 vga_driver3:d3|vflag~8 vga_driver3:d3|vflag~9 vga_driver3:d3|vflag~10 vga_driver3:d3|LessThan7~2 vga_driver3:d3|vcnt[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { vga_driver3:d3|vcnt[13] {} vga_driver3:d3|vflag~4 {} vga_driver3:d3|vflag~8 {} vga_driver3:d3|vflag~9 {} vga_driver3:d3|vflag~10 {} vga_driver3:d3|LessThan7~2 {} vga_driver3:d3|vcnt[12] {} } { 0.000ns 0.740ns 0.934ns 0.263ns 0.261ns 0.282ns 0.712ns } { 0.000ns 0.398ns 0.275ns 0.275ns 0.420ns 0.413ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 register vga_driver3:d3\|hflag register vga_driver3:d3\|hflag 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:p1\|altpll:altpll_component\|_clk0\" between source register \"vga_driver3:d3\|hflag\" and destination register \"vga_driver3:d3\|hflag\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_driver3:d3\|hflag 1 REG LCFF_X28_Y25_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N25; Fanout = 2; REG Node = 'vga_driver3:d3\|hflag'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_driver3:d3|hflag } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_driver3:d3\|hflag~14 2 COMB LCCOMB_X28_Y25_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y25_N24; Fanout = 1; COMB Node = 'vga_driver3:d3\|hflag~14'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_driver3:d3|hflag vga_driver3:d3|hflag~14 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_driver3:d3\|hflag 3 REG LCFF_X28_Y25_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y25_N25; Fanout = 2; REG Node = 'vga_driver3:d3\|hflag'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_driver3:d3|hflag~14 vga_driver3:d3|hflag } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_driver3:d3|hflag vga_driver3:d3|hflag~14 vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_driver3:d3|hflag {} vga_driver3:d3|hflag~14 {} vga_driver3:d3|hflag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.383 ns " "Info: + Latch edge is -2.383 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:p1\|altpll:altpll_component\|_clk0 25.000 ns -2.383 ns  50 " "Info: Clock period of Destination clock \"pll:p1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.383 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.383 ns " "Info: - Launch edge is -2.383 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:p1\|altpll:altpll_component\|_clk0 25.000 ns -2.383 ns  50 " "Info: Clock period of Source clock \"pll:p1\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.383 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 destination 2.647 ns + Longest register " "Info: + Longest clock path from clock \"pll:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:p1\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'pll:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga_driver3:d3\|hflag 3 REG LCFF_X28_Y25_N25 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X28_Y25_N25; Fanout = 2; REG Node = 'vga_driver3:d3\|hflag'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 source 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:p1\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:p1\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'pll:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns vga_driver3:d3\|hflag 3 REG LCFF_X28_Y25_N25 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X28_Y25_N25; Fanout = 2; REG Node = 'vga_driver3:d3\|hflag'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_driver3:d3|hflag vga_driver3:d3|hflag~14 vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_driver3:d3|hflag {} vga_driver3:d3|hflag~14 {} vga_driver3:d3|hflag {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|hflag } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|hflag {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk b\[1\] vga_driver3:d3\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_bl81:auto_generated\|q_a\[4\] 9.143 ns memory " "Info: tco from clock \"clk\" to destination pin \"b\[1\]\" through memory \"vga_driver3:d3\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_bl81:auto_generated\|q_a\[4\]\" is 9.143 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:p1\|altpll:altpll_component\|_clk0 -2.383 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:p1\|altpll:altpll_component\|_clk0\" is -2.383 ns" {  } { { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga.v" 3 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:p1\|altpll:altpll_component\|_clk0 source 2.677 ns + Longest memory " "Info: + Longest clock path from clock \"pll:p1\|altpll:altpll_component\|_clk0\" to source memory is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:p1\|altpll:altpll_component\|_clk0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 82 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 82; COMB Node = 'pll:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.635 ns) 2.677 ns vga_driver3:d3\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_bl81:auto_generated\|q_a\[4\] 3 MEM M4K_X26_Y25 1 " "Info: 3: + IC(0.951 ns) + CELL(0.635 ns) = 2.677 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'vga_driver3:d3\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_bl81:auto_generated\|q_a\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_bl81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/db/altsyncram_bl81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.72 % ) " "Info: Total cell delay = 0.635 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 76.28 % ) " "Info: Total interconnect delay = 2.042 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bl81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/db/altsyncram_bl81.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.640 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns vga_driver3:d3\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_bl81:auto_generated\|q_a\[4\] 1 MEM M4K_X26_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y25; Fanout = 1; MEM Node = 'vga_driver3:d3\|rom:rom\|altsyncram:altsyncram_component\|altsyncram_bl81:auto_generated\|q_a\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_bl81.tdf" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/db/altsyncram_bl81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.438 ns) 1.204 ns vga_driver3:d3\|Mux0~0 2 COMB LCCOMB_X27_Y25_N16 1 " "Info: 2: + IC(0.678 ns) + CELL(0.438 ns) = 1.204 ns; Loc. = LCCOMB_X27_Y25_N16; Fanout = 1; COMB Node = 'vga_driver3:d3\|Mux0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] vga_driver3:d3|Mux0~0 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 1.908 ns vga_driver3:d3\|Mux0~1 3 COMB LCCOMB_X27_Y25_N10 1 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 1.908 ns; Loc. = LCCOMB_X27_Y25_N10; Fanout = 1; COMB Node = 'vga_driver3:d3\|Mux0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { vga_driver3:d3|Mux0~0 vga_driver3:d3|Mux0~1 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 2.606 ns vga_driver3:d3\|en\[5\]~9 4 COMB LCCOMB_X27_Y25_N2 1 " "Info: 4: + IC(0.260 ns) + CELL(0.438 ns) = 2.606 ns; Loc. = LCCOMB_X27_Y25_N2; Fanout = 1; COMB Node = 'vga_driver3:d3\|en\[5\]~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { vga_driver3:d3|Mux0~1 vga_driver3:d3|en[5]~9 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 3.247 ns vga_driver3:d3\|en\[5\]~10 5 COMB LCCOMB_X27_Y25_N4 8 " "Info: 5: + IC(0.248 ns) + CELL(0.393 ns) = 3.247 ns; Loc. = LCCOMB_X27_Y25_N4; Fanout = 8; COMB Node = 'vga_driver3:d3\|en\[5\]~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { vga_driver3:d3|en[5]~9 vga_driver3:d3|en[5]~10 } "NODE_NAME" } } { "vga_driver3.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga_driver3.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.837 ns) + CELL(2.556 ns) 8.640 ns b\[1\] 6 PIN PIN_K3 0 " "Info: 6: + IC(2.837 ns) + CELL(2.556 ns) = 8.640 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'b\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.393 ns" { vga_driver3:d3|en[5]~10 b[1] } "NODE_NAME" } } { "vga.v" "" { Text "D:/ZXOPEN2017/DE2/class/vga3/vga.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.351 ns ( 50.36 % ) " "Info: Total cell delay = 4.351 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 49.64 % ) " "Info: Total interconnect delay = 4.289 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.640 ns" { vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] vga_driver3:d3|Mux0~0 vga_driver3:d3|Mux0~1 vga_driver3:d3|en[5]~9 vga_driver3:d3|en[5]~10 b[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.640 ns" { vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] {} vga_driver3:d3|Mux0~0 {} vga_driver3:d3|Mux0~1 {} vga_driver3:d3|en[5]~9 {} vga_driver3:d3|en[5]~10 {} b[1] {} } { 0.000ns 0.678ns 0.266ns 0.260ns 0.248ns 2.837ns } { 0.088ns 0.438ns 0.438ns 0.438ns 0.393ns 2.556ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { pll:p1|altpll:altpll_component|_clk0 pll:p1|altpll:altpll_component|_clk0~clkctrl vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { pll:p1|altpll:altpll_component|_clk0 {} pll:p1|altpll:altpll_component|_clk0~clkctrl {} vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.635ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.640 ns" { vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] vga_driver3:d3|Mux0~0 vga_driver3:d3|Mux0~1 vga_driver3:d3|en[5]~9 vga_driver3:d3|en[5]~10 b[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.640 ns" { vga_driver3:d3|rom:rom|altsyncram:altsyncram_component|altsyncram_bl81:auto_generated|q_a[4] {} vga_driver3:d3|Mux0~0 {} vga_driver3:d3|Mux0~1 {} vga_driver3:d3|en[5]~9 {} vga_driver3:d3|en[5]~10 {} b[1] {} } { 0.000ns 0.678ns 0.266ns 0.260ns 0.248ns 2.837ns } { 0.088ns 0.438ns 0.438ns 0.438ns 0.393ns 2.556ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:57:04 2017 " "Info: Processing ended: Tue Mar 28 20:57:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
