<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test
rc: 255 (means success: 0)
tags: 22.7 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-22
top_module: 
type: preprocessing
mode: preprocessing
files: <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html" target="file-frame">tests/chapter-22/22.7--timescale-module.sv</a>
defines: 
time_elapsed: 0.269s
ram usage: 26640 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprca2hgx0/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-22 <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html" target="file-frame">tests/chapter-22/22.7--timescale-module.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html#l-8" target="file-frame">tests/chapter-22/22.7--timescale-module.sv:8</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html#l-8" target="file-frame">tests/chapter-22/22.7--timescale-module.sv:8</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: builtin of type 600 (package) @ 0 : ?
Object: work_test of type 32 (module) @ 8 : <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html" target="file-frame">tests/chapter-22/22.7--timescale-module.sv</a>
Object:  of type 24 (initial) @ 0 : ?
Object: work_test of type 4 (begin) @ 11 : <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html" target="file-frame">tests/chapter-22/22.7--timescale-module.sv</a>
Object:  of type 11 (delay_control) @ 12 : <a href="../../../tests/chapter-22/22.7--timescale-module.sv.html" target="file-frame">tests/chapter-22/22.7--timescale-module.sv</a>
%Error: Verilator internal fault, sorry. Suggest trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>