// Seed: 1969015818
module module_0 (
    output tri0 id_0,
    output wire id_1
);
  id_3(
      .id_0(1),
      .id_1(1 === 1),
      .id_2(id_0 ? 1 : id_0),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_0),
      .id_9(1'd0)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    inout wand id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    output wire id_8,
    output wor id_9
);
  wire id_11;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
