Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 957055026ca041e797a8c31c0dc920f6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FPGA_behav xil_defaultlib.tb_FPGA xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'VGA_R' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_FPGA.sv:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'VGA_G' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_FPGA.sv:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'VGA_B' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_FPGA.sv:36]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'counter' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'y' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'y' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'y' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'y' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/top_module2.sv:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'x' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv:47]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 10 for port 'y' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'write_address' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'read_address' [/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/vga_core.sv:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
