#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7ffec7f94050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ffec7f89640 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7ffec7f901a0 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_hw_*.mem";
P_0x7ffec7f901e0 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/hw_*_instructions.mem";
v0x7ffec7fc2a50_0 .net "active", 0 0, v0x7ffec7fb8f10_0;  1 drivers
v0x7ffec7fc2b10_0 .var "clk", 0 0;
v0x7ffec7fc2be0_0 .var "clock_enable", 0 0;
v0x7ffec7fc2c70_0 .net "data_address", 31 0, L_0x7ffec7fd3f50;  1 drivers
v0x7ffec7fc2d00_0 .net "data_read", 0 0, v0x7ffec7fb9340_0;  1 drivers
v0x7ffec7fc2e10_0 .net "data_readdata", 31 0, L_0x7ffec7fc9600;  1 drivers
v0x7ffec7fc2ea0_0 .net "data_write", 0 0, v0x7ffec7fb9490_0;  1 drivers
v0x7ffec7fc2f70_0 .net "data_writedata", 31 0, v0x7ffec7fb9520_0;  1 drivers
v0x7ffec7fc3040_0 .net "instr_address", 31 0, v0x7ffec7fb9890_0;  1 drivers
v0x7ffec7fc3150_0 .net "instr_readdata", 31 0, L_0x7ffec7fc58e0;  1 drivers
v0x7ffec7fc3220_0 .net "register_v0", 31 0, L_0x7ffec7fd21c0;  1 drivers
v0x7ffec7fc32b0_0 .var "reset", 0 0;
S_0x7ffec7f6a520 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7ffec7f89640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7ffec7f267e0 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7ffec7f28f90 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7ffec7f2b450 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7ffec7f2baf0 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7ffec7fcbad0 .functor OR 1, L_0x7ffec7fcb660, L_0x7ffec7fcb930, C4<0>, C4<0>;
L_0x7ffec7fcc070 .functor AND 1, L_0x7ffec7fcbe50, L_0x7ffec7fcbef0, C4<1>, C4<1>;
L_0x7ffec7fccf10 .functor OR 1, L_0x7ffec7fccd30, L_0x7ffec7fccac0, C4<0>, C4<0>;
L_0x7ffec7fcd000 .functor AND 1, L_0x7ffec7fcc940, L_0x7ffec7fccf10, C4<1>, C4<1>;
L_0x7ffec7fccdd0 .functor OR 1, L_0x7ffec7fcd000, L_0x7ffec7fcd0f0, C4<0>, C4<0>;
L_0x7ffec7fcd740 .functor AND 1, L_0x7ffec7fcd580, L_0x7ffec7fcd8f0, C4<1>, C4<1>;
L_0x7ffec7fcdbf0 .functor AND 1, L_0x7ffec7fcd740, L_0x7ffec7fcdb50, C4<1>, C4<1>;
L_0x7ffec7fcd9d0 .functor AND 1, L_0x7ffec7fcdbf0, L_0x7ffec7fcdce0, C4<1>, C4<1>;
L_0x7ffec7fcb250 .functor AND 1, L_0x7ffec7fcd9d0, L_0x7ffec7fcdf50, C4<1>, C4<1>;
L_0x7ffec7fcddc0 .functor AND 1, L_0x7ffec7fcb250, L_0x7ffec7fce180, C4<1>, C4<1>;
L_0x7ffec7fce460 .functor AND 1, L_0x7ffec7fcddc0, L_0x7ffec7fce3c0, C4<1>, C4<1>;
L_0x7ffec7fce220 .functor AND 1, L_0x7ffec7fce460, L_0x7ffec7fce5b0, C4<1>, C4<1>;
L_0x7ffec7fce880 .functor OR 1, L_0x7ffec7fce220, L_0x7ffec7fce310, C4<0>, C4<0>;
L_0x7ffec7fce650 .functor OR 1, L_0x7ffec7fce880, L_0x7ffec7fce9e0, C4<0>, C4<0>;
L_0x7ffec7fcec80 .functor OR 1, L_0x7ffec7fce650, L_0x7ffec7fce740, C4<0>, C4<0>;
L_0x7ffec7fcee90 .functor OR 1, L_0x7ffec7fcea80, L_0x7ffec7fceba0, C4<0>, C4<0>;
L_0x7ffec7fcefa0 .functor AND 1, L_0x7ffec7fcedf0, L_0x7ffec7fcee90, C4<1>, C4<1>;
L_0x7ffec7fcf370 .functor OR 1, L_0x7ffec7fcec80, L_0x7ffec7fcefa0, C4<0>, C4<0>;
L_0x7ffec7fcf840 .functor AND 1, L_0x7ffec7fcf160, L_0x7ffec7fc7010, C4<1>, C4<1>;
L_0x7ffec7fcfa30 .functor AND 1, L_0x7ffec7fcf840, L_0x7ffec7fcf990, C4<1>, C4<1>;
L_0x7ffec7fcfd00 .functor OR 1, L_0x7ffec7fcffe0, L_0x7ffec7fcfc20, C4<0>, C4<0>;
L_0x7ffec7fccbe0 .functor OR 1, L_0x7ffec7fcfd00, L_0x7ffec7fcf8f0, C4<0>, C4<0>;
L_0x7ffec7fd01a0 .functor OR 1, L_0x7ffec7fccbe0, L_0x7ffec7fd00c0, C4<0>, C4<0>;
L_0x7ffec7fd05a0 .functor OR 1, L_0x7ffec7fd01a0, L_0x7ffec7fd0290, C4<0>, C4<0>;
L_0x7ffec7fd0770 .functor OR 1, L_0x7ffec7fd05a0, L_0x7ffec7fd0690, C4<0>, C4<0>;
L_0x7ffec7fd08a0 .functor OR 1, L_0x7ffec7fd0770, L_0x7ffec7fd07e0, C4<0>, C4<0>;
L_0x7ffec7fd0a70 .functor OR 1, L_0x7ffec7fd08a0, L_0x7ffec7fd0990, C4<0>, C4<0>;
L_0x7ffec7fd0c80 .functor OR 1, L_0x7ffec7fd0a70, L_0x7ffec7fd0b70, C4<0>, C4<0>;
L_0x7ffec7fd0e70 .functor OR 1, L_0x7ffec7fd0c80, L_0x7ffec7fd0d70, C4<0>, C4<0>;
L_0x7ffec7fd10a0 .functor OR 1, L_0x7ffec7fd0e70, L_0x7ffec7fd0f80, C4<0>, C4<0>;
L_0x7ffec7fd1290 .functor OR 1, L_0x7ffec7fd10a0, L_0x7ffec7fd11b0, C4<0>, C4<0>;
L_0x7ffec7fd1470 .functor OR 1, L_0x7ffec7fd1290, L_0x7ffec7fd1390, C4<0>, C4<0>;
L_0x7ffec7fd1ac0 .functor OR 1, L_0x7ffec7fd18e0, L_0x7ffec7fd19c0, C4<0>, C4<0>;
L_0x7ffec7fd1fd0 .functor OR 1, L_0x7ffec7fd1ac0, L_0x7ffec7fd17a0, C4<0>, C4<0>;
v0x7ffec7fba180_2 .array/port v0x7ffec7fba180, 2;
L_0x7ffec7fd21c0 .functor BUFZ 32, v0x7ffec7fba180_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffec7fb16d0_0 .var "ALU_code", 3 0;
v0x7ffec7fb17a0_0 .net "HI", 31 0, L_0x7ffec7fd2d60;  1 drivers
v0x7ffec7fb1830_0 .var/s "HI_reg", 31 0;
v0x7ffec7fb18c0_0 .net "I_type", 0 0, L_0x7ffec7fcc1c0;  1 drivers
v0x7ffec7fb1950_0 .net "J_type", 0 0, L_0x7ffec7fcbca0;  1 drivers
v0x7ffec7fb1a30_0 .net "LO", 31 0, L_0x7ffec7fc4740;  1 drivers
v0x7ffec7fb1ad0_0 .var/s "LO_reg", 31 0;
v0x7ffec7fb1b70_0 .net "MSB", 0 0, L_0x7ffec7fd2a00;  1 drivers
v0x7ffec7fb1c10_0 .net "OP", 5 0, L_0x7ffec7fcaa80;  1 drivers
v0x7ffec7fb1d50_0 .net "OP_tail", 2 0, L_0x7ffec7fcaf80;  1 drivers
v0x7ffec7fb1de0_0 .var "PC_next", 31 0;
v0x7ffec7fb1e70_0 .net "PC_upper", 3 0, L_0x7ffec7fcb2d0;  1 drivers
v0x7ffec7fb1f10_0 .net "R_type", 0 0, L_0x7ffec7fcb7a0;  1 drivers
v0x7ffec7fb1fb0_0 .net *"_ivl_1", 7 0, L_0x7ffec7fca3d0;  1 drivers
L_0x7ffec7d74568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2060_0 .net *"_ivl_101", 0 0, L_0x7ffec7d74568;  1 drivers
L_0x7ffec7d745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2110_0 .net/2u *"_ivl_102", 5 0, L_0x7ffec7d745b0;  1 drivers
v0x7ffec7fb21c0_0 .net *"_ivl_104", 0 0, L_0x7ffec7fcc820;  1 drivers
v0x7ffec7fb2360_0 .net *"_ivl_107", 4 0, L_0x7ffec7fcc710;  1 drivers
v0x7ffec7fb2410_0 .net *"_ivl_108", 5 0, L_0x7ffec7fcca20;  1 drivers
L_0x7ffec7d745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb24c0_0 .net *"_ivl_111", 0 0, L_0x7ffec7d745f8;  1 drivers
L_0x7ffec7d74640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2570_0 .net/2u *"_ivl_112", 5 0, L_0x7ffec7d74640;  1 drivers
v0x7ffec7fb2620_0 .net *"_ivl_114", 0 0, L_0x7ffec7fcc940;  1 drivers
L_0x7ffec7d74688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb26c0_0 .net/2u *"_ivl_116", 5 0, L_0x7ffec7d74688;  1 drivers
v0x7ffec7fb2770_0 .net *"_ivl_118", 0 0, L_0x7ffec7fccd30;  1 drivers
L_0x7ffec7d746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2810_0 .net/2u *"_ivl_120", 5 0, L_0x7ffec7d746d0;  1 drivers
v0x7ffec7fb28c0_0 .net *"_ivl_122", 0 0, L_0x7ffec7fccac0;  1 drivers
v0x7ffec7fb2960_0 .net *"_ivl_125", 0 0, L_0x7ffec7fccf10;  1 drivers
v0x7ffec7fb2a00_0 .net *"_ivl_127", 0 0, L_0x7ffec7fcd000;  1 drivers
L_0x7ffec7d74718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2aa0_0 .net/2u *"_ivl_128", 5 0, L_0x7ffec7d74718;  1 drivers
v0x7ffec7fb2b50_0 .net *"_ivl_130", 0 0, L_0x7ffec7fcd0f0;  1 drivers
v0x7ffec7fb2bf0_0 .net *"_ivl_133", 0 0, L_0x7ffec7fccdd0;  1 drivers
L_0x7ffec7d74760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2c90_0 .net/2u *"_ivl_134", 5 0, L_0x7ffec7d74760;  1 drivers
v0x7ffec7fb2d40_0 .net *"_ivl_137", 4 0, L_0x7ffec7fcd320;  1 drivers
v0x7ffec7fb2270_0 .net *"_ivl_138", 5 0, L_0x7ffec7fcd3c0;  1 drivers
L_0x7ffec7d747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2fd0_0 .net *"_ivl_141", 0 0, L_0x7ffec7d747a8;  1 drivers
v0x7ffec7fb3060_0 .net *"_ivl_142", 5 0, L_0x7ffec7fcd210;  1 drivers
L_0x7ffec7d747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3100_0 .net/2u *"_ivl_146", 5 0, L_0x7ffec7d747f0;  1 drivers
v0x7ffec7fb31b0_0 .net *"_ivl_148", 0 0, L_0x7ffec7fcd580;  1 drivers
v0x7ffec7fb3250_0 .net *"_ivl_15", 2 0, L_0x7ffec7fcac80;  1 drivers
L_0x7ffec7d74838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3300_0 .net/2u *"_ivl_150", 5 0, L_0x7ffec7d74838;  1 drivers
v0x7ffec7fb33b0_0 .net *"_ivl_152", 0 0, L_0x7ffec7fcd8f0;  1 drivers
v0x7ffec7fb3450_0 .net *"_ivl_155", 0 0, L_0x7ffec7fcd740;  1 drivers
L_0x7ffec7d74880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb34f0_0 .net/2u *"_ivl_156", 5 0, L_0x7ffec7d74880;  1 drivers
v0x7ffec7fb35a0_0 .net *"_ivl_158", 0 0, L_0x7ffec7fcdb50;  1 drivers
L_0x7ffec7d74178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3640_0 .net/2u *"_ivl_16", 2 0, L_0x7ffec7d74178;  1 drivers
v0x7ffec7fb36f0_0 .net *"_ivl_161", 0 0, L_0x7ffec7fcdbf0;  1 drivers
L_0x7ffec7d748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3790_0 .net/2u *"_ivl_162", 5 0, L_0x7ffec7d748c8;  1 drivers
v0x7ffec7fb3840_0 .net *"_ivl_164", 0 0, L_0x7ffec7fcdce0;  1 drivers
v0x7ffec7fb38e0_0 .net *"_ivl_167", 0 0, L_0x7ffec7fcd9d0;  1 drivers
L_0x7ffec7d74910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3980_0 .net/2u *"_ivl_168", 5 0, L_0x7ffec7d74910;  1 drivers
v0x7ffec7fb3a30_0 .net *"_ivl_170", 0 0, L_0x7ffec7fcdf50;  1 drivers
v0x7ffec7fb3ad0_0 .net *"_ivl_173", 0 0, L_0x7ffec7fcb250;  1 drivers
L_0x7ffec7d74958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3b70_0 .net/2u *"_ivl_174", 5 0, L_0x7ffec7d74958;  1 drivers
v0x7ffec7fb3c20_0 .net *"_ivl_176", 0 0, L_0x7ffec7fce180;  1 drivers
v0x7ffec7fb3cc0_0 .net *"_ivl_179", 0 0, L_0x7ffec7fcddc0;  1 drivers
v0x7ffec7fb3d60_0 .net *"_ivl_18", 0 0, L_0x7ffec7fcad60;  1 drivers
L_0x7ffec7d749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3e00_0 .net/2u *"_ivl_180", 5 0, L_0x7ffec7d749a0;  1 drivers
v0x7ffec7fb3eb0_0 .net *"_ivl_182", 0 0, L_0x7ffec7fce3c0;  1 drivers
v0x7ffec7fb3f50_0 .net *"_ivl_185", 0 0, L_0x7ffec7fce460;  1 drivers
L_0x7ffec7d749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb3ff0_0 .net/2u *"_ivl_186", 5 0, L_0x7ffec7d749e8;  1 drivers
v0x7ffec7fb40a0_0 .net *"_ivl_188", 0 0, L_0x7ffec7fce5b0;  1 drivers
v0x7ffec7fb4140_0 .net *"_ivl_191", 0 0, L_0x7ffec7fce220;  1 drivers
L_0x7ffec7d74a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb41e0_0 .net/2u *"_ivl_192", 2 0, L_0x7ffec7d74a30;  1 drivers
v0x7ffec7fb4290_0 .net *"_ivl_194", 0 0, L_0x7ffec7fce310;  1 drivers
v0x7ffec7fb4330_0 .net *"_ivl_197", 0 0, L_0x7ffec7fce880;  1 drivers
L_0x7ffec7d74a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2de0_0 .net/2u *"_ivl_198", 2 0, L_0x7ffec7d74a78;  1 drivers
L_0x7ffec7d741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb2e90_0 .net/2s *"_ivl_20", 1 0, L_0x7ffec7d741c0;  1 drivers
v0x7ffec7fb2f40_0 .net *"_ivl_200", 0 0, L_0x7ffec7fce9e0;  1 drivers
v0x7ffec7fb43d0_0 .net *"_ivl_203", 0 0, L_0x7ffec7fce650;  1 drivers
L_0x7ffec7d74ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb4470_0 .net/2u *"_ivl_204", 5 0, L_0x7ffec7d74ac0;  1 drivers
v0x7ffec7fb4520_0 .net *"_ivl_206", 0 0, L_0x7ffec7fce740;  1 drivers
v0x7ffec7fb45c0_0 .net *"_ivl_209", 0 0, L_0x7ffec7fcec80;  1 drivers
L_0x7ffec7d74b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb4660_0 .net/2u *"_ivl_210", 5 0, L_0x7ffec7d74b08;  1 drivers
v0x7ffec7fb4710_0 .net *"_ivl_212", 0 0, L_0x7ffec7fcedf0;  1 drivers
L_0x7ffec7d74b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb47b0_0 .net/2u *"_ivl_214", 5 0, L_0x7ffec7d74b50;  1 drivers
v0x7ffec7fb4860_0 .net *"_ivl_216", 0 0, L_0x7ffec7fcea80;  1 drivers
L_0x7ffec7d74b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb4900_0 .net/2u *"_ivl_218", 5 0, L_0x7ffec7d74b98;  1 drivers
L_0x7ffec7d74208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb49b0_0 .net/2s *"_ivl_22", 1 0, L_0x7ffec7d74208;  1 drivers
v0x7ffec7fb4a60_0 .net *"_ivl_220", 0 0, L_0x7ffec7fceba0;  1 drivers
v0x7ffec7fb4b00_0 .net *"_ivl_223", 0 0, L_0x7ffec7fcee90;  1 drivers
v0x7ffec7fb4ba0_0 .net *"_ivl_225", 0 0, L_0x7ffec7fcefa0;  1 drivers
v0x7ffec7fb4c40_0 .net *"_ivl_227", 0 0, L_0x7ffec7fcf370;  1 drivers
L_0x7ffec7d74be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb4ce0_0 .net/2s *"_ivl_228", 1 0, L_0x7ffec7d74be0;  1 drivers
L_0x7ffec7d74c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb4d90_0 .net/2s *"_ivl_230", 1 0, L_0x7ffec7d74c28;  1 drivers
v0x7ffec7fb4e40_0 .net *"_ivl_232", 1 0, L_0x7ffec7fcf3e0;  1 drivers
L_0x7ffec7d74c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb4ef0_0 .net/2u *"_ivl_238", 5 0, L_0x7ffec7d74c70;  1 drivers
v0x7ffec7fb4fa0_0 .net *"_ivl_24", 1 0, L_0x7ffec7fc6ef0;  1 drivers
v0x7ffec7fb5050_0 .net *"_ivl_240", 0 0, L_0x7ffec7fcf160;  1 drivers
v0x7ffec7fb50f0_0 .net *"_ivl_243", 0 0, L_0x7ffec7fcf840;  1 drivers
v0x7ffec7fb5190_0 .net *"_ivl_245", 0 0, L_0x7ffec7fcf990;  1 drivers
v0x7ffec7fb5230_0 .net *"_ivl_247", 0 0, L_0x7ffec7fcfa30;  1 drivers
L_0x7ffec7d74cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb52d0_0 .net/2u *"_ivl_248", 26 0, L_0x7ffec7d74cb8;  1 drivers
v0x7ffec7fb5380_0 .net *"_ivl_250", 31 0, L_0x7ffec7fcfae0;  1 drivers
v0x7ffec7fb5430_0 .net *"_ivl_252", 31 0, L_0x7ffec7fcf640;  1 drivers
v0x7ffec7fb54e0_0 .net *"_ivl_254", 6 0, L_0x7ffec7fcf6e0;  1 drivers
L_0x7ffec7d74d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5590_0 .net *"_ivl_257", 0 0, L_0x7ffec7d74d00;  1 drivers
L_0x7ffec7d74d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5640_0 .net/2u *"_ivl_260", 5 0, L_0x7ffec7d74d48;  1 drivers
v0x7ffec7fb56f0_0 .net *"_ivl_262", 0 0, L_0x7ffec7fcffe0;  1 drivers
L_0x7ffec7d74d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5790_0 .net/2u *"_ivl_264", 5 0, L_0x7ffec7d74d90;  1 drivers
v0x7ffec7fb5840_0 .net *"_ivl_266", 0 0, L_0x7ffec7fcfc20;  1 drivers
v0x7ffec7fb58e0_0 .net *"_ivl_269", 0 0, L_0x7ffec7fcfd00;  1 drivers
L_0x7ffec7d74dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5980_0 .net/2u *"_ivl_270", 5 0, L_0x7ffec7d74dd8;  1 drivers
v0x7ffec7fb5a30_0 .net *"_ivl_272", 0 0, L_0x7ffec7fcf8f0;  1 drivers
v0x7ffec7fb5ad0_0 .net *"_ivl_275", 0 0, L_0x7ffec7fccbe0;  1 drivers
L_0x7ffec7d74e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5b70_0 .net/2u *"_ivl_276", 5 0, L_0x7ffec7d74e20;  1 drivers
v0x7ffec7fb5c20_0 .net *"_ivl_278", 0 0, L_0x7ffec7fd00c0;  1 drivers
v0x7ffec7fb5cc0_0 .net *"_ivl_281", 0 0, L_0x7ffec7fd01a0;  1 drivers
L_0x7ffec7d74e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5d60_0 .net/2u *"_ivl_282", 5 0, L_0x7ffec7d74e68;  1 drivers
v0x7ffec7fb5e10_0 .net *"_ivl_284", 0 0, L_0x7ffec7fd0290;  1 drivers
v0x7ffec7fb5eb0_0 .net *"_ivl_287", 0 0, L_0x7ffec7fd05a0;  1 drivers
L_0x7ffec7d74eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb5f50_0 .net/2u *"_ivl_288", 5 0, L_0x7ffec7d74eb0;  1 drivers
v0x7ffec7fb6000_0 .net *"_ivl_290", 0 0, L_0x7ffec7fd0690;  1 drivers
v0x7ffec7fb60a0_0 .net *"_ivl_293", 0 0, L_0x7ffec7fd0770;  1 drivers
L_0x7ffec7d74ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb6140_0 .net/2u *"_ivl_294", 5 0, L_0x7ffec7d74ef8;  1 drivers
v0x7ffec7fb61f0_0 .net *"_ivl_296", 0 0, L_0x7ffec7fd07e0;  1 drivers
v0x7ffec7fb6290_0 .net *"_ivl_299", 0 0, L_0x7ffec7fd08a0;  1 drivers
v0x7ffec7fb6330_0 .net *"_ivl_3", 7 0, L_0x7ffec7fca780;  1 drivers
L_0x7ffec7d74f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb63e0_0 .net/2u *"_ivl_300", 5 0, L_0x7ffec7d74f40;  1 drivers
v0x7ffec7fb6490_0 .net *"_ivl_302", 0 0, L_0x7ffec7fd0990;  1 drivers
v0x7ffec7fb6530_0 .net *"_ivl_305", 0 0, L_0x7ffec7fd0a70;  1 drivers
L_0x7ffec7d74f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb65d0_0 .net/2u *"_ivl_306", 5 0, L_0x7ffec7d74f88;  1 drivers
v0x7ffec7fb6680_0 .net *"_ivl_308", 0 0, L_0x7ffec7fd0b70;  1 drivers
v0x7ffec7fb6720_0 .net *"_ivl_311", 0 0, L_0x7ffec7fd0c80;  1 drivers
L_0x7ffec7d74fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb67c0_0 .net/2u *"_ivl_312", 5 0, L_0x7ffec7d74fd0;  1 drivers
v0x7ffec7fb6870_0 .net *"_ivl_314", 0 0, L_0x7ffec7fd0d70;  1 drivers
v0x7ffec7fb6910_0 .net *"_ivl_317", 0 0, L_0x7ffec7fd0e70;  1 drivers
L_0x7ffec7d75018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb69b0_0 .net/2u *"_ivl_318", 5 0, L_0x7ffec7d75018;  1 drivers
v0x7ffec7fb6a60_0 .net *"_ivl_320", 0 0, L_0x7ffec7fd0f80;  1 drivers
v0x7ffec7fb6b00_0 .net *"_ivl_323", 0 0, L_0x7ffec7fd10a0;  1 drivers
L_0x7ffec7d75060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb6ba0_0 .net/2u *"_ivl_324", 5 0, L_0x7ffec7d75060;  1 drivers
v0x7ffec7fb6c50_0 .net *"_ivl_326", 0 0, L_0x7ffec7fd11b0;  1 drivers
v0x7ffec7fb6cf0_0 .net *"_ivl_329", 0 0, L_0x7ffec7fd1290;  1 drivers
L_0x7ffec7d750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb6d90_0 .net/2u *"_ivl_330", 5 0, L_0x7ffec7d750a8;  1 drivers
v0x7ffec7fb6e40_0 .net *"_ivl_332", 0 0, L_0x7ffec7fd1390;  1 drivers
v0x7ffec7fb6ee0_0 .net *"_ivl_335", 0 0, L_0x7ffec7fd1470;  1 drivers
v0x7ffec7fb6f80_0 .net *"_ivl_336", 31 0, L_0x7ffec7fd1580;  1 drivers
v0x7ffec7fb7030_0 .net *"_ivl_338", 6 0, L_0x7ffec7fd1640;  1 drivers
L_0x7ffec7d74250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb70e0_0 .net/2u *"_ivl_34", 31 0, L_0x7ffec7d74250;  1 drivers
L_0x7ffec7d750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7190_0 .net *"_ivl_341", 0 0, L_0x7ffec7d750f0;  1 drivers
L_0x7ffec7d75138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7240_0 .net/2u *"_ivl_342", 5 0, L_0x7ffec7d75138;  1 drivers
v0x7ffec7fb72f0_0 .net *"_ivl_344", 0 0, L_0x7ffec7fd18e0;  1 drivers
L_0x7ffec7d75180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7390_0 .net/2u *"_ivl_346", 5 0, L_0x7ffec7d75180;  1 drivers
v0x7ffec7fb7440_0 .net *"_ivl_348", 0 0, L_0x7ffec7fd19c0;  1 drivers
v0x7ffec7fb74e0_0 .net *"_ivl_351", 0 0, L_0x7ffec7fd1ac0;  1 drivers
L_0x7ffec7d751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7580_0 .net/2u *"_ivl_352", 5 0, L_0x7ffec7d751c8;  1 drivers
v0x7ffec7fb7630_0 .net *"_ivl_354", 0 0, L_0x7ffec7fd17a0;  1 drivers
v0x7ffec7fb76d0_0 .net *"_ivl_357", 0 0, L_0x7ffec7fd1fd0;  1 drivers
L_0x7ffec7d75210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7770_0 .net/2u *"_ivl_358", 15 0, L_0x7ffec7d75210;  1 drivers
v0x7ffec7fb7820_0 .net *"_ivl_360", 31 0, L_0x7ffec7fd20c0;  1 drivers
v0x7ffec7fb78d0_0 .net *"_ivl_363", 0 0, L_0x7ffec7fd1b70;  1 drivers
v0x7ffec7fb7980_0 .net *"_ivl_364", 15 0, L_0x7ffec7fd1c90;  1 drivers
v0x7ffec7fb7a30_0 .net *"_ivl_366", 31 0, L_0x7ffec7fd2500;  1 drivers
v0x7ffec7fb7ae0_0 .net *"_ivl_368", 31 0, L_0x7ffec7fd2800;  1 drivers
v0x7ffec7fb7b90_0 .net/s *"_ivl_377", 17 0, L_0x7ffec7fd1ec0;  1 drivers
L_0x7ffec7d75258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7c40_0 .net/2s *"_ivl_379", 17 0, L_0x7ffec7d75258;  1 drivers
v0x7ffec7fb7cf0_0 .net *"_ivl_384", 0 0, L_0x7ffec7fd2e20;  1 drivers
v0x7ffec7fb7da0_0 .net *"_ivl_385", 14 0, L_0x7ffec7fd2ec0;  1 drivers
L_0x7ffec7d752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7e50_0 .net/2u *"_ivl_389", 0 0, L_0x7ffec7d752a0;  1 drivers
L_0x7ffec7d74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb7f00_0 .net/2u *"_ivl_44", 5 0, L_0x7ffec7d74298;  1 drivers
v0x7ffec7fb7fb0_0 .net *"_ivl_46", 0 0, L_0x7ffec7fcb540;  1 drivers
L_0x7ffec7d742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8050_0 .net/2s *"_ivl_48", 1 0, L_0x7ffec7d742e0;  1 drivers
v0x7ffec7fb8100_0 .net *"_ivl_5", 7 0, L_0x7ffec7fca820;  1 drivers
L_0x7ffec7d74328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb81b0_0 .net/2s *"_ivl_50", 1 0, L_0x7ffec7d74328;  1 drivers
v0x7ffec7fb8260_0 .net *"_ivl_52", 1 0, L_0x7ffec7fcb700;  1 drivers
L_0x7ffec7d74370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8310_0 .net/2u *"_ivl_56", 5 0, L_0x7ffec7d74370;  1 drivers
v0x7ffec7fb83c0_0 .net *"_ivl_58", 0 0, L_0x7ffec7fcb660;  1 drivers
L_0x7ffec7d743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8460_0 .net/2u *"_ivl_60", 5 0, L_0x7ffec7d743b8;  1 drivers
v0x7ffec7fb8510_0 .net *"_ivl_62", 0 0, L_0x7ffec7fcb930;  1 drivers
v0x7ffec7fb85b0_0 .net *"_ivl_65", 0 0, L_0x7ffec7fcbad0;  1 drivers
L_0x7ffec7d74400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8650_0 .net/2s *"_ivl_66", 1 0, L_0x7ffec7d74400;  1 drivers
L_0x7ffec7d74448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8700_0 .net/2s *"_ivl_68", 1 0, L_0x7ffec7d74448;  1 drivers
v0x7ffec7fb87b0_0 .net *"_ivl_7", 7 0, L_0x7ffec7fca8c0;  1 drivers
v0x7ffec7fb8860_0 .net *"_ivl_70", 1 0, L_0x7ffec7fcbb40;  1 drivers
v0x7ffec7fb8910_0 .net *"_ivl_75", 0 0, L_0x7ffec7fcbe50;  1 drivers
v0x7ffec7fb89b0_0 .net *"_ivl_77", 0 0, L_0x7ffec7fcbef0;  1 drivers
v0x7ffec7fb8a50_0 .net *"_ivl_79", 0 0, L_0x7ffec7fcc070;  1 drivers
L_0x7ffec7d74490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8af0_0 .net/2s *"_ivl_80", 1 0, L_0x7ffec7d74490;  1 drivers
L_0x7ffec7d744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8ba0_0 .net/2s *"_ivl_82", 1 0, L_0x7ffec7d744d8;  1 drivers
v0x7ffec7fb8c50_0 .net *"_ivl_84", 1 0, L_0x7ffec7fcc0e0;  1 drivers
v0x7ffec7fb8d00_0 .net *"_ivl_91", 4 0, L_0x7ffec7fcbf90;  1 drivers
L_0x7ffec7d74520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb8db0_0 .net *"_ivl_95", 0 0, L_0x7ffec7d74520;  1 drivers
v0x7ffec7fb8e60_0 .net *"_ivl_97", 4 0, L_0x7ffec7fcc2e0;  1 drivers
v0x7ffec7fb8f10_0 .var "active", 0 0;
v0x7ffec7fb8fb0_0 .net "astart", 15 0, L_0x7ffec7fcc390;  1 drivers
v0x7ffec7fb9070_0 .var "branch_to", 32 0;
v0x7ffec7fb9100_0 .net "clk", 0 0, v0x7ffec7fc2b10_0;  1 drivers
v0x7ffec7fb9190_0 .net "clock_enable", 0 0, v0x7ffec7fc2be0_0;  1 drivers
v0x7ffec7fb9220_0 .net "data", 31 0, L_0x7ffec7fd4860;  1 drivers
v0x7ffec7fb92b0_0 .net "data_address", 31 0, L_0x7ffec7fd3f50;  alias, 1 drivers
v0x7ffec7fb9340_0 .var "data_read", 0 0;
v0x7ffec7fb93d0_0 .net "data_readdata", 31 0, L_0x7ffec7fc9600;  alias, 1 drivers
v0x7ffec7fb9490_0 .var "data_write", 0 0;
v0x7ffec7fb9520_0 .var "data_writedata", 31 0;
v0x7ffec7fb95d0_0 .var "destination", 31 0;
v0x7ffec7fb9680_0 .net "funct", 5 0, L_0x7ffec7fcaba0;  1 drivers
v0x7ffec7fb9730_0 .net "funct_tail", 1 0, L_0x7ffec7fcaee0;  1 drivers
v0x7ffec7fb97e0_0 .net "instr", 31 0, L_0x7ffec7fca960;  1 drivers
v0x7ffec7fb9890_0 .var "instr_address", 31 0;
v0x7ffec7fb9940_0 .net "instr_address_next", 31 0, L_0x7ffec7fcb1b0;  1 drivers
v0x7ffec7fb99f0_0 .net "instr_readdata", 31 0, L_0x7ffec7fc58e0;  alias, 1 drivers
v0x7ffec7fb9aa0_0 .var "jump", 0 0;
v0x7ffec7fb9b40_0 .var "jump_now", 0 0;
v0x7ffec7fb9be0_0 .var "jump_to", 31 0;
v0x7ffec7fb9c90_0 .net "offset", 17 0, L_0x7ffec7fd2350;  1 drivers
v0x7ffec7fb9d40_0 .net "op_1", 31 0, L_0x7ffec7fcfe80;  1 drivers
v0x7ffec7fb9e20_0 .net "op_2", 31 0, L_0x7ffec7fd28e0;  1 drivers
v0x7ffec7fb9f00_0 .net "out", 31 0, v0x7ffec7fafb70_0;  1 drivers
v0x7ffec7fb9f90_0 .net "reg_addr1", 5 0, L_0x7ffec7fcc570;  1 drivers
v0x7ffec7fba020_0 .net "reg_addr2", 5 0, L_0x7ffec7fcc470;  1 drivers
v0x7ffec7fba0d0_0 .net "reg_addrw", 5 0, L_0x7ffec7fcd6a0;  1 drivers
v0x7ffec7fba180 .array "reg_file", 0 31, 31 0;
v0x7ffec7fba520_0 .var "reg_write", 31 0;
v0x7ffec7fba5d0_0 .net "register_v0", 31 0, L_0x7ffec7fd21c0;  alias, 1 drivers
v0x7ffec7fba680_0 .net "reset", 0 0, v0x7ffec7fc32b0_0;  1 drivers
v0x7ffec7fba720_0 .var "reset_prev", 0 0;
v0x7ffec7fba7c0_0 .net "shamt", 4 0, L_0x7ffec7fcf0c0;  1 drivers
v0x7ffec7fba870_0 .net "shift", 0 0, L_0x7ffec7fc7010;  1 drivers
v0x7ffec7fba910_0 .net "shift_op2", 0 0, L_0x7ffec7fcb4a0;  1 drivers
v0x7ffec7fba9b0_0 .net "sign_ext_address", 32 0, L_0x7ffec7fd2fe0;  1 drivers
v0x7ffec7fbaa60_0 .net "sign_ext_offset", 32 0, L_0x7ffec7fd30a0;  1 drivers
v0x7ffec7fbab10_0 .var "stall", 0 0;
v0x7ffec7fbabc0_0 .var "stall_prev", 0 0;
v0x7ffec7fbac50_0 .net "subtype", 2 0, L_0x7ffec7fcb090;  1 drivers
v0x7ffec7fbad00_0 .net "target", 25 0, L_0x7ffec7fcb370;  1 drivers
v0x7ffec7fbadb0_0 .net "write_enable", 0 0, L_0x7ffec7fcf560;  1 drivers
E_0x7ffec7f9c5b0 .event posedge, v0x7ffec7fb0a60_0;
E_0x7ffec7fa2e30/0 .event edge, v0x7ffec7fba680_0, v0x7ffec7fb1550_0, v0x7ffec7fb9890_0, v0x7ffec7fb9b40_0;
E_0x7ffec7fa2e30/1 .event edge, v0x7ffec7fb00b0_0, v0x7ffec7fb9680_0, v0x7ffec7faf9d0_0, v0x7ffec7fb1e70_0;
E_0x7ffec7fa2e30/2 .event edge, v0x7ffec7fbad00_0, v0x7ffec7fba9b0_0, v0x7ffec7fbaa60_0, v0x7ffec7fb1f10_0;
E_0x7ffec7fa2e30/3 .event edge, v0x7ffec7fb1950_0, v0x7ffec7fba020_0, v0x7ffec7fb1b70_0, v0x7ffec7fafac0_0;
E_0x7ffec7fa2e30 .event/or E_0x7ffec7fa2e30/0, E_0x7ffec7fa2e30/1, E_0x7ffec7fa2e30/2, E_0x7ffec7fa2e30/3;
E_0x7ffec7fa2cf0/0 .event edge, v0x7ffec7fb00b0_0, v0x7ffec7fb9940_0, v0x7ffec7fba020_0, v0x7ffec7fb05e0_0;
E_0x7ffec7fa2cf0/1 .event edge, v0x7ffec7fb9680_0, v0x7ffec7fb1830_0, v0x7ffec7fb1ad0_0, v0x7ffec7fafb70_0;
E_0x7ffec7fa2cf0/2 .event edge, v0x7ffec7fbac50_0, v0x7ffec7fb0b00_0;
E_0x7ffec7fa2cf0 .event/or E_0x7ffec7fa2cf0/0, E_0x7ffec7fa2cf0/1, E_0x7ffec7fa2cf0/2;
E_0x7ffec7fa3350 .event edge, v0x7ffec7fb00b0_0, v0x7ffec7fbabc0_0, v0x7ffec7fba680_0;
E_0x7ffec7f4be80/0 .event edge, v0x7ffec7fb00b0_0, v0x7ffec7fba870_0, v0x7ffec7fb9730_0, v0x7ffec7fb9680_0;
E_0x7ffec7f4be80/1 .event edge, v0x7ffec7fb1d50_0;
E_0x7ffec7f4be80 .event/or E_0x7ffec7f4be80/0, E_0x7ffec7f4be80/1;
L_0x7ffec7fca3d0 .part L_0x7ffec7fc58e0, 0, 8;
L_0x7ffec7fca780 .part L_0x7ffec7fc58e0, 8, 8;
L_0x7ffec7fca820 .part L_0x7ffec7fc58e0, 16, 8;
L_0x7ffec7fca8c0 .part L_0x7ffec7fc58e0, 24, 8;
L_0x7ffec7fca960 .concat [ 8 8 8 8], L_0x7ffec7fca8c0, L_0x7ffec7fca820, L_0x7ffec7fca780, L_0x7ffec7fca3d0;
L_0x7ffec7fcaa80 .part L_0x7ffec7fca960, 26, 6;
L_0x7ffec7fcaba0 .part L_0x7ffec7fca960, 0, 6;
L_0x7ffec7fcac80 .part L_0x7ffec7fcaba0, 3, 3;
L_0x7ffec7fcad60 .cmp/eq 3, L_0x7ffec7fcac80, L_0x7ffec7d74178;
L_0x7ffec7fc6ef0 .functor MUXZ 2, L_0x7ffec7d74208, L_0x7ffec7d741c0, L_0x7ffec7fcad60, C4<>;
L_0x7ffec7fc7010 .part L_0x7ffec7fc6ef0, 0, 1;
L_0x7ffec7fcaee0 .part L_0x7ffec7fcaba0, 0, 2;
L_0x7ffec7fcaf80 .part L_0x7ffec7fcaa80, 0, 3;
L_0x7ffec7fcb090 .part L_0x7ffec7fca960, 29, 3;
L_0x7ffec7fcb1b0 .arith/sum 32, v0x7ffec7fb9890_0, L_0x7ffec7d74250;
L_0x7ffec7fcb2d0 .part L_0x7ffec7fcb1b0, 28, 4;
L_0x7ffec7fcb370 .part L_0x7ffec7fca960, 0, 26;
L_0x7ffec7fcb4a0 .part L_0x7ffec7fcaba0, 2, 1;
L_0x7ffec7fcb540 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74298;
L_0x7ffec7fcb700 .functor MUXZ 2, L_0x7ffec7d74328, L_0x7ffec7d742e0, L_0x7ffec7fcb540, C4<>;
L_0x7ffec7fcb7a0 .part L_0x7ffec7fcb700, 0, 1;
L_0x7ffec7fcb660 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74370;
L_0x7ffec7fcb930 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d743b8;
L_0x7ffec7fcbb40 .functor MUXZ 2, L_0x7ffec7d74448, L_0x7ffec7d74400, L_0x7ffec7fcbad0, C4<>;
L_0x7ffec7fcbca0 .part L_0x7ffec7fcbb40, 0, 1;
L_0x7ffec7fcbe50 .reduce/nor L_0x7ffec7fcbca0;
L_0x7ffec7fcbef0 .reduce/nor L_0x7ffec7fcb7a0;
L_0x7ffec7fcc0e0 .functor MUXZ 2, L_0x7ffec7d744d8, L_0x7ffec7d74490, L_0x7ffec7fcc070, C4<>;
L_0x7ffec7fcc1c0 .part L_0x7ffec7fcc0e0, 0, 1;
L_0x7ffec7fcc390 .part L_0x7ffec7fca960, 0, 16;
L_0x7ffec7fcbf90 .part L_0x7ffec7fca960, 21, 5;
L_0x7ffec7fcc570 .concat [ 5 1 0 0], L_0x7ffec7fcbf90, L_0x7ffec7d74520;
L_0x7ffec7fcc2e0 .part L_0x7ffec7fca960, 16, 5;
L_0x7ffec7fcc470 .concat [ 5 1 0 0], L_0x7ffec7fcc2e0, L_0x7ffec7d74568;
L_0x7ffec7fcc820 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d745b0;
L_0x7ffec7fcc710 .part L_0x7ffec7fca960, 11, 5;
L_0x7ffec7fcca20 .concat [ 5 1 0 0], L_0x7ffec7fcc710, L_0x7ffec7d745f8;
L_0x7ffec7fcc940 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74640;
L_0x7ffec7fccd30 .cmp/eq 6, L_0x7ffec7fcc470, L_0x7ffec7d74688;
L_0x7ffec7fccac0 .cmp/eq 6, L_0x7ffec7fcc470, L_0x7ffec7d746d0;
L_0x7ffec7fcd0f0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74718;
L_0x7ffec7fcd320 .part L_0x7ffec7fca960, 16, 5;
L_0x7ffec7fcd3c0 .concat [ 5 1 0 0], L_0x7ffec7fcd320, L_0x7ffec7d747a8;
L_0x7ffec7fcd210 .functor MUXZ 6, L_0x7ffec7fcd3c0, L_0x7ffec7d74760, L_0x7ffec7fccdd0, C4<>;
L_0x7ffec7fcd6a0 .functor MUXZ 6, L_0x7ffec7fcd210, L_0x7ffec7fcca20, L_0x7ffec7fcc820, C4<>;
L_0x7ffec7fcd580 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d747f0;
L_0x7ffec7fcd8f0 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d74838;
L_0x7ffec7fcdb50 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d74880;
L_0x7ffec7fcdce0 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d748c8;
L_0x7ffec7fcdf50 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d74910;
L_0x7ffec7fce180 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d74958;
L_0x7ffec7fce3c0 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d749a0;
L_0x7ffec7fce5b0 .cmp/ne 6, L_0x7ffec7fcaba0, L_0x7ffec7d749e8;
L_0x7ffec7fce310 .cmp/eq 3, L_0x7ffec7fcb090, L_0x7ffec7d74a30;
L_0x7ffec7fce9e0 .cmp/eq 3, L_0x7ffec7fcb090, L_0x7ffec7d74a78;
L_0x7ffec7fce740 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74ac0;
L_0x7ffec7fcedf0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74b08;
L_0x7ffec7fcea80 .cmp/eq 6, L_0x7ffec7fcc470, L_0x7ffec7d74b50;
L_0x7ffec7fceba0 .cmp/eq 6, L_0x7ffec7fcc470, L_0x7ffec7d74b98;
L_0x7ffec7fcf3e0 .functor MUXZ 2, L_0x7ffec7d74c28, L_0x7ffec7d74be0, L_0x7ffec7fcf370, C4<>;
L_0x7ffec7fcf560 .part L_0x7ffec7fcf3e0, 0, 1;
L_0x7ffec7fcf0c0 .part L_0x7ffec7fca960, 6, 5;
L_0x7ffec7fcf160 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74c70;
L_0x7ffec7fcf990 .reduce/nor L_0x7ffec7fcb4a0;
L_0x7ffec7fcfae0 .concat [ 5 27 0 0], L_0x7ffec7fcf0c0, L_0x7ffec7d74cb8;
L_0x7ffec7fcf640 .array/port v0x7ffec7fba180, L_0x7ffec7fcf6e0;
L_0x7ffec7fcf6e0 .concat [ 6 1 0 0], L_0x7ffec7fcc570, L_0x7ffec7d74d00;
L_0x7ffec7fcfe80 .functor MUXZ 32, L_0x7ffec7fcf640, L_0x7ffec7fcfae0, L_0x7ffec7fcfa30, C4<>;
L_0x7ffec7fcffe0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74d48;
L_0x7ffec7fcfc20 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74d90;
L_0x7ffec7fcf8f0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74dd8;
L_0x7ffec7fd00c0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74e20;
L_0x7ffec7fd0290 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74e68;
L_0x7ffec7fd0690 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74eb0;
L_0x7ffec7fd07e0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74ef8;
L_0x7ffec7fd0990 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74f40;
L_0x7ffec7fd0b70 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74f88;
L_0x7ffec7fd0d70 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d74fd0;
L_0x7ffec7fd0f80 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d75018;
L_0x7ffec7fd11b0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d75060;
L_0x7ffec7fd1390 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d750a8;
L_0x7ffec7fd1580 .array/port v0x7ffec7fba180, L_0x7ffec7fd1640;
L_0x7ffec7fd1640 .concat [ 6 1 0 0], L_0x7ffec7fcc470, L_0x7ffec7d750f0;
L_0x7ffec7fd18e0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d75138;
L_0x7ffec7fd19c0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d75180;
L_0x7ffec7fd17a0 .cmp/eq 6, L_0x7ffec7fcaa80, L_0x7ffec7d751c8;
L_0x7ffec7fd20c0 .concat [ 16 16 0 0], L_0x7ffec7fcc390, L_0x7ffec7d75210;
L_0x7ffec7fd1b70 .part L_0x7ffec7fcc390, 15, 1;
LS_0x7ffec7fd1c90_0_0 .concat [ 1 1 1 1], L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70;
LS_0x7ffec7fd1c90_0_4 .concat [ 1 1 1 1], L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70;
LS_0x7ffec7fd1c90_0_8 .concat [ 1 1 1 1], L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70;
LS_0x7ffec7fd1c90_0_12 .concat [ 1 1 1 1], L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70, L_0x7ffec7fd1b70;
L_0x7ffec7fd1c90 .concat [ 4 4 4 4], LS_0x7ffec7fd1c90_0_0, LS_0x7ffec7fd1c90_0_4, LS_0x7ffec7fd1c90_0_8, LS_0x7ffec7fd1c90_0_12;
L_0x7ffec7fd2500 .concat [ 16 16 0 0], L_0x7ffec7fcc390, L_0x7ffec7fd1c90;
L_0x7ffec7fd2800 .functor MUXZ 32, L_0x7ffec7fd2500, L_0x7ffec7fd20c0, L_0x7ffec7fd1fd0, C4<>;
L_0x7ffec7fd28e0 .functor MUXZ 32, L_0x7ffec7fd2800, L_0x7ffec7fd1580, L_0x7ffec7fd1470, C4<>;
L_0x7ffec7fd2a00 .part L_0x7ffec7fcfe80, 31, 1;
L_0x7ffec7fd1ec0 .extend/s 18, L_0x7ffec7fcc390;
L_0x7ffec7fd2350 .arith/mult 18, L_0x7ffec7fd1ec0, L_0x7ffec7d75258;
L_0x7ffec7fd2e20 .part L_0x7ffec7fd2350, 17, 1;
LS_0x7ffec7fd2ec0_0_0 .concat [ 1 1 1 1], L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20;
LS_0x7ffec7fd2ec0_0_4 .concat [ 1 1 1 1], L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20;
LS_0x7ffec7fd2ec0_0_8 .concat [ 1 1 1 1], L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20;
LS_0x7ffec7fd2ec0_0_12 .concat [ 1 1 1 0], L_0x7ffec7fd2e20, L_0x7ffec7fd2e20, L_0x7ffec7fd2e20;
L_0x7ffec7fd2ec0 .concat [ 4 4 4 3], LS_0x7ffec7fd2ec0_0_0, LS_0x7ffec7fd2ec0_0_4, LS_0x7ffec7fd2ec0_0_8, LS_0x7ffec7fd2ec0_0_12;
L_0x7ffec7fd30a0 .concat [ 18 15 0 0], L_0x7ffec7fd2350, L_0x7ffec7fd2ec0;
L_0x7ffec7fd2fe0 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d752a0;
S_0x7ffec7f68f50 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7ffec7f6a520;
 .timescale 0 0;
v0x7ffec7fa67b0_0 .var/2s "i", 31 0;
S_0x7ffec7faf410 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7ffec7f6a520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7ffec7faf6f0_0 .net "alu_control", 3 0, v0x7ffec7fb16d0_0;  1 drivers
v0x7ffec7faf7b0_0 .var "divmult_out", 63 0;
v0x7ffec7faf860_0 .net "high", 0 31, L_0x7ffec7fd2d60;  alias, 1 drivers
v0x7ffec7faf920_0 .net "low", 0 31, L_0x7ffec7fc4740;  alias, 1 drivers
v0x7ffec7faf9d0_0 .net "op1", 31 0, L_0x7ffec7fcfe80;  alias, 1 drivers
v0x7ffec7fafac0_0 .net "op2", 31 0, L_0x7ffec7fd28e0;  alias, 1 drivers
v0x7ffec7fafb70_0 .var "out", 0 31;
E_0x7ffec7faf6a0 .event edge, v0x7ffec7faf6f0_0, v0x7ffec7faf9d0_0, v0x7ffec7fafac0_0;
L_0x7ffec7fc4740 .part v0x7ffec7faf7b0_0, 0, 32;
L_0x7ffec7fd2d60 .part v0x7ffec7faf7b0_0, 32, 32;
S_0x7ffec7fafcb0 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7ffec7f6a520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7ffec7f2c8a0 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7ffec7fd4860 .functor BUFZ 32, v0x7ffec7fb0df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffec7fb00b0_0 .net "OP", 5 0, L_0x7ffec7fcaa80;  alias, 1 drivers
v0x7ffec7fb0170_0 .net *"_ivl_1", 0 0, L_0x7ffec7fd3740;  1 drivers
v0x7ffec7fb0220_0 .net *"_ivl_11", 29 0, L_0x7ffec7fd3eb0;  1 drivers
L_0x7ffec7d752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fb02e0_0 .net/2u *"_ivl_12", 1 0, L_0x7ffec7d752e8;  1 drivers
v0x7ffec7fb0390_0 .net *"_ivl_2", 15 0, L_0x7ffec7fd37e0;  1 drivers
v0x7ffec7fb0480_0 .net *"_ivl_4", 31 0, L_0x7ffec7fd39d0;  1 drivers
v0x7ffec7fb0530_0 .net "address", 31 0, L_0x7ffec7fd3910;  1 drivers
v0x7ffec7fb05e0_0 .net "astart", 15 0, L_0x7ffec7fcc390;  alias, 1 drivers
v0x7ffec7fb0690_0 .net "byte0", 7 0, L_0x7ffec7fd41f0;  1 drivers
v0x7ffec7fb07a0_0 .net "byte1", 7 0, L_0x7ffec7fd4290;  1 drivers
v0x7ffec7fb0850_0 .net "byte2", 7 0, L_0x7ffec7fd4330;  1 drivers
v0x7ffec7fb0900_0 .net "byte3", 7 0, L_0x7ffec7fd43d0;  1 drivers
v0x7ffec7fb09b0_0 .net "byte_enable", 1 0, L_0x7ffec7fd3dd0;  1 drivers
v0x7ffec7fb0a60_0 .net "clk", 0 0, v0x7ffec7fc2b10_0;  alias, 1 drivers
v0x7ffec7fb0b00_0 .net "data", 31 0, L_0x7ffec7fd4860;  alias, 1 drivers
v0x7ffec7fb0bb0_0 .net "data_address", 31 0, L_0x7ffec7fd3f50;  alias, 1 drivers
v0x7ffec7fb0c60_0 .var "data_prev", 31 0;
v0x7ffec7fb0df0_0 .var "data_temp", 31 0;
v0x7ffec7fb0e80_0 .net "op_1", 31 0, L_0x7ffec7fcfe80;  alias, 1 drivers
v0x7ffec7fb0f40_0 .net "op_2", 31 0, L_0x7ffec7fd28e0;  alias, 1 drivers
v0x7ffec7fb0fd0_0 .net "op_2_b0", 7 0, L_0x7ffec7fd4570;  1 drivers
v0x7ffec7fb1060_0 .net "op_2_b1", 7 0, L_0x7ffec7fd4610;  1 drivers
v0x7ffec7fb10f0_0 .net "op_2_b2", 7 0, L_0x7ffec7fd4720;  1 drivers
v0x7ffec7fb1180_0 .net "op_2_b3", 7 0, L_0x7ffec7fd47c0;  1 drivers
v0x7ffec7fb1220_0 .net "read_data", 31 0, L_0x7ffec7fc9600;  alias, 1 drivers
v0x7ffec7fb12d0_0 .net "sign0", 0 0, L_0x7ffec7fd48e0;  1 drivers
v0x7ffec7fb1370_0 .net "sign1", 0 0, L_0x7ffec7fd4980;  1 drivers
v0x7ffec7fb1410_0 .net "sign2", 0 0, L_0x7ffec7fd4ab0;  1 drivers
v0x7ffec7fb14b0_0 .net "sign3", 0 0, L_0x7ffec7fd4b50;  1 drivers
v0x7ffec7fb1550_0 .net "stall", 0 0, v0x7ffec7fbab10_0;  1 drivers
E_0x7ffec7faf5e0/0 .event edge, v0x7ffec7fb00b0_0, v0x7ffec7fb1180_0, v0x7ffec7fb10f0_0, v0x7ffec7fb1060_0;
E_0x7ffec7faf5e0/1 .event edge, v0x7ffec7fb0fd0_0, v0x7ffec7fb1550_0, v0x7ffec7fb09b0_0, v0x7ffec7fb0900_0;
E_0x7ffec7faf5e0/2 .event edge, v0x7ffec7fb0850_0, v0x7ffec7fb07a0_0, v0x7ffec7fb0690_0, v0x7ffec7fb0c60_0;
E_0x7ffec7faf5e0 .event/or E_0x7ffec7faf5e0/0, E_0x7ffec7faf5e0/1, E_0x7ffec7faf5e0/2;
E_0x7ffec7fb0000/0 .event edge, v0x7ffec7fb00b0_0, v0x7ffec7fb09b0_0, v0x7ffec7fb0690_0, v0x7ffec7fb07a0_0;
E_0x7ffec7fb0000/1 .event edge, v0x7ffec7fb0850_0, v0x7ffec7fb0900_0, v0x7ffec7fb1180_0, v0x7ffec7fb10f0_0;
E_0x7ffec7fb0000/2 .event edge, v0x7ffec7fb1060_0, v0x7ffec7fb12d0_0, v0x7ffec7fb1370_0, v0x7ffec7fb1410_0;
E_0x7ffec7fb0000/3 .event edge, v0x7ffec7fb14b0_0, v0x7ffec7fb0fd0_0;
E_0x7ffec7fb0000 .event/or E_0x7ffec7fb0000/0, E_0x7ffec7fb0000/1, E_0x7ffec7fb0000/2, E_0x7ffec7fb0000/3;
L_0x7ffec7fd3740 .part L_0x7ffec7fcc390, 15, 1;
LS_0x7ffec7fd37e0_0_0 .concat [ 1 1 1 1], L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740;
LS_0x7ffec7fd37e0_0_4 .concat [ 1 1 1 1], L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740;
LS_0x7ffec7fd37e0_0_8 .concat [ 1 1 1 1], L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740;
LS_0x7ffec7fd37e0_0_12 .concat [ 1 1 1 1], L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740, L_0x7ffec7fd3740;
L_0x7ffec7fd37e0 .concat [ 4 4 4 4], LS_0x7ffec7fd37e0_0_0, LS_0x7ffec7fd37e0_0_4, LS_0x7ffec7fd37e0_0_8, LS_0x7ffec7fd37e0_0_12;
L_0x7ffec7fd39d0 .concat [ 16 16 0 0], L_0x7ffec7fcc390, L_0x7ffec7fd37e0;
L_0x7ffec7fd3910 .arith/sum 32, L_0x7ffec7fcfe80, L_0x7ffec7fd39d0;
L_0x7ffec7fd3dd0 .part L_0x7ffec7fd3910, 0, 2;
L_0x7ffec7fd3eb0 .part L_0x7ffec7fd3910, 2, 30;
L_0x7ffec7fd3f50 .concat [ 2 30 0 0], L_0x7ffec7d752e8, L_0x7ffec7fd3eb0;
L_0x7ffec7fd41f0 .part L_0x7ffec7fc9600, 0, 8;
L_0x7ffec7fd4290 .part L_0x7ffec7fc9600, 8, 8;
L_0x7ffec7fd4330 .part L_0x7ffec7fc9600, 16, 8;
L_0x7ffec7fd43d0 .part L_0x7ffec7fc9600, 24, 8;
L_0x7ffec7fd4570 .part L_0x7ffec7fd28e0, 24, 8;
L_0x7ffec7fd4610 .part L_0x7ffec7fd28e0, 16, 8;
L_0x7ffec7fd4720 .part L_0x7ffec7fd28e0, 8, 8;
L_0x7ffec7fd47c0 .part L_0x7ffec7fd28e0, 0, 8;
L_0x7ffec7fd48e0 .part L_0x7ffec7fd41f0, 7, 1;
L_0x7ffec7fd4980 .part L_0x7ffec7fd4290, 7, 1;
L_0x7ffec7fd4ab0 .part L_0x7ffec7fd4330, 7, 1;
L_0x7ffec7fd4b50 .part L_0x7ffec7fd43d0, 7, 1;
S_0x7ffec7fbaf70 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7ffec7f89640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7ffec7fa36e0 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/hw_*_instructions.mem";
v0x7ffec7fbb1e0 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7ffec7fbb270 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7ffec7fbb310_0 .net *"_ivl_10", 7 0, L_0x7ffec7fc3590;  1 drivers
L_0x7ffec7d73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbb3d0_0 .net *"_ivl_101", 0 0, L_0x7ffec7d73560;  1 drivers
L_0x7ffec7d735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbb480_0 .net/2u *"_ivl_102", 32 0, L_0x7ffec7d735a8;  1 drivers
v0x7ffec7fbb570_0 .net *"_ivl_104", 32 0, L_0x7ffec7fc5470;  1 drivers
L_0x7ffec7d735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbb620_0 .net/2u *"_ivl_106", 32 0, L_0x7ffec7d735f0;  1 drivers
v0x7ffec7fbb6d0_0 .net *"_ivl_108", 32 0, L_0x7ffec7fc5390;  1 drivers
v0x7ffec7fbb780_0 .net *"_ivl_110", 7 0, L_0x7ffec7fc5740;  1 drivers
v0x7ffec7fbb890_0 .net *"_ivl_115", 32 0, L_0x7ffec7fc5a40;  1 drivers
L_0x7ffec7d73638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbb940_0 .net *"_ivl_118", 0 0, L_0x7ffec7d73638;  1 drivers
L_0x7ffec7d73680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbb9f0_0 .net/2u *"_ivl_119", 32 0, L_0x7ffec7d73680;  1 drivers
v0x7ffec7fbbaa0_0 .net *"_ivl_12", 32 0, L_0x7ffec7fc3650;  1 drivers
v0x7ffec7fbbb50_0 .net *"_ivl_121", 0 0, L_0x7ffec7fc5820;  1 drivers
v0x7ffec7fbbbf0_0 .net *"_ivl_123", 7 0, L_0x7ffec7fc5c70;  1 drivers
v0x7ffec7fbbca0_0 .net *"_ivl_125", 32 0, L_0x7ffec7fc5ae0;  1 drivers
L_0x7ffec7d736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbbd50_0 .net *"_ivl_128", 0 0, L_0x7ffec7d736c8;  1 drivers
L_0x7ffec7d73710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbbee0_0 .net/2u *"_ivl_129", 32 0, L_0x7ffec7d73710;  1 drivers
v0x7ffec7fbbf70_0 .net *"_ivl_131", 32 0, L_0x7ffec7fc5e30;  1 drivers
L_0x7ffec7d73758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbc020_0 .net/2u *"_ivl_133", 32 0, L_0x7ffec7d73758;  1 drivers
v0x7ffec7fbc0d0_0 .net *"_ivl_135", 32 0, L_0x7ffec7fc5d10;  1 drivers
v0x7ffec7fbc180_0 .net *"_ivl_137", 7 0, L_0x7ffec7fc60e0;  1 drivers
v0x7ffec7fbc230_0 .net *"_ivl_139", 32 0, L_0x7ffec7fc5f70;  1 drivers
L_0x7ffec7d737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbc2e0_0 .net *"_ivl_142", 0 0, L_0x7ffec7d737a0;  1 drivers
L_0x7ffec7d737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbc390_0 .net/2u *"_ivl_143", 32 0, L_0x7ffec7d737e8;  1 drivers
v0x7ffec7fbc440_0 .net *"_ivl_145", 32 0, L_0x7ffec7fc62c0;  1 drivers
L_0x7ffec7d73830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbc4f0_0 .net/2u *"_ivl_147", 32 0, L_0x7ffec7d73830;  1 drivers
v0x7ffec7fbc5a0_0 .net *"_ivl_149", 32 0, L_0x7ffec7fc6180;  1 drivers
L_0x7ffec7d73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbc650_0 .net *"_ivl_15", 0 0, L_0x7ffec7d73098;  1 drivers
v0x7ffec7fbc700_0 .net *"_ivl_151", 7 0, L_0x7ffec7fc6550;  1 drivers
L_0x7ffec7d730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbc7b0_0 .net/2u *"_ivl_16", 32 0, L_0x7ffec7d730e0;  1 drivers
v0x7ffec7fbc860_0 .net *"_ivl_18", 32 0, L_0x7ffec7fc37f0;  1 drivers
v0x7ffec7fbc910_0 .net *"_ivl_2", 32 0, L_0x7ffec7fc3340;  1 drivers
v0x7ffec7fbbe00_0 .net *"_ivl_20", 7 0, L_0x7ffec7fc39a0;  1 drivers
v0x7ffec7fbcba0_0 .net *"_ivl_22", 32 0, L_0x7ffec7fc3a40;  1 drivers
L_0x7ffec7d73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbcc30_0 .net *"_ivl_25", 0 0, L_0x7ffec7d73128;  1 drivers
L_0x7ffec7d73170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbccd0_0 .net/2u *"_ivl_26", 32 0, L_0x7ffec7d73170;  1 drivers
v0x7ffec7fbcd80_0 .net *"_ivl_28", 32 0, L_0x7ffec7fc3ba0;  1 drivers
v0x7ffec7fbce30_0 .net *"_ivl_30", 7 0, L_0x7ffec7fc3d20;  1 drivers
v0x7ffec7fbcee0_0 .net *"_ivl_34", 32 0, L_0x7ffec7fc3e90;  1 drivers
L_0x7ffec7d731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbcf90_0 .net *"_ivl_37", 0 0, L_0x7ffec7d731b8;  1 drivers
L_0x7ffec7d73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd040_0 .net/2u *"_ivl_38", 32 0, L_0x7ffec7d73200;  1 drivers
v0x7ffec7fbd0f0_0 .net *"_ivl_40", 0 0, L_0x7ffec7fc3f70;  1 drivers
v0x7ffec7fbd190_0 .net *"_ivl_42", 7 0, L_0x7ffec7fc40f0;  1 drivers
v0x7ffec7fbd240_0 .net *"_ivl_44", 32 0, L_0x7ffec7fc4190;  1 drivers
L_0x7ffec7d73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd2f0_0 .net *"_ivl_47", 0 0, L_0x7ffec7d73248;  1 drivers
L_0x7ffec7d73290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd3a0_0 .net/2u *"_ivl_48", 32 0, L_0x7ffec7d73290;  1 drivers
L_0x7ffec7d73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd450_0 .net *"_ivl_5", 0 0, L_0x7ffec7d73008;  1 drivers
v0x7ffec7fbd500_0 .net *"_ivl_50", 32 0, L_0x7ffec7fc4320;  1 drivers
L_0x7ffec7d732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd5b0_0 .net/2u *"_ivl_52", 32 0, L_0x7ffec7d732d8;  1 drivers
v0x7ffec7fbd660_0 .net *"_ivl_54", 32 0, L_0x7ffec7fc43c0;  1 drivers
v0x7ffec7fbd710_0 .net *"_ivl_56", 7 0, L_0x7ffec7fc45c0;  1 drivers
v0x7ffec7fbd7c0_0 .net *"_ivl_58", 32 0, L_0x7ffec7fc4660;  1 drivers
L_0x7ffec7d73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd870_0 .net/2u *"_ivl_6", 32 0, L_0x7ffec7d73050;  1 drivers
L_0x7ffec7d73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd920_0 .net *"_ivl_61", 0 0, L_0x7ffec7d73320;  1 drivers
L_0x7ffec7d73368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbd9d0_0 .net/2u *"_ivl_62", 32 0, L_0x7ffec7d73368;  1 drivers
v0x7ffec7fbda80_0 .net *"_ivl_64", 32 0, L_0x7ffec7fc4890;  1 drivers
L_0x7ffec7d733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbdb30_0 .net/2u *"_ivl_66", 32 0, L_0x7ffec7d733b0;  1 drivers
v0x7ffec7fbdbe0_0 .net *"_ivl_68", 32 0, L_0x7ffec7fc4930;  1 drivers
v0x7ffec7fbdc90_0 .net *"_ivl_70", 7 0, L_0x7ffec7fc4b10;  1 drivers
v0x7ffec7fbdd40_0 .net *"_ivl_74", 32 0, L_0x7ffec7fc4bb0;  1 drivers
L_0x7ffec7d733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbddf0_0 .net *"_ivl_77", 0 0, L_0x7ffec7d733f8;  1 drivers
L_0x7ffec7d73440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbdea0_0 .net/2u *"_ivl_78", 32 0, L_0x7ffec7d73440;  1 drivers
v0x7ffec7fbdf50_0 .net *"_ivl_8", 0 0, L_0x7ffec7fc3450;  1 drivers
v0x7ffec7fbdff0_0 .net *"_ivl_80", 0 0, L_0x7ffec7fc4a70;  1 drivers
v0x7ffec7fbc9b0_0 .net *"_ivl_82", 7 0, L_0x7ffec7fc4dc0;  1 drivers
v0x7ffec7fbca60_0 .net *"_ivl_84", 32 0, L_0x7ffec7fc4c50;  1 drivers
L_0x7ffec7d73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbcb10_0 .net *"_ivl_87", 0 0, L_0x7ffec7d73488;  1 drivers
L_0x7ffec7d734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbe0a0_0 .net/2u *"_ivl_88", 32 0, L_0x7ffec7d734d0;  1 drivers
v0x7ffec7fbe150_0 .net *"_ivl_90", 32 0, L_0x7ffec7fc5060;  1 drivers
L_0x7ffec7d73518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbe200_0 .net/2u *"_ivl_92", 32 0, L_0x7ffec7d73518;  1 drivers
v0x7ffec7fbe2b0_0 .net *"_ivl_94", 32 0, L_0x7ffec7fc4e60;  1 drivers
v0x7ffec7fbe360_0 .net *"_ivl_96", 7 0, L_0x7ffec7fc52f0;  1 drivers
v0x7ffec7fbe410_0 .net *"_ivl_98", 32 0, L_0x7ffec7fc5140;  1 drivers
v0x7ffec7fbe4c0_0 .net "addr", 31 0, v0x7ffec7fb9890_0;  alias, 1 drivers
v0x7ffec7fbe580_0 .net "instruction", 31 0, L_0x7ffec7fc58e0;  alias, 1 drivers
L_0x7ffec7fc3340 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73008;
L_0x7ffec7fc3450 .cmp/ge 33, L_0x7ffec7fc3340, L_0x7ffec7d73050;
L_0x7ffec7fc3590 .array/port v0x7ffec7fbb270, L_0x7ffec7fc37f0;
L_0x7ffec7fc3650 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73098;
L_0x7ffec7fc37f0 .arith/sub 33, L_0x7ffec7fc3650, L_0x7ffec7d730e0;
L_0x7ffec7fc39a0 .array/port v0x7ffec7fbb1e0, L_0x7ffec7fc3ba0;
L_0x7ffec7fc3a40 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73128;
L_0x7ffec7fc3ba0 .arith/sub 33, L_0x7ffec7fc3a40, L_0x7ffec7d73170;
L_0x7ffec7fc3d20 .functor MUXZ 8, L_0x7ffec7fc39a0, L_0x7ffec7fc3590, L_0x7ffec7fc3450, C4<>;
L_0x7ffec7fc3e90 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d731b8;
L_0x7ffec7fc3f70 .cmp/ge 33, L_0x7ffec7fc3e90, L_0x7ffec7d73200;
L_0x7ffec7fc40f0 .array/port v0x7ffec7fbb270, L_0x7ffec7fc43c0;
L_0x7ffec7fc4190 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73248;
L_0x7ffec7fc4320 .arith/sum 33, L_0x7ffec7fc4190, L_0x7ffec7d73290;
L_0x7ffec7fc43c0 .arith/sub 33, L_0x7ffec7fc4320, L_0x7ffec7d732d8;
L_0x7ffec7fc45c0 .array/port v0x7ffec7fbb1e0, L_0x7ffec7fc4930;
L_0x7ffec7fc4660 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73320;
L_0x7ffec7fc4890 .arith/sum 33, L_0x7ffec7fc4660, L_0x7ffec7d73368;
L_0x7ffec7fc4930 .arith/sub 33, L_0x7ffec7fc4890, L_0x7ffec7d733b0;
L_0x7ffec7fc4b10 .functor MUXZ 8, L_0x7ffec7fc45c0, L_0x7ffec7fc40f0, L_0x7ffec7fc3f70, C4<>;
L_0x7ffec7fc4bb0 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d733f8;
L_0x7ffec7fc4a70 .cmp/ge 33, L_0x7ffec7fc4bb0, L_0x7ffec7d73440;
L_0x7ffec7fc4dc0 .array/port v0x7ffec7fbb270, L_0x7ffec7fc4e60;
L_0x7ffec7fc4c50 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73488;
L_0x7ffec7fc5060 .arith/sum 33, L_0x7ffec7fc4c50, L_0x7ffec7d734d0;
L_0x7ffec7fc4e60 .arith/sub 33, L_0x7ffec7fc5060, L_0x7ffec7d73518;
L_0x7ffec7fc52f0 .array/port v0x7ffec7fbb1e0, L_0x7ffec7fc5390;
L_0x7ffec7fc5140 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73560;
L_0x7ffec7fc5470 .arith/sum 33, L_0x7ffec7fc5140, L_0x7ffec7d735a8;
L_0x7ffec7fc5390 .arith/sub 33, L_0x7ffec7fc5470, L_0x7ffec7d735f0;
L_0x7ffec7fc5740 .functor MUXZ 8, L_0x7ffec7fc52f0, L_0x7ffec7fc4dc0, L_0x7ffec7fc4a70, C4<>;
L_0x7ffec7fc58e0 .concat8 [ 8 8 8 8], L_0x7ffec7fc3d20, L_0x7ffec7fc4b10, L_0x7ffec7fc5740, L_0x7ffec7fc6550;
L_0x7ffec7fc5a40 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d73638;
L_0x7ffec7fc5820 .cmp/ge 33, L_0x7ffec7fc5a40, L_0x7ffec7d73680;
L_0x7ffec7fc5c70 .array/port v0x7ffec7fbb270, L_0x7ffec7fc5d10;
L_0x7ffec7fc5ae0 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d736c8;
L_0x7ffec7fc5e30 .arith/sum 33, L_0x7ffec7fc5ae0, L_0x7ffec7d73710;
L_0x7ffec7fc5d10 .arith/sub 33, L_0x7ffec7fc5e30, L_0x7ffec7d73758;
L_0x7ffec7fc60e0 .array/port v0x7ffec7fbb1e0, L_0x7ffec7fc6180;
L_0x7ffec7fc5f70 .concat [ 32 1 0 0], v0x7ffec7fb9890_0, L_0x7ffec7d737a0;
L_0x7ffec7fc62c0 .arith/sum 33, L_0x7ffec7fc5f70, L_0x7ffec7d737e8;
L_0x7ffec7fc6180 .arith/sub 33, L_0x7ffec7fc62c0, L_0x7ffec7d73830;
L_0x7ffec7fc6550 .functor MUXZ 8, L_0x7ffec7fc60e0, L_0x7ffec7fc5c70, L_0x7ffec7fc5820, C4<>;
S_0x7ffec7fbe610 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7ffec7f89640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7ffec7fbe7d0 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_hw_*.mem";
L_0x7ffec7fc64a0 .functor AND 1, v0x7ffec7fb9340_0, L_0x7ffec7fc6a50, C4<1>, C4<1>;
L_0x7ffec7fc7a80 .functor AND 1, v0x7ffec7fb9340_0, L_0x7ffec7fc78d0, C4<1>, C4<1>;
L_0x7ffec7fc8970 .functor AND 1, v0x7ffec7fb9340_0, L_0x7ffec7fc87e0, C4<1>, C4<1>;
L_0x7ffec7fc9480 .functor AND 1, v0x7ffec7fb9340_0, L_0x7ffec7fc93e0, C4<1>, C4<1>;
v0x7ffec7fbe990 .array "RAM", 1000 0, 7 0;
v0x7ffec7fbea30 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7ffec7fbead0_0 .net *"_ivl_101", 0 0, L_0x7ffec7fc8970;  1 drivers
v0x7ffec7fbeb60_0 .net *"_ivl_102", 32 0, L_0x7ffec7fc8160;  1 drivers
L_0x7ffec7d73cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbec10_0 .net *"_ivl_105", 0 0, L_0x7ffec7d73cf8;  1 drivers
L_0x7ffec7d73d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbed00_0 .net/2u *"_ivl_106", 32 0, L_0x7ffec7d73d40;  1 drivers
v0x7ffec7fbedb0_0 .net *"_ivl_108", 0 0, L_0x7ffec7fc8a20;  1 drivers
v0x7ffec7fbee50_0 .net *"_ivl_11", 0 0, L_0x7ffec7fc6a50;  1 drivers
v0x7ffec7fbeef0_0 .net *"_ivl_110", 7 0, L_0x7ffec7fc8c40;  1 drivers
v0x7ffec7fbf000_0 .net *"_ivl_112", 32 0, L_0x7ffec7fc8880;  1 drivers
L_0x7ffec7d73d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf0b0_0 .net *"_ivl_115", 0 0, L_0x7ffec7d73d88;  1 drivers
L_0x7ffec7d73dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf160_0 .net/2u *"_ivl_116", 32 0, L_0x7ffec7d73dd0;  1 drivers
v0x7ffec7fbf210_0 .net *"_ivl_118", 32 0, L_0x7ffec7fc8b80;  1 drivers
v0x7ffec7fbf2c0_0 .net *"_ivl_120", 7 0, L_0x7ffec7fc8ed0;  1 drivers
v0x7ffec7fbf370_0 .net *"_ivl_122", 32 0, L_0x7ffec7fc8ce0;  1 drivers
L_0x7ffec7d73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf420_0 .net *"_ivl_125", 0 0, L_0x7ffec7d73e18;  1 drivers
L_0x7ffec7d73e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf4d0_0 .net/2u *"_ivl_126", 32 0, L_0x7ffec7d73e60;  1 drivers
v0x7ffec7fbf660_0 .net *"_ivl_128", 32 0, L_0x7ffec7fc9090;  1 drivers
v0x7ffec7fbf6f0_0 .net *"_ivl_13", 0 0, L_0x7ffec7fc64a0;  1 drivers
L_0x7ffec7d73ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf790_0 .net/2u *"_ivl_130", 32 0, L_0x7ffec7d73ea8;  1 drivers
v0x7ffec7fbf840_0 .net *"_ivl_132", 32 0, L_0x7ffec7fc8f70;  1 drivers
v0x7ffec7fbf8f0_0 .net *"_ivl_134", 7 0, L_0x7ffec7fc9340;  1 drivers
L_0x7ffec7d73ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf9a0_0 .net/2u *"_ivl_136", 7 0, L_0x7ffec7d73ef0;  1 drivers
v0x7ffec7fbfa50_0 .net *"_ivl_138", 7 0, L_0x7ffec7fc9520;  1 drivers
v0x7ffec7fbfb00_0 .net *"_ivl_14", 32 0, L_0x7ffec7fc6af0;  1 drivers
v0x7ffec7fbfbb0_0 .net *"_ivl_144", 0 0, L_0x7ffec7fc93e0;  1 drivers
v0x7ffec7fbfc50_0 .net *"_ivl_146", 0 0, L_0x7ffec7fc9480;  1 drivers
v0x7ffec7fbfcf0_0 .net *"_ivl_147", 32 0, L_0x7ffec7fc9930;  1 drivers
L_0x7ffec7d73f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbfda0_0 .net *"_ivl_150", 0 0, L_0x7ffec7d73f38;  1 drivers
L_0x7ffec7d73f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbfe50_0 .net/2u *"_ivl_151", 32 0, L_0x7ffec7d73f80;  1 drivers
v0x7ffec7fbff00_0 .net *"_ivl_153", 0 0, L_0x7ffec7fc97e0;  1 drivers
v0x7ffec7fbffa0_0 .net *"_ivl_155", 7 0, L_0x7ffec7fc9b70;  1 drivers
v0x7ffec7fc0050_0 .net *"_ivl_157", 32 0, L_0x7ffec7fc99d0;  1 drivers
L_0x7ffec7d73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fbf580_0 .net *"_ivl_160", 0 0, L_0x7ffec7d73fc8;  1 drivers
L_0x7ffec7d74010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc02e0_0 .net/2u *"_ivl_161", 32 0, L_0x7ffec7d74010;  1 drivers
v0x7ffec7fc0370_0 .net *"_ivl_163", 32 0, L_0x7ffec7fc9d80;  1 drivers
v0x7ffec7fc0410_0 .net *"_ivl_165", 7 0, L_0x7ffec7fc9c10;  1 drivers
v0x7ffec7fc04c0_0 .net *"_ivl_167", 32 0, L_0x7ffec7fc9cb0;  1 drivers
L_0x7ffec7d73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0570_0 .net *"_ivl_17", 0 0, L_0x7ffec7d73878;  1 drivers
L_0x7ffec7d74058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0620_0 .net *"_ivl_170", 0 0, L_0x7ffec7d74058;  1 drivers
L_0x7ffec7d740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc06d0_0 .net/2u *"_ivl_171", 32 0, L_0x7ffec7d740a0;  1 drivers
v0x7ffec7fc0780_0 .net *"_ivl_173", 32 0, L_0x7ffec7fca030;  1 drivers
L_0x7ffec7d740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0830_0 .net/2u *"_ivl_175", 32 0, L_0x7ffec7d740e8;  1 drivers
v0x7ffec7fc08e0_0 .net *"_ivl_177", 32 0, L_0x7ffec7fca190;  1 drivers
v0x7ffec7fc0990_0 .net *"_ivl_179", 7 0, L_0x7ffec7fc9e60;  1 drivers
L_0x7ffec7d738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0a40_0 .net/2u *"_ivl_18", 32 0, L_0x7ffec7d738c0;  1 drivers
L_0x7ffec7d74130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0af0_0 .net/2u *"_ivl_181", 7 0, L_0x7ffec7d74130;  1 drivers
v0x7ffec7fc0ba0_0 .net *"_ivl_183", 7 0, L_0x7ffec7fca4b0;  1 drivers
v0x7ffec7fc0c50_0 .net *"_ivl_20", 0 0, L_0x7ffec7fc6c10;  1 drivers
v0x7ffec7fc0cf0_0 .net *"_ivl_22", 7 0, L_0x7ffec7fc6d70;  1 drivers
v0x7ffec7fc0da0_0 .net *"_ivl_24", 32 0, L_0x7ffec7fc6e10;  1 drivers
L_0x7ffec7d73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0e50_0 .net *"_ivl_27", 0 0, L_0x7ffec7d73908;  1 drivers
L_0x7ffec7d73950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0f00_0 .net/2u *"_ivl_28", 32 0, L_0x7ffec7d73950;  1 drivers
v0x7ffec7fc0fb0_0 .net *"_ivl_30", 32 0, L_0x7ffec7fc4f60;  1 drivers
v0x7ffec7fc1060_0 .net *"_ivl_32", 7 0, L_0x7ffec7fc7180;  1 drivers
v0x7ffec7fc1110_0 .net *"_ivl_34", 32 0, L_0x7ffec7fc7280;  1 drivers
L_0x7ffec7d73998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc11c0_0 .net *"_ivl_37", 0 0, L_0x7ffec7d73998;  1 drivers
L_0x7ffec7d739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc1270_0 .net/2u *"_ivl_38", 32 0, L_0x7ffec7d739e0;  1 drivers
v0x7ffec7fc1320_0 .net *"_ivl_40", 32 0, L_0x7ffec7fc7320;  1 drivers
L_0x7ffec7d73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc13d0_0 .net/2u *"_ivl_42", 32 0, L_0x7ffec7d73a28;  1 drivers
v0x7ffec7fc1480_0 .net *"_ivl_44", 32 0, L_0x7ffec7fc74f0;  1 drivers
v0x7ffec7fc1530_0 .net *"_ivl_46", 7 0, L_0x7ffec7fc7610;  1 drivers
L_0x7ffec7d73a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc15e0_0 .net/2u *"_ivl_48", 7 0, L_0x7ffec7d73a70;  1 drivers
v0x7ffec7fc1690_0 .net *"_ivl_50", 7 0, L_0x7ffec7fc7770;  1 drivers
v0x7ffec7fc1740_0 .net *"_ivl_55", 0 0, L_0x7ffec7fc78d0;  1 drivers
v0x7ffec7fc00f0_0 .net *"_ivl_57", 0 0, L_0x7ffec7fc7a80;  1 drivers
v0x7ffec7fc0190_0 .net *"_ivl_58", 32 0, L_0x7ffec7fc7af0;  1 drivers
L_0x7ffec7d73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc0240_0 .net *"_ivl_61", 0 0, L_0x7ffec7d73ab8;  1 drivers
L_0x7ffec7d73b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc17e0_0 .net/2u *"_ivl_62", 32 0, L_0x7ffec7d73b00;  1 drivers
v0x7ffec7fc1890_0 .net *"_ivl_64", 0 0, L_0x7ffec7fc7b90;  1 drivers
v0x7ffec7fc1930_0 .net *"_ivl_66", 7 0, L_0x7ffec7fc7d50;  1 drivers
v0x7ffec7fc19e0_0 .net *"_ivl_68", 32 0, L_0x7ffec7fc7df0;  1 drivers
L_0x7ffec7d73b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc1a90_0 .net *"_ivl_71", 0 0, L_0x7ffec7d73b48;  1 drivers
L_0x7ffec7d73b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc1b40_0 .net/2u *"_ivl_72", 32 0, L_0x7ffec7d73b90;  1 drivers
v0x7ffec7fc1bf0_0 .net *"_ivl_74", 32 0, L_0x7ffec7fc7cb0;  1 drivers
v0x7ffec7fc1ca0_0 .net *"_ivl_76", 7 0, L_0x7ffec7fc8080;  1 drivers
v0x7ffec7fc1d50_0 .net *"_ivl_78", 32 0, L_0x7ffec7fc7f90;  1 drivers
L_0x7ffec7d73bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc1e00_0 .net *"_ivl_81", 0 0, L_0x7ffec7d73bd8;  1 drivers
L_0x7ffec7d73c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc1eb0_0 .net/2u *"_ivl_82", 32 0, L_0x7ffec7d73c20;  1 drivers
v0x7ffec7fc1f60_0 .net *"_ivl_84", 32 0, L_0x7ffec7fc8240;  1 drivers
L_0x7ffec7d73c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc2010_0 .net/2u *"_ivl_86", 32 0, L_0x7ffec7d73c68;  1 drivers
v0x7ffec7fc20c0_0 .net *"_ivl_88", 32 0, L_0x7ffec7fc83a0;  1 drivers
v0x7ffec7fc2170_0 .net *"_ivl_90", 7 0, L_0x7ffec7fc8520;  1 drivers
L_0x7ffec7d73cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ffec7fc2220_0 .net/2u *"_ivl_92", 7 0, L_0x7ffec7d73cb0;  1 drivers
v0x7ffec7fc22d0_0 .net *"_ivl_94", 7 0, L_0x7ffec7fc8680;  1 drivers
v0x7ffec7fc2380_0 .net *"_ivl_99", 0 0, L_0x7ffec7fc87e0;  1 drivers
v0x7ffec7fc2420_0 .net "addr", 31 0, L_0x7ffec7fd3f50;  alias, 1 drivers
v0x7ffec7fc2500_0 .net "byte0_in", 7 0, L_0x7ffec7fc6750;  1 drivers
v0x7ffec7fc2590_0 .net "byte1_in", 7 0, L_0x7ffec7fc67f0;  1 drivers
v0x7ffec7fc2620_0 .net "byte2_in", 7 0, L_0x7ffec7fc6910;  1 drivers
v0x7ffec7fc26b0_0 .net "byte3_in", 7 0, L_0x7ffec7fc69b0;  1 drivers
v0x7ffec7fc2740_0 .net "data_in", 31 0, v0x7ffec7fb9520_0;  alias, 1 drivers
v0x7ffec7fc27e0_0 .net "data_out", 31 0, L_0x7ffec7fc9600;  alias, 1 drivers
v0x7ffec7fc28b0_0 .net "data_read", 0 0, v0x7ffec7fb9340_0;  alias, 1 drivers
v0x7ffec7fc2940_0 .net "data_write", 0 0, v0x7ffec7fb9490_0;  alias, 1 drivers
E_0x7ffec7fbe920/0 .event edge, v0x7ffec7fb9340_0, v0x7ffec7fb9490_0, v0x7ffec7fb0bb0_0, v0x7ffec7fc2500_0;
E_0x7ffec7fbe920/1 .event edge, v0x7ffec7fc2590_0, v0x7ffec7fc2620_0, v0x7ffec7fc26b0_0;
E_0x7ffec7fbe920 .event/or E_0x7ffec7fbe920/0, E_0x7ffec7fbe920/1;
L_0x7ffec7fc6750 .part v0x7ffec7fb9520_0, 0, 8;
L_0x7ffec7fc67f0 .part v0x7ffec7fb9520_0, 8, 8;
L_0x7ffec7fc6910 .part v0x7ffec7fb9520_0, 16, 8;
L_0x7ffec7fc69b0 .part v0x7ffec7fb9520_0, 24, 8;
L_0x7ffec7fc6a50 .reduce/nor v0x7ffec7fb9490_0;
L_0x7ffec7fc6af0 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73878;
L_0x7ffec7fc6c10 .cmp/gt 33, L_0x7ffec7d738c0, L_0x7ffec7fc6af0;
L_0x7ffec7fc6d70 .array/port v0x7ffec7fbe990, L_0x7ffec7fc4f60;
L_0x7ffec7fc6e10 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73908;
L_0x7ffec7fc4f60 .arith/sum 33, L_0x7ffec7fc6e10, L_0x7ffec7d73950;
L_0x7ffec7fc7180 .array/port v0x7ffec7fbea30, L_0x7ffec7fc74f0;
L_0x7ffec7fc7280 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73998;
L_0x7ffec7fc7320 .arith/sum 33, L_0x7ffec7fc7280, L_0x7ffec7d739e0;
L_0x7ffec7fc74f0 .arith/sub 33, L_0x7ffec7fc7320, L_0x7ffec7d73a28;
L_0x7ffec7fc7610 .functor MUXZ 8, L_0x7ffec7fc7180, L_0x7ffec7fc6d70, L_0x7ffec7fc6c10, C4<>;
L_0x7ffec7fc7770 .functor MUXZ 8, L_0x7ffec7d73a70, L_0x7ffec7fc7610, L_0x7ffec7fc64a0, C4<>;
L_0x7ffec7fc78d0 .reduce/nor v0x7ffec7fb9490_0;
L_0x7ffec7fc7af0 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73ab8;
L_0x7ffec7fc7b90 .cmp/gt 33, L_0x7ffec7d73b00, L_0x7ffec7fc7af0;
L_0x7ffec7fc7d50 .array/port v0x7ffec7fbe990, L_0x7ffec7fc7cb0;
L_0x7ffec7fc7df0 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73b48;
L_0x7ffec7fc7cb0 .arith/sum 33, L_0x7ffec7fc7df0, L_0x7ffec7d73b90;
L_0x7ffec7fc8080 .array/port v0x7ffec7fbea30, L_0x7ffec7fc83a0;
L_0x7ffec7fc7f90 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73bd8;
L_0x7ffec7fc8240 .arith/sum 33, L_0x7ffec7fc7f90, L_0x7ffec7d73c20;
L_0x7ffec7fc83a0 .arith/sub 33, L_0x7ffec7fc8240, L_0x7ffec7d73c68;
L_0x7ffec7fc8520 .functor MUXZ 8, L_0x7ffec7fc8080, L_0x7ffec7fc7d50, L_0x7ffec7fc7b90, C4<>;
L_0x7ffec7fc8680 .functor MUXZ 8, L_0x7ffec7d73cb0, L_0x7ffec7fc8520, L_0x7ffec7fc7a80, C4<>;
L_0x7ffec7fc87e0 .reduce/nor v0x7ffec7fb9490_0;
L_0x7ffec7fc8160 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73cf8;
L_0x7ffec7fc8a20 .cmp/gt 33, L_0x7ffec7d73d40, L_0x7ffec7fc8160;
L_0x7ffec7fc8c40 .array/port v0x7ffec7fbe990, L_0x7ffec7fc8b80;
L_0x7ffec7fc8880 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73d88;
L_0x7ffec7fc8b80 .arith/sum 33, L_0x7ffec7fc8880, L_0x7ffec7d73dd0;
L_0x7ffec7fc8ed0 .array/port v0x7ffec7fbea30, L_0x7ffec7fc8f70;
L_0x7ffec7fc8ce0 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73e18;
L_0x7ffec7fc9090 .arith/sum 33, L_0x7ffec7fc8ce0, L_0x7ffec7d73e60;
L_0x7ffec7fc8f70 .arith/sub 33, L_0x7ffec7fc9090, L_0x7ffec7d73ea8;
L_0x7ffec7fc9340 .functor MUXZ 8, L_0x7ffec7fc8ed0, L_0x7ffec7fc8c40, L_0x7ffec7fc8a20, C4<>;
L_0x7ffec7fc9520 .functor MUXZ 8, L_0x7ffec7d73ef0, L_0x7ffec7fc9340, L_0x7ffec7fc8970, C4<>;
L_0x7ffec7fc9600 .concat8 [ 8 8 8 8], L_0x7ffec7fc7770, L_0x7ffec7fc8680, L_0x7ffec7fc9520, L_0x7ffec7fca4b0;
L_0x7ffec7fc93e0 .reduce/nor v0x7ffec7fb9490_0;
L_0x7ffec7fc9930 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73f38;
L_0x7ffec7fc97e0 .cmp/gt 33, L_0x7ffec7d73f80, L_0x7ffec7fc9930;
L_0x7ffec7fc9b70 .array/port v0x7ffec7fbe990, L_0x7ffec7fc9d80;
L_0x7ffec7fc99d0 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d73fc8;
L_0x7ffec7fc9d80 .arith/sum 33, L_0x7ffec7fc99d0, L_0x7ffec7d74010;
L_0x7ffec7fc9c10 .array/port v0x7ffec7fbea30, L_0x7ffec7fca190;
L_0x7ffec7fc9cb0 .concat [ 32 1 0 0], L_0x7ffec7fd3f50, L_0x7ffec7d74058;
L_0x7ffec7fca030 .arith/sum 33, L_0x7ffec7fc9cb0, L_0x7ffec7d740a0;
L_0x7ffec7fca190 .arith/sub 33, L_0x7ffec7fca030, L_0x7ffec7d740e8;
L_0x7ffec7fc9e60 .functor MUXZ 8, L_0x7ffec7fc9c10, L_0x7ffec7fc9b70, L_0x7ffec7fc97e0, C4<>;
L_0x7ffec7fca4b0 .functor MUXZ 8, L_0x7ffec7d74130, L_0x7ffec7fc9e60, L_0x7ffec7fc9480, C4<>;
    .scope S_0x7ffec7fbaf70;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7ffec7fa36e0, v0x7ffec7fbb270, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7ffec7fbb1e0, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7ffec7fbb270, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7ffec7fbb270, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7ffec7fbe610;
T_1 ;
Ewait_0 .event/or E_0x7ffec7fbe920, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7ffec7fc28b0_0;
    %nor/r;
    %load/vec4 v0x7ffec7fc2940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7ffec7fc2500_0;
    %ix/getv 4, v0x7ffec7fc2420_0;
    %store/vec4a v0x7ffec7fbe990, 4, 0;
    %load/vec4 v0x7ffec7fc2590_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbe990, 4, 0;
    %load/vec4 v0x7ffec7fc2620_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbe990, 4, 0;
    %load/vec4 v0x7ffec7fc26b0_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbe990, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ffec7fc2500_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbea30, 4, 0;
    %load/vec4 v0x7ffec7fc2590_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbea30, 4, 0;
    %load/vec4 v0x7ffec7fc2620_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbea30, 4, 0;
    %load/vec4 v0x7ffec7fc26b0_0;
    %load/vec4 v0x7ffec7fc2420_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ffec7fbea30, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffec7fbe610;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7ffec7fbe7d0, v0x7ffec7fbe990, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffec7faf410;
T_3 ;
Ewait_1 .event/or E_0x7ffec7faf6a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7ffec7faf6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %pad/s 64;
    %load/vec4 v0x7ffec7fafac0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7ffec7faf7b0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %pad/u 64;
    %load/vec4 v0x7ffec7fafac0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7ffec7faf7b0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffec7faf7b0_0, 4, 32;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffec7faf7b0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffec7faf7b0_0, 4, 32;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffec7faf7b0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %add;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %and;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %or;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %xor;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7ffec7fafac0_0;
    %ix/getv 4, v0x7ffec7faf9d0_0;
    %shiftl 4;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7ffec7fafac0_0;
    %ix/getv 4, v0x7ffec7faf9d0_0;
    %shiftr 4;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7ffec7fafac0_0;
    %ix/getv 4, v0x7ffec7faf9d0_0;
    %shiftr/s 4;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7ffec7faf9d0_0;
    %load/vec4 v0x7ffec7fafac0_0;
    %sub;
    %store/vec4 v0x7ffec7fafb70_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffec7fafcb0;
T_4 ;
Ewait_2 .event/or E_0x7ffec7fb0000, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7ffec7fb00b0_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7ffec7fb09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7ffec7fb0690_0;
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7ffec7fb07a0_0;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb1180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7ffec7fb0850_0;
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb10f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb1180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7ffec7fb0900_0;
    %load/vec4 v0x7ffec7fb1060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb10f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb1180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7ffec7fb09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7ffec7fb12d0_0;
    %replicate 24;
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7ffec7fb1370_0;
    %replicate 24;
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7ffec7fb1410_0;
    %replicate 24;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7ffec7fb14b0_0;
    %replicate 24;
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7ffec7fb09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7ffec7fb09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7ffec7fb0fd0_0;
    %load/vec4 v0x7ffec7fb1060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb10f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7ffec7fb0fd0_0;
    %load/vec4 v0x7ffec7fb1060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7ffec7fb0fd0_0;
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7ffec7fb0690_0;
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7ffec7fb0690_0;
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7ffec7fb1410_0;
    %replicate 16;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffec7fafcb0;
T_5 ;
Ewait_3 .event/or E_0x7ffec7faf5e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7ffec7fb00b0_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7ffec7fb1180_0;
    %load/vec4 v0x7ffec7fb10f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb1060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0fd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7ffec7fb1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7ffec7fb09b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7ffec7fb0900_0;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb1180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0c60_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7ffec7fb0900_0;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb1180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0c60_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7ffec7fb0900_0;
    %load/vec4 v0x7ffec7fb1180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0c60_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7ffec7fb1180_0;
    %load/vec4 v0x7ffec7fb0850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0c60_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7ffec7fb0c60_0;
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ffec7fb1550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7ffec7fb1180_0;
    %load/vec4 v0x7ffec7fb10f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb07a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ffec7fb0690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb0c60_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7ffec7fb0c60_0;
    %store/vec4 v0x7ffec7fb0df0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ffec7f6a520;
T_6 ;
Ewait_4 .event/or E_0x7ffec7f4be80, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7ffec7fba870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7ffec7fb9730_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ffec7fb9680_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7ffec7fb1d50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ffec7fb16d0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffec7f6a520;
T_7 ;
Ewait_5 .event/or E_0x7ffec7fa3350, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fbabc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7ffec7fbab10_0, 0, 1;
    %load/vec4 v0x7ffec7fba680_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fbab10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7ffec7fb9340_0, 0, 1;
    %load/vec4 v0x7ffec7fba680_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fbab10_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7ffec7fb9490_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffec7f6a520;
T_8 ;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fbab10_0;
    %assign/vec4 v0x7ffec7fbabc0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffec7f6a520;
T_9 ;
Ewait_6 .event/or E_0x7ffec7fa2cf0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7ffec7fb1c10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7ffec7fbac50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7ffec7fb9220_0;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7ffec7fbac50_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7ffec7fb9220_0;
    %store/vec4 v0x7ffec7fb9520_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7ffec7fb9f00_0;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7ffec7fb9940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7ffec7fba020_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffec7fba020_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7ffec7fb9940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7ffec7fb8fb0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7ffec7fb9680_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7ffec7fb9940_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7ffec7fb9680_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7ffec7fb9680_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7ffec7fb1830_0;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7ffec7fb9680_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7ffec7fb1ad0_0;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7ffec7fb9f00_0;
    %store/vec4 v0x7ffec7fba520_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffec7f6a520;
T_10 ;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ffec7fb17a0_0;
    %assign/vec4 v0x7ffec7fb1830_0, 0;
    %load/vec4 v0x7ffec7fb1a30_0;
    %assign/vec4 v0x7ffec7fb1ad0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ffec7fb9d40_0;
    %assign/vec4 v0x7ffec7fb1ad0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7ffec7fb9d40_0;
    %assign/vec4 v0x7ffec7fb1830_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffec7f6a520;
T_11 ;
Ewait_7 .event/or E_0x7ffec7fa2e30, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7ffec7fba680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7ffec7fb1de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffec7fb9aa0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ffec7fbab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7ffec7fb9890_0;
    %store/vec4 v0x7ffec7fb1de0_0, 0, 32;
    %load/vec4 v0x7ffec7fb9b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffec7fb9aa0_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffec7fb9aa0_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7ffec7fb9d40_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7ffec7fb1e70_0;
    %load/vec4 v0x7ffec7fbad00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7ffec7fb9be0_0, 0, 32;
    %load/vec4 v0x7ffec7fba9b0_0;
    %load/vec4 v0x7ffec7fbaa60_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7ffec7fb9070_0, 0, 33;
    %load/vec4 v0x7ffec7fb1f10_0;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffec7fb1950_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fba020_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fba020_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fb1b70_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffec7fba020_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fba020_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ffec7fb1b70_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9d40_0;
    %load/vec4 v0x7ffec7fb9e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ffec7fb9d40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9d40_0;
    %load/vec4 v0x7ffec7fb9e20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ffec7fb1c10_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9d40_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7ffec7fb9aa0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ffec7f6a520;
T_12 ;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fbab10_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7ffec7fb95d0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7ffec7fb1950_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7ffec7fb1f10_0;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffec7fb9680_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7ffec7fb9be0_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7ffec7fb9070_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7ffec7fb95d0_0, 0;
    %load/vec4 v0x7ffec7fb9aa0_0;
    %assign/vec4 v0x7ffec7fb9b40_0, 0;
    %load/vec4 v0x7ffec7fb9b40_0;
    %load/vec4 v0x7ffec7fbab10_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffec7fba680_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7ffec7fb95d0_0;
    %assign/vec4 v0x7ffec7fb9890_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7ffec7fba680_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ffec7fbab10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7ffec7fb1de0_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7ffec7fb9940_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7ffec7fb9890_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ffec7f6a520;
T_13 ;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fba680_0;
    %assign/vec4 v0x7ffec7fba720_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ffec7f6a520;
T_14 ;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fba680_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7ffec7fb9890_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7ffec7fb8f10_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7ffec7fb8f10_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ffec7f6a520;
T_15 ;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fba680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7ffec7f68f50;
    %jmp t_0;
    .scope S_0x7ffec7f68f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffec7fa67b0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7ffec7fa67b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffec7fa67b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffec7fba180, 0, 4;
    %load/vec4 v0x7ffec7fa67b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7ffec7fa67b0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7ffec7f6a520;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ffec7fbadb0_0;
    %load/vec4 v0x7ffec7fb9190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7ffec7fba520_0;
    %load/vec4 v0x7ffec7fba0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffec7fba180, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ffec7f89640;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffec7fc2b10_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7ffec7fc2b10_0;
    %nor/r;
    %store/vec4 v0x7ffec7fc2b10_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7ffec7f89640;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffec7f89640 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffec7fc2be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffec7fc32b0_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7ffec7f9c5b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffec7fc32b0_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ffec7f9c5b0;
    %load/vec4 v0x7ffec7fc2a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7ffec7fc3220_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "/Users/indraneel/Desktop/rtl/firefax/mips_cpu_harvard.v";
    "/Users/indraneel/Desktop/rtl/firefax/mips_cpu_alu.v";
    "/Users/indraneel/Desktop/rtl/firefax/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
