INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE369A_ComputerFundamentals/FinalProject/FinalProject.sim/sim_1/synth/func/xsim/Datapath_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module ALU32Bit__1
INFO: [VRFC 10-311] analyzing module BranchComparator
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module EXMERegister
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MEWBRegister
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_2
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_3
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_4
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_5
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__1
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__2
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__3
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__4
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__5
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__6
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__7
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__8
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1__9
INFO: [VRFC 10-311] analyzing module Mux64Bit4To1
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matth/Documents/ECE369A_ComputerFundamentals/FinalProject/Files for Labs 1-18/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
