// Seed: 3748343151
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2
    , id_9,
    input supply1 id_3,
    input wor id_4
    , id_10,
    input tri1 id_5,
    input supply1 id_6,
    output wand id_7
);
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input wire id_2,
    output uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    output supply1 id_7,
    output wand id_8,
    input wor id_9,
    output supply0 id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri id_13
    , id_15
);
  assign id_15 = id_6;
  supply1 id_16;
  module_0(
      id_6, id_9, id_15, id_0, id_13, id_2, id_11, id_12
  );
  assign id_7 = 1;
  genvar id_17;
  assign id_16 = 1;
  wire id_18;
endmodule
