/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6785";
	interrupt-parent = <0x1>;
	model = "MT6785";

	__symbols__ {
		accdet = "/accdet";
		adc = "/mt6360_pmu_dts/adc";
		adsp_common = "/adsp_common@10600000";
		adsp_core0 = "/adsp_core0@10610000";
		afe = "/mt6785-afe-pcm@11210000";
		apdma = "/dma-controller@11000880";
		apmixed = "/apmixed@1000c000";
		apu0 = "/apu0@19180000";
		apu1 = "/apu1@19280000";
		apu_conn = "/apu_conn@19000000";
		apu_vcore = "/apu_vcore@19020000";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		audio = "/audio@11210000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		bq2597x_int_default = "/pinctrl/bq2597x_int_default";
		bq2597x_int_suspend = "/pinctrl/bq2597x_int_suspend";
		camsys = "/camsys@1a000000";
		charger = "/charger";
		chosen = "/chosen";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		consys = "/consys@18002000";
		cp_qc30 = "/cp_qc30";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		dcm = "/dcm";
		dfd_cache = "/dfd_cache";
		disp_color0 = "/disp_color0@1400e000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		drcc = "/drcc";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		eem_fsm = "/eem_fsm@1100b000";
		eint = "/apirq@1000b000";
		emi = "/emi@10219000";
		extcon_usb = "/extcon_usb";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		fpsensor_finger = "/fpsensor_finger";
		fpsensor_fp_eint = "/fpsensor_fp_eint";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_svp = "/gce_mbox_svp@10228000";
		gic = "/interrupt-controller";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		haptic_gpio_aw8622_default = "/pinctrl/haptic_gpio_aw8622_default@gpio26";
		haptic_gpio_aw8622_set = "/pinctrl/haptic_gpio_aw8622_set@gpio26";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@11005000";
		i2c7 = "/i2c7@1101a000";
		i2c8 = "/i2c8@1101b000";
		i2c9 = "/i2c9@11015000";
		i2c_common = "/i2c_common";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		imgsys = "/imgsys@15020000";
		infracfg_ao = "/infracfg_ao@10001000";
		iocfg_bl = "/iocfg_bl@11e20000";
		iocfg_br = "/iocfg_br@11d10000";
		iocfg_lb = "/iocfg_lb@11e70000";
		iocfg_lt = "/iocfg_lt@11f20000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_tl = "/iocfg_tl@11f30000";
		iommu0_bank1 = "/m4u@10221000";
		iommu0_bank2 = "/m4u@10222000";
		iommu0_bank3 = "/m4u@10223000";
		iommu1_bank1 = "/m4u@10250000";
		iommu1_bank2 = "/m4u@10251000";
		iommu1_bank3 = "/m4u@10252000";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		keypad = "/kp@10010000";
		lk_charger = "/lk_charger";
		main_pmic = "/pwrap@1000d000/mt6359-pmic";
		maxim_ds28e16 = "/maxim_ds28e16";
		mcdi = "/mcdi@0011b000";
		mcdi_cluster = "/cpus/idle-states/mcdi-cluster";
		mcdi_cpu = "/cpus/idle-states/mcdi-cpu";
		mcucfg = "/mcucfg@0c530000";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal = "/mdp_aal0@1401b000";
		mdp_hdr = "/mdp_hdr0@1401c000";
		mdp_rdma0 = "/mdp_rdma0@14001000";
		mdp_rdma1 = "/mdp_rdma1@14002000";
		mdp_rsz0 = "/mdp_rsz0@14003000";
		mdp_rsz1 = "/mdp_rsz1@14004000";
		mdp_tdshp = "/mdp_tdshp0@14007000";
		mdp_wrot0 = "/mdp_wrot0@14005000";
		mdp_wrot1 = "/mdp_wrot1@14020000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg = "/mfgcfg@13fbf000";
		mm_mutex = "/mm_mutex@14016000";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/msdc@11230000/msdc0@default";
		msdc0_pins_hs200 = "/msdc@11230000/msdc0@hs200";
		msdc0_pins_hs400 = "/msdc@11230000/msdc0@hs400";
		msdc0_register_setting_default = "/msdc@11230000/msdc0@register_default";
		msdc1 = "/msdc@11240000";
		msdc1_ins = "/msdc1_ins";
		msdc1_pins_ddr50 = "/msdc@11240000/msdc1@ddr50";
		msdc1_pins_default = "/msdc@11240000/msdc1@default";
		msdc1_pins_sdr104 = "/msdc@11240000/msdc1@sdr104";
		msdc1_pins_sdr50 = "/msdc@11240000/msdc1@sdr50";
		msdc1_register_setting_default = "/msdc@11240000/msdc1@register_default";
		mt6359_misc = "/pwrap@1000d000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@1000d000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@1000d000/mt6359-pmic/mt6359regulator";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_pmu = "/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtkfb = "/mtkfb";
		mtu3_0 = "/mtu3_0@11200000";
		nfc = "/nfc";
		odm = "/odm";
		onewire_gpio = "/onewire_gpio";
		onewire_gpio_active = "/pinctrl/onewire_gpio_active@gpio67";
		onewire_gpio_sleep = "/pinctrl/onewire_gpio_sleep@gpio67";
		pd_adapter = "/pd_adapter";
		pio = "/pinctrl";
		pmic = "/pwrap@1000d000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pwrap = "/pwrap@1000d000";
		pwraph = "/pwraphal@";
		radio_md_cfg = "/radio_md_cfg";
		reserved_memory = "/reserved-memory";
		rosemary_sar_eint = "/rosemary_sar_eint";
		rt9465_slave_chr = "/rt9465_slave_chr";
		scpsys = "/scpsys@10001000";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14017000";
		smi_larb1 = "/smi_larb1@14018000";
		smi_larb10 = "/smi_larb10@15032000";
		smi_larb11 = "/smi_larb11@15033000";
		smi_larb2 = "/smi_larb2@16010000";
		smi_larb3 = "/smi_larb3@17010000";
		smi_larb4 = "/smi_larb4@1502f000";
		smi_larb5 = "/smi_larb5@15021000";
		smi_larb6 = "/smi_larb6@1a001000";
		smi_larb7 = "/smi_larb7@1a002000";
		smi_larb8 = "/smi_larb8@15030000";
		smi_larb9 = "/smi_larb9@15031000";
		snd_audio_dsp = "/snd_audio_dsp";
		snd_scp_ultra = "/snd_scp_ultra";
		sound = "/sound";
		speaker_amp = "/i2c6@11005000/speaker_amp@34";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		standby = "/cpus/idle-states/standby";
		subpmic_pmu_eint = "/mt6360_pmu_eint";
		suspend = "/cpus/idle-states/suspend";
		swtp = "/swtp";
		swtp_1 = "/swtp_1";
		sysirq = "/intpol-controller@0";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor4 = "/thermal-sensor4";
		tboard_thermistor5 = "/thermal-sensor5";
		tcpc_pd = "/tcpc_pd";
		thermal_message = "/thermal-message";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		ufshci = "/ufshci@11270000";
		usb0 = "/usb3@11200000";
		usb0phy = "/usbphy0@11E40000";
		usbpd_pm = "/usbpd_pm";
		usbphy0 = "/usbphy";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vproc_buck = "/vproc_buck";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		xhci0 = "/usb3_xhci@11200000";
		xiaomi_touch = "/xiaomi_touch";
	};

	a7_cirq@f0420000 {
		compatible = "mediatek,a7_cirq";
		reg = <0x0 0xf0420000 0x0 0x1000>;
	};

	a7_mbist_config@f0410000 {
		compatible = "mediatek,a7_mbist_config";
		reg = <0x0 0xf0410000 0x0 0x1000>;
	};

	a7_ost@f0160000 {
		compatible = "mediatek,a7_ost";
		reg = <0x0 0xf0160000 0x0 0x1000>;
	};

	a7_wdt@f0400000 {
		compatible = "mediatek,a7_wdt";
		reg = <0x0 0xf0400000 0x0 0x1000>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xfc>;
	};

	adsp_common@10600000 {
		adsp-rsv-audio = <0x5c0000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		clock-names = "clk_adsp_infra", "clk_top_adsp_sel", "clk_adsp_clk26m", "clk_top_mmpll_d4", "clk_top_adsppll_d4", "clk_top_adsppll_d6";
		clocks = <0x21 0x68 0x12 0x73 0x13 0x12 0x69 0x12 0x94 0x12 0x96>;
		compatible = "mediatek,adsp_common";
		phandle = <0xc1>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	adsp_core0@10610000 {
		compatible = "mediatek,adsp_core_0";
		interrupts = <0x0 0xb6 0x8 0x0 0xb7 0x8>;
		phandle = <0xc2>;
		reg = <0x0 0x10600000 0x0 0x10000 0x0 0x10630000 0x0 0x9000 0x0 0x10610000 0x0 0x8000>;
		system = <0x0 0x56000000 0x0 0x700000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	afc_2g@83090000 {
		compatible = "mediatek,afc_2g";
		reg = <0x0 0x83090000 0x0 0x1000>;
	};

	afc_3g@87090000 {
		compatible = "mediatek,afc_3g";
		reg = <0x0 0x87090000 0x0 0x1000>;
	};

	ahb2dspio@82800000 {
		compatible = "mediatek,ahb2dspio";
		reg = <0x0 0x82800000 0x0 0x1000>;
	};

	alc@60000000 {
		compatible = "mediatek,alc";
		reg = <0x0 0x60000000 0x0 0x1000>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x14e 0x1>;
	};

	ant_check {
		ant_check_gpio = <0x1d 0x48 0x0>;
		compatible = "longcheer,ant_check";
	};

	ant_check_div {
		ant_check_div_gpio = <0x1d 0x4b 0x0>;
		compatible = "longcheer,ant_check_div";
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xae 0x8>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xb0 0x8>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xb3 0x8>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xb4 0x8>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		interrupts = <0x0 0x76 0x8>;
		reg = <0x0 0x11000000 0x0 0x1000>;
	};

	apc@82c30000 {
		compatible = "mediatek,apc";
		reg = <0x0 0x82c30000 0x0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x1000>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x1000>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x1000>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		interrupts = <0x0 0xcc 0x4>;
		phandle = <0x1c>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apmixed", "syscon";
		phandle = <0x6f>;
		reg = <0x0 0x1000c000 0x0 0x1000>;
	};

	apu0@19180000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu0", "syscon";
		interrupts = <0x0 0x145 0x8>;
		phandle = <0x6a>;
		reg = <0x0 0x19180000 0x0 0x1000>;
	};

	apu1@19280000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu1", "syscon";
		interrupts = <0x0 0x146 0x8>;
		phandle = <0x6b>;
		reg = <0x0 0x19280000 0x0 0x1000>;
	};

	apu_conn@19000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_conn", "syscon";
		phandle = <0x6c>;
		reg = <0x0 0x19000000 0x0 0x1000>;
	};

	apu_dvfs@19180000 {
		compatible = "mediatek,apu_dvfs";
		reg = <0x0 0x19180000 0x0 0x1000>;
	};

	apu_vcore@19020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_vcore", "syscon";
		phandle = <0x6d>;
		reg = <0x0 0x19020000 0x0 0x1000>;
	};

	apxgpt@10008000 {
		clocks = <0x1e>;
		compatible = "mediatek,apxgpt";
		interrupts = <0x0 0xcb 0x8>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x0 0x58 0x1>;
	};

	audio@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "syscon";
		phandle = <0x37>;
		reg = <0x0 0x11210000 0x0 0x1000>;
	};

	audio_sram@11211000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x12000 0x18000>;
		prefer_mode = <0x1>;
		reg = <0x0 0x11211000 0x0 0x18000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x21 0x24>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x40 0x2>;
		mediatek,cali-efuse-index = <0x6a>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		phandle = <0x22>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	avc_mv@16023000 {
		compatible = "mediatek,avc_mv";
		reg = <0x0 0x16023000 0x0 0x1000>;
	};

	avc_vld@16022000 {
		compatible = "mediatek,avc_vld";
		reg = <0x0 0x16022000 0x0 0x1000>;
	};

	avs_vld@16027000 {
		compatible = "mediatek,avs_vld";
		reg = <0x0 0x16027000 0x0 0x1000>;
	};

	aw8622 {
		center_freq = <0xd0>;
		compatible = "awinic,aw8622";
		default_pwm_freq = <0x6590>;
		hwen-gpio = <0x1d 0xca 0x0>;
		pinctrl-0 = <0x72>;
		pinctrl-1 = <0x73>;
		pinctrl-names = "haptic_gpio_aw8622_default", "haptic_gpio_aw8622_set";
		pwm_ch = <0x0>;
		status = "okay";
		waveform_sample_period = <0xa2c2>;
	};

	axi2acp_smi_common@10256000 {
		compatible = "mediatek,axi2acp_smi_common";
		reg = <0x0 0x10256000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x64>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xfa>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x1>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0x5>;
		SHUTDOWN_1_TIME = <0x1e>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		battery0_profile_t0 = <0x0 0xac58 0x2da 0x1f4 0xabec 0x2d6 0x3e8 0xab7f 0x2d5 0x5dd 0xab13 0x2d5 0x7d1 0xaaaa 0x2dd 0x9c5 0xaa44 0x2ee 0xbb9 0xa9d8 0x2ee 0xdad 0xa96b 0x2ee 0xfa2 0xa8f8 0x2dd 0x1196 0xa884 0x2e2 0x138a 0xa80f 0x2ee 0x157e 0xa79a 0x2ee 0x1772 0xa725 0x2ee 0x1967 0xa6a8 0x2ee 0x1b5b 0xa62d 0x2ee 0x1d4f 0xa5b6 0x2fa 0x1f43 0xa53e 0x2ff 0x2137 0xa4c1 0x2ee 0x232c 0xa444 0x2ee 0x2520 0xa3cf 0x303 0x2714 0xa353 0x307 0x2908 0xa2db 0x307 0x2afc 0xa267 0x307 0x2cf1 0xa1f2 0x30b 0x2ee5 0xa17d 0x320 0x30d9 0xa108 0x320 0x32cd 0xa094 0x310 0x34c1 0xa024 0x313 0x36b6 0x9fb8 0x320 0x38aa 0x9f4b 0x324 0x3a9e 0x9edf 0x339 0x3c92 0x9e72 0x339 0x3e86 0x9e0d 0x339 0x407b 0x9da9 0x345 0x426f 0x9d45 0x352 0x4463 0x9ce2 0x356 0x4657 0x9c87 0x36b 0x484b 0x9c23 0x36b 0x4a40 0x9bc5 0x38c 0x4c34 0x9b5a 0x39d 0x4e28 0x9adf 0x38c 0x501c 0x9a55 0x35f 0x5210 0x99ba 0x321 0x5405 0x9944 0x30c 0x55f9 0x98dc 0x2f7 0x57ed 0x9887 0x2ee 0x59e1 0x983c 0x2ee 0x5bd5 0x97f2 0x2ee 0x5dca 0x97af 0x2ee 0x5fbe 0x976d 0x2ee 0x61b2 0x972a 0x2ee 0x63a6 0x96ec 0x2ee 0x659b 0x96b2 0x2ee 0x678f 0x9679 0x2ee 0x6983 0x9647 0x2ee 0x6b77 0x9615 0x302 0x6d6b 0x95dc 0x2f7 0x6f60 0x95ac 0x2ee 0x7154 0x9582 0x2f6 0x7348 0x9557 0x303 0x753c 0x9525 0x2ee 0x7730 0x9503 0x317 0x7925 0x94db 0x320 0x7b19 0x94b6 0x320 0x7d0d 0x9495 0x328 0x7f01 0x9472 0x339 0x80f5 0x9449 0x339 0x82ea 0x9417 0x339 0x84de 0x93d1 0x318 0x86d2 0x9382 0x2fb 0x88c6 0x9339 0x2ee 0x8aba 0x9300 0x2f2 0x8caf 0x92ce 0x306 0x8ea3 0x929c 0x307 0x9097 0x926a 0x307 0x928b 0x9233 0x2fb 0x947f 0x9202 0x2f6 0x9674 0x91df 0x30b 0x9868 0x91b5 0x31f 0x9a5c 0x917b 0x30c 0x9c50 0x913b 0x307 0x9e44 0x90f8 0x307 0xa039 0x90b8 0x30f 0xa22d 0x907a 0x319 0xa421 0x9026 0x2ef 0xa615 0x8feb 0x2da 0xa809 0x8fd1 0x2d5 0xa9fe 0x8fca 0x2f9 0xabf2 0x8fc4 0x330 0xade6 0x8fb3 0x361 0xafda 0x8fa2 0x3b4 0xb1ce 0x8f51 0x3b6 0xb3c3 0x8e4e 0x365 0xb5b7 0x8cbe 0x345 0xb7ab 0x8ab0 0x36a 0xb99f 0x880a 0x3b0 0xbb93 0x8475 0x418 0xbd88 0x7e0d 0x64c 0xbf7c 0x7082 0x7ed 0xc170 0x6f9a 0x5f5>;
		battery0_profile_t0_col = <0x3>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t1 = <0x0 0xac94 0x3d4 0x1f4 0xac30 0x3d0 0x3e8 0xabd3 0x3cf 0x5dd 0xab72 0x3cf 0x7d1 0xab11 0x3d7 0x9c5 0xaab2 0x3e4 0xbb9 0xaa46 0x3cf 0xdad 0xa9e2 0x3e4 0xfa2 0xa970 0x3d7 0x1196 0xa901 0x3cf 0x138a 0xa891 0x3cf 0x157e 0xa81a 0x3cf 0x1772 0xa79d 0x3cf 0x1967 0xa720 0x3cf 0x1b5b 0xa6ac 0x3cf 0x1d4f 0xa633 0x3cf 0x1f43 0xa5b6 0x3cf 0x2137 0xa539 0x3cf 0x232c 0xa4bc 0x3cf 0x2520 0xa447 0x3e4 0x2714 0xa3cb 0x3d8 0x2908 0xa353 0x3db 0x2afc 0xa2df 0x3e8 0x2cf1 0xa26a 0x3ec 0x2ee5 0xa1f5 0x401 0x30d9 0xa180 0x401 0x32cd 0xa10c 0x401 0x34c1 0xa097 0x40d 0x36b6 0xa026 0x41a 0x38aa 0x9fb9 0x41a 0x3a9e 0x9f4d 0x41a 0x3c92 0x9ee0 0x42f 0x3e86 0x9e7b 0x444 0x407b 0x9e12 0x458 0x426f 0x9da9 0x46d 0x4463 0x9d45 0x482 0x4657 0x9ce1 0x497 0x484b 0x9c7d 0x4ac 0x4a40 0x9c18 0x4c1 0x4c34 0x9baa 0x4c9 0x4e28 0x9b2f 0x4b8 0x501c 0x9aa9 0x48b 0x5210 0x9a1d 0x44d 0x5405 0x9998 0x3fb 0x55f9 0x9926 0x3d8 0x57ed 0x98c3 0x3c3 0x59e1 0x986a 0x3ae 0x5bd5 0x981a 0x39d 0x5dca 0x97d7 0x39d 0x5fbe 0x9795 0x3b1 0x61b2 0x9752 0x3a6 0x63a6 0x9714 0x3a9 0x659b 0x96da 0x3ae 0x678f 0x969f 0x39d 0x6983 0x9665 0x39d 0x6b77 0x963b 0x3b1 0x6d6b 0x9604 0x3a6 0x6f60 0x95d4 0x3a9 0x7154 0x95aa 0x3be 0x7348 0x9580 0x3cf 0x753c 0x9557 0x3cf 0x7730 0x952d 0x3cf 0x7925 0x9503 0x3df 0x7b19 0x94de 0x3e8 0x7d0d 0x94bd 0x3f0 0x7f01 0x949c 0x405 0x80f5 0x947a 0x41a 0x82ea 0x9451 0x405 0x84de 0x942e 0x401 0x86d2 0x9408 0x3f5 0x88c6 0x93dc 0x3e0 0x8aba 0x93aa 0x3cb 0x8caf 0x9378 0x3b7 0x8ea3 0x934e 0x3b6 0x9097 0x9317 0x3a6 0x928b 0x92e6 0x3a9 0x947f 0x92b9 0x3ae 0x9674 0x928a 0x3a1 0x9868 0x9269 0x3b5 0x9a5c 0x9240 0x3b6 0x9c50 0x9209 0x3b6 0x9e44 0x91ca 0x3b6 0xa039 0x918a 0x3b6 0xa22d 0x9150 0x3ba 0xa421 0x9116 0x3ce 0xa615 0x90bb 0x3bb 0xa809 0x907f 0x3a6 0xa9fe 0x9065 0x3a9 0xabf2 0x905a 0x3be 0xade6 0x904b 0x3d6 0xafda 0x9042 0x400 0xb1ce 0x902a 0x42a 0xb3c3 0x8fea 0x464 0xb5b7 0x8f09 0x442 0xb7ab 0x8d80 0x411 0xb99f 0x8b72 0x442 0xbb93 0x88c6 0x495 0xbd88 0x84bd 0x50f 0xbf7c 0x7c77 0xb8b 0xc170 0x7210 0xc35>;
		battery0_profile_t1_col = <0x3>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t2 = <0x0 0xacbc 0x672 0x1f4 0xac50 0x672 0x3e8 0xabea 0x683 0x5dd 0xab8b 0x698 0x7d1 0xab2c 0x69c 0x9c5 0xaac8 0x68f 0xbb9 0xaa64 0x6a4 0xdad 0xa9f7 0x68f 0xfa2 0xa98b 0x68b 0x1196 0xa91a 0x67e 0x138a 0xa8a5 0x67a 0x157e 0xa82e 0x687 0x1772 0xa7b1 0x672 0x1967 0xa73d 0x672 0x1b5b 0xa6c3 0x672 0x1d4f 0xa647 0x672 0x1f43 0xa5ca 0x672 0x2137 0xa54d 0x672 0x232c 0xa4d0 0x672 0x2520 0xa453 0x65d 0x2714 0xa3dc 0x669 0x2908 0xa362 0x672 0x2afc 0xa2e9 0x672 0x2cf1 0xa274 0x676 0x2ee5 0xa1ff 0x68b 0x30d9 0xa18a 0x6a0 0x32cd 0xa116 0x6a4 0x34c1 0xa0a1 0x6a4 0x36b6 0xa02c 0x6a4 0x38aa 0x9fb9 0x6a8 0x3a9e 0x9f4d 0x6bd 0x3c92 0x9ee9 0x6d2 0x3e86 0x9e85 0x6f7 0x407b 0x9e1c 0x721 0x426f 0x9dac 0x73a 0x4463 0x9d3b 0x73e 0x4657 0x9cd7 0x753 0x484b 0x9c6a 0x73e 0x4a40 0x9c33 0x7bf 0x4c34 0x9bbf 0x76d 0x4e28 0x9b1f 0x6ce 0x501c 0x9a8b 0x6b1 0x5210 0x99ff 0x673 0x5405 0x9982 0x635 0x55f9 0x9912 0x617 0x57ed 0x98af 0x602 0x59e1 0x9856 0x5ed 0x5bd5 0x9806 0x5e0 0x5dca 0x97c3 0x5f5 0x5fbe 0x9779 0x5e1 0x61b2 0x9734 0x5cc 0x63a6 0x96f6 0x5cf 0x659b 0x96bc 0x5dc 0x678f 0x9683 0x5e0 0x6983 0x9651 0x5f5 0x6b77 0x9617 0x5e1 0x6d6b 0x95e3 0x5dc 0x6f60 0x95b6 0x5f4 0x7154 0x9589 0x60e 0x7348 0x9558 0x60e 0x753c 0x952f 0x60e 0x7730 0x9505 0x60e 0x7925 0x94e2 0x61e 0x7b19 0x94bc 0x627 0x7d0d 0x9495 0x62f 0x7f01 0x9474 0x640 0x80f5 0x9452 0x640 0x82ea 0x9431 0x640 0x84de 0x9410 0x640 0x86d2 0x93f4 0x64c 0x88c6 0x93d8 0x651 0x8aba 0x93b6 0x640 0x8caf 0x9395 0x640 0x8ea3 0x936c 0x62c 0x9097 0x9342 0x617 0x928b 0x9318 0x60e 0x947f 0x92ef 0x60e 0x9674 0x92c5 0x612 0x9868 0x929b 0x626 0x9a5c 0x9272 0x63b 0x9c50 0x923b 0x650 0x9e44 0x91fc 0x671 0xa039 0x91bc 0x693 0xa22d 0x9180 0x6ab 0xa421 0x913e 0x6d5 0xa615 0x90e3 0x6ea 0xa809 0x90a1 0x6ff 0xa9fe 0x907a 0x72c 0xabf2 0x9064 0x76a 0xade6 0x9052 0x7a9 0xafda 0x9039 0x7e8 0xb1ce 0x9020 0x877 0xb3c3 0x8fd9 0x91a 0xb5b7 0x8f12 0x99c 0xb7ab 0x8da5 0xa0c 0xb99f 0x8b8d 0xaae 0xbb93 0x88d1 0xbfc 0xbd88 0x84af 0xec1 0xbf7c 0x7c43 0x1964 0xc170 0x7184 0xa73>;
		battery0_profile_t2_col = <0x3>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t3 = <0x0 0xacbc 0xb86 0x1f4 0xac3f 0xb86 0x3e8 0xabcf 0xb97 0x5dd 0xab68 0xbac 0x7d1 0xab04 0xbb8 0x9c5 0xaaa0 0xbbc 0xbb9 0xaa3c 0xbd1 0xdad 0xa9cf 0xbbc 0xfa2 0xa95c 0xba7 0x1196 0xa8ed 0xb9f 0x138a 0xa879 0xb8e 0x157e 0xa7fe 0xb6d 0x1772 0xa789 0xb6d 0x1967 0xa70c 0xb58 0x1b5b 0xa691 0xb43 0x1d4f 0xa615 0xb3b 0x1f43 0xa598 0xb33 0x2137 0xa51c 0xb22 0x232c 0xa4a7 0xb22 0x2520 0xa42b 0xb22 0x2714 0xa3b4 0xb22 0x2908 0xa33a 0xb16 0x2afc 0xa2c1 0xb11 0x2cf1 0xa24c 0xb22 0x2ee5 0xa1d7 0xb22 0x30d9 0xa162 0xb22 0x32cd 0xa0ee 0xb32 0x34c1 0xa079 0xb3b 0x36b6 0xa008 0xb3b 0x38aa 0x9f9d 0xb43 0x3a9e 0x9f39 0xb6d 0x3c92 0x9ecc 0xb96 0x3e86 0x9e59 0xbb0 0x407b 0x9de5 0xbc4 0x426f 0x9d70 0xbc9 0x4463 0x9cfb 0xbb4 0x4657 0x9c87 0xb9f 0x484b 0x9c0a 0xb61 0x4a40 0x9b8d 0xb22 0x4c34 0x9b14 0xae4 0x4e28 0x9a9c 0xaad 0x501c 0x9a21 0xa84 0x5210 0x99af 0xa5b 0x5405 0x993a 0xa1d 0x55f9 0x98d2 0x9ff 0x57ed 0x9878 0x9f6 0x59e1 0x9824 0x9ee 0x5bd5 0x97d3 0x9dd 0x5dca 0x9788 0x9dd 0x5fbe 0x9745 0x9dd 0x61b2 0x9702 0x9dd 0x63a6 0x96c4 0x9e9 0x659b 0x968a 0x9fe 0x678f 0x964f 0xa0f 0x6983 0x9615 0xa0f 0x6b77 0x95e3 0xa23 0x6d6b 0x95b1 0xa38 0x6f60 0x957f 0xa41 0x7154 0x9550 0xa49 0x7348 0x9526 0xa5e 0x753c 0x94fd 0xa73 0x7730 0x94d3 0xa88 0x7925 0x94a9 0xa8c 0x7b19 0x9484 0xa98 0x7d0d 0x9463 0xaad 0x7f01 0x9442 0xac2 0x80f5 0x9420 0xad7 0x82ea 0x93ff 0xad7 0x84de 0x93e4 0xae7 0x86d2 0x93d0 0xafc 0x88c6 0x93bd 0xb11 0x8aba 0x93a5 0xb2d 0x8caf 0x9395 0xb6b 0x8ea3 0x9374 0xb95 0x9097 0x9352 0xbbf 0x928b 0x9331 0xbf5 0x947f 0x9309 0xc2b 0x9674 0x92d9 0xc63 0x9868 0x92af 0xce0 0x9a5c 0x9275 0xd49 0x9c50 0x9235 0xdc2 0x9e44 0x91f2 0xe4b 0xa039 0x91af 0xeec 0xa22d 0x916a 0xfa4 0xa421 0x9116 0x104b 0xa615 0x90c3 0x111a 0xa809 0x9089 0x11ea 0xa9fe 0x905c 0x12d3 0xabf2 0x9035 0x13e4 0xade6 0x9014 0x1524 0xafda 0x8ff3 0x1687 0xb1ce 0x8fc1 0x184f 0xb3c3 0x8f48 0x1a7a 0xb5b7 0x8e5f 0x1ce6 0xb7ab 0x8ced 0x1fe2 0xb99f 0x8ae2 0x2441 0xbb93 0x881d 0x2b80 0xbd88 0x8415 0x376c 0xbf7c 0x7cf9 0x2727 0xc170 0x760c 0x1612>;
		battery0_profile_t3_col = <0x3>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t4 = <0x0 0xacd0 0x191e 0x1f4 0xac32 0x191a 0x3e8 0xaba1 0x196c 0x5dd 0xab18 0x1996 0x7d1 0xaa96 0x1996 0x9c5 0xaa19 0x1992 0xbb9 0xa99c 0x197d 0xdad 0xa916 0x193e 0xfa2 0xa898 0x1911 0x1196 0xa81b 0x18da 0x138a 0xa7a1 0x18a4 0x157e 0xa72a 0x187a 0x1772 0xa6ad 0x1851 0x1967 0xa630 0x1812 0x1b5b 0xa5b5 0x17d4 0x1d4f 0xa539 0x17a3 0x1f43 0xa4bc 0x1771 0x2137 0xa440 0x1736 0x232c 0xa3cb 0x170d 0x2520 0xa357 0x16ce 0x2714 0xa2e2 0x16b1 0x2908 0xa26d 0x16a8 0x2afc 0xa1f9 0x1698 0x2cf1 0xa184 0x1672 0x2ee5 0xa10f 0x165d 0x30d9 0xa09a 0x1634 0x32cd 0xa02c 0x161b 0x34c1 0x9fca 0x1637 0x36b6 0x9f64 0x165d 0x38aa 0x9eee 0x1659 0x3a9e 0x9e71 0x1644 0x3c92 0x9df4 0x1644 0x3e86 0x9d70 0x1612 0x407b 0x9ceb 0x15d4 0x426f 0x9c69 0x1595 0x4463 0x9bec 0x155b 0x4657 0x9b6f 0x1531 0x484b 0x9b02 0x14f3 0x4a40 0x9a9c 0x14e6 0x4c34 0x9a33 0x14cd 0x4e28 0x99c7 0x14a3 0x501c 0x995b 0x147e 0x5210 0x98f0 0x1469 0x5405 0x988c 0x1455 0x55f9 0x982f 0x1440 0x57ed 0x97dd 0x144f 0x59e1 0x978e 0x1461 0x5bd5 0x973e 0x1454 0x5dca 0x96fb 0x1469 0x5fbe 0x96b1 0x1469 0x61b2 0x9672 0x148a 0x63a6 0x9638 0x149b 0x659b 0x95fe 0x14a3 0x678f 0x95c5 0x14bc 0x6983 0x9593 0x14e5 0x6b77 0x9561 0x150f 0x6d6b 0x952f 0x1528 0x6f60 0x9502 0x1549 0x7154 0x94d8 0x1573 0x7348 0x94ae 0x1599 0x753c 0x9485 0x15ae 0x7730 0x9463 0x15d7 0x7925 0x944f 0x1632 0x7b19 0x9439 0x1675 0x7d0d 0x9424 0x16af 0x7f01 0x9411 0x1706 0x80f5 0x93f8 0x176f 0x82ea 0x93e8 0x17d7 0x84de 0x93d7 0x1860 0x86d2 0x93c2 0x18fc 0x88c6 0x93a9 0x199a 0x8aba 0x9390 0x1a36 0x8caf 0x9377 0x1b07 0x8ea3 0x9356 0x1beb 0x9097 0x932e 0x1ce0 0x928b 0x9304 0x1df2 0x947f 0x92d7 0x1f1e 0x9674 0x92a4 0x205e 0x9868 0x926a 0x21c0 0x9a5c 0x922f 0x2322 0x9c50 0x91f5 0x24b5 0x9e44 0x91b6 0x2662 0xa039 0x9170 0x281f 0xa22d 0x9125 0x29ea 0xa421 0x90da 0x2bb4 0xa615 0x909f 0x2dd0 0xa809 0x906b 0x2ffe 0xa9fe 0x9039 0x3248 0xabf2 0x900a 0x34c4 0xade6 0x8fde 0x376d 0xafda 0x8fa3 0x39f3 0xb1ce 0x8f48 0x3c8d 0xb3c3 0x8eb2 0x3ec7 0xb5b7 0x8dd2 0x40fd 0xb7ab 0x8c98 0x4421 0xb99f 0x8af0 0x47ad 0xbb93 0x886c 0x43b8 0xbd88 0x8481 0x3a04 0xbf7c 0x816a 0x32c8 0xc170 0x816a 0x32c8>;
		battery0_profile_t4_col = <0x3>;
		battery0_profile_t4_num = <0x64>;
		battery1_profile_t0 = <0x0 0xac3a 0x2da 0x1ff 0xabb2 0x2d6 0x3fe 0xab30 0x2d5 0x5fd 0xaabc 0x2e3 0x7fc 0xaa49 0x2e4 0x9fb 0xa9d4 0x2dc 0xbfa 0xa962 0x2eb 0xdf9 0xa8eb 0x2d6 0xff8 0xa87c 0x2ea 0x11f7 0xa807 0x2ee 0x13f6 0xa78a 0x2ee 0x15f5 0xa70e 0x2f8 0x17f4 0xa697 0x307 0x19f3 0xa61f 0x307 0x1bf2 0xa59f 0x307 0x1df1 0xa51f 0x2f3 0x1ff0 0xa4a4 0x2fe 0x21ef 0xa427 0x2fa 0x23ee 0xa3ab 0x2ee 0x25ed 0xa334 0x2f3 0x27ec 0xa2bd 0x307 0x29eb 0xa245 0x307 0x2bea 0xa1ce 0x307 0x2de9 0xa15d 0x317 0x2fe8 0xa0ea 0x314 0x31e7 0xa076 0x30f 0x33e6 0xa005 0x31b 0x35e5 0x9f8d 0x308 0x37e4 0x9f26 0x31d 0x39e3 0x9eb9 0x320 0x3be2 0x9e50 0x320 0x3de1 0x9dea 0x320 0x3fe0 0x9d84 0x320 0x41df 0x9d1f 0x324 0x43de 0x9cc1 0x339 0x45dd 0x9c64 0x339 0x47dc 0x9c06 0x34b 0x49db 0x9bae 0x360 0x4bda 0x9b54 0x376 0x4dd9 0x9af5 0x38b 0x4fd8 0x9a96 0x3a0 0x51d7 0x9a30 0x3b6 0x53d6 0x99a0 0x362 0x55d5 0x9908 0x31e 0x57d4 0x988a 0x2f9 0x59d3 0x9827 0x2ee 0x5bd2 0x97d6 0x2ee 0x5dd1 0x9792 0x2ee 0x5fd0 0x974e 0x2ee 0x61cf 0x9709 0x2ee 0x63cf 0x96cb 0x2ee 0x65ce 0x9695 0x2ee 0x67cd 0x965e 0x2ee 0x69cc 0x9625 0x2ee 0x6bcb 0x95f2 0x2ee 0x6dca 0x95be 0x2ee 0x6fc9 0x9593 0x2ee 0x71c8 0x9569 0x2fe 0x73c7 0x9539 0x2fb 0x75c6 0x950c 0x2ee 0x77c5 0x94ea 0x2f3 0x79c4 0x94c8 0x308 0x7bc3 0x94a6 0x31e 0x7dc2 0x9484 0x320 0x7fc1 0x9462 0x32f 0x81c0 0x9440 0x339 0x83bf 0x941e 0x341 0x85be 0x93fa 0x34e 0x87bd 0x93cf 0x338 0x89bc 0x938b 0x30e 0x8bbb 0x9337 0x2f5 0x8dba 0x92f3 0x2ee 0x8fb9 0x92c0 0x2f9 0x91b8 0x9296 0x307 0x93b7 0x926a 0x307 0x95b6 0x9236 0x307 0x97b5 0x9203 0x2f2 0x99b4 0x91d7 0x2ee 0x9bb3 0x91b2 0x2fc 0x9db2 0x918c 0x311 0x9fb1 0x915a 0x31a 0xa1b0 0x9116 0x307 0xa3af 0x90da 0x307 0xa5ae 0x909e 0x31c 0xa7ad 0x9055 0x320 0xa9ac 0x9009 0x2f9 0xabab 0x8fd6 0x2de 0xadaa 0x8fc8 0x2f4 0xafa9 0x8fbe 0x30b 0xb1a8 0x8fad 0x336 0xb3a7 0x8fa4 0x39b 0xb5a6 0x8f75 0x3c6 0xb7a5 0x8ec5 0x383 0xb9a4 0x8d6f 0x342 0xbba3 0x8b7c 0x367 0xbda2 0x88f8 0x3bd 0xbfa1 0x854f 0x428 0xc1a0 0x7eca 0x71b 0xc39f 0x7102 0x947 0xc59e 0x7102 0x947>;
		battery1_profile_t0_col = <0x3>;
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t1 = <0x0 0xac76 0x438 0x1ff 0xabff 0x434 0x3fe 0xab8f 0x433 0x5fd 0xab20 0x433 0x7fc 0xaab1 0x429 0x9fb 0xaa44 0x421 0xbfa 0xa9da 0x430 0xdf9 0xa963 0x41b 0xff8 0xa8f4 0x41a 0x11f7 0xa87f 0x42b 0x13f6 0xa807 0x426 0x15f5 0xa78c 0x41a 0x17f4 0xa70f 0x41a 0x19f3 0xa697 0x41a 0x1bf2 0xa617 0x41a 0x1df1 0xa597 0x406 0x1ff0 0xa51c 0x411 0x21ef 0xa49f 0x40d 0x23ee 0xa423 0x40a 0x25ed 0xa3ac 0x41a 0x27ec 0xa334 0x418 0x29eb 0xa2b4 0x403 0x2bea 0xa244 0x414 0x2de9 0xa1cf 0x41a 0x2fe8 0xa158 0x41a 0x31e7 0xa0e4 0x422 0x33e6 0xa075 0x433 0x35e5 0xa006 0x434 0x37e4 0x9f98 0x449 0x39e3 0x9f27 0x44c 0x3be2 0x9ebe 0x44c 0x3de1 0x9e58 0x457 0x3fe0 0x9df2 0x46d 0x41df 0x9d8b 0x482 0x43de 0x9d25 0x497 0x45dd 0x9cbf 0x497 0x47dc 0x9c60 0x4a9 0x49db 0x9c02 0x4be 0x4bda 0x9ba4 0x4de 0x4dd9 0x9b47 0x502 0x4fd8 0x9ae6 0x50e 0x51d7 0x9a76 0x4e3 0x53d6 0x99ff 0x4cd 0x55d5 0x997a 0x484 0x57d4 0x98f1 0x42f 0x59d3 0x9879 0x3f7 0x5bd2 0x9818 0x3e2 0x5dd1 0x97c4 0x3d1 0x5fd0 0x9780 0x3e7 0x61cf 0x973c 0x3d4 0x63cf 0x96f8 0x3cf 0x65ce 0x96bd 0x3cf 0x67cd 0x9686 0x3cf 0x69cc 0x964d 0x3c9 0x6bcb 0x961a 0x3b6 0x6dca 0x95e6 0x3b6 0x6fc9 0x95bb 0x3c9 0x71c8 0x9591 0x3cf 0x73c7 0x9566 0x3db 0x75c6 0x953b 0x3e8 0x77c5 0x9513 0x3ed 0x79c4 0x94f1 0x401 0x7bc3 0x94ce 0x401 0x7dc2 0x94ac 0x401 0x7fc1 0x948a 0x401 0x81c0 0x9468 0x401 0x83bf 0x9446 0x401 0x85be 0x9425 0x405 0x87bd 0x940b 0x41a 0x89bc 0x93e9 0x404 0x8bbb 0x93c7 0x401 0x8dba 0x93a0 0x401 0x8fb9 0x9375 0x3f6 0x91b8 0x9348 0x3da 0x93b7 0x9317 0x3b9 0x95b6 0x92f4 0x3cf 0x97b5 0x92c1 0x3ba 0x99b4 0x9295 0x3b6 0x9bb3 0x9276 0x3d1 0x9db2 0x9254 0x3e8 0x9fb1 0x9227 0x3e8 0xa1b0 0x91f3 0x3eb 0xa3af 0x91b7 0x400 0xa5ae 0x9173 0x3ed 0xa7ad 0x9136 0x3f8 0xa9ac 0x90ef 0x401 0xabab 0x90a2 0x3f8 0xadaa 0x9063 0x3e8 0xafa9 0x904b 0x3ec 0xb1a8 0x9043 0x417 0xb3a7 0x903a 0x441 0xb5a6 0x9025 0x46c 0xb7a5 0x9002 0x4c7 0xb9a4 0x8f8c 0x503 0xbba3 0x8e6f 0x4e2 0xbda2 0x8c89 0x4e8 0xbfa1 0x8a02 0x568 0xc1a0 0x863a 0x610 0xc39f 0x7f18 0xbc6 0xc59e 0x7526 0x1450>;
		battery1_profile_t1_col = <0x3>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t2 = <0x0 0xac8a 0x866 0x1ff 0xabf9 0x866 0x3fe 0xab7e 0x866 0x5fd 0xab0c 0x874 0x7fc 0xaaa1 0x87f 0x9fb 0xaa38 0x878 0xbfa 0xa9c8 0x866 0xdf9 0xa959 0x866 0xff8 0xa8ea 0x866 0x11f7 0xa875 0x866 0x13f6 0xa7f8 0x84b 0x15f5 0xa77c 0x834 0x17f4 0xa705 0x82e 0x19f3 0xa68d 0x819 0x1bf2 0xa60d 0x803 0x1df1 0xa595 0x802 0x1ff0 0xa516 0x802 0x21ef 0xa495 0x7e8 0x23ee 0xa419 0x7d0 0x25ed 0xa3a2 0x7d0 0x27ec 0xa32b 0x7d0 0x29eb 0xa2b3 0x7d0 0x2bea 0xa23c 0x7bd 0x2de9 0xa1c5 0x7c7 0x2fe8 0xa152 0x7d0 0x31e7 0xa0e0 0x7d0 0x33e6 0xa06b 0x7d0 0x35e5 0x9ffc 0x7d0 0x37e4 0x9f8e 0x7d0 0x39e3 0x9f25 0x7e3 0x3be2 0x9ebe 0x816 0x3de1 0x9e53 0x83f 0x3fe0 0x9de4 0x855 0x41df 0x9d76 0x862 0x43de 0x9d07 0x84d 0x45dd 0x9ca1 0x84d 0x47dc 0x9c42 0x84d 0x49db 0x9be4 0x84d 0x4bda 0x9b86 0x857 0x4dd9 0x9b23 0x85f 0x4fd8 0x9ab4 0x84a 0x51d7 0x9a44 0x834 0x53d6 0x99bc 0x7cb 0x55d5 0x993b 0x783 0x57d4 0x98c0 0x743 0x59d3 0x9851 0x70d 0x5bd2 0x97f0 0x6e9 0x5dd1 0x979c 0x6d6 0x5fd0 0x9758 0x6d6 0x61cf 0x970c 0x6c2 0x63cf 0x96cc 0x6bd 0x65ce 0x9690 0x6bd 0x67cd 0x9658 0x6c6 0x69cc 0x9625 0x6d6 0x6bcb 0x95f2 0x6d8 0x6dca 0x95be 0x6ed 0x6fc9 0x958b 0x6ef 0x71c8 0x955f 0x6ef 0x73c7 0x9534 0x6fb 0x75c6 0x9509 0x708 0x77c5 0x94e1 0x70d 0x79c4 0x94be 0x720 0x7bc3 0x9494 0x70b 0x7dc2 0x9470 0x72e 0x7fc1 0x9454 0x73a 0x81c0 0x9436 0x73a 0x83bf 0x9414 0x73a 0x85be 0x93f3 0x73e 0x87bd 0x93da 0x753 0x89bc 0x93c0 0x753 0x8bbb 0x93ae 0x765 0x8dba 0x9397 0x76c 0x8fb9 0x937d 0x777 0x91b8 0x9364 0x78c 0x93b7 0x9347 0x7a2 0x95b6 0x931c 0x7b7 0x97b5 0x92fa 0x7e1 0x99b4 0x92ca 0x7e9 0x9bb3 0x92a2 0x812 0x9db2 0x9278 0x852 0x9fb1 0x9242 0x892 0xa1b0 0x9207 0x8d4 0xa3af 0x91cb 0x929 0xa5ae 0x9187 0x97f 0xa7ad 0x913d 0x9e4 0xa9ac 0x90ea 0xa43 0xabab 0x909c 0xaa2 0xadaa 0x9061 0xb24 0xafa9 0x903f 0xbe3 0xb1a8 0x901d 0xca3 0xb3a7 0x9002 0xdb1 0xb5a6 0x8fdc 0xf15 0xb7a5 0x8f94 0x10c6 0xb9a4 0x8f04 0x1280 0xbba3 0x8df1 0x1428 0xbda2 0x8c18 0x1634 0xbfa1 0x895b 0x1ac6 0xc1a0 0x8558 0x241e 0xc39f 0x7efc 0x2c29 0xc59e 0x751c 0x13ba>;
		battery1_profile_t2_col = <0x3>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t3 = <0x0 0xaca8 0x10b8 0x1ff 0xabf5 0x10b4 0x3fe 0xab65 0x10f9 0x5fd 0xaae3 0x1117 0x7fc 0xaa67 0x1103 0x9fb 0xa9ef 0x10d8 0xbfa 0xa976 0x10a9 0xdf9 0xa8ff 0x106a 0xff8 0xa888 0x1053 0x11f7 0xa80a 0x103e 0x13f6 0xa78f 0x1029 0x15f5 0xa714 0x100a 0x17f4 0xa697 0xff1 0x19f3 0xa61f 0x1000 0x1bf2 0xa59f 0xfd5 0x1df1 0xa51f 0xf97 0x1ff0 0xa4a4 0xf87 0x21ef 0xa42c 0xf87 0x23ee 0xa3b1 0xf7e 0x25ed 0xa334 0xf6e 0x27ec 0xa2bd 0xf6b 0x29eb 0xa245 0xf40 0x2bea 0xa1d6 0xf4f 0x2de9 0xa161 0xf45 0x2fe8 0xa0ea 0xf30 0x31e7 0xa076 0xf23 0x33e6 0xa007 0xf28 0x35e5 0x9f97 0xf3e 0x37e4 0x9f39 0xf69 0x39e3 0x9ecd 0xf81 0x3be2 0x9e58 0xf87 0x3de1 0x9de1 0xf7c 0x3fe0 0x9d69 0xf66 0x41df 0x9cf4 0xf51 0x43de 0x9c85 0xf3c 0x45dd 0x9c1f 0xf11 0x47dc 0x9bb9 0xef8 0x49db 0x9b58 0xef1 0x4bda 0x9af1 0xedc 0x4dd9 0x9a81 0xeb1 0x4fd8 0x9a11 0xe83 0x51d7 0x999a 0xe43 0x53d6 0x9923 0xe03 0x55d5 0x98b2 0xde6 0x57d4 0x9849 0xdc3 0x59d3 0x97e7 0xda2 0x5bd2 0x978c 0xd93 0x5dd1 0x9737 0xd91 0x5fd0 0x96eb 0xd7b 0x61cf 0x96ad 0xd8e 0x63cf 0x966b 0xda4 0x65ce 0x962c 0xdac 0x67cd 0x95f4 0xdb5 0x69cc 0x95c1 0xdcb 0x6bcb 0x958e 0xdde 0x6dca 0x955a 0xdde 0x6fc9 0x9527 0xdf1 0x71c8 0x94fb 0xe07 0x73c7 0x94d0 0xe1c 0x75c6 0x94a8 0xe31 0x77c5 0x9486 0xe4c 0x79c4 0x9464 0xe74 0x7bc3 0x9442 0xe74 0x7dc2 0x9427 0xead 0x7fc1 0x940e 0xece 0x81c0 0x93f9 0xeef 0x83bf 0x93e8 0xf21 0x85be 0x93d7 0xf6d 0x87bd 0x93c6 0xfec 0x89bc 0x93b5 0x102c 0x8bbb 0x93a4 0x10c6 0x8dba 0x938d 0x1137 0x8fb9 0x9373 0x1198 0x91b8 0x9356 0x1220 0x93b7 0x9334 0x12e3 0x95b6 0x9312 0x13b8 0x97b5 0x92e8 0x1478 0x99b4 0x92b6 0x155a 0x9bb3 0x9283 0x1652 0x9db2 0x924c 0x1752 0x9fb1 0x920e 0x185e 0xa1b0 0x91ca 0x1988 0xa3af 0x9186 0x1ab2 0xa5ae 0x9139 0x1bf0 0xa7ad 0x90f3 0x1d61 0xa9ac 0x90af 0x1eed 0xabab 0x9072 0x20b3 0xadaa 0x903c 0x22c3 0xafa9 0x9002 0x24ff 0xb1a8 0x8fd7 0x27e9 0xb3a7 0x8f9d 0x2b5b 0xb5a6 0x8f4e 0x2f19 0xb7a5 0x8ee1 0x32bc 0xb9a4 0x8e3f 0x35dc 0xbba3 0x8d4d 0x3875 0xbda2 0x8bed 0x3b5b 0xbfa1 0x89b2 0x42ad 0xc1a0 0x863d 0x3e41 0xc39f 0x80fc 0x318e 0xc59e 0x80fc 0x3183>;
		battery1_profile_t3_col = <0x3>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t4 = <0x0 0xacc6 0x2454 0x1ff 0xabf1 0x2454 0x3fe 0xab38 0x2454 0x5fd 0xaa91 0x2446 0x7fc 0xa9ef 0x2427 0x9fb 0xa94f 0x2403 0xbfa 0xa8b6 0x23e5 0xdf9 0xa81a 0x238e 0xff8 0xa781 0x234e 0x11f7 0xa6ee 0x2330 0x13f6 0xa663 0x22e5 0x15f5 0xa5da 0x2271 0x17f4 0xa554 0x21ec 0x19f3 0xa4d5 0x215b 0x1bf2 0xa455 0x20f0 0x1df1 0xa3dd 0x209a 0x1ff0 0xa366 0x2065 0x21ef 0xa2ed 0x2021 0x23ee 0xa275 0x1fcb 0x25ed 0xa1fe 0x1f75 0x27ec 0xa187 0x1f22 0x29eb 0xa119 0x1ee2 0x2bea 0xa0aa 0x1eb5 0x2de9 0xa041 0x1eaa 0x2fe8 0x9fdb 0x1eaa 0x31e7 0x9f72 0x1eb2 0x33e6 0x9eff 0x1eba 0x35e5 0x9e7f 0x1e8f 0x37e4 0x9df7 0x1e4f 0x39e3 0x9d74 0x1e0e 0x3be2 0x9cfa 0x1dce 0x3de1 0x9c87 0x1d8e 0x3fe0 0x9c1c 0x1d56 0x41df 0x9bb8 0x1d37 0x43de 0x9b63 0x1d4c 0x45dd 0x9b06 0x1d21 0x47dc 0x9aa1 0x1cf6 0x49db 0x9a3b 0x1cda 0x4bda 0x99d0 0x1cb0 0x4dd9 0x9964 0x1c77 0x4fd8 0x98fe 0x1c4f 0x51d7 0x9898 0x1c3a 0x53d6 0x983a 0x1c24 0x55d5 0x97dc 0x1bfe 0x57d4 0x9789 0x1c08 0x59d3 0x9738 0x1c0d 0x5bd2 0x96e6 0x1bee 0x5dd1 0x969a 0x1bf0 0x5fd0 0x965f 0x1c05 0x61cf 0x961a 0x1c1b 0x63cf 0x95e3 0x1c41 0x65ce 0x95ab 0x1c6b 0x67cd 0x9573 0x1c96 0x69cc 0x9542 0x1cc0 0x6bcb 0x9517 0x1cee 0x6dca 0x94ed 0x1d43 0x6fc9 0x94ca 0x1d72 0x71c8 0x94a7 0x1dac 0x73c7 0x948f 0x1e03 0x75c6 0x947a 0x1e6e 0x77c5 0x9462 0x1edf 0x79c4 0x9451 0x1f5e 0x7bc3 0x9440 0x1fde 0x7dc2 0x9428 0x2070 0x7fc1 0x9414 0x2123 0x81c0 0x9403 0x21f9 0x83bf 0x93f2 0x22dc 0x85be 0x93e0 0x23b1 0x87bd 0x93c6 0x2485 0x89bc 0x93ad 0x259a 0x8bbb 0x9393 0x269d 0x8dba 0x9374 0x27ae 0x8fb9 0x9355 0x28e4 0x91b8 0x9339 0x2a32 0x93b7 0x9317 0x2b72 0x95b6 0x92f5 0x2cb1 0x97b5 0x92cb 0x2ddc 0x99b4 0x92a0 0x2f28 0x9bb3 0x9275 0x303a 0x9db2 0x9243 0x3124 0x9fb1 0x920a 0x3209 0xa1b0 0x91d5 0x32da 0xa3af 0x9190 0x3387 0xa5ae 0x9154 0x3431 0xa7ad 0x9118 0x34cb 0xa9ac 0x90d7 0x3560 0xabab 0x9093 0x3607 0xadaa 0x9051 0x36bc 0xafa9 0x9017 0x3759 0xb1a8 0x8ff5 0x3859 0xb3a7 0x8fd3 0x39b8 0xb5a6 0x8fb1 0x3b9e 0xb7a5 0x8f86 0x3e64 0xb9a4 0x8f31 0x42ab 0xbba3 0x8e75 0x492c 0xbda2 0x8ce6 0x4ed9 0xbfa1 0x8a7d 0x48c8 0xc1a0 0x87fa 0x42fe 0xc39f 0x87fa 0x42fe 0xc59e 0x87fa 0x42fe>;
		battery1_profile_t4_col = <0x3>;
		battery1_profile_t4_num = <0x64>;
		battery2_profile_t0 = <0x0 0xac62 0x2da 0x1fb 0xabdb 0x2d6 0x3f6 0xab61 0x2e6 0x5f2 0xaaf0 0x2ee 0x7ed 0xaa82 0x2ee 0x9e8 0xaa15 0x2ee 0xbe3 0xa9a7 0x2ee 0xdde 0xa939 0x2ee 0xfd9 0xa8cb 0x301 0x11d5 0xa857 0x307 0x13d0 0xa7e1 0x307 0x15cb 0xa76a 0x307 0x17c6 0xa6f4 0x30b 0x19c1 0xa67e 0x320 0x1bbc 0xa5ff 0x30b 0x1db8 0xa580 0x307 0x1fb3 0xa507 0x307 0x21ae 0xa48d 0x307 0x23a9 0xa40f 0x307 0x25a4 0xa397 0x309 0x279f 0xa321 0x31e 0x299b 0xa2ab 0x320 0x2b96 0xa234 0x320 0x2d91 0xa1be 0x320 0x2f8c 0xa148 0x318 0x3187 0xa0d3 0x30b 0x3382 0xa065 0x320 0x357e 0x9ff7 0x320 0x3779 0x9f89 0x320 0x3974 0x9f20 0x32d 0x3b6f 0x9eb7 0x330 0x3d6a 0x9e4c 0x326 0x3f65 0x9de6 0x339 0x4161 0x9d81 0x339 0x435c 0x9d23 0x34c 0x4557 0x9cc6 0x352 0x4752 0x9c69 0x35d 0x494d 0x9c0c 0x36b 0x4b49 0x9baf 0x36e 0x4d44 0x9b52 0x384 0x4f3f 0x9af5 0x3ad 0x513a 0x9a8a 0x3b6 0x5335 0x99fd 0x382 0x5530 0x9964 0x337 0x572c 0x98df 0x307 0x5927 0x987b 0x307 0x5b22 0x982f 0x307 0x5d1d 0x97ea 0x31a 0x5f18 0x97a1 0x302 0x6113 0x975e 0x2f9 0x630f 0x9722 0x307 0x650a 0x96e7 0x307 0x6705 0x96ac 0x307 0x6900 0x9671 0x2f3 0x6afb 0x9642 0x2ff 0x6cf6 0x960d 0x2fa 0x6ef2 0x95da 0x2f7 0x70ed 0x95af 0x307 0x72e8 0x9585 0x307 0x74e3 0x955b 0x307 0x76de 0x9530 0x307 0x78d9 0x9506 0x307 0x7ad5 0x94e0 0x312 0x7cd0 0x94bf 0x327 0x7ecb 0x949d 0x339 0x80c6 0x947b 0x339 0x82c1 0x9459 0x339 0x84bd 0x9431 0x339 0x86b8 0x9406 0x346 0x88b3 0x93ca 0x337 0x8aae 0x9378 0x307 0x8ca9 0x932d 0x308 0x8ea4 0x92fa 0x31d 0x90a0 0x92c8 0x30e 0x929b 0x9295 0x316 0x9496 0x9262 0x315 0x9691 0x9232 0x30e 0x988c 0x9208 0x320 0x9a87 0x91de 0x320 0x9c83 0x91b3 0x320 0x9e7e 0x9183 0x330 0xa079 0x9141 0x32c 0xa274 0x90fc 0x320 0xa46f 0x90c1 0x325 0xa66a 0x9084 0x337 0xa866 0x9027 0x30d 0xaa61 0x8ff6 0x2f5 0xac5c 0x8fdd 0x2ee 0xae57 0x8fd0 0x30d 0xb052 0x8fc7 0x354 0xb24d 0x8fbb 0x3a6 0xb449 0x8f99 0x3e6 0xb644 0x8f1e 0x3bf 0xb83f 0x8dd2 0x374 0xba3a 0x8be7 0x36b 0xbc35 0x895a 0x3a7 0xbe30 0x85ce 0x423 0xc02c 0x8052 0x647 0xc227 0x715a 0xa5c 0xc422 0x7012 0x6bd>;
		battery2_profile_t0_col = <0x3>;
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t1 = <0x0 0xac94 0x3e8 0x1fb 0xac1e 0x3e8 0x3f6 0xabae 0x3e8 0x5f2 0xab46 0x3e8 0x7ed 0xaae0 0x3e8 0x9e8 0xaa79 0x3e8 0xbe3 0xaa0b 0x3e8 0xdde 0xa9a6 0x3e8 0xfd9 0xa939 0x3fb 0x11d5 0xa8c5 0x3f2 0x13d0 0xa84f 0x3e8 0x15cb 0xa7d8 0x3ef 0x17c6 0xa760 0x3fd 0x19c1 0xa6e2 0x3e8 0x1bbc 0xa66b 0x3fd 0x1db8 0xa5ee 0x3f0 0x1fb3 0xa575 0x3f5 0x21ae 0xa4fb 0x3f8 0x23a9 0xa47d 0x3ed 0x25a4 0xa404 0x3ff 0x279f 0xa386 0x3ea 0x299b 0xa30f 0x3fb 0x2b96 0xa298 0x401 0x2d91 0xa222 0x401 0x2f8c 0xa1af 0x409 0x3187 0xa13f 0x41a 0x3382 0xa0c9 0x41a 0x357e 0xa05b 0x41a 0x3779 0x9fed 0x42b 0x3974 0x9f7f 0x433 0x3b6f 0x9f11 0x433 0x3d6a 0x9ea6 0x439 0x3f65 0x9e40 0x44e 0x4161 0x9ddb 0x463 0x435c 0x9d7d 0x478 0x4557 0x9d1a 0x48d 0x4752 0x9cb9 0x4a2 0x494d 0x9c5c 0x4b7 0x4b49 0x9bff 0x4d0 0x4d44 0x9ba2 0x4fa 0x4f3f 0x9b3d 0x4fb 0x513a 0x9ad0 0x4fb 0x5335 0x9a53 0x4d4 0x5530 0x99c4 0x483 0x572c 0x9935 0x429 0x5927 0x98c0 0x400 0x5b22 0x9863 0x3eb 0x5d1d 0x980d 0x3d5 0x5f18 0x97c5 0x3cf 0x6113 0x9781 0x3cf 0x630f 0x9740 0x3cf 0x650a 0x9705 0x3cf 0x6705 0x96ca 0x3cf 0x6900 0x968f 0x3bb 0x6afb 0x965a 0x3b6 0x6cf6 0x962c 0x3c3 0x6ef2 0x95fe 0x3cf 0x70ed 0x95cd 0x3cf 0x72e8 0x95a2 0x3cf 0x74e3 0x9570 0x3cf 0x76de 0x954c 0x3e2 0x78d9 0x9524 0x3e8 0x7ad5 0x94fe 0x3e8 0x7cd0 0x94dd 0x3ef 0x7ecb 0x94bb 0x401 0x80c6 0x9499 0x401 0x82c1 0x9477 0x401 0x84bd 0x945c 0x412 0x86b8 0x943d 0x41a 0x88b3 0x9418 0x411 0x8aae 0x93f0 0x401 0x8ca9 0x93cd 0x400 0x8ea4 0x939a 0x3eb 0x90a0 0x936f 0x3e8 0x929b 0x933f 0x3d9 0x9496 0x930c 0x3cf 0x9691 0x92dc 0x3cf 0x988c 0x92b3 0x3cf 0x9a87 0x9291 0x3cf 0x9c83 0x9267 0x3cf 0x9e7e 0x923d 0x3df 0xa079 0x9209 0x3db 0xa274 0x91ca 0x3cf 0xa46f 0x9189 0x3cf 0xa66a 0x914d 0x3d0 0xa866 0x9109 0x3e5 0xaa61 0x90b0 0x3c4 0xac5c 0x907b 0x3b6 0xae57 0x9062 0x3b6 0xb052 0x9053 0x3c3 0xb24d 0x9049 0x3eb 0xb449 0x9039 0x400 0xb644 0x9020 0x453 0xb83f 0x8fbd 0x476 0xba3a 0x8e9b 0x458 0xbc35 0x8cb7 0x445 0xbe30 0x8a29 0x47e 0xc02c 0x86a6 0x4f5 0xc227 0x8079 0x672 0xc422 0x733c 0xed8>;
		battery2_profile_t1_col = <0x3>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t2 = <0x0 0xacb2 0x62c 0x1fb 0xac33 0x628 0x3f6 0xabc9 0x638 0x5f2 0xab64 0x640 0x7ed 0xaafe 0x640 0x9e8 0xaa99 0x640 0xbe3 0xaa33 0x640 0xdde 0xa9c5 0x640 0xfd9 0xa957 0x640 0x11d5 0xa8e3 0x631 0x13d0 0xa86d 0x627 0x15cb 0xa7f6 0x627 0x17c6 0xa77e 0x623 0x19c1 0xa700 0x60e 0x1bbc 0xa689 0x60e 0x1db8 0xa60c 0x60e 0x1fb3 0xa58d 0x60e 0x21ae 0xa512 0x60e 0x23a9 0xa499 0x609 0x25a4 0xa419 0x5f7 0x279f 0xa3a3 0x60c 0x299b 0xa32d 0x60e 0x2b96 0xa2b0 0x5ff 0x2d91 0xa23a 0x60c 0x2f8c 0xa1ca 0x61f 0x3187 0xa153 0x612 0x3382 0xa0dd 0x627 0x357e 0xa06f 0x63c 0x3779 0xa001 0x640 0x3974 0x9f93 0x640 0x3b6f 0x9f29 0x653 0x3d6a 0x9ec4 0x67d 0x3f65 0x9e5d 0x6a6 0x4161 0x9df0 0x6bb 0x435c 0x9d82 0x6bd 0x4557 0x9d1a 0x6cc 0x4752 0x9cb4 0x6d6 0x494d 0x9c52 0x6dd 0x4b49 0x9bf5 0x6f2 0x4d44 0x9b98 0x708 0x4f3f 0x9b2a 0x6f3 0x513a 0x9ab6 0x6de 0x5335 0x9a30 0x695 0x5530 0x99a4 0x635 0x572c 0x9921 0x5e5 0x5927 0x98ac 0x5a9 0x5b22 0x984f 0x594 0x5d1d 0x97f9 0x57e 0x5f18 0x97b1 0x578 0x6113 0x976d 0x578 0x630f 0x972c 0x578 0x650a 0x96f1 0x578 0x6705 0x96b6 0x578 0x6900 0x967b 0x578 0x6afb 0x9646 0x578 0x6cf6 0x9613 0x578 0x6ef2 0x95e0 0x578 0x70ed 0x95af 0x57d 0x72e8 0x9584 0x590 0x74e3 0x9552 0x57a 0x76de 0x952e 0x59e 0x78d9 0x9506 0x5aa 0x7ad5 0x94e0 0x5aa 0x7cd0 0x94bf 0x5b1 0x7ecb 0x949d 0x5c3 0x80c6 0x947b 0x5c3 0x82c1 0x9459 0x5d8 0x84bd 0x943e 0x5dc 0x86b8 0x941f 0x5dc 0x88b3 0x9401 0x5e5 0x8aae 0x93e6 0x5f0 0x8ca9 0x93c5 0x5dc 0x8ea4 0x93ab 0x5dc 0x90a0 0x9383 0x5ca 0x929b 0x935f 0x5c3 0x9496 0x9334 0x5ae 0x9691 0x9304 0x598 0x988c 0x92da 0x5a7 0x9a87 0x92b0 0x592 0x9c83 0x928e 0x5ba 0x9e7e 0x9265 0x5d3 0xa079 0x922c 0x5dc 0xa274 0x91e8 0x5e5 0xa46f 0x91a7 0x5fa 0xa66a 0x916b 0x60e 0xa866 0x911f 0x60e 0xaa61 0x90c4 0x620 0xac5c 0x9089 0x644 0xae57 0x906c 0x66e 0xb052 0x9058 0x698 0xb24d 0x903e 0x6c6 0xb449 0x9025 0x706 0xb644 0x9003 0x76e 0xb83f 0x8fa6 0x809 0xba3a 0x8e87 0x873 0xbc35 0x8c9c 0x902 0xbe30 0x89f7 0xa4e 0xc02c 0x8643 0xcef 0xc227 0x7f6e 0x1585 0xc422 0x72e2 0xe5b>;
		battery2_profile_t2_col = <0x3>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t3 = <0x0 0xacc6 0xa14 0x1fb 0xac36 0xa10 0x3f6 0xabc2 0xa32 0x5f2 0xab54 0xa34 0x7ed 0xaaee 0xa28 0x9e8 0xaa8d 0xa22 0xbe3 0xaa1f 0xa0d 0xdde 0xa9ba 0x9f8 0xfd9 0xa945 0x9e3 0x11d5 0xa8d5 0x9dd 0x13d0 0xa863 0x9d2 0x15cb 0xa7ec 0x9bd 0x17c6 0xa774 0x9ab 0x19c1 0xa6f6 0x9ab 0x1bbc 0xa67f 0x9ab 0x1db8 0xa609 0x9ab 0x1fb3 0xa58d 0x9ab 0x21ae 0xa50f 0x9a2 0x23a9 0xa48f 0x992 0x25a4 0xa40f 0x992 0x279f 0xa399 0x992 0x299b 0xa323 0x992 0x2b96 0xa2ac 0x9a1 0x2d91 0xa236 0x9ab 0x2f8c 0xa1c0 0x9b3 0x3187 0xa14b 0x9c8 0x3382 0xa0dd 0x9dd 0x357e 0xa066 0x9dd 0x3779 0x9ff7 0x9dd 0x3974 0x9f8e 0x9f7 0x3b6f 0x9f25 0xa18 0x3d6a 0x9eba 0xa39 0x3f65 0x9e53 0xa75 0x4161 0x9ddc 0xa8a 0x435c 0x9d6e 0xa8c 0x4557 0x9d00 0xa8c 0x4752 0x9c92 0xa76 0x494d 0x9c24 0xa53 0x4b49 0x9bb7 0xa3e 0x4d44 0x9b52 0xa28 0x4f3f 0x9adc 0x9ea 0x513a 0x9a66 0x9bb 0x5335 0x99ea 0x984 0x5530 0x996b 0x945 0x572c 0x98f3 0x90b 0x5927 0x988e 0x8e2 0x5b22 0x9831 0x8cd 0x5d1d 0x97db 0x8b7 0x5f18 0x978d 0x8a2 0x6113 0x9745 0x898 0x630f 0x9702 0x898 0x650a 0x96bf 0x89b 0x6705 0x9684 0x8b0 0x6900 0x9651 0x8c5 0x6afb 0x9617 0x8b9 0x6cf6 0x95e1 0x8be 0x6ef2 0x95b2 0x8d3 0x70ed 0x9585 0x8e3 0x72e8 0x9553 0x8e4 0x74e3 0x9529 0x8fa 0x76de 0x94fe 0x8fc 0x78d9 0x94da 0x91a 0x7ad5 0x94b4 0x92e 0x7cd0 0x948d 0x935 0x7ecb 0x946b 0x947 0x80c6 0x9449 0x947 0x82c1 0x9427 0x947 0x84bd 0x940c 0x958 0x86b8 0x93f3 0x96d 0x88b3 0x93dd 0x982 0x8aae 0x93cc 0x99c 0x8ca9 0x93bb 0x9c4 0x8ea4 0x93aa 0x9c4 0x90a0 0x9392 0x9d6 0x929b 0x9373 0x9ec 0x9496 0x9351 0xa0b 0x9691 0x932c 0xa2f 0x988c 0x9301 0xa44 0x9a87 0x92ce 0xa59 0x9c83 0x92a3 0xaab 0x9e7e 0x926c 0xadf 0xa079 0x922c 0xb22 0xa274 0x91e5 0xb6e 0xa46f 0x919d 0xbc1 0xa66a 0x9160 0xc53 0xa866 0x910c 0xcbc 0xaa61 0x90b0 0xd4a 0xac5c 0x906a 0xdde 0xae57 0x9037 0xe92 0xb052 0x9012 0xf7a 0xb24d 0x8ff6 0x109d 0xb449 0x8fcb 0x1205 0xb644 0x8fa1 0x140f 0xb83f 0x8f35 0x1693 0xba3a 0x8e1e 0x19dc 0xbc35 0x8c3b 0x1f66 0xbe30 0x8991 0x2b6d 0xc02c 0x85f7 0x3d86 0xc227 0x7ff6 0x2f09 0xc422 0x7f58 0x2e31>;
		battery2_profile_t3_col = <0x3>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t4 = <0x0 0xacd0 0x1374 0x1fb 0xac27 0x1370 0x3f6 0xaba0 0x1380 0x5f2 0xab22 0x136d 0x7ed 0xaaa7 0x1330 0x9e8 0xaa33 0x12ec 0xbe3 0xa9c4 0x12d7 0xdde 0xa94e 0x12c2 0xfd9 0xa8d7 0x12ad 0x11d5 0xa861 0x12a7 0x13d0 0xa7eb 0x1290 0x15cb 0xa777 0x1275 0x17c6 0xa706 0x126a 0x19c1 0xa688 0x122b 0x1bbc 0xa611 0x1200 0x1db8 0xa59b 0x11e7 0x1fb3 0xa525 0x11d2 0x21ae 0xa4ab 0x11b4 0x23a9 0xa42d 0x118f 0x25a4 0xa3b6 0x117b 0x279f 0xa348 0x117b 0x299b 0xa2d3 0x1168 0x2b96 0xa25c 0x1162 0x2d91 0xa1e6 0x116d 0x2f8c 0xa170 0x1173 0x3187 0xa0f9 0x1162 0x3382 0xa083 0x1162 0x357e 0xa015 0x1177 0x3779 0x9fae 0x119d 0x3974 0x9f43 0x11c7 0x3b6f 0x9ed1 0x11df 0x3d6a 0x9e59 0x11d9 0x3f65 0x9dda 0x11c3 0x4161 0x9d5b 0x1198 0x435c 0x9cdd 0x1181 0x4557 0x9c64 0x114e 0x4752 0x9bed 0x110e 0x494d 0x9b77 0x10cf 0x4b49 0x9b03 0x1093 0x4d44 0x9a9e 0x1069 0x4f3f 0x9a30 0x103f 0x513a 0x99c2 0x1025 0x5335 0x9955 0xff6 0x5530 0x98ea 0xfc0 0x572c 0x9887 0xfa0 0x5927 0x982b 0xf9f 0x5b22 0x97d6 0xf8a 0x5d1d 0x9781 0xf74 0x5f18 0x9739 0xf6e 0x6113 0x96f5 0xf79 0x630f 0x96b2 0xf8e 0x650a 0x9670 0xfa6 0x6705 0x963e 0xfd1 0x6900 0x95fb 0xfe6 0x6afb 0x95c4 0x100d 0x6cf6 0x9591 0x1037 0x6ef2 0x9562 0x1058 0x70ed 0x9535 0x106d 0x72e8 0x9503 0x1082 0x74e3 0x94d9 0x1098 0x76de 0x94b6 0x10d2 0x78d9 0x948e 0x10f4 0x7ad5 0x946d 0x1114 0x7cd0 0x9453 0x1145 0x7ecb 0x943a 0x1182 0x80c6 0x9421 0x11ac 0x82c1 0x9410 0x11eb 0x84bd 0x93ff 0x122a 0x86b8 0x93ee 0x1276 0x88b3 0x93dd 0x12cb 0x8aae 0x93ca 0x131f 0x8ca9 0x93b1 0x1375 0x8ea4 0x9397 0x13df 0x90a0 0x937e 0x1448 0x929b 0x935f 0x14b2 0x9496 0x933d 0x1531 0x9691 0x9318 0x15c5 0x988c 0x92ee 0x165c 0x9a87 0x92c4 0x1705 0x9c83 0x9289 0x17ae 0x9e7e 0x924e 0x1878 0xa079 0x9209 0x193f 0xa274 0x91bd 0x1a17 0xa46f 0x9173 0x1b1e 0xa66a 0x912e 0x1c46 0xa866 0x90da 0x1d6e 0xaa61 0x907e 0x1eba 0xac5c 0x9032 0x2046 0xae57 0x8ffb 0x2216 0xb052 0x8fd1 0x244a 0xb24d 0x8fa6 0x2720 0xb449 0x8f7b 0x2ad7 0xb644 0x8f41 0x3027 0xb83f 0x8eca 0x386c 0xba3a 0x8dcd 0x46dc 0xbc35 0x8c2e 0x4d1f 0xbe30 0x89a0 0x46eb 0xc02c 0x8890 0x44d9 0xc227 0x8890 0x44d9 0xc422 0x8890 0x44d9>;
		battery2_profile_t4_col = <0x3>;
		battery2_profile_t4_num = <0x64>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100 = <0x5e 0x5e 0x5e 0x64 0x61 0x61 0x61 0x64 0x61 0x61 0x61 0x64 0x5b 0x56 0x5e 0x64 0x57 0x50 0x5a 0x64 0x64 0x64 0x61 0x64 0x64 0x64 0x61 0x64 0x64 0x64 0x61 0x64 0x64 0x64 0x61 0x64 0x64 0x64 0x61 0x64>;
		g_FG_PSEUDO100_T0 = <0x61>;
		g_FG_PSEUDO100_T1 = <0x61>;
		g_FG_PSEUDO100_T2 = <0x61>;
		g_FG_PSEUDO100_T3 = <0x5a>;
		g_FG_PSEUDO100_T4 = <0x56>;
		g_FG_PSEUDO100_col = <0xa>;
		g_FG_PSEUDO100_row = <0x4>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x8462 0x82dc 0x7dc8 0x7dc8 0x82dc 0x7dc8 0x7918 0x7918 0x82dc 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PMIC_MIN_VOL_col = <0xa>;
		g_PMIC_MIN_VOL_row = <0x4>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_PON_SYS_IBOOT_col = <0xa>;
		g_PON_SYS_IBOOT_row = <0x4>;
		g_QMAX_SYS_VOL = <0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x87be 0x8692 0x8822 0x85ca 0x87be 0x8692 0x8822 0x85ca 0x87be 0x8822 0x8822 0x85ca 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_QMAX_SYS_VOL_col = <0xa>;
		g_QMAX_SYS_VOL_row = <0x4>;
		io-channel-names = "batteryID-channel";
		io-channels = <0x22 0x4>;
		phandle = <0xff>;
		suppld-maxim;
	};

	bc@876c0000 {
		compatible = "mediatek,bc";
		reg = <0x0 0x876c0000 0x0 0x1000>;
	};

	bfe@82ce0000 {
		compatible = "mediatek,bfe";
		reg = <0x0 0x82ce0000 0x0 0x1000>;
	};

	bpi_2g@83080000 {
		compatible = "mediatek,bpi_2g";
		reg = <0x0 0x83080000 0x0 0x1000>;
	};

	bpi_3g@87080000 {
		compatible = "mediatek,bpi_3g";
		reg = <0x0 0x87080000 0x0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	bsi_2g@83070000 {
		compatible = "mediatek,bsi_2g";
		reg = <0x0 0x83070000 0x0 0x1000>;
	};

	bsi_3g@87070000 {
		compatible = "mediatek,bsi_3g";
		reg = <0x0 0x87070000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x21 0x1b 0x21 0x2b>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x8a 0x8 0x0 0x9b 0x8 0x0 0x9a 0x8>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x11000b80 0x0 0x80 0x0 0x11000c00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupts = <0x0 0xa7 0x8>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	c2ksys@38000000 {
		compatible = "mediatek,c2ksys";
		reg = <0x0 0x38000000 0x0 0x1000>;
	};

	ca9peri@10e00000 {
		compatible = "mediatek,ca9peri";
		reg = <0x0 0x10e00000 0x0 0x1000>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x1>;
		interrupts = <0x0 0x16 0x4 0x0 0x17 0x4 0x0 0x18 0x4 0x0 0x19 0x4 0x0 0x1a 0x4 0x0 0x1b 0x4 0x0 0x1c 0x4 0x0 0x1d 0x4 0x0 0x13 0x4>;
		irq_config = <0x0 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x1 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x2 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x3 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x4 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x5 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x6 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x7 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0xc 0xc8c8 0x1>;
		reg = <0x0 0xc530000 0x0 0x10000>;
		version = <0x1>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0x112 0x8>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0x113 0x8>;
		reg = <0x0 0x1a004000 0x0 0x2000>;
	};

	cam3@1a006000 {
		compatible = "mediatek,cam3";
		interrupts = <0x0 0x114 0x8>;
		reg = <0x0 0x1a006000 0x0 0x2000>;
	};

	cam4@1a008000 {
		compatible = "mediatek,cam4";
		interrupts = <0x0 0x115 0x8>;
		reg = <0x0 0x1a008000 0x0 0x2000>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		interrupts = <0x0 0x117 0x8>;
		reg = <0x0 0x1a050000 0x0 0x1000>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		interrupts = <0x0 0x118 0x8>;
		reg = <0x0 0x1a051000 0x0 0x1000>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x119 0x8>;
		reg = <0x0 0x1a052000 0x0 0x1000>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x11a 0x8>;
		reg = <0x0 0x1a053000 0x0 0x1000>;
	};

	camsv5@1a054000 {
		compatible = "mediatek,camsv5";
		reg = <0x0 0x1a054000 0x0 0x1000>;
	};

	camsv6@1a055000 {
		compatible = "mediatek,camsv6";
		reg = <0x0 0x1a055000 0x0 0x1000>;
	};

	camsys@1a000000 {
		#clock-cells = <0x1>;
		clock-names = "ISP_SCP_SYS_DIS", "ISP_SCP_SYS_ISP", "ISP_SCP_SYS_CAM", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN";
		clocks = <0x20 0x3 0x20 0x5 0x20 0x9 0x6e 0x4 0x6e 0x5 0x6e 0x7 0x6e 0x8>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0x6e>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	ccu@1a0a0000 {
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_MMSYS_CCU", "CAM_PWR";
		clocks = <0x6e 0x9 0x23 0x6 0x20 0x9>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x11d 0x8>;
		reg = <0x0 0x1a0a1000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1e8480>;
		ac_charger_input_current = <0x1e8480>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x43e6d0>;
		bc12_charger = <0x0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		check_hv_current = <0xf4240>;
		compatible = "mediatek,charger";
		current_a = <0x5265c0>;
		current_b = <0x35b600>;
		current_max = <0x5b8d80>;
		enable_dynamic_mivr;
		enable_ffc;
		enable_min_charge_temp;
		enable_sw_jeita;
		enable_type_c;
		enable_vote;
		ffc_cv = <0x445c00>;
		ffc_ieoc = <0x86470>;
		ffc_ieoc_warm = <0x927c0>;
		ffc_ieoc_warm_temp_thres = <0x23>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x3e8fa0>;
		jeita_temp_below_t0_cv = <0x43e6d0>;
		jeita_temp_t0_to_t1_cv = <0x43e6d0>;
		jeita_temp_t1_to_t1p5_cv = <0x43e6d0>;
		jeita_temp_t1p5_to_t2_cv = <0x43e6d0>;
		jeita_temp_t2_to_t3_cv = <0x43e6d0>;
		jeita_temp_t3_to_t4_cv = <0x3e8fa0>;
		jeita_temp_tn1_to_t0_cv = <0x43e6d0>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3a>;
		max_charger_voltage = <0xcdfe60>;
		max_dmivr_charger_current = <0x155cc0>;
		mi,fcc-batt-unverify-ua = <0x1e8480>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x2>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_ffc_cv = <0x43e6d0>;
		non_ffc_ieoc = <0x30d40>;
		non_std_ac_charger_current = <0xf4240>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x895440>;
		phandle = <0x105>;
		power_path_support;
		qc_charger_input_current = <0x1e8480>;
		qcom,soc_decimal_rate = <0x0 0x26 0xa 0x23 0x14 0x21 0x1e 0x21 0x28 0x21 0x32 0x21 0x3c 0x21 0x46 0x21 0x50 0x19 0x5a 0x14 0x5f 0xa 0x63 0x5>;
		qcom,thermal-mitigation-dcp = <0x1e8480 0x1cfde0 0x1b7740 0x19f0a0 0x186a00 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x7a120>;
		qcom,thermal-mitigation-pd-base = <0x5b8d80 0x56f9a0 0x5265c0 0x4c4b40 0x47b760 0x419ce0 0x3e8fa0 0x39fbc0 0x3567e0 0x30d400 0x2ab980 0x249f00 0x1e8480 0xaae60 0x7a120 0x493e0>;
		qcom,thermal-mitigation-qc2 = <0x1b7740 0x19f0a0 0x186a00 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x927c0 0x927c0 0x927c0>;
		qcom,thermal-mitigation-qc3 = <0x36ee80 0x36ee80 0x36ee80 0x3567e0 0x33e140 0x325aa0 0x30d400 0x2f4d60 0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0xf4240 0xaae60>;
		qcom,thermal-mitigation-qc3-classb = <0x4dd1e0 0x47b760 0x419ce0 0x3d0900 0x36ee80 0x3567e0 0x33e140 0x33e140 0x33e140 0x30d400 0x2625a0 0x2191c0 0x1e8480 0x13d620 0xf4240 0xaae60>;
		qcom,thermal-mitigation-qc3p5 = <0x44aa20 0x401640 0x3d0900 0x39fbc0 0x36ee80 0x33e140 0x30d400 0x2f4d60 0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0xf4240 0xaae60>;
		step_a = <0x40d990>;
		step_b = <0x43e6d0>;
		step_hy_down_a = <0x249f0>;
		step_hy_down_b = <0x249f0>;
		ta_ac_charger_current = <0x2d78a0>;
		temp_neg_10_thres = <0xfffffff6>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x1>;
		temp_t0_to_t1_fcc = <0xf4240>;
		temp_t1_thres = <0x5>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t1_to_t1p5_fcc = <0x256250>;
		temp_t1p5_thres = <0xa>;
		temp_t1p5_thres_plus_x_degree = <0xb>;
		temp_t1p5_to_t2_fcc = <0x3b8260>;
		temp_t2_thres = <0xf>;
		temp_t2_thres_plus_x_degree = <0x11>;
		temp_t2_to_t3_fcc = <0x5b8d80>;
		temp_t3_thres = <0x30>;
		temp_t3_thres_minus_x_degree = <0x2e>;
		temp_t3_to_t4_fcc = <0x256250>;
		temp_t4_thres = <0x3c>;
		temp_t4_thres_minus_x_degree = <0x3a>;
		temp_tn1_thres = <0xfffffff6>;
		temp_tn1_thres_plus_x_degree = <0xfffffff7>;
		temp_tn1_to_t0_fcc = <0x7a120>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
		xm_pps_dual_charger_chg1_current = <0x7a120>;
		xm_pps_dual_charger_chg2_current = <0x2625a0>;
		xm_pps_dual_charger_input_current = <0x2d78a0>;
		xm_pps_max_ibus = <0x2d78a0>;
		xm_pps_max_vbus = <0xb71b00>;
		xm_pps_single_charger_current = <0x5b8d80>;
		xm_pps_single_charger_current_non_verified_pps = <0x493e00>;
		xm_pps_single_charger_input_current = <0x2d78a0>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chn0_emi@10235000 {
		compatible = "mediatek,chn0_emi";
		reg = <0x0 0x10235000 0x0 0x1000>;
	};

	chn1_emi@10245000 {
		compatible = "mediatek,chn1_emi";
		reg = <0x0 0x10245000 0x0 0x1000>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0x76>;
	};

	clocks {

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x13>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x1e>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0x7b>;
		};
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn", "ccif";
		clocks = <0x20 0x2 0x21 0x66>;
		compatible = "mediatek,mt6785-consys";
		interrupts = <0x0 0x141 0x8 0x0 0x4e 0x8 0x0 0x143 0x1>;
		phandle = <0xde>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
	};

	cp_qc30 {
		compatible = "xiaomi,cp-qc30";
		mi,qc3-27w-bat-curr-max = <0x1518>;
		mi,qc3-27w-bus-curr-max = <0xa8c>;
		mi,qc3-bat-curr-max = <0xe10>;
		mi,qc3-bat-volt-max = <0x1180>;
		mi,qc3-bus-curr-max = <0x834>;
		mi,qc3-bus-volt-max = <0x2ee0>;
		mi,qc3-non-ffc-bat-volt-max = <0x1162>;
		mi,qc3p-bat-curr-max = <0x1194>;
		mi,qc3p-bus-curr-max = <0x8fc>;
		phandle = <0x107>;
		status = "okay";
	};

	cpccfg_reg@0c53a800 {
		compatible = "mediatek,cpccfg_reg";
		reg = <0x0 0xc53a800 0x0 0x1000>;
	};

	cpcdbg_reg@0c53ab00 {
		compatible = "mediatek,cpcdbg_reg";
		reg = <0x0 0xc53ab00 0x0 0x1000>;
	};

	cpcspmc_reg@0c53a700 {
		compatible = "mediatek,cpcspmc_reg";
		reg = <0x0 0xc53a700 0x0 0x1000>;
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x8>;
		phandle = <0x7a>;
		reg = <0x0 0xe010000 0x0 0x1000 0x0 0xe110000 0x0 0x1000 0x0 0xe210000 0x0 0x1000 0x0 0xe310000 0x0 0x1000 0x0 0xe410000 0x0 0x1000 0x0 0xe510000 0x0 0x1000 0x0 0xe610000 0x0 0x1000 0x0 0xe710000 0x0 0x1000>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x9>;
				};

				core1 {
					cpu = <0xa>;
				};

				core2 {
					cpu = <0xb>;
				};

				core3 {
					cpu = <0xc>;
				};

				core4 {
					cpu = <0xd>;
				};

				core5 {
					cpu = <0xe>;
				};

				doe {
					phandle = <0x77>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xf>;
				};

				core1 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0x78>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x9>;
			reg = <0x0>;
		};

		cpu@001 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xa>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xc>;
			reg = <0x300>;
		};

		cpu@100 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xd>;
			reg = <0x400>;
		};

		cpu@101 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xe>;
			reg = <0x500>;
		};

		cpu@102 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xf>;
			reg = <0x600>;
		};

		cpu@103 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a75";
			cpu-idle-states = <0x2 0x3 0x4 0x5 0x6 0x7 0x8>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x10>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			idlebus26m {
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x7>;
				status = "okay";
			};

			idledram {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x5>;
				status = "okay";
			};

			idlesyspll {
				arm,psci-suspend-param = <0x1010003>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x6>;
				status = "okay";
			};

			mcdi-cluster {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x4>;
			};

			mcdi-cpu {
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x3>;
			};

			standby {
				arm,psci-suspend-param = <0x1>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x2>;
			};

			suspend {
				arm,psci-suspend-param = <0x1010005>;
				compatible = "arm,idle-state";
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x8>;
				status = "okay";
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x21 0x4e>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x8b 0x8 0x0 0x8c 0x8 0x0 0x8d 0x8>;
		nr_channel = <0x3>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212080 0x0 0x80 0x0 0x10212100 0x0 0x80>;
	};

	csd_acc@82c70000 {
		compatible = "mediatek,csd_acc";
		reg = <0x0 0x82c70000 0x0 0x1000>;
	};

	dbg@87880000 {
		compatible = "mediatek,dbg";
		reg = <0x0 0x87880000 0x0 0x1000>;
	};

	dbg_tx@876d0000 {
		compatible = "mediatek,dbg_tx";
		reg = <0x0 0x876d0000 0x0 0x1000>;
	};

	dbgapb@0d000000 {
		compatible = "mediatek,dbgapb";
		reg = <0x0 0xd000000 0x0 0x1000>;
	};

	dbi0@1401d000 {
		compatible = "mediatek,dbi0";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	dbi1@14046000 {
		compatible = "mediatek,dbi1";
		reg = <0x0 0x14046000 0x0 0x1000>;
	};

	dcm {
		compatible = "mediatek,dcm";
		phandle = <0xbb>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x21 0x2d>;
		compatible = "mediatek,mt6785-devapc";
		interrupts = <0x0 0xa8 0x8>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x1000e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@1001c000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1000e000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	device_mpu@1021a000 {
		compatible = "mediatek,device_mpu";
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xa9 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	device_mpu_low_acp@1021b000 {
		compatible = "mediatek,device_mpu_low_acp";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0xa7f8>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
		reg = <0x0 0x10200b00 0x0 0x10000>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0xdf>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x124 0x8>;
		reg = <0x0 0x15022000 0x0 0x6000>;
	};

	dip2@15023000 {
		compatible = "mediatek,dip2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip3@15024000 {
		compatible = "mediatek,dip3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip4@15025000 {
		compatible = "mediatek,dip4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip5@15026000 {
		compatible = "mediatek,dip5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip6@15027000 {
		compatible = "mediatek,dip6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	disp_aal0@14010000 {
		compatible = "mediatek,disp_aal0";
		interrupts = <0x0 0x101 0x8>;
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	disp_aal1@14042000 {
		compatible = "mediatek,disp_aal1";
		reg = <0x0 0x14042000 0x0 0x1000>;
	};

	disp_ccorr0@1400f000 {
		compatible = "mediatek,disp_ccorr0";
		interrupts = <0x0 0x100 0x8>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_ccorr1@14041000 {
		compatible = "mediatek,disp_ccorr1";
		reg = <0x0 0x14041000 0x0 0x1000>;
	};

	disp_color0@1400e000 {
		clock-names = "MDP_COLOR";
		clocks = <0x23 0x1a>;
		compatible = "mediatek,disp_color0";
		interrupts = <0x0 0xff 0x8>;
		phandle = <0x2e>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	disp_color1@14040000 {
		compatible = "mediatek,disp_color1";
		reg = <0x0 0x14040000 0x0 0x1000>;
	};

	disp_dither0@14012000 {
		compatible = "mediatek,disp_dither0";
		interrupts = <0x0 0x103 0x8>;
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	disp_dither1@14044000 {
		compatible = "mediatek,disp_dither1";
		reg = <0x0 0x14044000 0x0 0x1000>;
	};

	disp_gamma0@14011000 {
		compatible = "mediatek,disp_gamma0";
		interrupts = <0x0 0x102 0x8>;
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	disp_gamma1@14043000 {
		compatible = "mediatek,disp_gamma1";
		reg = <0x0 0x14043000 0x0 0x1000>;
	};

	disp_mutex1@14030000 {
		compatible = "mediatek,disp_mutex1";
		reg = <0x0 0x14030000 0x0 0x1000>;
	};

	disp_ovl0@14008000 {
		compatible = "mediatek,disp_ovl0";
		interrupts = <0x0 0xf9 0x8>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_ovl0_2l@14009000 {
		compatible = "mediatek,disp_ovl0_2l";
		interrupts = <0x0 0xfa 0x8>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_ovl1_2l@1400a000 {
		compatible = "mediatek,disp_ovl1_2l";
		interrupts = <0x0 0xfb 0x8>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	disp_postmask0@14021000 {
		compatible = "mediatek,disp_postmask0";
		interrupts = <0x0 0x10c 0x8>;
		reg = <0x0 0x14021000 0x0 0x1000>;
	};

	disp_pvric0@14050000 {
		compatible = "mediatek,disp_pvric0";
		reg = <0x0 0x14050000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0";
		interrupts = <0x0 0x97 0x8>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@1400b000 {
		compatible = "mediatek,disp_rdma0";
		interrupts = <0x0 0xfc 0x8>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_rdma1@1400c000 {
		compatible = "mediatek,disp_rdma1";
		interrupts = <0x0 0xfd 0x8>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_rsz0@1401a000 {
		compatible = "mediatek,disp_rsz0";
		interrupts = <0x0 0x109 0x8>;
		reg = <0x0 0x1401a000 0x0 0x1000>;
	};

	disp_rsz1@14045000 {
		compatible = "mediatek,disp_rsz1";
		reg = <0x0 0x14045000 0x0 0x1000>;
	};

	disp_wdma0@1400d000 {
		compatible = "mediatek,disp_wdma0";
		interrupts = <0x0 0xfe 0x8>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "CLK_MM_MTCMOS", "CLK_SMI_COMMON", "CLK_SMI_LARB0", "CLK_SMI_LARB1", "CLK_GALS_COMM0", "CLK_GALS_COMM1", "CLK_DISP_OVL0", "CLK_DISP_OVL0_2L", "CLK_DISP_OVL1_2L", "CLK_DISP_RDMA0", "CLK_DISP_RDMA1", "CLK_DISP_WDMA0", "CLK_DISP_COLOR0", "CLK_DISP_CCORR0", "CLK_DISP_AAL0", "CLK_DISP_GAMMA0", "CLK_DISP_DITHER0", "CLK_DSI0_MM_CK", "CLK_DSI0_IF_CK", "CLK_DPI_MM_CK", "CLK_DPI_IF_CK", "CLK_MM_26M", "CLK_DISP_RSZ", "CLK_MUX_MM", "CLK_MUX_DISP_PWM", "CLK_DISP_PWM", "CLK_26M", "CLK_DISP_POSTMASK", "CLK_DISP_OVL_FBDC", "CLK_UNIVPLL_D3_D2", "CLK_UNIVPLL_D3_D4", "CLK_OSC_D2", "CLK_OSC_D4", "CLK_OSC_D16", "CLK_MUX_DPI0", "CLK_TVDPLL_D2", "CLK_TVDPLL_D4", "CLK_TVDPLL_D8", "CLK_TVDPLL_D16", "CLK_TVDPLL_CK", "CLK_MIPID0_26M";
		clocks = <0x20 0x3 0x23 0x1 0x23 0x2 0x23 0x3 0x23 0x4 0x23 0x5 0x23 0x14 0x23 0x15 0x23 0x16 0x23 0x17 0x23 0x18 0x23 0x19 0x23 0x1a 0x23 0x1b 0x23 0x1c 0x23 0x1d 0x23 0x1e 0x23 0x20 0x23 0x21 0x23 0x22 0x23 0x23 0x23 0x27 0x23 0x29 0x12 0x2 0x12 0x16 0x21 0x36 0x13 0x23 0x30 0x23 0x32 0x12 0x43 0x12 0x44 0x12 0x5c 0x12 0x5d 0x12 0x5f 0x12 0x12 0x12 0x52 0x12 0x53 0x12 0x54 0x12 0x55 0x12 0x51 0x6f 0x17>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x2f 0x63>;
	};

	divider@83040000 {
		compatible = "mediatek,divider";
		reg = <0x0 0x83040000 0x0 0x1000>;
	};

	dma-controller@11000880 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x21 0x2b>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x0 0x86 0x8 0x0 0x87 0x8 0x0 0x88 0x8 0x0 0x89 0x8>;
		phandle = <0x32>;
		reg = <0x0 0x11000880 0x0 0x80 0x0 0x11000900 0x0 0x80 0x0 0x11000980 0x0 0x80 0x0 0x11000a00 0x0 0x80>;
	};

	dpa_bc@870b0000 {
		compatible = "mediatek,dpa_bc";
		reg = <0x0 0x870b0000 0x0 0x1000>;
	};

	dpa_mac@87630000 {
		compatible = "mediatek,dpa_mac";
		reg = <0x0 0x87630000 0x0 0x1000>;
	};

	dpa_rlc@87620000 {
		compatible = "mediatek,dpa_rlc";
		reg = <0x0 0x87620000 0x0 0x1000>;
	};

	dpe@15028000 {
		clock-names = "DPE_CG_IMG_DPE";
		clocks = <0x68 0x5>;
		compatible = "mediatek,dpe";
		interrupts = <0x0 0x126 0x8>;
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dpe_dma@15028000 {
		compatible = "mediatek,dpe_dma";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dpi0@14015000 {
		compatible = "mediatek,dpi0";
		interrupts = <0x0 0x105 0x8>;
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	dpi1@14047000 {
		compatible = "mediatek,dpi1";
		reg = <0x0 0x14047000 0x0 0x1000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xc7 0x4>;
		mediatek,dpmaif_capability = <0x6>;
		phandle = <0xaf>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x10014400 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022d100 0x0 0x1000 0x0 0x1022d400 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dpmaif@1022c000 {
		compatible = "mediatek,dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,dramc";
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000>;
	};

	drcc {
		compatible = "mediatek,drcc";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		phandle = <0xdc>;
		state = <0xff>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		interrupts = <0x0 0x104 0x8>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dsi1@1401f000 {
		compatible = "mediatek,dsi1";
		reg = <0x0 0x1401f000 0x0 0x1000>;
	};

	dsi_split@14013000 {
		compatible = "mediatek,dsi_split";
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x101>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@0011bc00 {
		B-table = <0x898 0x64 0x1 0x1 0x855 0x60 0x1 0x1 0x812 0x5c 0x1 0x1 0x7d0 0x58 0x1 0x1 0x78d 0x54 0x1 0x1 0x74a 0x50 0x1 0x1 0x708 0x4b 0x1 0x1 0x673 0x46 0x1 0x1 0x5df 0x40 0x1 0x1 0x586 0x3d 0x2 0x1 0x50f 0x39 0x2 0x1 0x498 0x35 0x2 0x1 0x43f 0x31 0x2 0x1 0x3e6 0x2e 0x2 0x1 0x38d 0x2b 0x2 0x1 0x352 0x28 0x2 0x1>;
		CCI-table = <0x578 0x60 0x2 0x1 0x549 0x5c 0x2 0x1 0x51a 0x58 0x2 0x1 0x4ec 0x54 0x2 0x1 0x4a6 0x4e 0x2 0x1 0x483 0x4b 0x2 0x1 0x460 0x47 0x2 0x1 0x3d8 0x40 0x2 0x1 0x395 0x3e 0x2 0x1 0x33b 0x3a 0x2 0x1 0x2e1 0x36 0x2 0x2 0x29d 0x33 0x2 0x2 0x243 0x2f 0x2 0x2 0x200 0x2c 0x2 0x2 0x1bd 0x29 0x2 0x2 0x190 0x26 0x2 0x2>;
		L-table = <0x7d0 0x60 0x1 0x1 0x78d 0x5c 0x1 0x1 0x74a 0x58 0x1 0x1 0x708 0x53 0x1 0x1 0x6c5 0x50 0x1 0x1 0x682 0x4b 0x1 0x1 0x60c 0x47 0x1 0x1 0x5c3 0x42 0x2 0x1 0x55f 0x40 0x2 0x1 0x4fb 0x3a 0x2 0x1 0x497 0x36 0x2 0x1 0x433 0x31 0x2 0x1 0x3e7 0x2e 0x2 0x1 0x39d 0x2b 0x2 0x1 0x352 0x28 0x2 0x1 0x306 0x26 0x2 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6785-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0xbf>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0xf0 0x4>;
		phandle = <0xae>;
		reg = <0x0 0x10012000 0x0 0x1000>;
	};

	dwrap0@87890000 {
		compatible = "mediatek,dwrap0";
		reg = <0x0 0x87890000 0x0 0x1000>;
	};

	dwrap1@878c0000 {
		compatible = "mediatek,dwrap1";
		reg = <0x0 0x878c0000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xc6 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eaf@1502d000 {
		compatible = "mediatek,eaf";
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	eaf_dma@1502d000 {
		compatible = "mediatek,eaf_dma";
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-initmon-little = <0xf>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0x96 0x8>;
		phandle = <0xdd>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	efusec@11c10000 {
		compatible = "mediatek,efusec";
		reg = <0x0 0x11c10000 0x0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		emi_dcm = <0x0>;
		interrupts = <0x0 0xaa 0x8>;
		phandle = <0xbd>;
		reg = <0x0 0x10219000 0x0 0x1000 0x0 0x10226000 0x0 0x1000 0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0x0 0x10226000 0x0 0x1000>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x36>;
	};

	fcs@83050000 {
		compatible = "mediatek,fcs";
		reg = <0x0 0x83050000 0x0 0x1000>;
	};

	fdvt@1502b000 {
		clock-names = "FD_CLK_IMG_FDVT";
		clocks = <0x68 0x4>;
		compatible = "mediatek,fdvt";
		interrupts = <0x0 0x125 0x8>;
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fdvt_dma@1502b000 {
		compatible = "mediatek,fdvt_dma";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x1000>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0xf5>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x0>;
		phandle = <0xf6>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};

		channel@2 {
			ct = <0x1>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	fmem_smi@1024e000 {
		compatible = "mediatek,fmem_smi";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	fpsensor_finger {
		compatible = "mediatek,fingerprint", "mediatek,goodix-fp";
		fpc,enable-wakeup;
		phandle = <0xfb>;
	};

	fpsensor_fp_eint {
		compatible = "mediatek,fpsensor_fp_eint";
		int-gpios = <0x1d 0x5 0x0>;
		phandle = <0xf9>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce@10228000 {
		amd_frame_done = <0x114>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		apu_gce_core0_event_0 = <0x161>;
		apu_gce_core0_event_1 = <0x162>;
		apu_gce_core0_event_2 = <0x163>;
		apu_gce_core0_event_3 = <0x164>;
		apu_gce_core1_event_0 = <0x181>;
		apu_gce_core1_event_1 = <0x182>;
		apu_gce_core1_event_2 = <0x183>;
		apu_gce_core1_event_3 = <0x184>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		buf_underrun_event_0 = <0x8e>;
		buf_underrun_event_1 = <0x8f>;
		buf_underrun_event_2 = <0x90>;
		buf_underrun_event_3 = <0x91>;
		camsv0_pass1_done = <0x143>;
		camsv1_pass1_done = <0x144>;
		camsv2_pass1_done = <0x145>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "GCE", "GCE_TIMER";
		clocks = <0x21 0x9 0x21 0x19>;
		compatible = "mediatek,gce";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		disp_2l_ovl0_frame_done = <0x26>;
		disp_2l_ovl0_sof = <0xa>;
		disp_2l_ovl1_frame_done = <0x27>;
		disp_2l_ovl1_sof = <0xb>;
		disp_aal0_frame_done = <0x2b>;
		disp_aal0_sof = <0xf>;
		disp_ccorr0_frame_done = <0x2a>;
		disp_ccorr0_sof = <0xe>;
		disp_color0_frame_done = <0x29>;
		disp_color0_sof = <0xd>;
		disp_dbi0_sof = <0x19>;
		disp_dither0_frame_done = <0x2d>;
		disp_dither0_sof = <0x11>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		disp_dpi0_frame_done = <0x2f>;
		disp_dpi0_sof = <0x14>;
		disp_dsi0_frame_done = <0x2e>;
		disp_dsi0_sof = <0x13>;
		disp_gamma0_frame_done = <0x2c>;
		disp_gamma0_sof = <0x10>;
		disp_mutex_reg = <0x14016000 0x1000>;
		disp_ovl0_2l_frame_rst_done_pusle = <0x9c>;
		disp_ovl0_frame_done = <0x25>;
		disp_ovl0_frame_rst_done_pusle = <0x9b>;
		disp_ovl0_sof = <0x9>;
		disp_ovl1_2l_frame_rst_done_pusle = <0x9d>;
		disp_postmask0_frame_done = <0x34>;
		disp_postmask0_frame_rst_done_pulse = <0x96>;
		disp_postmask0_sof = <0x15>;
		disp_pwm0_sof = <0x12>;
		disp_rdma0_frame_done = <0x1c>;
		disp_rdma0_sof = <0x0>;
		disp_rdma1_frame_done = <0x1d>;
		disp_rdma1_sof = <0x1>;
		disp_rsz0_frame_done = <0x31>;
		disp_rsz0_sof = <0x16>;
		disp_wdma0_frame_done = <0x28>;
		disp_wdma0_rst_done = <0x97>;
		disp_wdma0_sof = <0xc>;
		dsi0_done_event = <0x94>;
		dsi0_irq_event = <0x93>;
		dsi0_te_event = <0x92>;
		dsi0_te_from_infra = <0x382>;
		dve_done = <0x115>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce-cpr-range = <0x0 0x520>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		interrupts = <0x0 0xb9 0x8>;
		ipu_relay_sof = <0x1b>;
		isp_frame_done_a = <0x141>;
		isp_frame_done_b = <0x142>;
		isp_relay_sof = <0x1a>;
		jpgenc_cmdq_done = <0x123>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x30 0x0 0x0 0x4 0x30 0x1 0x0 0x4 0x30 0x2 0x0 0x5 0x30 0x3 0x0 0x4 0x30 0x4 0x0 0x4 0x30 0x5 0x0 0x4 0x30 0x6 0x0 0x3 0x30 0x7 0xffffffff 0x2 0x31 0x8 0x0 0x4 0x31 0x9 0x0 0x4 0x31 0xa 0x0 0x1 0x31 0xb 0x0 0x1 0x30 0xc 0x0 0x1 0x30 0xd 0x0 0x1 0x30 0xe 0x0 0x1 0x30 0xf 0xffffffff 0x1 0x30 0x12 0x0 0x1 0x30 0x13 0x0 0x1 0x30 0x14 0x0 0x1 0x30 0x15 0x0 0x1 0x30 0x16 0x0 0x1 0x30 0x17 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0x2c>;
		mdp_aal_frame_done = <0x32>;
		mdp_aal_sof = <0x17>;
		mdp_ccorr_frame_done = <0x33>;
		mdp_ccorr_sof = <0x18>;
		mdp_color0 = <0x2e>;
		mdp_hdr0 = <0x2d>;
		mdp_rdma0 = <0x25>;
		mdp_rdma0_frame_done = <0x1e>;
		mdp_rdma0_rst_done = <0x9a>;
		mdp_rdma0_sof = <0x2>;
		mdp_rdma1 = <0x26>;
		mdp_rdma1_frame_done = <0x1f>;
		mdp_rdma1_sof = <0x3>;
		mdp_rsz0 = <0x27>;
		mdp_rsz0_frame_done = <0x20>;
		mdp_rsz0_sof = <0x4>;
		mdp_rsz1 = <0x28>;
		mdp_rsz1_frame_done = <0x21>;
		mdp_rsz1_sof = <0x5>;
		mdp_tdshp0 = <0x2b>;
		mdp_tdshp_frame_done = <0x22>;
		mdp_tdshp_sof = <0x6>;
		mdp_wrot0 = <0x29>;
		mdp_wrot0_rst_done = <0x99>;
		mdp_wrot0_sof = <0x7>;
		mdp_wrot0_write_frame_done = <0x23>;
		mdp_wrot1 = <0x2a>;
		mdp_wrot1_sof = <0x8>;
		mdp_wrot1_write_frame_done = <0x24>;
		mediatek,mailbox-gce = <0x30>;
		mfb_done = <0x118>;
		mipitx0_base = <0x11e50000 0x63 0xffff0000>;
		mm_mutex = <0x24>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x23>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		occ_done = <0x11b>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		reg = <0x0 0x10228000 0x0 0x4000>;
		rsc_frame_done = <0x117>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		secure_thread = <0x8 0xb>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		smi_larb0 = <0x2f>;
		sram_share_cnt = <0x2>;
		sram_share_engine = <0x15 0x16>;
		sram_share_event = <0x2c6 0x2c7>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_10 = <0x8c>;
		stream_done_11 = <0x8d>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		tsf_done = <0x146>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_event_0 = <0x1a0>;
		vdec_event_1 = <0x1a1>;
		vdec_event_10 = <0x1aa>;
		vdec_event_11 = <0x1ab>;
		vdec_event_12 = <0x1ac>;
		vdec_event_13 = <0x1ad>;
		vdec_event_14 = <0x1ae>;
		vdec_event_15 = <0x1af>;
		vdec_event_2 = <0x1a2>;
		vdec_event_3 = <0x1a3>;
		vdec_event_4 = <0x1a4>;
		vdec_event_5 = <0x1a5>;
		vdec_event_6 = <0x1a6>;
		vdec_event_7 = <0x1a7>;
		vdec_event_8 = <0x1a8>;
		vdec_event_9 = <0x1a9>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_cmdq_128byte_cnt_done = <0x125>;
		venc_cmdq_frame_done = <0x121>;
		venc_cmdq_mb_done = <0x124>;
		venc_cmdq_pause_done = <0x122>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wmfe_done = <0x116>;
		wpe_a_frame_done = <0x119>;
		wpe_b_frame_done = <0x11a>;
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x21 0x9 0x21 0x19>;
		compatible = "mediatek,mt6785-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xb9 0x8>;
		phandle = <0x30>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gce_mbox_svp@10228000 {
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x21 0x9 0x21 0x19>;
		compatible = "mediatek,mailbox-gce-svp";
		interrupts = <0x0 0xb9 0x8 0x0 0xba 0x8>;
		phandle = <0x31>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gcu@83060000 {
		compatible = "mediatek,gcu";
		reg = <0x0 0x83060000 0x0 0x1000>;
	};

	gic@1024e000 {
		compatible = "mediatek,gic";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x14>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x111>;
	};

	gpufreq {
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1", "mtcmos_mfg_core2", "mtcmos_mfg_core3";
		clocks = <0x12 0x4 0x12 0x61 0x12 0x2e 0x62 0x1 0x20 0x7 0x20 0x4 0x20 0xb 0x20 0xa 0x20 0x18 0x20 0xc>;
		compatible = "mediatek,mt6785-gpufreq";
	};

	h_rxbrp@87650000 {
		compatible = "mediatek,h_rxbrp";
		reg = <0x0 0x87650000 0x0 0x1000>;
	};

	h_txbrp@876a0000 {
		compatible = "mediatek,h_txbrp";
		reg = <0x0 0x876a0000 0x0 0x1000>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xdd 0x8>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hevc_vld@16028000 {
		compatible = "mediatek,hevc_vld";
		reg = <0x0 0x16028000 0x0 0x1000>;
	};

	hsce@87220000 {
		compatible = "mediatek,hsce";
		reg = <0x0 0x87220000 0x0 0x1000>;
	};

	hsce_dc@87420000 {
		compatible = "mediatek,hsce_dc";
		reg = <0x0 0x87420000 0x0 0x1000>;
	};

	hseq@87210000 {
		compatible = "mediatek,hseq";
		reg = <0x0 0x87210000 0x0 0x1000>;
	};

	hseq_dc@87410000 {
		compatible = "mediatek,hseq_dc";
		reg = <0x0 0x87410000 0x0 0x1000>;
	};

	hspasys_1_confg@87200000 {
		compatible = "mediatek,hspasys_1_confg";
		reg = <0x0 0x87200000 0x0 0x1000>;
	};

	hspasys_1_mbist@87230000 {
		compatible = "mediatek,hspasys_1_mbist";
		reg = <0x0 0x87230000 0x0 0x1000>;
	};

	hspasys_2_confg@87400000 {
		compatible = "mediatek,hspasys_2_confg";
		reg = <0x0 0x87400000 0x0 0x1000>;
	};

	hspasys_2_mbist@87440000 {
		compatible = "mediatek,hspasys_2_mbist";
		reg = <0x0 0x87440000 0x0 0x1000>;
	};

	hspasys_3_confg@f0910000 {
		compatible = "mediatek,hspasys_3_confg";
		reg = <0x0 0xf0910000 0x0 0x1000>;
	};

	hspasys_3_mbist@876e0000 {
		compatible = "mediatek,hspasys_3_mbist";
		reg = <0x0 0x876e0000 0x0 0x1000>;
	};

	hspasys_4_confg@87870000 {
		compatible = "mediatek,hspasys_4_confg";
		reg = <0x0 0x87870000 0x0 0x1000>;
	};

	hspasys_4_mbist@878b0000 {
		compatible = "mediatek,hspasys_4_mbist";
		reg = <0x0 0x878b0000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xbe>;
	};

	i2c0@11007000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x0>;
		interrupts = <0x0 0x69 0x8>;
		mem_len = <0x1000>;
		phandle = <0xc6>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11007000 0x0 0x1000 0x0 0x11000080 0x0 0x80>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0x33>;
		sda-gpio-id = <0x34>;
	};

	i2c1@11008000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x10>;
		gpio_start = <0x11e20000>;
		id = <0x1>;
		interrupts = <0x0 0x6a 0x8>;
		mem_len = <0x1000>;
		phandle = <0xc7>;
		pu_cfg = <0x40>;
		reg = <0x0 0x11008000 0x0 0x1000 0x0 0x11000100 0x0 0x80>;
		rsel_cfg = <0x60>;
		scl-gpio-id = <0x3d>;
		sda-gpio-id = <0x3e>;
	};

	i2c1_imm@11014000 {
		compatible = "mediatek,i2c1_imm";
		reg = <0x0 0x11014000 0x0 0x1000>;
	};

	i2c2@11009000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11d10000>;
		id = <0x2>;
		interrupts = <0x0 0x6b 0x8>;
		mem_len = <0x1000>;
		phandle = <0xc8>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11009000 0x0 0x1000 0x0 0x11000180 0x0 0x180>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x70>;
		sda-gpio-id = <0x71>;
	};

	i2c3@1100f000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x3>;
		interrupts = <0x0 0x6c 0x8>;
		mem_len = <0x1000>;
		phandle = <0xc9>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x1100f000 0x0 0x1000 0x0 0x11000300 0x0 0x80>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0x37>;
		sda-gpio-id = <0x38>;
	};

	i2c4@11011000 {
		aed = <0x1a>;
		ch_offset_ccu = <0x200>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11d10000>;
		id = <0x4>;
		interrupts = <0x0 0x6d 0x8>;
		mem_len = <0x1000>;
		phandle = <0xca>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11011000 0x0 0x1000 0x0 0x11000380 0x0 0x180>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x6e>;
		sda-gpio-id = <0x6f>;
	};

	i2c5@11016000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x20>;
		gpio_start = <0x11f20000>;
		id = <0x5>;
		interrupts = <0x0 0x6e 0x8>;
		mem_len = <0x1000>;
		phandle = <0xcb>;
		pu_cfg = <0x80>;
		reg = <0x0 0x11016000 0x0 0x1000 0x0 0x11000500 0x0 0x80>;
		rsel_cfg = <0xc0>;
		scl-gpio-id = <0x1c>;
		sda-gpio-id = <0x1d>;
	};

	i2c6@11005000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x6>;
		interrupts = <0x0 0x6f 0x8>;
		mem_len = <0x1000>;
		phandle = <0xcc>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x11005000 0x0 0x1000 0x0 0x11000580 0x0 0x100>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0x2d>;
		sda-gpio-id = <0x2e>;

		speaker_amp@34 {
			#sound-dai-cells = <0x0>;
			compatible = "mediatek,speaker_amp";
			phandle = <0x57>;
			reg = <0x34>;
			status = "okay";
		};
	};

	i2c7@1101a000 {
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		clock-div = <0x5>;
		clock-frequency = <0x186a0>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11ea0000>;
		id = <0x7>;
		interrupts = <0x0 0x70 0x8>;
		mem_len = <0x1000>;
		phandle = <0xcd>;
		pu_cfg = <0xa0>;
		reg = <0x0 0x1101a000 0x0 0x1000 0x0 0x11000680 0x0 0x100>;
		rsel_cfg = <0x100>;
		scl-gpio-id = <0xc6>;
		sda-gpio-id = <0xc7>;

		bq2597x-standalone@65 {
			compatible = "ti,bq2597x-standalone";
			interrupt-parent = <0x1d>;
			interrupts = <0xc 0x2 0xc 0x0>;
			pinctrl-0 = <0x33 0x34>;
			pinctrl-names = "default";
			reg = <0x65>;
			sc8551,ac-ovp-threshold = <0xd>;
			ti,bq2597x,ac-ovp-threshold = <0xe>;
			ti,bq2597x,bat-ocp-alarm-threshold = <0x1770>;
			ti,bq2597x,bat-ocp-threshold = <0x1b58>;
			ti,bq2597x,bat-ovp-alarm-disable;
			ti,bq2597x,bat-ovp-alarm-threshold = <0x118a>;
			ti,bq2597x,bat-ovp-threshold = <0x11ad>;
			ti,bq2597x,bat-therm-disable;
			ti,bq2597x,bat-therm-threshold = <0x15>;
			ti,bq2597x,bat-ucp-alarm-disable;
			ti,bq2597x,bat-ucp-disable;
			ti,bq2597x,bus-ocp-alarm-threshold = <0xdac>;
			ti,bq2597x,bus-ocp-threshold = <0xea6>;
			ti,bq2597x,bus-ovp-alarm-threshold = <0x2af8>;
			ti,bq2597x,bus-ovp-threshold = <0x2ee0>;
			ti,bq2597x,bus-therm-disable;
			ti,bq2597x,bus-therm-threshold = <0x15>;
			ti,bq2597x,die-therm-disable;
			ti,bq2597x,die-therm-threshold = <0x91>;
			ti,bq2597x,sense-resistor-mohm = <0x5>;
		};

		ln8000_charger@51 {
			compatible = "lionsemi,ln8000";
			ln8000_charger,bat-ovp-alarm-threshold = <0x11ad>;
			ln8000_charger,bat-ovp-threshold = <0x11c6>;
			ln8000_charger,bus-ocp-alarm-threshold = <0xdac>;
			ln8000_charger,bus-ocp-threshold = <0xea6>;
			ln8000_charger,bus-ovp-alarm-threshold = <0x2af8>;
			ln8000_charger,bus-ovp-threshold = <0x32c8>;
			ln8000_charger,iin-ocp-disable;
			ln8000_charger,iin-reg-disable;
			ln8000_charger,irq_index = <0x23>;
			ln8000_charger,ntc-alarm-cfg = <0xe2>;
			ln8000_charger,tbat-mon-disable;
			ln8000_charger,tbus-mon-disable;
			ln8000_charger,tdie-prot-disable;
			ln8000_charger,tdie-reg-disable;
			ln8000_charger,vbat-reg-disable;
			reg = <0x51>;
		};
	};

	i2c8@1101b000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		id = <0x8>;
		interrupts = <0x0 0x71 0x8>;
		phandle = <0xce>;
		reg = <0x0 0x1101b000 0x0 0x1000 0x0 0x11000780 0x0 0x80>;
	};

	i2c9@11015000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma";
		clocks = <0x21 0xb 0x21 0x2b>;
		compatible = "mediatek,i2c";
		id = <0x9>;
		interrupts = <0x0 0x72 0x8>;
		phandle = <0xcf>;
		reg = <0x0 0x11015000 0x0 0x1000 0x0 0x11000800 0x0 0x80>;
	};

	i2c@1401e000 {
		compatible = "mediatek,i2c";
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0xc5>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	idc_suart@80207000 {
		compatible = "mediatek,idc_suart";
		reg = <0x0 0x80207000 0x0 0x1000>;
	};

	idma@82000000 {
		compatible = "mediatek,idma";
		reg = <0x0 0x82000000 0x0 0x1000>;
	};

	imgsys1_dfp@1502e000 {
		compatible = "mediatek,imgsys1_dfp";
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	imgsys1_vad@1502e000 {
		compatible = "mediatek,imgsys1_vad";
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	imgsys@15020000 {
		#clock-cells = <0x1>;
		clock-names = "DIP_CG_IMG_LARB5", "DIP_CG_IMG_DIP";
		clocks = <0x68 0x1 0x68 0x3>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0x68>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsyscq@15020000 {
		compatible = "mediatek,imgsyscq";
		reg = <0x0 0x15020000 0x0 0x10>;
	};

	imp_iic_wrap@11017000 {
		compatible = "mediatek,imp_iic_wrap";
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	indec@87810000 {
		compatible = "mediatek,indec";
		reg = <0x0 0x87810000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_md_cfg@1021d000 {
		compatible = "mediatek,infra_md_cfg";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "syscon";
		phandle = <0x21>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x11>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x11>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53a650 0x0 0x50>;
	};

	intpol-controller@0 {
		#interrupt-cells = <0x3>;
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		interrupt-parent = <0x11>;
		phandle = <0x1>;
		reg = <0x0 0xc53a650 0x0 0x50>;
	};

	iocfg_bl@11e20000 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x17>;
		reg = <0x0 0x11e20000 0x0 0x1000>;
	};

	iocfg_br@11d10000 {
		compatible = "mediatek,iocfg_br";
		phandle = <0x16>;
		reg = <0x0 0x11d10000 0x0 0x1000>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		phandle = <0x18>;
		reg = <0x0 0x11e70000 0x0 0x1000>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		phandle = <0x1a>;
		reg = <0x0 0x11f20000 0x0 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0x15>;
		reg = <0x0 0x11c20000 0x0 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x19>;
		reg = <0x0 0x11ea0000 0x0 0x1000>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		phandle = <0x1b>;
		reg = <0x0 0x11f30000 0x0 0x1000>;
	};

	ipu_conn@19000000 {
		compatible = "mediatek,ipu_conn";
		reg = <0x0 0x19000000 0x0 0x1000>;
	};

	ipu_vcore@19020000 {
		compatible = "mediatek,ipu_vcore";
		reg = <0x0 0x19020000 0x0 0x1000>;
	};

	irdma@82cb0000 {
		compatible = "mediatek,irdma";
		reg = <0x0 0x82cb0000 0x0 0x1000>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x110>;
	};

	irtx@1100d000 {
		compatible = "mediatek,irtx";
		reg = <0x0 0x1100d000 0x0 0x1000>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x10d>;
		pwm_ch = <0x0>;
		pwm_data_invert = <0x0>;
	};

	kd_camera_hw1@1a040000 {
		compatible = "mediatek,imgsensor";
		phandle = <0xf4>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4b 0x2>;
		phandle = <0xad>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	l2c@10f00000 {
		compatible = "mediatek,l2c";
		reg = <0x0 0x10f00000 0x0 0x1000>;
	};

	l2calmac@85098000 {
		compatible = "mediatek,l2calmac";
		reg = <0x0 0x85098000 0x0 0x1000>;
	};

	l2dlbuf@850f0000 {
		compatible = "mediatek,l2dlbuf";
		reg = <0x0 0x850f0000 0x0 0x1000>;
	};

	l2dlfifomng@850a4000 {
		compatible = "mediatek,l2dlfifomng";
		reg = <0x0 0x850a4000 0x0 0x1000>;
	};

	l2dlhbdma@85030000 {
		compatible = "mediatek,l2dlhbdma";
		reg = <0x0 0x85030000 0x0 0x1000>;
	};

	l2dllmac@85090000 {
		compatible = "mediatek,l2dllmac";
		reg = <0x0 0x85090000 0x0 0x1000>;
	};

	l2dlsbdma@85020000 {
		compatible = "mediatek,l2dlsbdma";
		reg = <0x0 0x85020000 0x0 0x1000>;
	};

	l2dlsecctl@850b8000 {
		compatible = "mediatek,l2dlsecctl";
		reg = <0x0 0x850b8000 0x0 0x1000>;
	};

	l2hwlog@85058000 {
		compatible = "mediatek,l2hwlog";
		reg = <0x0 0x85058000 0x0 0x1000>;
	};

	l2mbist@85040000 {
		compatible = "mediatek,l2mbist";
		reg = <0x0 0x85040000 0x0 0x1000>;
	};

	l2misc@850c0000 {
		compatible = "mediatek,l2misc";
		reg = <0x0 0x850c0000 0x0 0x1000>;
	};

	l2pseuphy@85050000 {
		compatible = "mediatek,l2pseuphy";
		reg = <0x0 0x85050000 0x0 0x1000>;
	};

	l2sec@850b0000 {
		compatible = "mediatek,l2sec";
		reg = <0x0 0x850b0000 0x0 0x1000>;
	};

	l2sofifomng@850a8000 {
		compatible = "mediatek,l2sofifomng";
		reg = <0x0 0x850a8000 0x0 0x1000>;
	};

	l2soindma@85060000 {
		compatible = "mediatek,l2soindma";
		reg = <0x0 0x85060000 0x0 0x1000>;
	};

	l2sooutdma@85070000 {
		compatible = "mediatek,l2sooutdma";
		reg = <0x0 0x85070000 0x0 0x1000>;
	};

	l2sosecctl@850bc000 {
		compatible = "mediatek,l2sosecctl";
		reg = <0x0 0x850bc000 0x0 0x1000>;
	};

	l2ulbuf@850e0000 {
		compatible = "mediatek,l2ulbuf";
		reg = <0x0 0x850e0000 0x0 0x1000>;
	};

	l2ulfifomng@850a0000 {
		compatible = "mediatek,l2ulfifomng";
		reg = <0x0 0x850a0000 0x0 0x1000>;
	};

	l2ulhbdma@85010000 {
		compatible = "mediatek,l2ulhbdma";
		reg = <0x0 0x85010000 0x0 0x1000>;
	};

	l2ullmac@85080000 {
		compatible = "mediatek,l2ullmac";
		reg = <0x0 0x85080000 0x0 0x1000>;
	};

	l2ulsbdma@85000000 {
		compatible = "mediatek,l2ulsbdma";
		reg = <0x0 0x85000000 0x0 0x1000>;
	};

	l2ulsecctl@850b4000 {
		compatible = "mediatek,l2ulsecctl";
		reg = <0x0 0x850b4000 0x0 0x1000>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x16e360>;
		ac_charger_input_current = <0x16e360>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x3d0900>;
		non_std_ac_charger_current = <0xf4240>;
		pd_charger_current = <0x16e360>;
		phandle = <0x104>;
		ta_ac_charger_current = <0x16e360>;
		temp_t0_threshold = <0xfffffff6>;
		temp_t1_threshold = <0xf>;
		temp_t2_threshold = <0x30>;
		temp_t3_threshold = <0x3a>;
		usb_charger_current = <0x7a120>;
	};

	log3g@878a0000 {
		compatible = "mediatek,log3g";
		reg = <0x0 0x878a0000 0x0 0x1000>;
	};

	m4u@10220000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		compatible = "mediatek,mm_m4u";
		interrupts = <0x0 0xbb 0x8>;
		reg = <0x0 0x10220000 0x0 0x1000>;
	};

	m4u@10221000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0xbc 0x8>;
		phandle = <0xb4>;
		reg = <0x0 0x10221000 0x0 0x1000>;
	};

	m4u@10222000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0xbd 0x8>;
		phandle = <0xb5>;
		reg = <0x0 0x10222000 0x0 0x1000>;
	};

	m4u@10223000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0xbe 0x8>;
		phandle = <0xb6>;
		reg = <0x0 0x10223000 0x0 0x1000>;
	};

	m4u@10224000 {
		cell-index = <0x2>;
		compatible = "mediatek,sec_m4u";
		interrupts = <0x0 0xbf 0x8>;
		reg = <0x0 0x10224000 0x0 0x1000>;
	};

	m4u@1024f000 {
		cell-index = <0x1>;
		compatible = "mediatek,vpu_m4u";
		interrupts = <0x0 0xc0 0x8>;
		reg = <0x0 0x1024f000 0x0 0x1000>;
	};

	m4u@10250000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank1_m4u1";
		interrupts = <0x0 0xc1 0x8>;
		phandle = <0xb7>;
		reg = <0x0 0x10250000 0x0 0x1000>;
	};

	m4u@10251000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank2_m4u1";
		interrupts = <0x0 0xc2 0x8>;
		phandle = <0xb8>;
		reg = <0x0 0x10251000 0x0 0x1000>;
	};

	m4u@10252000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank3_m4u1";
		interrupts = <0x0 0xc3 0x8>;
		phandle = <0xb9>;
		reg = <0x0 0x10252000 0x0 0x1000>;
	};

	m4u@10253000 {
		cell-index = <0x3>;
		compatible = "mediatek,sec_vpu_m4u";
		interrupts = <0x0 0xc4 0x8>;
		reg = <0x0 0x10253000 0x0 0x1000>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x135 0x8 0x0 0x136 0x8 0x0 0x137 0x8 0x0 0x138 0x8 0x0 0x139 0x8>;
		reg = <0x0 0x13040000 0x0 0x10000>;
	};

	mali_tb@13fbd000 {
		compatible = "mediatek,mali_tb";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	maxim_ds28e16 {
		compatible = "maxim,ds28e16";
		label = "max_ds28e16";
		maxim,version = <0x1>;
		phandle = <0x10a>;
		status = "ok";
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17070000 0x0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mc@16021000 {
		compatible = "mediatek,mc";
		reg = <0x0 0x16021000 0x0 0x1000>;
	};

	mcdi@0011b000 {
		compatible = "mediatek,mt6785-mcdi";
		mediatek,enabled = <0x1>;
		phandle = <0xba>;
		reg = <0x0 0x11b000 0x0 0x800 0x0 0xc53a000 0x0 0x1000>;
	};

	mcucci@0c510000 {
		compatible = "mediatek,mcucci";
		reg = <0x0 0xc510000 0x0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0xbc>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcusys_par_wrap@0c530000 {
		compatible = "mediatek,mcusys_par_wrap";
		reg = <0x0 0xc530000 0x0 0x1000>;
	};

	md1_abb_mixedsys@8020c000 {
		compatible = "mediatek,md1_abb_mixedsys";
		reg = <0x0 0x8020c000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x119>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x11a>;
	};

	md2_abb_mixedsys@8020c000 {
		compatible = "mediatek,md2_abb_mixedsys";
		reg = <0x0 0x8020c000 0x0 0x1000>;
	};

	md2g_confg@82c00000 {
		compatible = "mediatek,md2g_confg";
		reg = <0x0 0x82c00000 0x0 0x1000>;
	};

	md32pcm@10006a00 {
		compatible = "mediatek,md32pcm";
		reg = <0x0 0x10006a00 0x0 0x1000>;
	};

	md32pcm_sram@1001e000 {
		compatible = "mediatek,md32pcm_sram";
		reg = <0x0 0x1001e000 0x0 0x1000>;
	};

	md_abm@80260000 {
		compatible = "mediatek,md_abm";
		reg = <0x0 0x80260000 0x0 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x22 0x2>;
		phandle = <0xb2>;
	};

	md_bus_recoder@803c0000 {
		compatible = "mediatek,md_bus_recoder";
		reg = <0x0 0x803c0000 0x0 0x1000>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_cirq@f0070000 {
		compatible = "mediatek,md_cirq";
		reg = <0x0 0xf0070000 0x0 0x1000>;
	};

	md_clkctl@80120000 {
		compatible = "mediatek,md_clkctl";
		reg = <0x0 0x80120000 0x0 0x1000>;
	};

	md_clksw@80150000 {
		compatible = "mediatek,md_clksw";
		reg = <0x0 0x80150000 0x0 0x1000>;
	};

	md_config@80000000 {
		compatible = "mediatek,md_config";
		reg = <0x0 0x80000000 0x0 0x1000>;
	};

	md_debug1@80080000 {
		compatible = "mediatek,md_debug1";
		reg = <0x0 0x80080000 0x0 0x1000>;
	};

	md_debug2@80090000 {
		compatible = "mediatek,md_debug2";
		reg = <0x0 0x80090000 0x0 0x1000>;
	};

	md_debug3@800a0000 {
		compatible = "mediatek,md_debug3";
		reg = <0x0 0x800a0000 0x0 0x1000>;
	};

	md_eint@80110000 {
		compatible = "mediatek,md_eint";
		reg = <0x0 0x80110000 0x0 0x1000>;
	};

	md_elm@80250000 {
		compatible = "mediatek,md_elm";
		reg = <0x0 0x80250000 0x0 0x1000>;
	};

	md_global_con_dcm@80130000 {
		compatible = "mediatek,md_global_con_dcm";
		reg = <0x0 0x80130000 0x0 0x1000>;
	};

	md_gpt@80030000 {
		compatible = "mediatek,md_gpt";
		reg = <0x0 0x80030000 0x0 0x1000>;
	};

	md_i2c@80100000 {
		compatible = "mediatek,md_i2c";
		reg = <0x0 0x80100000 0x0 0x1000>;
	};

	md_infra_busmon@80320000 {
		compatible = "mediatek,md_infra_busmon";
		reg = <0x0 0x80320000 0x0 0x1000>;
	};

	md_lite_gpt@80170000 {
		compatible = "mediatek,md_lite_gpt";
		reg = <0x0 0x80170000 0x0 0x1000>;
	};

	md_ost@f00e0000 {
		compatible = "mediatek,md_ost";
		reg = <0x0 0xf00e0000 0x0 0x1000>;
	};

	md_p_dma@80020000 {
		compatible = "mediatek,md_p_dma";
		reg = <0x0 0x80020000 0x0 0x1000>;
	};

	md_pcm@80220000 {
		compatible = "mediatek,md_pcm";
		reg = <0x0 0x80220000 0x0 0x1000>;
	};

	md_peri_clk_ctl@800c0000 {
		compatible = "mediatek,md_peri_clk_ctl";
		reg = <0x0 0x800c0000 0x0 0x1000>;
	};

	md_peri_misc@80060000 {
		compatible = "mediatek,md_peri_misc";
		reg = <0x0 0x80060000 0x0 0x1000>;
	};

	md_pll_mixedsys@80140000 {
		compatible = "mediatek,md_pll_mixedsys";
		reg = <0x0 0x80140000 0x0 0x1000>;
	};

	md_ppc_top@803d0000 {
		compatible = "mediatek,md_ppc_top";
		reg = <0x0 0x803d0000 0x0 0x1000>;
	};

	md_rgu@f00f0000 {
		compatible = "mediatek,md_rgu";
		interrupts = <0x0 0x4d 0x2>;
		reg = <0x0 0xf00f0000 0x0 0x1000>;
	};

	md_sdf_top@801b0000 {
		compatible = "mediatek,md_sdf_top";
		reg = <0x0 0x801b0000 0x0 0x1000>;
	};

	md_soe@80310000 {
		compatible = "mediatek,md_soe";
		reg = <0x0 0x80310000 0x0 0x1000>;
	};

	md_topsm@f00d0000 {
		compatible = "mediatek,md_topsm";
		reg = <0x0 0xf00d0000 0x0 0x1000>;
	};

	md_uart0@80010000 {
		compatible = "mediatek,md_uart0";
		reg = <0x0 0x80010000 0x0 0x1000>;
	};

	md_uart1@80330000 {
		compatible = "mediatek,md_uart1";
		reg = <0x0 0x80330000 0x0 0x1000>;
	};

	md_uart2@80340000 {
		compatible = "mediatek,md_uart2";
		reg = <0x0 0x80340000 0x0 0x1000>;
	};

	mdafe@82cd0000 {
		compatible = "mediatek,mdafe";
		reg = <0x0 0x82cd0000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x0 0x1021c800 0x0 0x1000>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x0 0x1021c400 0x0 0x1000>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md";
		clocks = <0x20 0x1 0x21 0x37 0x21 0x2e 0x21 0x31 0x21 0x26 0x21 0x27 0x21 0x5d 0x21 0x5e 0x21 0x67>;
		compatible = "mediatek,mddriver";
		interrupts = <0x0 0x4d 0x2 0x0 0xae 0x8 0x0 0xaf 0x8>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		phandle = <0xb0>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdinfra_mbist_config@80350000 {
		compatible = "mediatek,mdinfra_mbist_config";
		reg = <0x0 0x80350000 0x0 0x1000>;
	};

	mdinfra_misc@803b0000 {
		compatible = "mediatek,mdinfra_misc";
		reg = <0x0 0x803b0000 0x0 0x1000>;
	};

	mdl1ao@f60f0000 {
		compatible = "mediatek,mdl1ao";
		reg = <0x0 0xf60f0000 0x0 0x1000>;
	};

	mdm_psys_mbistcon@8020e000 {
		compatible = "mediatek,mdm_psys_mbistcon";
		reg = <0x0 0x8020e000 0x0 0x1000>;
	};

	mdm_psys_misc@8020d000 {
		compatible = "mediatek,mdm_psys_misc";
		reg = <0x0 0x8020d000 0x0 0x1000>;
	};

	mdp_aal0@1401b000 {
		clock-names = "MDP_AAL";
		clocks = <0x23 0x2b>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0x2c>;
		reg = <0x0 0x1401b000 0x0 0x1000>;
	};

	mdp_aal1@14032000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0x0 0x14032000 0x0 0x1000>;
	};

	mdp_hdr0@1401c000 {
		clock-names = "MDP_HDR";
		clocks = <0x23 0x2c>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0x2d>;
		reg = <0x0 0x1401c000 0x0 0x1000>;
	};

	mdp_hdr1@14033000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0x0 0x14033000 0x0 0x1000>;
	};

	mdp_pvric0@14051000 {
		compatible = "mediatek,mdp_pvric0";
		reg = <0x0 0x14051000 0x0 0x1000>;
	};

	mdp_pvric1@14052000 {
		compatible = "mediatek,mdp_pvric1";
		reg = <0x0 0x14052000 0x0 0x1000>;
	};

	mdp_rdma0@14001000 {
		clock-names = "MDP_RDMA0";
		clocks = <0x23 0xd>;
		compatible = "mediatek,mdp_rdma0";
		interrupts = <0x0 0xf2 0x8>;
		phandle = <0x25>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	mdp_rdma1@14002000 {
		clock-names = "MDP_RDMA1";
		clocks = <0x23 0xe>;
		compatible = "mediatek,mdp_rdma1";
		interrupts = <0x0 0xf3 0x8>;
		phandle = <0x26>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	mdp_rsz0@14003000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x23 0xf>;
		compatible = "mediatek,mdp_rsz0";
		interrupts = <0x0 0xf4 0x8>;
		phandle = <0x27>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	mdp_rsz1@14004000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x23 0x10>;
		compatible = "mediatek,mdp_rsz1";
		interrupts = <0x0 0xf5 0x8>;
		phandle = <0x28>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	mdp_tdshp0@14007000 {
		clock-names = "MDP_TDSHP";
		clocks = <0x23 0x11>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0x2b>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	mdp_tdshp1@14031000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0x0 0x14031000 0x0 0x1000>;
	};

	mdp_wdma0@14006000 {
		compatible = "mediatek,mdp_wdma0";
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	mdp_wrot0@14005000 {
		clock-names = "MDP_WROT0";
		clocks = <0x23 0x12>;
		compatible = "mediatek,mdp_wrot0";
		interrupts = <0x0 0xf7 0x8>;
		phandle = <0x29>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	mdp_wrot1@14020000 {
		clock-names = "MDP_WROT1";
		clocks = <0x23 0x2f>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0x2a>;
		reg = <0x0 0x14020000 0x0 0x1000>;
	};

	mdpar_dbgmon@800b0000 {
		compatible = "mediatek,mdpar_dbgmon";
		reg = <0x0 0x800b0000 0x0 0x1000>;
	};

	mdperi_mbist_config@801a0000 {
		compatible = "mediatek,mdperi_mbist_config";
		reg = <0x0 0x801a0000 0x0 0x1000>;
	};

	mdsmicfg@803a0000 {
		compatible = "mediatek,mdsmicfg";
		reg = <0x0 0x803a0000 0x0 0x1000>;
	};

	mdsys_mbist_config@80360000 {
		compatible = "mediatek,mdsys_mbist_config";
		reg = <0x0 0x80360000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x8000000>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0xf8>;
		prot-sharedmem-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@1502e000 {
		clock-names = "MFB_CLK_IMG_MFB";
		clocks = <0x68 0x7>;
		compatible = "mediatek,mfb";
		interrupts = <0x0 0x12c 0x8>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	mfg_dfp_60@13020000 {
		compatible = "mediatek,mfg_dfp_60";
		reg = <0x0 0x13020000 0x0 0x1000>;
	};

	mfg_tb@13fbff00 {
		compatible = "mediatek,mfg_tb";
		reg = <0x0 0x13fbff00 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "syscon";
		phandle = <0x62>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	mipi0_bsispi@80205000 {
		compatible = "mediatek,mipi0_bsispi";
		reg = <0x0 0x80205000 0x0 0x1000>;
	};

	mipi1_bsispi@80206000 {
		compatible = "mediatek,mipi1_bsispi";
		reg = <0x0 0x80206000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0a@11c80000 {
		compatible = "mediatek,mipi_rx_ana_csi0a";
		reg = <0x0 0x11c80000 0x0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c81000 {
		compatible = "mediatek,mipi_rx_ana_csi0b";
		reg = <0x0 0x11c81000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c82000 {
		compatible = "mediatek,mipi_rx_ana_csi1a";
		reg = <0x0 0x11c82000 0x0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c83000 {
		compatible = "mediatek,mipi_rx_ana_csi1b";
		reg = <0x0 0x11c83000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2a@11c84000 {
		compatible = "mediatek,mipi_rx_ana_csi2a";
		reg = <0x0 0x11c84000 0x0 0x1000>;
	};

	mipi_rx_ana_csi2b@11c85000 {
		compatible = "mediatek,mipi_rx_ana_csi2b";
		reg = <0x0 0x11c85000 0x0 0x1000>;
	};

	mipi_tx0@11e50000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mipi_tx1@10216000 {
		compatible = "mediatek,mipi_tx1";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	mjc_config@12000000 {
		compatible = "mediatek,mjc_config";
		reg = <0x0 0x12000000 0x0 0x1000>;
	};

	mjc_top@12001000 {
		compatible = "mediatek,mjc_top";
		reg = <0x0 0x12001000 0x0 0x1000>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		interrupts = <0x0 0xf1 0x8>;
		phandle = <0x24>;
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	mm_vpu_m0_smi_common@10254000 {
		compatible = "mediatek,mm_vpu_m0_smi_common";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	mm_vpu_m1_smi_common@10255000 {
		compatible = "mediatek,mm_vpu_m1_smi_common";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2";
		cam_larb = <0x6 0xa>;
		cam_step0 = <0x230 0x1 0x1 0x7>;
		cam_step1 = <0x1a0 0x1 0x1 0x9>;
		cam_step2 = <0x13b 0x1 0x1 0xb>;
		clock-names = "MMDVFS_CLK_MUX_MM", "MMDVFS_CLK_MUX_CAM", "MMDVFS_CLK_MUX_IMG", "MMDVFS_CLK_MUX_VENC", "MMDVFS_CLK_MUX_VDEC", "MMDVFS_CLK_MMPLL_D5", "MMDVFS_CLK_UNIVPLL_D2", "MMDVFS_CLK_TVDPLL_MAINPLL_D2_CK", "MMDVFS_CLK_MMPLL_D7", "MMDVFS_CLK_UNIVPLL_D3", "MMDVFS_CLK_MAINPLL_D3", "MMDVFS_CLK_MMPLL_D5_D2", "MMDVFS_CLK_UNIVPLL_D2_D2";
		clocks = <0x12 0x2 0x12 0x3 0x12 0x23 0x12 0x75 0x12 0x76 0x12 0x6c 0x12 0x3c 0x12 0x8f 0x12 0x70 0x12 0x3d 0x12 0x2d 0x12 0x6d 0x12 0x40>;
		comm_freq = "disp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "mm_step0", "mm_step1", "mm_step2";
		fmeter_mux_ids = <0x2 0x8 0x5 0x32 0x33>;
		img_freq = "img_step0", "img_step1", "img_step2";
		img_step0 = <0x230 0x1 0x2 0x7>;
		img_step1 = <0x16c 0x1 0x2 0xa>;
		img_step2 = <0x13b 0x1 0x2 0xb>;
		larb0 = <0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x7>;
		larb1 = <0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x7 0x8 0x7 0x7>;
		larb2 = <0x7 0x7 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x7>;
		larb3 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x7 0x8 0x8 0x7 0x7 0x7 0x7>;
		larb5 = <0x7 0x8 0x8 0x7 0x7 0x7 0x8 0x7 0x7 0x8 0x7 0x8 0x7 0x7 0x7 0x8 0x7 0x7 0x6 0x7 0x8 0x7 0x8 0x7 0x8 0x8>;
		larb6 = <0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x7 0x8 0x8 0x8 0x7 0x8 0x8 0x8 0x7 0x8 0x8 0x7 0x8 0x7 0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7>;
		larb7 = <0x8 0x8 0x8 0x7 0x7>;
		larb_groups = <0x0 0x1 0x2 0x3 0x5 0x6 0x7>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		mdp_freq = "mm_step0", "mm_step1", "mm_step2";
		mm_step0 = <0x230 0x1 0x0 0x7>;
		mm_step1 = <0x1c2 0x1 0x0 0x8>;
		mm_step2 = <0x13b 0x1 0x0 0xb>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2";
		vdec_step0 = <0x270 0x1 0x4 0x6>;
		vdec_step1 = <0x1a0 0x1 0x4 0x9>;
		vdec_step2 = <0x138 0x1 0x4 0xc>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2";
		venc_step0 = <0x276 0x1 0x3 0x5>;
		venc_step1 = <0x1c2 0x1 0x3 0x8>;
		venc_step2 = <0x16c 0x1 0x3 0xa>;
		vopp_steps = <0x0 0x1 0x2>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-names = "CAM_MDP_TX", "CAM_MDP_RX", "CAM_MDP2_TX", "CAM_MDP2_RX";
		clocks = <0x23 0xb 0x23 0x25 0x23 0xc 0x23 0x26>;
		compatible = "mediatek,mmsys_config", "syscon";
		interrupts = <0x0 0x107 0x8>;
		phandle = <0x23>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x59 0x1>;
	};

	modem_confg@87000000 {
		compatible = "mediatek,modem_confg";
		reg = <0x0 0x87000000 0x0 0x1000>;
	};

	modem_lite_confg@83000000 {
		compatible = "mediatek,modem_lite_confg";
		reg = <0x0 0x83000000 0x0 0x1000>;
	};

	modem_lite_topsm@83010000 {
		compatible = "mediatek,modem_lite_topsm";
		reg = <0x0 0x83010000 0x0 0x1000>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	modem_topsm@87010000 {
		compatible = "mediatek,modem_topsm";
		reg = <0x0 0x87010000 0x0 0x1000>;
	};

	mp_cpusys_top@0c538000 {
		compatible = "mediatek,mp_cpusys_top";
		reg = <0x0 0xc538000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x112>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0x116>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11e10000 0x0 0x1000>;
	};

	msdc@11230000 {
		bootable;
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		clocks = <0x21 0x20 0x21 0x1d 0x21 0x50>;
		compatible = "mediatek,msdc";
		host_function = [00];
		index = [00];
		interrupts = <0x0 0x65 0x8>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xe6>;
		pinctl = <0x58>;
		pinctl_hs200 = <0x58>;
		pinctl_hs400 = <0x58>;
		reg = <0x0 0x11230000 0x0 0x10000>;
		register_setting = <0x59>;
		status = "okay";
		vmmc-supply = <0x5a>;

		msdc0@default {
			phandle = <0x58>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0xe8>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0xe7>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x59>;
			rdata_edge = [00];
			wdata_edge = [00];
		};
	};

	msdc@11240000 {
		bus-width = <0x4>;
		cap-sd-highspeed;
		cd-gpios = <0x1d 0x8 0x0>;
		cd_level = [01];
		clk_src = [04];
		clock-names = "msdc1-clock", "msdc1-hclock";
		clocks = <0x21 0x29 0x21 0x1e>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x0 0x66 0x8>;
		max-frequency = <0xbebc200>;
		no-mmc;
		no-sdio;
		phandle = <0xe9>;
		pinctl = <0x5b>;
		pinctl_ddr50 = <0x5e>;
		pinctl_sdr104 = <0x5c>;
		pinctl_sdr50 = <0x5d>;
		reg = <0x0 0x11240000 0x0 0x1000>;
		register_setting = <0x5f>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x60>;
		vqmmc-supply = <0x61>;

		msdc1@ddr50 {
			phandle = <0x5e>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x5b>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x5f>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x5c>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x5d>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};
	};

	mt6359_gauge {
		alias_name = "MT6359";
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x1f>;
		phandle = <0x54>;
	};

	mt6360_ldo_dts {
		interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
		interrupt-parent = <0x74>;
		interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
		phandle = <0x11c>;
		status = "ok";

		ldo1 {
			phandle = <0x11d>;
			regulator-always-on;
			regulator-compatible = "LDO1";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VFP";
		};

		ldo2 {
			phandle = <0x11e>;
			regulator-compatible = "LDO2";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VTP";
		};

		ldo3 {
			phandle = <0x61>;
			regulator-compatible = "LDO3";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMC";
		};

		ldo5 {
			phandle = <0x60>;
			regulator-compatible = "LDO5";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x2932e0>;
			regulator-name = "VMCH";
		};
	};

	mt6360_pmic_dts {
		interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
		interrupt-parent = <0x74>;
		interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
		phandle = <0x11b>;
		pwr_off_seq = <0x6040002>;
		status = "ok";

		buck1 {
			regulator-always-on;
			regulator-compatible = "BUCK1";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VMDLA";
		};

		buck2 {
			regulator-always-on;
			regulator-compatible = "BUCK2";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VDRAM1";
		};

		ldo6 {
			regulator-always-on;
			regulator-compatible = "LDO6";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VMDDR";
		};

		ldo7 {
			regulator-always-on;
			regulator-compatible = "LDO7";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VDRAM2";
		};
	};

	mt6360_pmu_dts {
		#interrupt-cells = <0x2>;
		interrupt-controller;
		mt6360,intr_gpio = <0x1d 0x3 0x0>;
		mt6360,intr_gpio_num = <0x3>;
		phandle = <0x74>;
		status = "ok";

		adc {
			#io-channel-cells = <0x1>;
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
			interrupt-parent = <0x74>;
			interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
			phandle = <0x75>;
		};

		chg {
			aicc_once = <0x1>;
			aicr = <0x7a120>;
			batoc_notify = <0x0>;
			chg_name = "primary_chg";
			compatible = "mediatek,mt6360_pmu_chg";
			cv = <0x43e6d0>;
			en_te = <0x1>;
			en_wdt = <0x1>;
			ichg = <0x1e8480>;
			ieoc = <0x30d40>;
			interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
			interrupt-parent = <0x74>;
			interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
			io-channels = <0x75 0x0 0x75 0x1 0x75 0x3 0x75 0x4 0x75 0x5 0x75 0x6 0x75 0x8 0x75 0xa>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			mivr = <0x432380>;
			post_aicc = <0x1>;
			safety_timer = <0xc>;
			vrechg = <0x249f0>;
		};

		core {
			apwdtrst_en = <0x1>;
			cc_open_sel = <0x3>;
			compatible = "mediatek,mt6360_pmu_core";
			i2c_cc_open_tsel = <0x1>;
			interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
			interrupt-parent = <0x74>;
			interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
			ldo5_otp_en = <0x0>;
			mren = <0x1>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			fled1_strb_cur = <0xb71b0>;
			fled1_tor_cur = <0x927c>;
			fled2_strb_cur = <0xc3500>;
			fled2_tor_cur = <0x927c>;
			fled_strb_tout = <0x4e0>;
			fled_vmid_track = <0x0>;
			interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
			interrupt-parent = <0x74>;
			interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
		};
	};

	mt6360_pmu_eint {
		phandle = <0x10c>;
	};

	mt6785-afe-pcm@11210000 {
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "mtkaif_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d2_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_mux_aud_eng2", "top_apll2_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0x37 0x1 0x37 0x8 0x37 0x9 0x37 0x7 0x37 0x15 0x37 0x2 0x37 0x3 0x37 0x5 0x37 0x4 0x37 0x6 0x37 0xa 0x37 0xb 0x37 0x14 0x37 0x16 0x37 0x17 0x37 0x18 0x37 0x19 0x37 0x1a 0x37 0x1b 0x37 0x1c 0x20 0x8 0x21 0x30 0x21 0x38 0x12 0xc 0x12 0xd 0x12 0x31 0x12 0x14 0x12 0x49 0x12 0x15 0x12 0x4d 0x12 0x1f 0x12 0x4c 0x12 0x20 0x12 0x50 0x12 0x7a 0x12 0x7b 0x12 0x7c 0x12 0x7d 0x12 0x7e 0x12 0x7f 0x12 0x80 0x12 0x81 0x12 0x82 0x12 0x83 0x12 0x84 0x12 0x85 0x12 0x86 0x12 0x8d 0x13>;
		compatible = "mediatek,mt6785-sound";
		interrupts = <0x0 0xb8 0x8>;
		phandle = <0x55>;
		pinctrl-0 = <0x38>;
		pinctrl-1 = <0x39>;
		pinctrl-10 = <0x42>;
		pinctrl-11 = <0x43>;
		pinctrl-12 = <0x44>;
		pinctrl-13 = <0x45>;
		pinctrl-14 = <0x46>;
		pinctrl-15 = <0x47>;
		pinctrl-16 = <0x48>;
		pinctrl-17 = <0x49>;
		pinctrl-18 = <0x4a>;
		pinctrl-19 = <0x4b>;
		pinctrl-2 = <0x3a>;
		pinctrl-20 = <0x4c>;
		pinctrl-21 = <0x4d>;
		pinctrl-22 = <0x4e>;
		pinctrl-23 = <0x4f>;
		pinctrl-24 = <0x50>;
		pinctrl-25 = <0x51>;
		pinctrl-26 = <0x52>;
		pinctrl-27 = <0x53>;
		pinctrl-3 = <0x3b>;
		pinctrl-4 = <0x3c>;
		pinctrl-5 = <0x3d>;
		pinctrl-6 = <0x3e>;
		pinctrl-7 = <0x3f>;
		pinctrl-8 = <0x40>;
		pinctrl-9 = <0x41>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on", "aud_dat_mosi_ch34_off", "aud_dat_mosi_ch34_on", "aud_dat_miso_ch34_off", "aud_dat_miso_ch34_on";
		reg = <0x0 0x11210000 0x0 0x1000>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x102>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xc0>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		disable_write_silence = <0x0>;
		interrupts = <0x0 0x140 0x8>;
		mediatek,infracfg = <0x21>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x10000>;
	};

	mtkfb {
		compatible = "mediatek,mtkfb";
		phandle = <0x100>;
	};

	mtu3_0@11200000 {
		clock-names = "sys_ck", "rel_clk";
		clocks = <0x21 0x5b 0x21 0x69>;
		compatible = "mediatek,mt6785-mtu3";
		dr_mode = "otg";
		extcon = <0x36>;
		interrupt-names = "ssusb_mac";
		interrupts = <0x0 0x60 0x8>;
		phandle = <0xe1>;
		phy-cells = <0x1>;
		phy-names = "port0_phy";
		phys = <0x35 0x0>;
		reg = <0x0 0x11201000 0x0 0x3000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "mac", "ippc";
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x11>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-irq = <0x1f>;
		gpio-irq-std = <0x1d 0x1f 0x0>;
		gpio-rst = <0x20>;
		gpio-rst-std = <0x1d 0x20 0x0>;
		phandle = <0x10f>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xf7>;

		simtray {
			compatible = "xiaomi,simtray-status";
			status-gpio = <0x1d 0x8c 0x0>;
		};
	};

	onewire_gpio {
		compatible = "xiaomi,onewire_gpio";
		label = "xm_onewire";
		mi,onewire-gpio-din-addr = <0x10005220>;
		mi,onewire-gpio-dir-addr = <0x10005020>;
		mi,onewire-gpio-dir-clr-addr = <0x10005028>;
		mi,onewire-gpio-dir-set-addr = <0x10005024>;
		mi,onewire-gpio-dout-addr = <0x10005120>;
		mi,onewire-gpio-dout-clr-addr = <0x10005128>;
		mi,onewire-gpio-dout-set-addr = <0x10005124>;
		phandle = <0x109>;
		pinctrl-0 = <0x70>;
		pinctrl-1 = <0x71>;
		pinctrl-names = "onewire_active", "onewire_sleep";
		status = "ok";
		xiaomi,gpio_number = <0x43>;
		xiaomi,ow_gpio = <0x1d 0x43 0x0>;
		xiaomi,version = <0x1>;
	};

	owe@1502c000 {
		clock-names = "OWE_CLK_IMG_OWE";
		clocks = <0x68 0xa>;
		compatible = "mediatek,owe";
		interrupts = <0x0 0x12d 0x8>;
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	owe_dma@1502c000 {
		compatible = "mediatek,owe_dma";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	patch@82cc0000 {
		compatible = "mediatek,patch";
		reg = <0x0 0x82cc0000 0x0 0x1000>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		mi,non-mtk-pps-ctrl;
		phandle = <0x106>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	pf_bsi_apb1@80200000 {
		compatible = "mediatek,pf_bsi_apb1";
		reg = <0x0 0x80200000 0x0 0x1000>;
	};

	pf_bsi_apb2@80201000 {
		compatible = "mediatek,pf_bsi_apb2";
		reg = <0x0 0x80201000 0x0 0x1000>;
	};

	pfc_decode@870d0000 {
		compatible = "mediatek,pfc_decode";
		reg = <0x0 0x870d0000 0x0 0x1000>;
	};

	pfc_encode@870c0000 {
		compatible = "mediatek,pfc_encode";
		reg = <0x0 0x870c0000 0x0 0x1000>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x4>;
		compatible = "mediatek,mt6785-pinctrl";
		gpio-controller;
		gpio-ranges = <0x1d 0x0 0x0 0xd2>;
		interrupt-controller;
		interrupts = <0x0 0xcc 0x4>;
		phandle = <0x1d>;
		pins-are-numbered;
		reg_base_eint = <0x1c>;
		reg_bases = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;

		aud_clk_mosi_off {
			phandle = <0x38>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbd00>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbe00>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x39>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbd01>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbe01>;
			};
		};

		aud_dat_miso2_off {
			phandle = <0x44>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9200>;
			};
		};

		aud_dat_miso2_on {
			phandle = <0x45>;

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9201>;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0x52>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9200>;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0x53>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9201>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x3c>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc100>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc200>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x3d>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc101>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc201>;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0x50>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x8f00>;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0x51>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x8f01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x3a>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xbf00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc000>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x3b>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xbf01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc001>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x46>;

			pins_cmd_dat {
				pinmux = <0x4600>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x47>;

			pins_cmd_dat {
				pinmux = <0x4601>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x48>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x49>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x4a>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x4b>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x4c>;

			pins_cmd_dat {
				pinmux = <0x4300 0x4400 0x4700>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x4d>;

			pins_cmd_dat {
				pinmux = <0x4301 0x4401 0x4701>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x4e>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x4f>;
		};

		aud_nle_mosi_off {
			phandle = <0x42>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9000>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9100>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x43>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9001>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9101>;
			};
		};

		bq2597x_int_default {
			phandle = <0x33>;

			pins_cmd_dat {
				bias-pull-up = <0xb>;
				pinmux = <0xc00>;
				slew-rate = <0x0>;
			};
		};

		bq2597x_int_suspend {
			phandle = <0x34>;

			pins_cmd_dat {
				bias-pull-up = <0xb>;
				pinmux = <0xc00>;
				slew-rate = <0x0>;
			};
		};

		haptic_gpio_aw8622_default@gpio26 {
			phandle = <0x72>;

			pins_cmd_dat {
				bias-disable;
				input-schmitt-enable = <0x0>;
				output-low;
				pinmux = <0x1a00>;
				slew-rate = <0x1>;
			};
		};

		haptic_gpio_aw8622_set@gpio26 {
			phandle = <0x73>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x1a01>;
				slew-rate = <0x1>;
			};
		};

		onewire_gpio_active@gpio67 {
			phandle = <0x70>;

			pins_cmd_dat {
				drive-strength = <0x4>;
				output-high;
				pinmux = <0x4300>;
				slew-rate = <0x1>;
			};
		};

		onewire_gpio_sleep@gpio67 {
			phandle = <0x71>;

			pins_cmd_dat {
				drive-strength = <0x4>;
				output-high;
				pinmux = <0x4300>;
				slew-rate = <0x1>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x40>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc200>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x41>;

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc202>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x3e>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xc100>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x3f>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xc102>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output-impedance = <0x6 0x4 0x6 0x4 0x0 0x0 0x6>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x10e>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x11>;
		interrupts = <0x1 0x7 0x8>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	psmcu_busmon@80210000 {
		compatible = "mediatek,psmcu_busmon";
		reg = <0x0 0x80210000 0x0 0x1000>;
	};

	psmcu_mbist_config@80240000 {
		compatible = "mediatek,psmcu_mbist_config";
		reg = <0x0 0x80240000 0x0 0x1000>;
	};

	psmcu_misc@80200000 {
		compatible = "mediatek,psmcu_misc";
		reg = <0x0 0x80200000 0x0 0x1000>;
	};

	pwm@11006000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x21 0x10 0x21 0x11 0x21 0x12 0x21 0x13 0x21 0xf 0x21 0x14>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0xc8 0x8>;
		reg = <0x0 0x11006000 0x0 0x1000>;
	};

	pwrap@1000d000 {
		clock-names = "spi", "wrap";
		clocks = <0x13 0x13>;
		compatible = "mediatek,mt6785-pwrap";
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x1f>;
		reg = <0x0 0x1000d000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6359-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x1d>;
			interrupts = <0xc1 0x4 0xc1 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0x7e>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0x7f>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359-misc";
				phandle = <0xab>;
			};

			mt6359_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xaa>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359-regulator";
				phandle = <0x81>;

				buck_vcore {
					phandle = <0x86>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0x83>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0x84>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0x88>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0x8a>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0x89>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0x85>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0x82>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0x87>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xa2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xa1>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					phandle = <0x8b>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0x98>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0xa7>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0x9d>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0x92>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0x95>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0x93>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0x96>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0x97>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0x9f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0xa0>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0x9a>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x5a>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0x94>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0x8d>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0x91>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0x9e>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0xa6>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0x8e>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xa3>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0x9c>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x19f0a0>;
					regulator-min-microvolt = <0x16e360>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0x8c>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xa9>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0xa4>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0x99>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0xa8>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0x90>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0xa5>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					phandle = <0x8f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0x9b>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0x80>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};
		};
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x0 0x10448000 0x0 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	pwrap_p2p@105cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x0 0x105cb000 0x0 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x1f>;
		phandle = <0xac>;
	};

	qos@0011bb80 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb80 0x0 0x80>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xb1>;
	};

	rake_0@87820000 {
		compatible = "mediatek,rake_0";
		reg = <0x0 0x87820000 0x0 0x1000>;
	};

	rake_1@87830000 {
		compatible = "mediatek,rake_1";
		reg = <0x0 0x87830000 0x0 0x1000>;
	};

	rake_2@87840000 {
		compatible = "mediatek,rake_2";
		reg = <0x0 0x87840000 0x0 0x1000>;
	};

	rake_dc@87430000 {
		compatible = "mediatek,rake_dc";
		reg = <0x0 0x87430000 0x0 0x1000>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x79>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x400000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x0 0x1000000>;
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x400000>;
		};

		reserve-memory-ssmr {
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x0 0x1000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		soter-shared-mem {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x50000000>;
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x0 0x800000>;
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x69>;
			size = <0x0 0x300000>;
		};

		zmc-default {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x2d000000>;
		};
	};

	rfic1_bsispi@80202000 {
		compatible = "mediatek,rfic1_bsispi";
		reg = <0x0 0x80202000 0x0 0x1000>;
	};

	rfic2_bsispi@80203000 {
		compatible = "mediatek,rfic2_bsispi";
		reg = <0x0 0x80203000 0x0 0x1000>;
	};

	rosemary_sar_eint {
		compatible = "mediatek,rosemary_sar_eint";
		int-gpios = <0x1d 0xc 0x0>;
		phandle = <0xfa>;
	};

	rsc@15029000 {
		clock-names = "RSC_CLK_IMG_RSC";
		clocks = <0x68 0x6>;
		compatible = "mediatek,rsc";
		interrupts = <0x0 0x127 0x8>;
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	rsvd@10009000 {
		compatible = "mediatek,rsvd";
		reg = <0x0 0x10009000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0x10b>;
	};

	rxbrp@87660000 {
		compatible = "mediatek,rxbrp";
		reg = <0x0 0x87660000 0x0 0x1000>;
	};

	rxdfe@87860000 {
		compatible = "mediatek,rxdfe";
		reg = <0x0 0x87860000 0x0 0x1000>;
	};

	rxsrp@87800000 {
		compatible = "mediatek,rxsrp";
		reg = <0x0 0x87800000 0x0 0x1000>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_1 = "enable";
		interrupts = <0x0 0xc9 0x4>;
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x105c0000 0x0 0x3000 0x0 0x105c4000 0x0 0x1000 0x0 0x105d4000 0x0 0x6000>;
		scp_sramSize = <0xc0000>;
		status = "okay";
	};

	scp_cfgreg@105c0000 {
		compatible = "mediatek,scp_cfgreg";
		reg = <0x0 0x105c0000 0x0 0x1000>;
	};

	scp_cirq_eint@105ca000 {
		compatible = "mediatek,scp_cirq_eint";
		reg = <0x0 0x105ca000 0x0 0x1000>;
	};

	scp_clk_ctrl@105c4000 {
		compatible = "mediatek,scp_clk_ctrl";
		reg = <0x0 0x105c4000 0x0 0x1000>;
	};

	scp_dma@105cd000 {
		compatible = "mediatek,scp_dma";
		reg = <0x0 0x105cd000 0x0 0x1000>;
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
		clocks = <0x12 0xf 0x13 0x12 0x30 0x12 0x31 0x12 0x2d 0x12 0x3d 0x12 0x2e 0x12 0x34 0x12 0x92>;
		compatible = "mediatek,scp_dvfs";
	};

	scp_gpio@105c8000 {
		compatible = "mediatek,scp_gpio";
		reg = <0x0 0x105c8000 0x0 0x1000>;
	};

	scp_i2c0@105c5000 {
		compatible = "mediatek,scp_i2c0";
		reg = <0x0 0x105c5000 0x0 0x1000>;
	};

	scp_i2c1@105c6000 {
		compatible = "mediatek,scp_i2c1";
		reg = <0x0 0x105c6000 0x0 0x1000>;
	};

	scp_i2c2@105c7000 {
		compatible = "mediatek,scp_i2c2";
		reg = <0x0 0x105c7000 0x0 0x1000>;
	};

	scp_intc@105c2000 {
		compatible = "mediatek,scp_intc";
		reg = <0x0 0x105c2000 0x0 0x1000>;
	};

	scp_mad@105c1000 {
		compatible = "mediatek,scp_mad";
		reg = <0x0 0x105c1000 0x0 0x1000>;
	};

	scp_spi0@105cf000 {
		compatible = "mediatek,scp_spi0";
		reg = <0x0 0x105cf000 0x0 0x1000>;
	};

	scp_spi1@105d0000 {
		compatible = "mediatek,scp_spi1";
		reg = <0x0 0x105d0000 0x0 0x1000>;
	};

	scp_spi2@105d1000 {
		compatible = "mediatek,scp_spi2";
		reg = <0x0 0x105d1000 0x0 0x1000>;
	};

	scp_timer@105c3000 {
		compatible = "mediatek,scp_timer";
		reg = <0x0 0x105c3000 0x0 0x1000>;
	};

	scp_uart1@105ce000 {
		compatible = "mediatek,scp_uart1";
		reg = <0x0 0x105ce000 0x0 0x1000>;
	};

	scp_uart@105c9000 {
		compatible = "mediatek,scp_uart";
		reg = <0x0 0x105c9000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys";
		phandle = <0x20>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10000000 0x0 0x1000 0x0 0x14019000 0x0 0x1000>;
	};

	searcher@87850000 {
		compatible = "mediatek,searcher";
		reg = <0x0 0x87850000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf1_csi2@1a040000 {
		compatible = "mediatek,seninf1_csi2";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf2_csi2@1a041000 {
		compatible = "mediatek,seninf2_csi2";
		reg = <0x0 0x1a041000 0x0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf3_csi2@1a042000 {
		compatible = "mediatek,seninf3_csi2";
		reg = <0x0 0x1a042000 0x0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	seninf4_csi2@1a043000 {
		compatible = "mediatek,seninf4_csi2";
		reg = <0x0 0x1a043000 0x0 0x1000>;
	};

	seninf5@1a044000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a044000 0x0 0x1000>;
	};

	seninf5_csi2@1a044000 {
		compatible = "mediatek,seninf5_csi2";
		reg = <0x0 0x1a044000 0x0 0x1000>;
	};

	seninf6_csi2@1a045000 {
		compatible = "mediatek,seninf6_csi2";
		reg = <0x0 0x1a045000 0x0 0x1000>;
	};

	seninf_top@1a040000 {
		clock-names = "SCP_SYS_DIS", "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D3_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32";
		clocks = <0x20 0x3 0x20 0x9 0x6e 0x6 0x12 0x1c 0x12 0x8b 0x12 0x8c 0x12 0x5 0x12 0x1e 0x12 0x28 0x12 0x29 0x12 0x8e 0x13 0x12 0x65 0x12 0x45 0x12 0x64 0x12 0x60 0x12 0x66 0x12 0x67>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a040000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x13 0x21 0x15>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x32 0x0 0x32 0x1>;
		interrupts = <0x0 0x73 0x8>;
		phandle = <0xc3>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	serial@11003000 {
		clock-names = "baud", "bus";
		clocks = <0x13 0x21 0x16>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x32 0x2 0x32 0x3>;
		interrupts = <0x0 0x74 0x8>;
		phandle = <0xc4>;
		reg = <0x0 0x11003000 0x0 0x1000>;
	};

	share_d1@82ca0000 {
		compatible = "mediatek,share_d1";
		reg = <0x0 0x82ca0000 0x0 0x1000>;
	};

	shreg2@83030000 {
		compatible = "mediatek,shreg2";
		reg = <0x0 0x83030000 0x0 0x1000>;
	};

	simif1@80040000 {
		compatible = "mediatek,simif1";
		reg = <0x0 0x80040000 0x0 0x1000>;
	};

	simif2@80050000 {
		compatible = "mediatek,simif2";
		reg = <0x0 0x80050000 0x0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		interrupts = <0x0 0xd5 0x8>;
		phandle = <0x7c>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x0 0x1000f000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0x117>;
	};

	smi_common@14019000 {
		clock-names = "scp-dis", "mm-common";
		clocks = <0x20 0x3 0x23 0x1>;
		compatible = "mediatek,smi_common";
		mediatek,smi-id = <0x8>;
		mmsys_config = <0x23>;
		reg = <0x0 0x14019000 0x0 0x1000>;
	};

	smi_common_ao@10211000 {
		compatible = "mediatek,smi_common_ao";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	smi_larb0@14017000 {
		clock-names = "scp-dis", "mm-larb0";
		clocks = <0x20 0x3 0x23 0x2>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		interrupts = <0x0 0x108 0x8>;
		mediatek,smi-id = <0x0>;
		phandle = <0x2f>;
		reg = <0x0 0x14017000 0x0 0x1000>;
	};

	smi_larb10@15032000 {
		compatible = "mediatek,smi_larb10";
		phandle = <0xf0>;
		reg = <0x0 0x15032000 0x0 0x1000>;
	};

	smi_larb11@15033000 {
		compatible = "mediatek,smi_larb11";
		phandle = <0xf1>;
		reg = <0x0 0x15033000 0x0 0x1000>;
	};

	smi_larb1@14018000 {
		clock-names = "scp-dis", "mm-larb1";
		clocks = <0x20 0x3 0x23 0x3>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		mediatek,smi-id = <0x1>;
		phandle = <0x63>;
		reg = <0x0 0x14018000 0x0 0x1000>;
	};

	smi_larb2@16010000 {
		clock-names = "scp-vde", "vdec-vdec";
		clocks = <0x20 0xd 0x65 0x1>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		interrupts = <0x0 0x14a 0x8>;
		mediatek,smi-id = <0x2>;
		phandle = <0xeb>;
		reg = <0x0 0x16010000 0x0 0x1000>;
	};

	smi_larb3@17010000 {
		clock-names = "scp-ven", "venc-venc", "venc-jpgenc";
		clocks = <0x20 0x6 0x66 0x2 0x66 0x3>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		interrupts = <0x0 0x10d 0x8>;
		mediatek,smi-id = <0x3>;
		phandle = <0xec>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb4@1502f000 {
		clock-names = "scp-isp", "img-larb4";
		clocks = <0x20 0x5 0x68 0x2>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		interrupts = <0x0 0x12b 0x8>;
		mediatek,smi-id = <0x4>;
		phandle = <0x67>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	smi_larb5@15021000 {
		clock-names = "scp-isp", "img-larb5";
		clocks = <0x20 0x5 0x68 0x1>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		interrupts = <0x0 0x123 0x8>;
		mediatek,smi-id = <0x5>;
		phandle = <0xed>;
		reg = <0x0 0x15021000 0x0 0x1000>;
	};

	smi_larb6@1a001000 {
		clock-names = "scp-cam", "cam-larb6";
		clocks = <0x20 0x9 0x6e 0x1>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		interrupts = <0x0 0x110 0x8>;
		mediatek,smi-id = <0x6>;
		phandle = <0xf2>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb7@1a002000 {
		clock-names = "scp-cam", "cam-larb7";
		clocks = <0x20 0x9 0x6e 0x2>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		interrupts = <0x0 0x11f 0x8>;
		mediatek,smi-id = <0x7>;
		phandle = <0xf3>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb8@15030000 {
		compatible = "mediatek,smi_larb8";
		phandle = <0xee>;
		reg = <0x0 0x15030000 0x0 0x1000>;
	};

	smi_larb9@15031000 {
		compatible = "mediatek,smi_larb9";
		phandle = <0xef>;
		reg = <0x0 0x15031000 0x0 0x1000>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x0 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_call_final = <0x5 0x0 0xf 0x13 0x18000>;
		mtk_dsp_capture1 = <0x1 0xffffffff 0xc 0x12 0x20000>;
		mtk_dsp_capture_raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x0 0x3 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x0 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x1 0x8 0x11 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		mtk_dsp_music = <0x0 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_offload = <0x0 0x6 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x1 0x4 0xf 0x13 0x30000>;
		mtk_dsp_primary = <0x0 0x0 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x0>;
		mtk_dsp_voip = <0x1 0x1 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x56>;
		swdsp_smartpa_process_enable = <0x5>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		phandle = <0xe5>;
	};

	sound {
		compatible = "mediatek,mt6785-mt6359-sound";
		mediatek,audio-codec = <0x54>;
		mediatek,platform = <0x55>;
		mediatek,snd_audio_dsp = <0x56>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0xe4>;

		mediatek,speaker-codec {
			sound-dai = <0x57>;
		};
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x1c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x8f 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd0>;
		reg = <0x0 0x1100a000 0x0 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x93 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd1>;
		reg = <0x0 0x11010000 0x0 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x98 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd2>;
		reg = <0x0 0x11012000 0x0 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x3d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x99 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd3>;
		reg = <0x0 0x11013000 0x0 0x1000>;
	};

	spi4@11018000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x4c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9c 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd4>;
		reg = <0x0 0x11018000 0x0 0x1000>;
	};

	spi5@11019000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x4d>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9d 0x8>;
		mediatek,pad-select = <0x1>;
		phandle = <0xd5>;
		reg = <0x0 0x11019000 0x0 0x1000>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x6a>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x90 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd6>;
		reg = <0x0 0x1101d000 0x0 0x1000>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x12 0x37 0x12 0x7 0x21 0x6b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x91 0x8>;
		mediatek,pad-select = <0x0>;
		phandle = <0xd7>;
		reg = <0x0 0x1101e000 0x0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xe8 0x4 0x0 0xeb 0x4 0x0 0xec 0x4 0x0 0xed 0x4 0x0 0xee 0x4 0x0 0xef 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x8 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x8 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x8 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x8 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x8>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
	};

	swtp {
		compatible = "mediatek, swtp-eint";
		phandle = <0xfd>;
	};

	swtp_1 {
		compatible = "mediatek, swtp_1-eint";
		phandle = <0xfe>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		interrupts = <0x0 0x154 0x8>;
		mediatek,cirq_num = <0x115>;
		mediatek,spi_start_offset = <0x40>;
		reg = <0x0 0x10204000 0x0 0x1000>;
		sw_reset = <0x1>;
	};

	sys_timer@10017000 {
		clocks = <0x12 0x72>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x0 0xe0 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	tcpc_pd {
		phandle = <0x115>;
	};

	tdd@84000000 {
		compatible = "mediatek,tdd";
		reg = <0x0 0x84000000 0x0 0x1000>;
	};

	tdma@83020000 {
		compatible = "mediatek,tdma";
		reg = <0x0 0x83020000 0x0 0x1000>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x21 0xa>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0x64 0x8>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	thermal-message {
		phandle = <0x103>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x22 0x0>;
		phandle = <0xd8>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x22 0x1>;
		phandle = <0xd9>;
	};

	thermal-sensor4 {
		compatible = "mediatek,mtboard-thermistor4";
		io-channel-names = "thermistor-ch3";
		io-channels = <0x22 0x3>;
		phandle = <0xda>;
	};

	thermal-sensor5 {
		compatible = "mediatek,mtboard-thermistor5";
		io-channel-names = "thermistor-ch4";
		io-channels = <0x22 0x4>;
		phandle = <0xdb>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x11>;
		interrupts = <0x1 0xd 0x8 0x1 0xe 0x8 0x1 0xb 0x8 0x1 0xa 0x8>;
		phandle = <0xb3>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "syscon";
		phandle = <0x12>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		interrupts = <0x0 0x48 0x8>;
		phandle = <0x7d>;
		reg = <0x0 0x10007000 0x0 0x1000>;
	};

	touch {
		compatible = "goodix,touch", "mediatek,touch";
		phandle = <0x113>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x11>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	txbrp@87680000 {
		compatible = "mediatek,txbrp";
		reg = <0x0 0x87680000 0x0 0x1000>;
	};

	txcrp@87690000 {
		compatible = "mediatek,txcrp";
		reg = <0x0 0x87690000 0x0 0x1000>;
	};

	txupc@876b0000 {
		compatible = "mediatek,txupc";
		reg = <0x0 0x876b0000 0x0 0x1000>;
	};

	type_c_port0 {
		interrupt-names = "usbid_evt";
		interrupt-parent = <0x74>;
		interrupts = <0x40 0x0>;
		mt-dual,supported_modes = <0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x4>;
		mt-tcpc,rp_level = <0x1>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6360pd,intr_gpio = <0x1d 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x1d 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		phandle = <0x11f>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			bat,nr = <0x1>;
			pd,charging_policy = <0x31>;
			pd,id-vdo-data = <0xd60029cf 0x0 0x63600000>;
			pd,id-vdo-size = <0x3>;
			pd,mfrs = "RichtekTCPC";
			pd,pid = <0x6360>;
			pd,sink-pdo-data = <0x190c8>;
			pd,sink-pdo-size = <0x1>;
			pd,source-cap-ext = <0x636029cf 0x0 0x0 0x0 0x0 0x7000000>;
			pd,source-pdo-data = <0x19096>;
			pd,source-pdo-size = <0x1>;
			pd,vid = <0x29cf>;

			bat-info0 {
				bat,design_cap = <0xbb8>;
				bat,mfrs = "bat1";
				bat,pid = <0x6360>;
				bat,vid = <0x29cf>;
			};
		};
	};

	uea_uia_u0@87600000 {
		compatible = "mediatek,uea_uia_u0";
		reg = <0x0 0x87600000 0x0 0x1000>;
	};

	uea_uia_u1@87610000 {
		compatible = "mediatek,uea_uia_u1";
		reg = <0x0 0x87610000 0x0 0x1000>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs0-clock", "ufs0-unipro-clk", "ufs0-mp-clk", "ufs0-aes-clk";
		clocks = <0x21 0x4f 0x21 0x3e 0x21 0x40 0x21 0x50>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		interrupts = <0x0 0x68 0x8>;
		lanes-per-direction = <0x1>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-level = <0x3>;
		mediatek,spm-level = <0x3>;
		phandle = <0xea>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x5a>;
	};

	upa@f0920000 {
		compatible = "mediatek,upa";
		reg = <0x0 0xf0920000 0x0 0x1000>;
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		debug_level = <0x6>;
		fpga_i2c_physical_base = <0x11009100>;
		interrupt-names = "musb-hdrc";
		interrupts = <0x0 0x60 0x8>;
		phandle = <0xe0>;
		reg = <0x0 0x11200000 0x0 0x10000 0x0 0x11203e00 0x0 0x100 0x0 0x11e40000 0x0 0x10000>;
		reg-names = "ssusb_base", "ssusb_ippc", "ssusb_sif2";
	};

	usb3_phy {
		#phy-cells = <0x1>;
		clock-names = "ssusb_clk", "sys_ck";
		clocks = <0x21 0x5b 0x21 0x69>;
		compatible = "mediatek,usb3_phy";
		reg = <0x0 0x11e40000 0x0 0x10000>;
		reg-names = "sif_base";
	};

	usb3_xhci@11200000 {
		clock-names = "sys_ck";
		clocks = <0x21 0x69>;
		compatible = "mediatek,mt67xx-xhci";
		interrupt-names = "xhci";
		interrupts = <0x0 0x61 0x8>;
		phandle = <0xe2>;
		phy-names = "port0_phy";
		phys = <0x35 0x0>;
		reg = <0x0 0x11200000 0x0 0x1000>;
		reg-names = "mac";
	};

	usb_boost_manager {
		boost_period = <0x1e>;
		compatible = "mediatek,usb_boost";
	};

	usbpd_pm {
		compatible = "xiaomi,usbpd-pm";
		mi,pd-bat-curr-max = <0x1770>;
		mi,pd-bat-volt-max = <0x1180>;
		mi,pd-bus-curr-max = <0xbb8>;
		mi,pd-bus-volt-max = <0x2ee0>;
		mi,pd-non-ffc-bat-volt-max = <0x1162>;
		phandle = <0x108>;
		status = "okay";
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		phandle = <0xe3>;
	};

	usbphy0@11E40000 {
		#phy-cells = <0x1>;
		compatible = "mediatek,mt6785-phy";
		phandle = <0x35>;
		reg = <0x0 0x11e40000 0x0 0x10000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "sif_base", "ippc";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x5b 0x1 0x0 0x5c 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0x30 0x1a0 0x30 0x1a1 0x30 0x1a2 0x30 0x1a3 0x30 0x1a4 0x30 0x1a5 0x30 0x1a6 0x30 0x1a7 0x30 0x1a8 0x30 0x1a9 0x30 0x1aa 0x30 0x1ab 0x30 0x121 0x30 0x122 0x30 0x124 0x30 0x125>;
		mboxes = <0x30 0x10 0x0 0x1 0x30 0x11 0x0 0x1>;
		mediatek,mailbox-gce = <0x30>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x64>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x19002000 0x0 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		interrupts = <0x0 0x149 0x8>;
		reg = <0x0 0x16020000 0x0 0x1000>;
	};

	vdec_core0_vad@1602c000 {
		compatible = "mediatek,vdec_core0_vad";
		reg = <0x0 0x1602c000 0x0 0x1000>;
	};

	vdec_gcon@16000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_SMI_COMMON", "MT_CG_GALS_COMM0", "MT_CG_GALS_COMM1", "MT_CG_VDEC", "MT_CG_VENC";
		clocks = <0x20 0x3 0x20 0xd 0x20 0x6 0x23 0x1 0x23 0x4 0x23 0x5 0x65 0x1 0x66 0x2>;
		compatible = "mediatek,vdec_gcon", "syscon";
		interrupts = <0x0 0x149 0x8>;
		mediatek,larb = <0x63>;
		mediatek,vcu = <0x64>;
		phandle = <0x65>;
		reg = <0x0 0x16000000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_mbist@16001000 {
		compatible = "mediatek,vdec_mbist";
		reg = <0x0 0x16001000 0x0 0x1000>;
	};

	vdec_pp@16024000 {
		compatible = "mediatek,vdec_pp";
		reg = <0x0 0x16024000 0x0 0x1000>;
	};

	vdtop@16025000 {
		compatible = "mediatek,vdtop";
		reg = <0x0 0x16025000 0x0 0x1000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x10e 0x8>;
		reg = <0x0 0x17020000 0x0 0x2000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		clock-names = "MT_SCP_SYS_DIS", "MT_SCP_SYS_VDE", "MT_SCP_SYS_VEN", "MT_CG_SMI_COMMON", "MT_CG_GALS_COMM0", "MT_CG_GALS_COMM1", "MT_CG_VDEC", "MT_CG_VENC";
		clocks = <0x20 0x3 0x20 0xd 0x20 0x6 0x23 0x1 0x23 0x4 0x23 0x5 0x65 0x1 0x66 0x2>;
		compatible = "mediatek,venc_gcon", "syscon";
		interrupts = <0x0 0x10e 0x8>;
		mediatek,larb = <0x67>;
		mediatek,vcu = <0x64>;
		phandle = <0x66>;
		reg = <0x0 0x17000000 0x0 0x1000 0x0 0x17020000 0x0 0x1000>;
	};

	venc_jpg@17030000 {
		clock-names = "MT_CG_VENC_JPGENC";
		clocks = <0x66 0x3>;
		compatible = "mediatek,venc_jpg";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x10f 0x8>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	vld2@16026800 {
		compatible = "mediatek,vld2";
		reg = <0x0 0x16026800 0x0 0x1000>;
	};

	vld@16020000 {
		compatible = "mediatek,vld";
		reg = <0x0 0x16020000 0x0 0x1000>;
	};

	vld_top@16020800 {
		compatible = "mediatek,vld_top";
		reg = <0x0 0x16020800 0x0 0x1000>;
	};

	vp6@16026000 {
		compatible = "mediatek,vp6";
		reg = <0x0 0x16026000 0x0 0x1000>;
	};

	vp8_vld@16027800 {
		compatible = "mediatek,vp8_vld";
		reg = <0x0 0x16027800 0x0 0x1000>;
	};

	vp9_vld@16028400 {
		compatible = "mediatek,vp9_vld";
		reg = <0x0 0x16028400 0x0 0x1000>;
	};

	vproc_buck {
		phandle = <0x118>;
	};

	vpu_core0@0x19100000 {
		clock-names = "clk_top_dsp_sel", "clk_top_dsp1_sel", "clk_top_dsp2_sel", "clk_top_ipu_if_sel", "clk_apu_core0_jtag_cg", "clk_apu_core0_axi_m_cg", "clk_apu_core0_apu_cg", "clk_apu_core1_jtag_cg", "clk_apu_core1_axi_m_cg", "clk_apu_core1_apu_cg", "clk_apu_conn_apu_cg", "clk_apu_conn_ahb_cg", "clk_apu_conn_axi_cg", "clk_apu_conn_isp_cg", "clk_apu_conn_cam_adl_cg", "clk_apu_conn_img_adl_cg", "clk_apu_conn_emi_26m_cg", "clk_apu_conn_vpu_udi_cg", "clk_apu_vcore_ahb_cg", "clk_apu_vcore_axi_cg", "clk_apu_vcore_adl_cg", "clk_apu_vcore_qos_cg", "clk_top_clk26m", "clk_top_apupll_ck", "clk_top_univpll_d3_d8", "clk_top_univpll_d3_d4", "clk_top_mainpll_d2_d4", "clk_top_univpll_d3_d2", "clk_top_mainpll_d2_d2", "clk_top_univpll_d2_d2", "clk_top_mainpll_d3", "clk_top_univpll_d3", "clk_top_mmpll_d7", "clk_top_mmpll_d6", "clk_top_adsppll_d5", "clk_top_tvdpll_ck", "clk_top_univpll_d2", "clk_top_adsppll_d4", "clk_top_mainpll_d2", "clk_top_mmpll_d4", "clk_mmsys_gals_ipu2mm", "clk_mmsys_gals_ipu12mm", "clk_mmsys_gals_comm1", "clk_mmsys_gals_comm0", "clk_mmsys_smi_common", "clk_mmsys_ipu_dl_txck", "clk_mmsys_ipu_dl_rx_ck", "mtcmos_dis", "mtcmos_vpu_vcore_dormant", "mtcmos_vpu_vcore_shutdown", "mtcmos_vpu_conn_dormant", "mtcmos_vpu_conn_shutdown", "mtcmos_vpu_core0_dormant", "mtcmos_vpu_core0_shutdown", "mtcmos_vpu_core1_dormant", "mtcmos_vpu_core1_shutdown";
		clocks = <0x12 0x24 0x12 0x25 0x12 0x26 0x12 0x27 0x6a 0x1 0x6a 0x2 0x6a 0x3 0x6b 0x1 0x6b 0x2 0x6b 0x3 0x6c 0x1 0x6c 0x2 0x6c 0x3 0x6c 0x4 0x6c 0x5 0x6c 0x6 0x6c 0x7 0x6c 0x8 0x6d 0x1 0x6d 0x2 0x6d 0x3 0x6d 0x4 0x13 0x12 0x99 0x12 0x45 0x12 0x44 0x12 0x31 0x12 0x43 0x12 0x30 0x12 0x40 0x12 0x2d 0x12 0x3d 0x12 0x70 0x12 0x6f 0x12 0x95 0x12 0x51 0x12 0x3c 0x12 0x94 0x12 0x2c 0x12 0x69 0x23 0xa 0x23 0x7 0x23 0x5 0x23 0x4 0x23 0x1 0x23 0xc 0x23 0x26 0x20 0x3 0x20 0xe 0x20 0xf 0x20 0x14 0x20 0x15 0x20 0x10 0x20 0x11 0x20 0x12 0x20 0x13>;
		compatible = "mediatek,vpu_core0";
		interrupts = <0x0 0x145 0x8>;
		reg = <0x0 0x19100000 0x0 0x94000>;
	};

	vpu_core1@0x19200000 {
		compatible = "mediatek,vpu_core1";
		interrupts = <0x0 0x146 0x8>;
		reg = <0x0 0x19200000 0x0 0x94000>;
	};

	wcdma_timer@870a0000 {
		compatible = "mediatek,wcdma_timer";
		reg = <0x0 0x870a0000 0x0 0x1000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x142 0x8>;
		memory-region = <0x69>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};

	wpe_a@1502a000 {
		clock-names = "WPE_CLK_IMG_WPE_A";
		clocks = <0x68 0x8>;
		compatible = "mediatek,wpe_a";
		interrupts = <0x0 0x129 0x8>;
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	wpe_b@1502d000 {
		clock-names = "WPE_CLK_IMG_WPE_B";
		clocks = <0x68 0x9>;
		compatible = "mediatek,wpe_b";
		interrupts = <0x0 0x12a 0x8>;
		reg = <0x0 0x1502d000 0x0 0x1000>;
	};

	xiaomi_touch {
		phandle = <0x114>;
	};
};
