# ECE-M16---Logic-Design-of-Digital-Systems
The 2 projects for this class are: Pooling Filter and Finite State Machine, which were implemented by Verilog in Winter 2021
