<profile>

<section name = "Vitis HLS Report for 'edgetracing_accel_Pipeline_WR_FIN_PIPE'" level="0">
<item name = "Date">Fri Feb 24 23:10:56 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">edgetracing_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.588 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">242, 242, 1.613 us, 1.613 us, 242, 242, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WR_FIN_PIPE">240, 240, 2, 1, 1, 240, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1770, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 57, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln628_1_fu_305_p2">+, 0, 0, 13, 6, 3</column>
<column name="add_ln628_2_fu_343_p2">+, 0, 0, 13, 6, 3</column>
<column name="add_ln628_3_fu_381_p2">+, 0, 0, 13, 6, 4</column>
<column name="add_ln628_4_fu_419_p2">+, 0, 0, 13, 6, 4</column>
<column name="add_ln628_5_fu_457_p2">+, 0, 0, 13, 6, 4</column>
<column name="add_ln628_6_fu_495_p2">+, 0, 0, 13, 6, 4</column>
<column name="add_ln628_fu_267_p2">+, 0, 0, 13, 6, 2</column>
<column name="add_ln840_fu_186_p2">+, 0, 0, 10, 3, 1</column>
<column name="bit_2_fu_546_p2">+, 0, 0, 39, 32, 5</column>
<column name="j_2_fu_149_p2">+, 0, 0, 15, 8, 1</column>
<column name="pixel_V_1_fu_167_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln1019_2_fu_249_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_3_fu_287_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_4_fu_325_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_5_fu_363_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_6_fu_401_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_7_fu_439_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_8_fu_477_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_9_fu_515_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln1019_fu_161_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln433_fu_143_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln452_fu_200_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="lshr_ln628_1_fu_277_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_2_fu_315_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_3_fu_353_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_4_fu_391_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_5_fu_429_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_6_fu_467_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_7_fu_505_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="lshr_ln628_fu_239_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="bit_1_fu_224_p3">select, 0, 0, 32, 1, 1</column>
<column name="id_V_1_fu_192_p3">select, 0, 0, 3, 1, 1</column>
<column name="pixel_V_2_fu_173_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln1019_1_fu_293_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1019_2_fu_331_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1019_3_fu_369_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1019_4_fu_407_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1019_5_fu_445_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1019_6_fu_483_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1019_fu_255_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_id_V_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_pixel_V_load">9, 2, 9, 18</column>
<column name="bit_fu_84">9, 2, 32, 64</column>
<column name="id_V_fu_72">9, 2, 3, 6</column>
<column name="j_fu_80">9, 2, 8, 16</column>
<column name="p_dst2_data_blk_n">9, 2, 1, 2</column>
<column name="pixel_V_fu_76">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bit_fu_84">32, 0, 32, 0</column>
<column name="icmp_ln1019_reg_588">1, 0, 1, 0</column>
<column name="icmp_ln452_reg_598">1, 0, 1, 0</column>
<column name="id_V_fu_72">3, 0, 3, 0</column>
<column name="j_fu_80">8, 0, 8, 0</column>
<column name="pixel_V_fu_76">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, edgetracing_accel_Pipeline_WR_FIN_PIPE, return value</column>
<column name="p_dst2_data_din">out, 64, ap_fifo, p_dst2_data, pointer</column>
<column name="p_dst2_data_full_n">in, 1, ap_fifo, p_dst2_data, pointer</column>
<column name="p_dst2_data_write">out, 1, ap_fifo, p_dst2_data, pointer</column>
<column name="tmp_7">in, 8, ap_none, tmp_7, scalar</column>
<column name="oBuff_V_address0">out, 6, ap_memory, oBuff_V, array</column>
<column name="oBuff_V_ce0">out, 1, ap_memory, oBuff_V, array</column>
<column name="oBuff_V_q0">in, 64, ap_memory, oBuff_V, array</column>
<column name="packcols_1">in, 8, ap_none, packcols_1, scalar</column>
</table>
</item>
</section>
</profile>
