Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 14:02:10 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             239 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             255 |           55 |
| Yes          | No                    | No                     |             464 |          128 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             125 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------+--------------------------+------------------+----------------+
| Clock Signal |       Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------+---------------------------+--------------------------+------------------+----------------+
|  clk         | fsm6/E[0]                 |                          |                1 |              4 |
|  clk         | fsm5/E[0]                 |                          |                2 |              4 |
|  clk         | fsm0/E[0]                 |                          |                2 |              4 |
|  clk         | fsm4/fsm3_write_en        |                          |                2 |              4 |
|  clk         | fsm2/j20_write_en         | fsm4/out_reg[1]_3        |                1 |              4 |
|  clk         | fsm4/fsm3_write_en        | fsm3/out[31]_i_1__13_n_0 |                8 |             28 |
|  clk         | fsm1/fsm1_write_en        | fsm1/out[31]_i_1_n_0     |                8 |             29 |
|  clk         | fsm0/C_i_j0_write_en      |                          |                8 |             32 |
|  clk         | fsm2/alphaRead00_write_en |                          |                8 |             32 |
|  clk         | fsm2/alphaRead10_write_en |                          |               10 |             32 |
|  clk         | fsm2/C_i_j20_write_en     |                          |                9 |             32 |
|  clk         | fsm2/CWrite10_write_en    |                          |                8 |             32 |
|  clk         | fsm2/B_i_k0_write_en      |                          |                9 |             32 |
|  clk         | mult1/tmp10_write_en      |                          |                5 |             32 |
|  clk         | fsm0/out_reg[3]_1         |                          |                9 |             32 |
|  clk         | fsm0/mult0_pipe_done_in   |                          |               11 |             32 |
|  clk         | fsm1/fsm0_write_en        | fsm0/out[31]_i_1__10_n_0 |                8 |             32 |
|  clk         | fsm2/ARead00_write_en     |                          |               12 |             32 |
|  clk         | fsm2/A_j2_k0_write_en     |                          |               10 |             32 |
|  clk         | fsm2/tmp30_write_en       |                          |                8 |             32 |
|  clk         | mult3/tmp20_write_en      |                          |                7 |             32 |
|  clk         | fsm3/fsm2_write_en        | fsm2/out[31]_i_1__12_n_0 |                8 |             32 |
|  clk         | fsm3/BRead00_write_en     |                          |                7 |             32 |
|  clk         |                           | fsm0/p_0_in              |               12 |             51 |
|  clk         |                           | fsm2/out_reg[2]_1        |               10 |             51 |
|  clk         |                           | mult1_pipe_done/p_0_in   |               11 |             51 |
|  clk         |                           | mult3_pipe_done/p_0_in   |                9 |             51 |
|  clk         |                           | fsm2/out_reg[4]_2        |               13 |             51 |
|  clk         |                           |                          |               87 |            239 |
+--------------+---------------------------+--------------------------+------------------+----------------+


