// Seed: 3352078729
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3
);
  wire id_5;
  reg  id_6;
  module_0(
      id_5, id_5, id_5
  );
  tri id_7;
  id_8(
      .id_0(1 + 1),
      .id_1(id_7),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_6),
      .id_8(1 - 1 + 1)
  );
  always id_6 <= #1 1'b0 - id_7;
endmodule
