Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,17231
design__instance__area,339442
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,37
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,45
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.01301462110131979
power__switching__total,0.009955446235835552
power__leakage__total,8.688724051353347E-7
power__total,0.022970935329794884
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.39200774291763735
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.39238810533663127
timing__hold__ws__corner:nom_tt_025C_3v30,0.632385939291449
timing__setup__ws__corner:nom_tt_025C_3v30,11.505840161852758
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.632386
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,11.505840
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,394
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,45
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.5059350859240481
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.5063112294954292
timing__hold__ws__corner:nom_ss_125C_3v00,1.5799841882032362
timing__setup__ws__corner:nom_ss_125C_3v00,-16.947670413410428
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-792.53933303794
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-16.947670413410428
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.579984
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,106
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-16.947670
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,106
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,45
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,6
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.34093803745204254
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.34131740067028604
timing__hold__ws__corner:nom_ff_n40C_3v60,0.23370928076530784
timing__setup__ws__corner:nom_ff_n40C_3v60,22.81884257248008
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.233709
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,23.599586
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,502
design__max_fanout_violation__count,45
design__max_cap_violation__count,9
clock__skew__worst_hold,-0.3304563105578105
clock__skew__worst_setup,0.33067846619132096
timing__hold__ws,0.22434077452935147
timing__setup__ws,-19.62441287241461
timing__hold__tns,0.0
timing__setup__tns,-1007.9765218909896
timing__hold__wns,0
timing__setup__wns,-19.62441287241461
timing__hold_vio__count,0
timing__hold_r2r__ws,0.224341
timing__hold_r2r_vio__count,0
timing__setup_vio__count,340
timing__setup_r2r__ws,-19.624413
timing__setup_r2r_vio__count,340
design__die__bbox,0.0 0.0 1075.76 325.36
design__core__bbox,3.36 3.92 1072.4 321.44
design__io,45
design__die__area,350009
design__core__area,339442
design__instance__count__stdcell,8299
design__instance__area__stdcell,183453
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.540455
design__instance__utilization__stdcell,0.540455
design__rows,81
design__rows:GF018hv5v_mcu_sc7,81
design__sites,154629
design__sites:GF018hv5v_mcu_sc7,154629
design__instance__count__class:tie_cell,20
design__instance__area__class:tie_cell,175.616
design__instance__count__class:buffer,33
design__instance__area__class:buffer,592.704
design__instance__count__class:inverter,271
design__instance__area__class:inverter,2682.53
design__instance__count__class:sequential_cell,807
design__instance__area__class:sequential_cell,57397.9
design__instance__count__class:multi_input_combinational_cell,4112
design__instance__area__class:multi_input_combinational_cell,90646.4
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__area__class:endcap_cell,711.245
design__instance__count__class:tap_cell,2245
design__instance__area__class:tap_cell,9856.45
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,554
design__instance__area__class:timing_repair_buffer,17342.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,273849
design__violations,0
design__instance__count__class:clock_buffer,70
design__instance__area__class:clock_buffer,3586.96
design__instance__count__class:clock_inverter,20
design__instance__area__class:clock_inverter,439.04
design__instance__count__setup_buffer,69
design__instance__count__hold_buffer,0
global_route__vias,32
global_route__wirelength,470719
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,5
design__instance__area__class:antenna_cell,21.952
route__net,5864
route__net__special,2
route__drc_errors__iter:0,33
route__wirelength__iter:0,330069
route__drc_errors__iter:1,18
route__wirelength__iter:1,330076
route__drc_errors__iter:2,15
route__wirelength__iter:2,330070
route__drc_errors__iter:3,1
route__wirelength__iter:3,330086
route__drc_errors__iter:4,0
route__wirelength__iter:4,330078
route__drc_errors,0
route__wirelength,330078
route__vias,40052
route__vias__singlecut,40052
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,973.48
design__instance__count__class:fill_cell,8932
design__instance__area__class:fill_cell,155989
timing__unannotated_net__count__corner:nom_tt_025C_3v30,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,57
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,26
design__max_fanout_violation__count__corner:min_tt_025C_3v30,45
design__max_cap_violation__count__corner:min_tt_025C_3v30,5
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.3763338358572959
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.37655665762464
timing__hold__ws__corner:min_tt_025C_3v30,0.6442495608235146
timing__setup__ws__corner:min_tt_025C_3v30,12.596546384730702
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.644250
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,12.596546
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,341
design__max_fanout_violation__count__corner:min_ss_125C_3v00,45
design__max_cap_violation__count__corner:min_ss_125C_3v00,5
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.47755445394289614
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.4777727237957105
timing__hold__ws__corner:min_ss_125C_3v00,1.6019221957902785
timing__setup__ws__corner:min_ss_125C_3v00,-14.983001929900738
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-660.9186203169265
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-14.983001929900738
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.601922
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,82
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-14.983002
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,82
timing__unannotated_net__count__corner:min_ss_125C_3v00,57
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,45
design__max_cap_violation__count__corner:min_ff_n40C_3v60,5
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.3304563105578105
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.33067846619132096
timing__hold__ws__corner:min_ff_n40C_3v60,0.2415895329946635
timing__setup__ws__corner:min_ff_n40C_3v60,22.836496007249313
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.241590
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,24.244923
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,58
design__max_fanout_violation__count__corner:max_tt_025C_3v30,45
design__max_cap_violation__count__corner:max_tt_025C_3v30,9
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.4115019275137587
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.41207058376305444
timing__hold__ws__corner:max_tt_025C_3v30,0.6173175478858633
timing__setup__ws__corner:max_tt_025C_3v30,10.14367996088462
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.617318
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,10.143680
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,502
design__max_fanout_violation__count__corner:max_ss_125C_3v00,45
design__max_cap_violation__count__corner:max_ss_125C_3v00,9
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.539995619059821
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.5405605005507261
timing__hold__ws__corner:max_ss_125C_3v00,1.55362260787177
timing__setup__ws__corner:max_ss_125C_3v00,-19.62441287241461
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-1007.9765218909896
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-19.62441287241461
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.553623
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,152
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-19.624413
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,152
timing__unannotated_net__count__corner:max_ss_125C_3v00,57
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,45
design__max_cap_violation__count__corner:max_ff_n40C_3v60,9
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.353359101980538
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.3539262039175553
timing__hold__ws__corner:max_ff_n40C_3v60,0.22434077452935147
timing__setup__ws__corner:max_ff_n40C_3v60,22.797639976645346
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.224341
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,22.815401
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000781033
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000631616
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000021618
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000631616
design_powergrid__voltage__worst,0.0000631616
design_powergrid__voltage__worst__net:VPWR,3.29992
design_powergrid__drop__worst,0.0000781033
design_powergrid__drop__worst__net:VPWR,0.0000781033
design_powergrid__voltage__worst__net:VGND,0.0000631616
design_powergrid__drop__worst__net:VGND,0.0000631616
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000215000000000000008270294171719427822608849965035915374755859375
ir__drop__worst,0.00007810000000000000101862962509358112583868205547332763671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
