#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7ffff76b7de0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7ffff768fa20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7ffff768fa60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7ffff768faa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7ffff768fae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7ffff768fb20 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7ffff768fb60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7ffff768fba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7ffff768fbe0 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7ffff768fc20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7ffff76e77c0_0 .var/i "address_file", 31 0;
v0x7ffff76e78c0_0 .var "address_in", 31 0;
v0x7ffff76e79b0_0 .var "clk", 0 0;
v0x7ffff76e7a80_0 .var "data_in", 31 0;
v0x7ffff76e7b20_0 .net "data_out", 31 0, v0x7ffff76e6bf0_0;  1 drivers
v0x7ffff76e7bc0_0 .var "enable", 0 0;
v0x7ffff76e7cb0_0 .net "hit", 0 0, L_0x7ffff76e95d0;  1 drivers
v0x7ffff76e7d50_0 .var/i "miss_count", 31 0;
v0x7ffff76e7df0_0 .var "rst", 0 0;
v0x7ffff76e7fb0_0 .var/i "scan_file", 31 0;
v0x7ffff76e8090_0 .var/i "total_count", 31 0;
E_0x7ffff768a7a0 .event negedge, v0x7ffff76e2750_0;
S_0x7ffff76b8ab0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7ffff76b7de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7ffff76a4880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7ffff76a48c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7ffff76a4900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7ffff76a4940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7ffff76a4980 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7ffff76a49c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7ffff76a4a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7ffff76a4a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7ffff76e6700_0 .net *"_ivl_5", 6 0, L_0x7ffff76e9710;  1 drivers
v0x7ffff76e67e0_0 .net "address_in", 31 0, v0x7ffff76e78c0_0;  1 drivers
v0x7ffff76e68c0_0 .net "clk", 0 0, v0x7ffff76e79b0_0;  1 drivers
v0x7ffff76e6990 .array "data", 0 1;
v0x7ffff76e6990_0 .net v0x7ffff76e6990 0, 31 0, L_0x7ffff76bad70; 1 drivers
v0x7ffff76e6990_1 .net v0x7ffff76e6990 1, 31 0, L_0x7ffff76e93d0; 1 drivers
v0x7ffff76e6ab0_0 .net "data_in", 31 0, v0x7ffff76e7a80_0;  1 drivers
v0x7ffff76e6bf0_0 .var "data_out", 31 0;
v0x7ffff76e6cb0_0 .net "enable", 0 0, v0x7ffff76e7bc0_0;  1 drivers
v0x7ffff76e6d50_0 .var "enables", 1 0;
v0x7ffff76e6e10_0 .net "hit_out", 0 0, L_0x7ffff76e95d0;  alias, 1 drivers
v0x7ffff76e6ed0_0 .var "hits", 1 0;
v0x7ffff76e6f90_0 .net "match", 1 0, v0x7ffff76e65d0_0;  1 drivers
v0x7ffff76e7030_0 .net "rst", 0 0, v0x7ffff76e7df0_0;  1 drivers
v0x7ffff76e70d0_0 .net "set_idx", 5 0, L_0x7ffff76e9800;  1 drivers
v0x7ffff76e7190_0 .net "tag", 21 0, L_0x7ffff76e98f0;  1 drivers
v0x7ffff76e72a0 .array "tags", 0 1;
v0x7ffff76e72a0_0 .net v0x7ffff76e72a0 0, 21 0, L_0x7ffff76befc0; 1 drivers
v0x7ffff76e72a0_1 .net v0x7ffff76e72a0 1, 21 0, L_0x7ffff76e90a0; 1 drivers
v0x7ffff76e7380 .array "valids", 0 1;
v0x7ffff76e7380_0 .net v0x7ffff76e7380 0, 0 0, L_0x7ffff76c71a0; 1 drivers
v0x7ffff76e7380_1 .net v0x7ffff76e7380 1, 0 0, L_0x7ffff7680580; 1 drivers
v0x7ffff76e7480_0 .var/i "w", 31 0;
v0x7ffff76e7630_0 .net "way", 1 0, L_0x7ffff76c6060;  1 drivers
E_0x7ffff7688970 .event edge, v0x7ffff76ba070_0, v0x7ffff76c7300_0;
E_0x7ffff7683b50 .event edge, v0x7ffff76e2810_0, v0x7ffff76e41f0_0;
L_0x7ffff76e8a10 .part v0x7ffff76e6d50_0, 0, 1;
L_0x7ffff76e94e0 .part v0x7ffff76e6d50_0, 1, 1;
L_0x7ffff76e95d0 .reduce/or v0x7ffff76e6ed0_0;
L_0x7ffff76e9710 .part v0x7ffff76e78c0_0, 4, 7;
L_0x7ffff76e9800 .part L_0x7ffff76e9710, 0, 6;
L_0x7ffff76e98f0 .part v0x7ffff76e78c0_0, 10, 22;
S_0x7ffff76b9810 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7ffff76b8ab0;
 .timescale -9 -12;
S_0x7ffff76b03c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7ffff76b9810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7ffff764a620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7ffff764a660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000110>;
P_0x7ffff764a6a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7ffff76c6060 .functor BUFZ 2, v0x7ffff767f880_0, C4<00>, C4<00>, C4<00>;
v0x7ffff769d6f0_0 .net "clk", 0 0, v0x7ffff76e79b0_0;  alias, 1 drivers
v0x7ffff76c55c0 .array "curr", 0 63, 1 0;
v0x7ffff76c7300_0 .net "enable", 0 0, v0x7ffff76e7bc0_0;  alias, 1 drivers
v0x7ffff76bf160_0 .var/i "i", 31 0;
v0x7ffff76ba070_0 .net "next_out", 1 0, L_0x7ffff76c6060;  alias, 1 drivers
v0x7ffff767f880_0 .var "prev", 1 0;
v0x7ffff76e2750_0 .net "rst", 0 0, v0x7ffff76e7df0_0;  alias, 1 drivers
v0x7ffff76e2810_0 .net "set_in", 5 0, L_0x7ffff76e9800;  alias, 1 drivers
v0x7ffff76e28f0_0 .net "way_in", 1 0, v0x7ffff76e65d0_0;  alias, 1 drivers
E_0x7ffff76c7270 .event edge, v0x7ffff76c7300_0, v0x7ffff76e2810_0;
E_0x7ffff76b6c90 .event posedge, v0x7ffff769d6f0_0;
S_0x7ffff76e2a90 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7ffff76b8ab0;
 .timescale -9 -12;
P_0x7ffff76e2c60 .param/l "i" 0 3 90, +C4<00>;
S_0x7ffff76e2d20 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff76e2a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff76e2f00 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff76e2f40 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7ffff76e2f80 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7ffff76c71a0 .functor BUFZ 1, L_0x7ffff76e8190, C4<0>, C4<0>, C4<0>;
L_0x7ffff76befc0 .functor BUFZ 22, L_0x7ffff76e84a0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7ffff76bad70 .functor BUFZ 32, L_0x7ffff76e8750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff76e30f0_0 .net *"_ivl_0", 0 0, L_0x7ffff76e8190;  1 drivers
v0x7ffff76e3390_0 .net *"_ivl_10", 7 0, L_0x7ffff76e8540;  1 drivers
L_0x7f63147e0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff76e3470_0 .net *"_ivl_13", 1 0, L_0x7f63147e0060;  1 drivers
v0x7ffff76e3560_0 .net *"_ivl_16", 31 0, L_0x7ffff76e8750;  1 drivers
v0x7ffff76e3640_0 .net *"_ivl_18", 7 0, L_0x7ffff76e87f0;  1 drivers
v0x7ffff76e3770_0 .net *"_ivl_2", 7 0, L_0x7ffff76e82b0;  1 drivers
L_0x7f63147e00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff76e3850_0 .net *"_ivl_21", 1 0, L_0x7f63147e00a8;  1 drivers
L_0x7f63147e0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff76e3930_0 .net *"_ivl_5", 1 0, L_0x7f63147e0018;  1 drivers
v0x7ffff76e3a10_0 .net *"_ivl_8", 21 0, L_0x7ffff76e84a0;  1 drivers
v0x7ffff76e3af0_0 .var/i "block", 31 0;
v0x7ffff76e3bd0_0 .net "clk", 0 0, v0x7ffff76e79b0_0;  alias, 1 drivers
v0x7ffff76e3c70 .array "data", 0 63, 31 0;
v0x7ffff76e3d10_0 .net "data_in", 31 0, v0x7ffff76e7a80_0;  alias, 1 drivers
v0x7ffff76e3df0_0 .net "data_out", 31 0, L_0x7ffff76bad70;  alias, 1 drivers
v0x7ffff76e3ed0_0 .net "enable", 0 0, L_0x7ffff76e8a10;  1 drivers
v0x7ffff76e3f90_0 .net "index_in", 5 0, L_0x7ffff76e9800;  alias, 1 drivers
v0x7ffff76e4080_0 .net "rst", 0 0, v0x7ffff76e7df0_0;  alias, 1 drivers
v0x7ffff76e4150 .array "tag", 0 63, 21 0;
v0x7ffff76e41f0_0 .net "tag_in", 21 0, L_0x7ffff76e98f0;  alias, 1 drivers
v0x7ffff76e42b0_0 .net "tag_out", 21 0, L_0x7ffff76befc0;  alias, 1 drivers
v0x7ffff76e4390 .array "valid", 0 63, 0 0;
v0x7ffff76e4430_0 .net "valid_out", 0 0, L_0x7ffff76c71a0;  alias, 1 drivers
E_0x7ffff766cb80 .event posedge, v0x7ffff76e3ed0_0;
L_0x7ffff76e8190 .array/port v0x7ffff76e4390, L_0x7ffff76e82b0;
L_0x7ffff76e82b0 .concat [ 6 2 0 0], L_0x7ffff76e9800, L_0x7f63147e0018;
L_0x7ffff76e84a0 .array/port v0x7ffff76e4150, L_0x7ffff76e8540;
L_0x7ffff76e8540 .concat [ 6 2 0 0], L_0x7ffff76e9800, L_0x7f63147e0060;
L_0x7ffff76e8750 .array/port v0x7ffff76e3c70, L_0x7ffff76e87f0;
L_0x7ffff76e87f0 .concat [ 6 2 0 0], L_0x7ffff76e9800, L_0x7f63147e00a8;
S_0x7ffff76e4610 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7ffff76b8ab0;
 .timescale -9 -12;
P_0x7ffff76e47f0 .param/l "i" 0 3 90, +C4<01>;
S_0x7ffff76e48b0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7ffff76e4610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7ffff76e4a90 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7ffff76e4ad0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7ffff76e4b10 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7ffff7680580 .functor BUFZ 1, L_0x7ffff76e8ab0, C4<0>, C4<0>, C4<0>;
L_0x7ffff76e90a0 .functor BUFZ 22, L_0x7ffff76e8d30, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7ffff76e93d0 .functor BUFZ 32, L_0x7ffff76e91b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ffff76e4cb0_0 .net *"_ivl_0", 0 0, L_0x7ffff76e8ab0;  1 drivers
v0x7ffff76e4f50_0 .net *"_ivl_10", 7 0, L_0x7ffff76e8dd0;  1 drivers
L_0x7f63147e0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff76e5030_0 .net *"_ivl_13", 1 0, L_0x7f63147e0138;  1 drivers
v0x7ffff76e5120_0 .net *"_ivl_16", 31 0, L_0x7ffff76e91b0;  1 drivers
v0x7ffff76e5200_0 .net *"_ivl_18", 7 0, L_0x7ffff76e9250;  1 drivers
v0x7ffff76e5330_0 .net *"_ivl_2", 7 0, L_0x7ffff76e8b50;  1 drivers
L_0x7f63147e0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff76e5410_0 .net *"_ivl_21", 1 0, L_0x7f63147e0180;  1 drivers
L_0x7f63147e00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff76e54f0_0 .net *"_ivl_5", 1 0, L_0x7f63147e00f0;  1 drivers
v0x7ffff76e55d0_0 .net *"_ivl_8", 21 0, L_0x7ffff76e8d30;  1 drivers
v0x7ffff76e56b0_0 .var/i "block", 31 0;
v0x7ffff76e5790_0 .net "clk", 0 0, v0x7ffff76e79b0_0;  alias, 1 drivers
v0x7ffff76e5830 .array "data", 0 63, 31 0;
v0x7ffff76e58f0_0 .net "data_in", 31 0, v0x7ffff76e7a80_0;  alias, 1 drivers
v0x7ffff76e59b0_0 .net "data_out", 31 0, L_0x7ffff76e93d0;  alias, 1 drivers
v0x7ffff76e5a70_0 .net "enable", 0 0, L_0x7ffff76e94e0;  1 drivers
v0x7ffff76e5b30_0 .net "index_in", 5 0, L_0x7ffff76e9800;  alias, 1 drivers
v0x7ffff76e5c40_0 .net "rst", 0 0, v0x7ffff76e7df0_0;  alias, 1 drivers
v0x7ffff76e5d30 .array "tag", 0 63, 21 0;
v0x7ffff76e5df0_0 .net "tag_in", 21 0, L_0x7ffff76e98f0;  alias, 1 drivers
v0x7ffff76e5eb0_0 .net "tag_out", 21 0, L_0x7ffff76e90a0;  alias, 1 drivers
v0x7ffff76e5f70 .array "valid", 0 63, 0 0;
v0x7ffff76e6010_0 .net "valid_out", 0 0, L_0x7ffff7680580;  alias, 1 drivers
E_0x7ffff76933a0 .event posedge, v0x7ffff76e5a70_0;
L_0x7ffff76e8ab0 .array/port v0x7ffff76e5f70, L_0x7ffff76e8b50;
L_0x7ffff76e8b50 .concat [ 6 2 0 0], L_0x7ffff76e9800, L_0x7f63147e00f0;
L_0x7ffff76e8d30 .array/port v0x7ffff76e5d30, L_0x7ffff76e8dd0;
L_0x7ffff76e8dd0 .concat [ 6 2 0 0], L_0x7ffff76e9800, L_0x7f63147e0138;
L_0x7ffff76e91b0 .array/port v0x7ffff76e5830, L_0x7ffff76e9250;
L_0x7ffff76e9250 .concat [ 6 2 0 0], L_0x7ffff76e9800, L_0x7f63147e0180;
S_0x7ffff76e6240 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7ffff76b8ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7ffff76bab90 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7ffff76babd0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7ffff76e64d0_0 .net "in", 1 0, v0x7ffff76e6ed0_0;  1 drivers
v0x7ffff76e65d0_0 .var "out", 1 0;
E_0x7ffff767b8e0 .event edge, v0x7ffff76e64d0_0;
    .scope S_0x7ffff76b03c0;
T_0 ;
    %wait E_0x7ffff76b6c90;
    %load/vec4 v0x7ffff76e2750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76bf160_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7ffff76bf160_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7ffff76bf160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76c55c0, 0, 4;
    %load/vec4 v0x7ffff76bf160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff76bf160_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff76c7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7ffff76e2810_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff76c55c0, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7ffff76e2810_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x7ffff76c55c0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff76b03c0;
T_1 ;
    %wait E_0x7ffff76c7270;
    %load/vec4 v0x7ffff76e2810_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7ffff76c55c0, 4;
    %store/vec4 v0x7ffff767f880_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff76e2d20;
T_2 ;
    %wait E_0x7ffff76b6c90;
    %load/vec4 v0x7ffff76e4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76e3af0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7ffff76e3af0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff76e3af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e4390, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7ffff76e3af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e4150, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff76e3af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e3c70, 0, 4;
    %load/vec4 v0x7ffff76e3af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff76e3af0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff76e2d20;
T_3 ;
    %wait E_0x7ffff766cb80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff76e3f90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e4390, 0, 4;
    %load/vec4 v0x7ffff76e41f0_0;
    %load/vec4 v0x7ffff76e3f90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e4150, 0, 4;
    %load/vec4 v0x7ffff76e3d10_0;
    %load/vec4 v0x7ffff76e3f90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e3c70, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff76e48b0;
T_4 ;
    %wait E_0x7ffff76b6c90;
    %load/vec4 v0x7ffff76e5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76e56b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7ffff76e56b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7ffff76e56b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e5f70, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7ffff76e56b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e5d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ffff76e56b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e5830, 0, 4;
    %load/vec4 v0x7ffff76e56b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff76e56b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffff76e48b0;
T_5 ;
    %wait E_0x7ffff76933a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff76e5b30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e5f70, 0, 4;
    %load/vec4 v0x7ffff76e5df0_0;
    %load/vec4 v0x7ffff76e5b30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e5d30, 0, 4;
    %load/vec4 v0x7ffff76e58f0_0;
    %load/vec4 v0x7ffff76e5b30_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff76e5830, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff76e6240;
T_6 ;
    %wait E_0x7ffff767b8e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff76e65d0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7ffff76e65d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff76e64d0_0;
    %load/vec4 v0x7ffff76e65d0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7ffff76e65d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7ffff76e65d0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff76b8ab0;
T_7 ;
    %wait E_0x7ffff76b6c90;
    %load/vec4 v0x7ffff76e7030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff76e6ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ffff76e6d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff76e6bf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ffff76e6cb0_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff76e7630_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff76e6d50_0, 0;
    %load/vec4 v0x7ffff76e6cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7ffff76e7630_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7ffff76e6f90_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7ffff76e6990, 4;
    %assign/vec4 v0x7ffff76e6bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76e7480_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7ffff76e7480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7ffff76e7190_0;
    %ix/getv/s 4, v0x7ffff76e7480_0;
    %load/vec4a v0x7ffff76e72a0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff76e7480_0;
    %load/vec4a v0x7ffff76e7380, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff76e7480_0;
    %store/vec4 v0x7ffff76e6ed0_0, 4, 1;
    %load/vec4 v0x7ffff76e7480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff76e7480_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff76b8ab0;
T_8 ;
    %wait E_0x7ffff7683b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76e7480_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ffff76e7480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7ffff76e7190_0;
    %ix/getv/s 4, v0x7ffff76e7480_0;
    %load/vec4a v0x7ffff76e72a0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7ffff76e7480_0;
    %load/vec4a v0x7ffff76e7380, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7ffff76e7480_0;
    %store/vec4 v0x7ffff76e6ed0_0, 4, 1;
    %load/vec4 v0x7ffff76e7480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff76e7480_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ffff76b8ab0;
T_9 ;
    %wait E_0x7ffff7688970;
    %load/vec4 v0x7ffff76e6cb0_0;
    %pad/u 2;
    %ix/getv 4, v0x7ffff76e7630_0;
    %shiftl 4;
    %assign/vec4 v0x7ffff76e6d50_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ffff76b7de0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76e7d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff76e8090_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7ffff76b7de0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff76b8ab0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7ffff76b7de0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff76e79b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff76e7df0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff76e79b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff76e7df0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff76e79b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff76e7df0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7ffff76e79b0_0;
    %inv;
    %store/vec4 v0x7ffff76e79b0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7ffff76b7de0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7ffff768fbe0, "r" {0 0 0};
    %store/vec4 v0x7ffff76e77c0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7ffff76e77c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7ffff76e77c0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7ffff76b7de0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff76e7bc0_0, 0;
    %wait E_0x7ffff768a7a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7ffff76e77c0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7ffff76e7d50_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7ffff76e8090_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7ffff76e7d50_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7ffff76e8090_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7ffff76a4a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7ffff76a49c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7ffff76a4a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7ffff768fa60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7ffff768fb20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7ffff76e77c0_0, "%x\012", v0x7ffff76e78c0_0 {0 0 0};
    %store/vec4 v0x7ffff76e7fb0_0, 0, 32;
    %wait E_0x7ffff76b6c90;
    %load/vec4 v0x7ffff76e8090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff76e8090_0, 0;
    %load/vec4 v0x7ffff76e7cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7ffff76e7d50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7ffff76e7d50_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7ffff76e7a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff76e7bc0_0, 0;
T_14.3 ;
    %wait E_0x7ffff76b6c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff76e7bc0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
