# Single-Cycle-MIPS-Processor
  32-bits single cycle MIPS processor based on Harvard architecture to execute the 3 different types of instructions (R-type, I-type and J-type instructions).

![MIPS Block Diagram 1](https://user-images.githubusercontent.com/87245386/182990603-9ab7725d-1719-41af-b239-f88d777de34e.PNG)


The architecture consists of four main blocks: 

  ➢ Data Memory. 
  
  ➢ Instruction Memory.
  
  ➢ Data Path.
  
  ➢ Control Unit.
  
![MIPS Block Diagram 2](https://user-images.githubusercontent.com/87245386/182990634-d50a0513-66f8-47ef-a9f2-476b0c7e44ca.PNG)

# Results: By testing the designed processor by two different programs.

1)  Program 1 GCD of 120 and 180 :


![Program 1 GCD of 120 and 180](https://user-images.githubusercontent.com/87245386/182991802-133a5b71-f74b-4d14-bdd6-096d9615e453.PNG)

2)  Program 2 Factorial Number of 7 :

![Program 2 Factorial Number of 7](https://user-images.githubusercontent.com/87245386/182991852-53501b58-e4a8-49a1-95ef-cae40c9cc851.PNG)

