{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695336348949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695336348950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 19:45:48 2023 " "Processing started: Thu Sep 21 19:45:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695336348950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336348950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336348950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695336349118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695336349118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_REM_e_MUX_AA " "Found entity 1: ALS_REM_e_MUX_AA" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Saida " "Found entity 1: ALS_Registrador_de_Saida" {  } { { "../ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Instrucao " "Found entity 1: ALS_Registrador_de_Instrucao" {  } { { "../ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_B " "Found entity 1: ALS_Registrador_B" {  } { { "../ALS_Registrador_B/ALS_Registrador_B.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_B/ALS_Registrador_B.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353663 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_RAM16x8.v(39) " "Verilog HDL warning at ALS_RAM16x8.v(39): extended using \"x\" or \"z\"" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695336353663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_RAM16x8 " "Found entity 1: ALS_RAM16x8" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Controlador_Sequenciador " "Found entity 1: ALS_Controlador_Sequenciador" {  } { { "../ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353664 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_Contador_de_Programa.v(16) " "Verilog HDL warning at ALS_Contador_de_Programa.v(16): extended using \"x\" or \"z\"" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695336353665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Contador_de_Programa " "Found entity 1: ALS_Contador_de_Programa" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Contador_Anel " "Found entity 1: ALS_Contador_Anel" {  } { { "../ALS_Contador_Anel/ALS_Contador_Anel.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_Anel/ALS_Contador_Anel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353666 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_CI74173.v(23) " "Verilog HDL warning at ALS_CI74173.v(23): extended using \"x\" or \"z\"" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695336353666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74173 " "Found entity 1: ALS_CI74173" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74157 " "Found entity 1: ALS_CI74157" {  } { { "../ALS_CI74157/ALS_CI74157.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74157/ALS_CI74157.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_Acumulador.v(28) " "Verilog HDL warning at ALS_Acumulador.v(28): extended using \"x\" or \"z\"" {  } { { "../ALS_Acumulador/ALS_Acumulador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695336353668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Acumulador " "Found entity 1: ALS_Acumulador" {  } { { "../ALS_Acumulador/ALS_Acumulador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sap1_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1_Verilog " "Found entity 1: SAP1_Verilog" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695336353669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1_Verilog " "Elaborating entity \"SAP1_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695336353683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Contador_de_Programa ALS_Contador_de_Programa:contador_inst " "Elaborating entity \"ALS_Contador_de_Programa\" for hierarchy \"ALS_Contador_de_Programa:contador_inst\"" {  } { { "SAP1_Verilog.v" "contador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALS_Contador_de_Programa.v(14) " "Verilog HDL assignment warning at ALS_Contador_de_Programa.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336353689 "|SAP1_Verilog|ALS_Contador_de_Programa:contador_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Contador_Anel ALS_Contador_Anel:contadorinst " "Elaborating entity \"ALS_Contador_Anel\" for hierarchy \"ALS_Contador_Anel:contadorinst\"" {  } { { "SAP1_Verilog.v" "contadorinst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Controlador_Sequenciador ALS_Controlador_Sequenciador:controlador_inst " "Elaborating entity \"ALS_Controlador_Sequenciador\" for hierarchy \"ALS_Controlador_Sequenciador:controlador_inst\"" {  } { { "SAP1_Verilog.v" "controlador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_REM_e_MUX_AA ALS_REM_e_MUX_AA:rem_and_mux_inst " "Elaborating entity \"ALS_REM_e_MUX_AA\" for hierarchy \"ALS_REM_e_MUX_AA:rem_and_mux_inst\"" {  } { { "SAP1_Verilog.v" "rem_and_mux_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_CI74173 ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst " "Elaborating entity \"ALS_CI74173\" for hierarchy \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\"" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "ALS_CI74173_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_CI74157 ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74157:ALS_CI74157_inst " "Elaborating entity \"ALS_CI74157\" for hierarchy \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74157:ALS_CI74157_inst\"" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "ALS_CI74157_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_RAM16x8 ALS_RAM16x8:ram_inst " "Elaborating entity \"ALS_RAM16x8\" for hierarchy \"ALS_RAM16x8:ram_inst\"" {  } { { "SAP1_Verilog.v" "ram_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALS_RAM16x8.v(14) " "Verilog HDL Always Construct warning at ALS_RAM16x8.v(14): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[0\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[1\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[2\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[3\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[4\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[5\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[6\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALS_RAM16x8.v(35) " "Inferred latch for \"result\[7\]\" at ALS_RAM16x8.v(35)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353693 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Registrador_de_Instrucao ALS_Registrador_de_Instrucao:registrador_inst " "Elaborating entity \"ALS_Registrador_de_Instrucao\" for hierarchy \"ALS_Registrador_de_Instrucao:registrador_inst\"" {  } { { "SAP1_Verilog.v" "registrador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Acumulador ALS_Acumulador:acumulador_inst " "Elaborating entity \"ALS_Acumulador\" for hierarchy \"ALS_Acumulador:acumulador_inst\"" {  } { { "SAP1_Verilog.v" "acumulador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:somador_subtrator_inst " "Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SomadorSubtrator.v(15) " "Verilog HDL assignment warning at SomadorSubtrator.v(15): truncated value with size 32 to match size of target (8)" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695336353696 "|SAP1_Verilog|SomadorSubtrator:somador_subtrator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Registrador_B ALS_Registrador_B:registrador_b_inst " "Elaborating entity \"ALS_Registrador_B\" for hierarchy \"ALS_Registrador_B:registrador_b_inst\"" {  } { { "SAP1_Verilog.v" "registrador_b_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Registrador_de_Saida ALS_Registrador_de_Saida:registrador_saida_inst " "Elaborating entity \"ALS_Registrador_de_Saida\" for hierarchy \"ALS_Registrador_de_Saida:registrador_saida_inst\"" {  } { { "SAP1_Verilog.v" "registrador_saida_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353701 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a somador_subtrator_inst " "Port \"a\" does not exist in macrofunction \"somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353709 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b somador_subtrator_inst " "Port \"b\" does not exist in macrofunction \"somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353709 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "eu somador_subtrator_inst " "Port \"eu\" does not exist in macrofunction \"somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353709 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "s somador_subtrator_inst " "Port \"s\" does not exist in macrofunction \"somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353709 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sub somador_subtrator_inst " "Port \"sub\" does not exist in macrofunction \"somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695336353709 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695336353713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg " "Generated suppressed messages file C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353727 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695336353754 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 21 19:45:53 2023 " "Processing ended: Thu Sep 21 19:45:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695336353754 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695336353754 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695336353754 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695336353754 ""}
