#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jul 18 10:07:08 2025
# Process ID         : 25493
# Current directory  : /home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.runs/synth_1
# Command line       : vivado -log Sumador_FPGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sumador_FPGA.tcl
# Log file           : /home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.runs/synth_1/Sumador_FPGA.vds
# Journal file       : /home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.runs/synth_1/vivado.jou
# Running On         : daniel-NBLB-WAX9N
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 7 4800H with Radeon Graphics
# CPU Frequency      : 4154.760 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16100 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18247 MB
# Available Virtual  : 10058 MB
#-----------------------------------------------------------
source Sumador_FPGA.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/utils_1/imports/synth_1/Sumador_FPGA.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/utils_1/imports/synth_1/Sumador_FPGA.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Sumador_FPGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25543
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.973 ; gain = 429.832 ; free physical = 1996 ; free virtual = 8505
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Sumador_FPGA' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:65]
INFO: [Synth 8-3491] module 'Multiplicador' declared at '/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Multiplicador.vhd:34' bound to instance 'mult_inst' of component 'Multiplicador' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Multiplicador' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Multiplicador.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Multiplicador' (0#1) [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Multiplicador.vhd:44]
INFO: [Synth 8-3491] module 'Sumador' declared at '/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador.vhd:35' bound to instance 'sum_inst' of component 'Sumador' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Sumador' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Sumador' (0#1) [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador.vhd:44]
INFO: [Synth 8-3491] module 'Restador' declared at '/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Restador.vhd:35' bound to instance 'res_inst' of component 'Restador' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:134]
INFO: [Synth 8-638] synthesizing module 'Restador' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Restador.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Restador' (0#1) [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Restador.vhd:45]
WARNING: [Synth 8-614] signal 'Producto' is read in the process but is not in the sensitivity list [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:146]
WARNING: [Synth 8-614] signal 'btn1' is read in the process but is not in the sensitivity list [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:146]
WARNING: [Synth 8-614] signal 'Signo' is read in the process but is not in the sensitivity list [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:146]
WARNING: [Synth 8-614] signal 'Diferencia' is read in the process but is not in the sensitivity list [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:146]
WARNING: [Synth 8-614] signal 'Suma' is read in the process but is not in the sensitivity list [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'Sumador_FPGA' (0#1) [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:65]
WARNING: [Synth 8-3848] Net led0 in module/entity Sumador_FPGA does not have driver. [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:43]
WARNING: [Synth 8-3848] Net led1 in module/entity Sumador_FPGA does not have driver. [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:44]
WARNING: [Synth 8-3848] Net led2 in module/entity Sumador_FPGA does not have driver. [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:45]
WARNING: [Synth 8-3848] Net led3 in module/entity Sumador_FPGA does not have driver. [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:46]
WARNING: [Synth 8-7129] Port led0 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port led1 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port led2 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port led3 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sumador_FPGA is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.941 ; gain = 501.801 ; free physical = 1916 ; free virtual = 8426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2040.754 ; gain = 519.613 ; free physical = 1915 ; free virtual = 8424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2040.754 ; gain = 519.613 ; free physical = 1915 ; free virtual = 8424
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.754 ; gain = 0.000 ; free physical = 1915 ; free virtual = 8424
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'btn0_IBUF'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[0]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[0]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[1]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[1]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[2]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[2]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[3]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[3]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[4]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[4]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[5]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[5]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[6]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[6]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[7]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[7]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_p[8]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ck_an_n[8]'. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/GitHub/CITIUS/Vivado/Master Constrains/Arty_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Sumador_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Sumador_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.504 ; gain = 0.000 ; free physical = 1925 ; free virtual = 8434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.504 ; gain = 0.000 ; free physical = 1925 ; free virtual = 8434
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.504 ; gain = 670.363 ; free physical = 1941 ; free virtual = 8450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2199.508 ; gain = 678.367 ; free physical = 1941 ; free virtual = 8450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2199.508 ; gain = 678.367 ; free physical = 1941 ; free virtual = 8450
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'D_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'J_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:135]
WARNING: [Synth 8-327] inferring latch for variable 'K_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:136]
WARNING: [Synth 8-327] inferring latch for variable 'L_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:137]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:138]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'G_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'H_reg' [/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.srcs/sources_1/new/Sumador_FPGA.vhd:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2199.508 ; gain = 678.367 ; free physical = 1946 ; free virtual = 8456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led0 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port led1 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port led2 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port led3 in module Sumador_FPGA is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sumador_FPGA is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2199.508 ; gain = 678.367 ; free physical = 1910 ; free virtual = 8424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2212.508 ; gain = 691.367 ; free physical = 1826 ; free virtual = 8339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2212.508 ; gain = 691.367 ; free physical = 1825 ; free virtual = 8339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2221.523 ; gain = 700.383 ; free physical = 1811 ; free virtual = 8324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     3|
|3     |LUT4  |     4|
|4     |LUT5  |     2|
|5     |LUT6  |     4|
|6     |LD    |    12|
|7     |IBUF  |     6|
|8     |OBUF  |    12|
|9     |OBUFT |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2391.336 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2391.336 ; gain = 719.445 ; free physical = 1660 ; free virtual = 8142
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2391.344 ; gain = 870.195 ; free physical = 1660 ; free virtual = 8142
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.344 ; gain = 0.000 ; free physical = 1660 ; free virtual = 8142
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.363 ; gain = 0.000 ; free physical = 1827 ; free virtual = 8309
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete | Checksum: 543ff168
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 51 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2447.363 ; gain = 1004.754 ; free physical = 1827 ; free virtual = 8309
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1762.872; main = 1594.297; forked = 269.427
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3240.219; main = 2447.367; forked = 924.691
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.375 ; gain = 0.000 ; free physical = 1827 ; free virtual = 8309
INFO: [Common 17-1381] The checkpoint '/home/daniel/GitHub/CITIUS/Vivado/Calculadora/Calculadora/Calculadora.runs/synth_1/Sumador_FPGA.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Sumador_FPGA_utilization_synth.rpt -pb Sumador_FPGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 10:07:40 2025...
