verilog work "../../../../firmware/modules/utils/ODDR_s3.v"
verilog work "../../../../firmware/modules/utils/generic_fifo.v"
verilog work "../../../../firmware/modules/utils/cdc_pulse_sync.v"
verilog work "../../../../firmware/modules/utils/bus_to_ip.v"
verilog work "../../../../firmware/modules/sram_fifo/sram_fifo_core.v"
verilog work "../../../../firmware/modules/pulse_gen/pulse_gen_core.v"
verilog work "../../../../firmware/modules/utils/reset_gen.v"
verilog work "../../../../firmware/modules/utils/fx2_to_bus.v"
verilog work "../../../../firmware/modules/sram_fifo/sram_fifo.v"
verilog work "../../../../firmware/modules/rrp_arbiter/rrp_arbiter.v"
verilog work "../../../../firmware/modules/pulse_gen/pulse_gen.v"
verilog work "../../../../firmware/modules/gpio/gpio.v"
verilog work "../src/sram_test.v"
