
rescapt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afe8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000083c  0800b0f8  0800b0f8  0001b0f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b934  0800b934  0001b934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b938  0800b938  0001b938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e8  20000000  0800b93c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000544  200001e8  0800bb24  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000072c  0800bb24  0002072c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014fde  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000035a2  00000000  00000000  000351ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001278  00000000  00000000  00038798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001100  00000000  00000000  00039a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001dced  00000000  00000000  0003ab10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001cc21  00000000  00000000  000587fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0008ddec  00000000  00000000  0007541e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0010320a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006160  00000000  00000000  0010325c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b0e0 	.word	0x0800b0e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800b0e0 	.word	0x0800b0e0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bdc:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <HAL_Init+0x28>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a07      	ldr	r2, [pc, #28]	; (8000c00 <HAL_Init+0x28>)
 8000be2:	f043 0310 	orr.w	r3, r3, #16
 8000be6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be8:	2003      	movs	r0, #3
 8000bea:	f000 ff4f 	bl	8001a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bee:	200f      	movs	r0, #15
 8000bf0:	f000 f808 	bl	8000c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bf4:	f005 f9ae 	bl	8005f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40022000 	.word	0x40022000

08000c04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c0c:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <HAL_InitTick+0x54>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	4b12      	ldr	r3, [pc, #72]	; (8000c5c <HAL_InitTick+0x58>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	4619      	mov	r1, r3
 8000c16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 ff75 	bl	8001b12 <HAL_SYSTICK_Config>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	e00e      	b.n	8000c50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2b0f      	cmp	r3, #15
 8000c36:	d80a      	bhi.n	8000c4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	6879      	ldr	r1, [r7, #4]
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c40:	f000 ff2f 	bl	8001aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c44:	4a06      	ldr	r2, [pc, #24]	; (8000c60 <HAL_InitTick+0x5c>)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	e000      	b.n	8000c50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000010 	.word	0x20000010
 8000c5c:	20000004 	.word	0x20000004
 8000c60:	20000000 	.word	0x20000000

08000c64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <HAL_IncTick+0x1c>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <HAL_IncTick+0x20>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4413      	add	r3, r2
 8000c74:	4a03      	ldr	r2, [pc, #12]	; (8000c84 <HAL_IncTick+0x20>)
 8000c76:	6013      	str	r3, [r2, #0]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr
 8000c80:	20000004 	.word	0x20000004
 8000c84:	20000264 	.word	0x20000264

08000c88 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c8c:	4b02      	ldr	r3, [pc, #8]	; (8000c98 <HAL_GetTick+0x10>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr
 8000c98:	20000264 	.word	0x20000264

08000c9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ca4:	f7ff fff0 	bl	8000c88 <HAL_GetTick>
 8000ca8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000cb4:	d005      	beq.n	8000cc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cb6:	4b0a      	ldr	r3, [pc, #40]	; (8000ce0 <HAL_Delay+0x44>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	461a      	mov	r2, r3
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cc2:	bf00      	nop
 8000cc4:	f7ff ffe0 	bl	8000c88 <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	68fa      	ldr	r2, [r7, #12]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d8f7      	bhi.n	8000cc4 <HAL_Delay+0x28>
  {
  }
}
 8000cd4:	bf00      	nop
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000004 	.word	0x20000004

08000ce4 <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_mcr = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]

  /* Check CAN handle */
  if(hcan == NULL)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d101      	bne.n	8000d02 <HAL_CAN_Init+0x1e>
  {
     return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e0ce      	b.n	8000ea0 <HAL_CAN_Init+0x1bc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if(hcan->State == HAL_CAN_STATE_RESET)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d106      	bne.n	8000d1c <HAL_CAN_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hcan-> Lock = HAL_UNLOCKED;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2200      	movs	r2, #0
 8000d12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f000 f997 	bl	800104a <HAL_CAN_MspInit>
  }

  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2202      	movs	r2, #2
 8000d20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f022 0202 	bic.w	r2, r2, #2
 8000d32:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f042 0201 	orr.w	r2, r2, #1
 8000d42:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000d44:	f7ff ffa0 	bl	8000c88 <HAL_GetTick>
 8000d48:	60f8      	str	r0, [r7, #12]

  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000d4a:	e010      	b.n	8000d6e <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8000d4c:	f7ff ff9c 	bl	8000c88 <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b0a      	cmp	r3, #10
 8000d58:	d909      	bls.n	8000d6e <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2200      	movs	r2, #0
 8000d66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      return HAL_TIMEOUT;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e098      	b.n	8000ea0 <HAL_CAN_Init+0x1bc>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d0e7      	beq.n	8000d4c <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d179      	bne.n	8000e7e <HAL_CAN_Init+0x19a>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	699b      	ldr	r3, [r3, #24]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d103      	bne.n	8000d9a <HAL_CAN_Init+0xb6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TTCM);
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d98:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d103      	bne.n	8000daa <HAL_CAN_Init+0xc6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000da8:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6a1b      	ldr	r3, [r3, #32]
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d103      	bne.n	8000dba <HAL_CAN_Init+0xd6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	f043 0320 	orr.w	r3, r3, #32
 8000db8:	613b      	str	r3, [r7, #16]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d103      	bne.n	8000dca <HAL_CAN_Init+0xe6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	f043 0310 	orr.w	r3, r3, #16
 8000dc8:	613b      	str	r3, [r7, #16]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d103      	bne.n	8000dda <HAL_CAN_Init+0xf6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	f043 0308 	orr.w	r3, r3, #8
 8000dd8:	613b      	str	r3, [r7, #16]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d103      	bne.n	8000dea <HAL_CAN_Init+0x106>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	f043 0304 	orr.w	r3, r3, #4
 8000de8:	613b      	str	r3, [r7, #16]
    }

    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f023 01fc 	bic.w	r1, r3, #252	; 0xfc
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	430a      	orrs	r2, r1
 8000dfc:	601a      	str	r2, [r3, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);

    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	689a      	ldr	r2, [r3, #8]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	68db      	ldr	r3, [r3, #12]
 8000e06:	431a      	orrs	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	691b      	ldr	r3, [r3, #16]
 8000e0c:	431a      	orrs	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	ea42 0103 	orr.w	r1, r2, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	1e5a      	subs	r2, r3, #1
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	430a      	orrs	r2, r1
 8000e22:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f022 0201 	bic.w	r2, r2, #1
 8000e32:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 8000e34:	f7ff ff28 	bl	8000c88 <HAL_GetTick>
 8000e38:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000e3a:	e010      	b.n	8000e5e <HAL_CAN_Init+0x17a>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8000e3c:	f7ff ff24 	bl	8000c88 <HAL_GetTick>
 8000e40:	4602      	mov	r2, r0
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	1ad3      	subs	r3, r2, r3
 8000e46:	2b0a      	cmp	r3, #10
 8000e48:	d909      	bls.n	8000e5e <HAL_CAN_Init+0x17a>
      {
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2200      	movs	r2, #0
 8000e56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e020      	b.n	8000ea0 <HAL_CAN_Init+0x1bc>
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d0e7      	beq.n	8000e3c <HAL_CAN_Init+0x158>
      }
    }

    /* Check acknowledged */
    if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_CAN_Init+0x19a>
    {
      status = CAN_INITSTATUS_SUCCESS;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	617b      	str	r3, [r7, #20]
    }
  }

  if(status == CAN_INITSTATUS_SUCCESS)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d108      	bne.n	8000e96 <HAL_CAN_Init+0x1b2>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2200      	movs	r2, #0
 8000e88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_OK;
 8000e92:	2300      	movs	r3, #0
 8000e94:	e004      	b.n	8000ea0 <HAL_CAN_Init+0x1bc>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2204      	movs	r2, #4
 8000e9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
  }
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3718      	adds	r7, #24
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));

  filternbrbitpos = ((uint32_t)1) << sFilterConfig->FilterNumber;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	695b      	ldr	r3, [r3, #20]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000eca:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed2:	021b      	lsls	r3, r3, #8
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f042 0201 	orr.w	r2, r2, #1
 8000ede:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8)   );

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	43da      	mvns	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	400a      	ands	r2, r1
 8000ef4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	69db      	ldr	r3, [r3, #28]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d127      	bne.n	8000f50 <HAL_CAN_ConfigFilter+0xa8>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	43da      	mvns	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	400a      	ands	r2, r1
 8000f12:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 8000f2a:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8000f2c:	3248      	adds	r2, #72	; 0x48
 8000f2e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6819      	ldr	r1, [r3, #0]
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8000f46:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8000f48:	3348      	adds	r3, #72	; 0x48
 8000f4a:	00db      	lsls	r3, r3, #3
 8000f4c:	440b      	add	r3, r1
 8000f4e:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d126      	bne.n	8000fa6 <HAL_CAN_ConfigFilter+0xfe>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	430a      	orrs	r2, r1
 8000f68:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8000f80:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8000f82:	3248      	adds	r2, #72	; 0x48
 8000f84:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6819      	ldr	r1, [r3, #0]
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8000f9c:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8000f9e:	3348      	adds	r3, #72	; 0x48
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	440b      	add	r3, r1
 8000fa4:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d10b      	bne.n	8000fc6 <HAL_CAN_ConfigFilter+0x11e>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	43da      	mvns	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	400a      	ands	r2, r1
 8000fc0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000fc4:	e009      	b.n	8000fda <HAL_CAN_ConfigFilter+0x132>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	691b      	ldr	r3, [r3, #16]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d10b      	bne.n	8000ffa <HAL_CAN_ConfigFilter+0x152>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	43da      	mvns	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	400a      	ands	r2, r1
 8000ff4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000ff8:	e009      	b.n	800100e <HAL_CAN_ConfigFilter+0x166>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	430a      	orrs	r2, r1
 800100a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }

  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	6a1b      	ldr	r3, [r3, #32]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d109      	bne.n	800102a <HAL_CAN_ConfigFilter+0x182>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	430a      	orrs	r2, r1
 8001026:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f022 0201 	bic.w	r2, r2, #1
 800103a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Return function status */
  return HAL_OK;
 800103e:	2300      	movs	r3, #0
}
 8001040:	4618      	mov	r0, r3
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr

0800104a <HAL_CAN_MspInit>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800104a:	b480      	push	{r7}
 800104c:	b083      	sub	sp, #12
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspInit can be implemented in the user file
   */
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8001066:	2304      	movs	r3, #4
 8001068:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  /* Process locked */
  __HAL_LOCK(hcan);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001074:	2b01      	cmp	r3, #1
 8001076:	d101      	bne.n	800107c <HAL_CAN_Transmit+0x20>
 8001078:	2302      	movs	r3, #2
 800107a:	e15a      	b.n	8001332 <HAL_CAN_Transmit+0x2d6>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2201      	movs	r2, #1
 8001080:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b22      	cmp	r3, #34	; 0x22
 800108e:	d104      	bne.n	800109a <HAL_CAN_Transmit+0x3e>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2232      	movs	r2, #50	; 0x32
 8001094:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001098:	e003      	b.n	80010a2 <HAL_CAN_Transmit+0x46>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2212      	movs	r2, #18
 800109e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Select one empty transmit mailbox */
  if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d002      	beq.n	80010b6 <HAL_CAN_Transmit+0x5a>
  {
    transmitmailbox = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	e015      	b.n	80010e2 <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d002      	beq.n	80010ca <HAL_CAN_Transmit+0x6e>
  {
    transmitmailbox = 1;
 80010c4:	2301      	movs	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	e00b      	b.n	80010e2 <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME2))
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <HAL_CAN_Transmit+0x82>
  {
    transmitmailbox = 2;
 80010d8:	2302      	movs	r3, #2
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	e001      	b.n	80010e2 <HAL_CAN_Transmit+0x86>
  }
  else
  {
    transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 80010de:	2304      	movs	r3, #4
 80010e0:	60fb      	str	r3, [r7, #12]
  }

  if (transmitmailbox != CAN_TXSTATUS_NOMAILBOX)
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2b04      	cmp	r3, #4
 80010e6:	f000 811b 	beq.w	8001320 <HAL_CAN_Transmit+0x2c4>
  {
    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	3318      	adds	r3, #24
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	4413      	add	r3, r2
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	6811      	ldr	r1, [r2, #0]
 80010fc:	f003 0201 	and.w	r2, r3, #1
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	3318      	adds	r3, #24
 8001104:	011b      	lsls	r3, r3, #4
 8001106:	440b      	add	r3, r1
 8001108:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d117      	bne.n	8001144 <HAL_CAN_Transmit+0xe8>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	3318      	adds	r3, #24
 800111c:	011b      	lsls	r3, r3, #4
 800111e:	4413      	add	r3, r2
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	0559      	lsls	r1, r3, #21
                                                           hcan->pTxMsg->RTR);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 8001130:	430b      	orrs	r3, r1
 8001132:	6879      	ldr	r1, [r7, #4]
 8001134:	6809      	ldr	r1, [r1, #0]
 8001136:	431a      	orrs	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	3318      	adds	r3, #24
 800113c:	011b      	lsls	r3, r3, #4
 800113e:	440b      	add	r3, r1
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	e01a      	b.n	800117a <HAL_CAN_Transmit+0x11e>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	3318      	adds	r3, #24
 800114c:	011b      	lsls	r3, r3, #4
 800114e:	4413      	add	r3, r2
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	00d9      	lsls	r1, r3, #3
                                                           hcan->pTxMsg->IDE |
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115e:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001160:	4319      	orrs	r1, r3
                                                           hcan->pTxMsg->RTR);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 8001168:	430b      	orrs	r3, r1
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	6809      	ldr	r1, [r1, #0]
 800116e:	431a      	orrs	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	3318      	adds	r3, #24
 8001174:	011b      	lsls	r3, r3, #4
 8001176:	440b      	add	r3, r1
 8001178:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	691a      	ldr	r2, [r3, #16]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001184:	f002 020f 	and.w	r2, r2, #15
 8001188:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	3318      	adds	r3, #24
 8001192:	011b      	lsls	r3, r3, #4
 8001194:	4413      	add	r3, r2
 8001196:	3304      	adds	r3, #4
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	6811      	ldr	r1, [r2, #0]
 800119e:	f023 020f 	bic.w	r2, r3, #15
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	3318      	adds	r3, #24
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	440b      	add	r3, r1
 80011aa:	3304      	adds	r3, #4
 80011ac:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	3318      	adds	r3, #24
 80011b6:	011b      	lsls	r3, r3, #4
 80011b8:	4413      	add	r3, r2
 80011ba:	3304      	adds	r3, #4
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	691b      	ldr	r3, [r3, #16]
 80011c4:	6879      	ldr	r1, [r7, #4]
 80011c6:	6809      	ldr	r1, [r1, #0]
 80011c8:	431a      	orrs	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	3318      	adds	r3, #24
 80011ce:	011b      	lsls	r3, r3, #4
 80011d0:	440b      	add	r3, r1
 80011d2:	3304      	adds	r3, #4
 80011d4:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_BIT_POSITION) |
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	6a1b      	ldr	r3, [r3, #32]
 80011dc:	061a      	lsls	r2, r3, #24
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	041b      	lsls	r3, r3, #16
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	431a      	orrs	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f6:	695b      	ldr	r3, [r3, #20]
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	6809      	ldr	r1, [r1, #0]
 80011fc:	431a      	orrs	r2, r3
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	011b      	lsls	r3, r3, #4
 8001202:	440b      	add	r3, r1
 8001204:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001208:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_BIT_POSITION) |
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001210:	061a      	lsls	r2, r3, #24
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001218:	041b      	lsls	r3, r3, #16
 800121a:	431a      	orrs	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	431a      	orrs	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	6809      	ldr	r1, [r1, #0]
 8001230:	431a      	orrs	r2, r3
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	440b      	add	r3, r1
 8001238:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800123c:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	3318      	adds	r3, #24
 8001246:	011b      	lsls	r3, r3, #4
 8001248:	4413      	add	r3, r2
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	6811      	ldr	r1, [r2, #0]
 8001250:	f043 0201 	orr.w	r2, r3, #1
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3318      	adds	r3, #24
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	440b      	add	r3, r1
 800125c:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 800125e:	f7ff fd13 	bl	8000c88 <HAL_GetTick>
 8001262:	60b8      	str	r0, [r7, #8]

    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001264:	e018      	b.n	8001298 <HAL_CAN_Transmit+0x23c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800126c:	d014      	beq.n	8001298 <HAL_CAN_Transmit+0x23c>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d007      	beq.n	8001284 <HAL_CAN_Transmit+0x228>
 8001274:	f7ff fd08 	bl	8000c88 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	d209      	bcs.n	8001298 <HAL_CAN_Transmit+0x23c>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2203      	movs	r2, #3
 8001288:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2200      	movs	r2, #0
 8001290:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e04c      	b.n	8001332 <HAL_CAN_Transmit+0x2d6>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10b      	bne.n	80012b6 <HAL_CAN_Transmit+0x25a>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	4b25      	ldr	r3, [pc, #148]	; (800133c <HAL_CAN_Transmit+0x2e0>)
 80012a6:	4013      	ands	r3, r2
 80012a8:	4a24      	ldr	r2, [pc, #144]	; (800133c <HAL_CAN_Transmit+0x2e0>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	bf14      	ite	ne
 80012ae:	2301      	movne	r3, #1
 80012b0:	2300      	moveq	r3, #0
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	e019      	b.n	80012ea <HAL_CAN_Transmit+0x28e>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d10b      	bne.n	80012d4 <HAL_CAN_Transmit+0x278>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689a      	ldr	r2, [r3, #8]
 80012c2:	4b1f      	ldr	r3, [pc, #124]	; (8001340 <HAL_CAN_Transmit+0x2e4>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	4a1e      	ldr	r2, [pc, #120]	; (8001340 <HAL_CAN_Transmit+0x2e4>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	bf14      	ite	ne
 80012cc:	2301      	movne	r3, #1
 80012ce:	2300      	moveq	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	e00a      	b.n	80012ea <HAL_CAN_Transmit+0x28e>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <HAL_CAN_Transmit+0x2e8>)
 80012dc:	4013      	ands	r3, r2
 80012de:	4a19      	ldr	r2, [pc, #100]	; (8001344 <HAL_CAN_Transmit+0x2e8>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	bf14      	ite	ne
 80012e4:	2301      	movne	r3, #1
 80012e6:	2300      	moveq	r3, #0
 80012e8:	b2db      	uxtb	r3, r3
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d1bb      	bne.n	8001266 <HAL_CAN_Transmit+0x20a>
        }
      }
    }
    if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b32      	cmp	r3, #50	; 0x32
 80012f8:	d108      	bne.n	800130c <HAL_CAN_Transmit+0x2b0>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2222      	movs	r2, #34	; 0x22
 80012fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 800130a:	e003      	b.n	8001314 <HAL_CAN_Transmit+0x2b8>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_READY;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2201      	movs	r2, #1
 8001310:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	e008      	b.n	8001332 <HAL_CAN_Transmit+0x2d6>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2204      	movs	r2, #4
 8001324:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
  }
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	04000003 	.word	0x04000003
 8001340:	08000300 	.word	0x08000300
 8001344:	10030000 	.word	0x10030000

08001348 <HAL_CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  if((hcan->State == HAL_CAN_STATE_READY) || (hcan->State == HAL_CAN_STATE_BUSY_TX))
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2b01      	cmp	r3, #1
 800135e:	d005      	beq.n	800136c <HAL_CAN_Receive_IT+0x24>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b12      	cmp	r3, #18
 800136a:	d13f      	bne.n	80013ec <HAL_CAN_Receive_IT+0xa4>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001372:	2b01      	cmp	r3, #1
 8001374:	d101      	bne.n	800137a <HAL_CAN_Receive_IT+0x32>
 8001376:	2302      	movs	r3, #2
 8001378:	e03b      	b.n	80013f2 <HAL_CAN_Receive_IT+0xaa>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b12      	cmp	r3, #18
 800138c:	d104      	bne.n	8001398 <HAL_CAN_Receive_IT+0x50>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2232      	movs	r2, #50	; 0x32
 8001392:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001396:	e003      	b.n	80013a0 <HAL_CAN_Receive_IT+0x58>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2222      	movs	r2, #34	; 0x22
 800139c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	63da      	str	r2, [r3, #60]	; 0x3c
    /*  - Enable Error passive Interrupt */
    /*  - Enable Bus-off Interrupt */
    /*  - Enable Last error code Interrupt */
    /*  - Enable Error Interrupt */
    /*  - Enable Transmit mailbox empty Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	695b      	ldr	r3, [r3, #20]
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	6812      	ldr	r2, [r2, #0]
 80013b0:	f443 430f 	orr.w	r3, r3, #36608	; 0x8f00
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6153      	str	r3, [r2, #20]
                              CAN_IT_LEC |
                              CAN_IT_ERR |
                              CAN_IT_TME  );

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(FIFONumber == CAN_FIFO0)
 80013c2:	78fb      	ldrb	r3, [r7, #3]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d108      	bne.n	80013da <HAL_CAN_Receive_IT+0x92>
    {
      /* Enable FIFO 0 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	695a      	ldr	r2, [r3, #20]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f042 0202 	orr.w	r2, r2, #2
 80013d6:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 80013d8:	e00a      	b.n	80013f0 <HAL_CAN_Receive_IT+0xa8>
    }
    else
    {
      /* Enable FIFO 1 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP1);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	695a      	ldr	r2, [r3, #20]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f042 0210 	orr.w	r2, r2, #16
 80013e8:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 80013ea:	e001      	b.n	80013f0 <HAL_CAN_Receive_IT+0xa8>
    }

  }
  else
  {
    return HAL_BUSY;
 80013ec:	2302      	movs	r3, #2
 80013ee:	e000      	b.n	80013f2 <HAL_CAN_Receive_IT+0xaa>
  }

  /* Return function status */
  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bc80      	pop	{r7}
 80013fa:	4770      	bx	lr

080013fc <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	2b01      	cmp	r3, #1
 8001410:	d11a      	bne.n	8001448 <HAL_CAN_IRQHandler+0x4c>
  {
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	689a      	ldr	r2, [r3, #8]
 8001418:	4b83      	ldr	r3, [pc, #524]	; (8001628 <HAL_CAN_IRQHandler+0x22c>)
 800141a:	4013      	ands	r3, r2
 800141c:	4a82      	ldr	r2, [pc, #520]	; (8001628 <HAL_CAN_IRQHandler+0x22c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d00f      	beq.n	8001442 <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	4b80      	ldr	r3, [pc, #512]	; (800162c <HAL_CAN_IRQHandler+0x230>)
 800142a:	4013      	ands	r3, r2
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 800142c:	4a7f      	ldr	r2, [pc, #508]	; (800162c <HAL_CAN_IRQHandler+0x230>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d007      	beq.n	8001442 <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	4b7d      	ldr	r3, [pc, #500]	; (8001630 <HAL_CAN_IRQHandler+0x234>)
 800143a:	4013      	ands	r3, r2
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 800143c:	4a7c      	ldr	r2, [pc, #496]	; (8001630 <HAL_CAN_IRQHandler+0x234>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d102      	bne.n	8001448 <HAL_CAN_IRQHandler+0x4c>
    {
      /* Call transmit function */
      CAN_Transmit_IT(hcan);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f908 	bl	8001658 <CAN_Transmit_IT>
    }
  }

  /* Check End of reception flag for FIFO0 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	2b02      	cmp	r3, #2
 8001454:	d10b      	bne.n	800146e <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0))
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_CAN_IRQHandler+0x72>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 8001466:	2100      	movs	r1, #0
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f926 	bl	80016ba <CAN_Receive_IT>
  }

  /* Check End of reception flag for FIFO1 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	695b      	ldr	r3, [r3, #20]
 8001474:	f003 0310 	and.w	r3, r3, #16
 8001478:	2b10      	cmp	r3, #16
 800147a:	d10b      	bne.n	8001494 <HAL_CAN_IRQHandler+0x98>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001488:	2b00      	cmp	r3, #0
 800148a:	d003      	beq.n	8001494 <HAL_CAN_IRQHandler+0x98>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 800148c:	2101      	movs	r1, #1
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 f913 	bl	80016ba <CAN_Receive_IT>
  }

  /* Check Error Warning Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	699b      	ldr	r3, [r3, #24]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d115      	bne.n	80014ce <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	695b      	ldr	r3, [r3, #20]
 80014a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 80014ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014b0:	d10d      	bne.n	80014ce <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 80014bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014c0:	d105      	bne.n	80014ce <HAL_CAN_IRQHandler+0xd2>
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c6:	f043 0201 	orr.w	r2, r3, #1
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Warning Flag as read-only */
  }

  /* Check Error Passive Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d115      	bne.n	8001508 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 80014e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014ea:	d10d      	bne.n	8001508 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 80014f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014fa:	d105      	bne.n	8001508 <HAL_CAN_IRQHandler+0x10c>
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001500:	f043 0202 	orr.w	r2, r3, #2
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Passive Flag as read-only */
  }

  /* Check Bus-Off Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	f003 0304 	and.w	r3, r3, #4
 8001512:	2b04      	cmp	r3, #4
 8001514:	d115      	bne.n	8001542 <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 8001520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001524:	d10d      	bne.n	8001542 <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 8001530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001534:	d105      	bne.n	8001542 <HAL_CAN_IRQHandler+0x146>
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800153a:	f043 0204 	orr.w	r2, r3, #4
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Bus-Off Flag as read-only */
  }

  /* Check Last error code Flag */
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800154c:	2b00      	cmp	r3, #0
 800154e:	d05c      	beq.n	800160a <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 800155a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800155e:	d154      	bne.n	800160a <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 800156a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800156e:	d14c      	bne.n	800160a <HAL_CAN_IRQHandler+0x20e>
  {
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800157a:	2b60      	cmp	r3, #96	; 0x60
 800157c:	d035      	beq.n	80015ea <HAL_CAN_IRQHandler+0x1ee>
 800157e:	2b60      	cmp	r3, #96	; 0x60
 8001580:	d83a      	bhi.n	80015f8 <HAL_CAN_IRQHandler+0x1fc>
 8001582:	2b50      	cmp	r3, #80	; 0x50
 8001584:	d02a      	beq.n	80015dc <HAL_CAN_IRQHandler+0x1e0>
 8001586:	2b50      	cmp	r3, #80	; 0x50
 8001588:	d836      	bhi.n	80015f8 <HAL_CAN_IRQHandler+0x1fc>
 800158a:	2b40      	cmp	r3, #64	; 0x40
 800158c:	d01f      	beq.n	80015ce <HAL_CAN_IRQHandler+0x1d2>
 800158e:	2b40      	cmp	r3, #64	; 0x40
 8001590:	d832      	bhi.n	80015f8 <HAL_CAN_IRQHandler+0x1fc>
 8001592:	2b30      	cmp	r3, #48	; 0x30
 8001594:	d014      	beq.n	80015c0 <HAL_CAN_IRQHandler+0x1c4>
 8001596:	2b30      	cmp	r3, #48	; 0x30
 8001598:	d82e      	bhi.n	80015f8 <HAL_CAN_IRQHandler+0x1fc>
 800159a:	2b10      	cmp	r3, #16
 800159c:	d002      	beq.n	80015a4 <HAL_CAN_IRQHandler+0x1a8>
 800159e:	2b20      	cmp	r3, #32
 80015a0:	d007      	beq.n	80015b2 <HAL_CAN_IRQHandler+0x1b6>
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
          break;
      default:
          break;
 80015a2:	e029      	b.n	80015f8 <HAL_CAN_IRQHandler+0x1fc>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015a8:	f043 0208 	orr.w	r2, r3, #8
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80015b0:	e023      	b.n	80015fa <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b6:	f043 0210 	orr.w	r2, r3, #16
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80015be:	e01c      	b.n	80015fa <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015c4:	f043 0220 	orr.w	r2, r3, #32
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80015cc:	e015      	b.n	80015fa <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80015da:	e00e      	b.n	80015fa <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015e0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80015e8:	e007      	b.n	80015fa <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80015f6:	e000      	b.n	80015fa <HAL_CAN_IRQHandler+0x1fe>
          break;
 80015f8:	bf00      	nop
    }

    /* Clear Last error code Flag */
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	699a      	ldr	r2, [r3, #24]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001608:	619a      	str	r2, [r3, #24]
  }

  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800160e:	2b00      	cmp	r3, #0
 8001610:	d006      	beq.n	8001620 <HAL_CAN_IRQHandler+0x224>
  {
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2201      	movs	r2, #1
 8001616:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f813 	bl	8001646 <HAL_CAN_ErrorCallback>
  }
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	04000003 	.word	0x04000003
 800162c:	08000300 	.word	0x08000300
 8001630:	10030000 	.word	0x10030000

08001634 <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback can be implemented in the user file
   */
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr

08001646 <HAL_CAN_ErrorCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback can be implemented in the user file
   */
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	695a      	ldr	r2, [r3, #20]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f022 0201 	bic.w	r2, r2, #1
 800166e:	615a      	str	r2, [r3, #20]

  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b12      	cmp	r3, #18
 800167a:	d107      	bne.n	800168c <CAN_Transmit_IT+0x34>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	695a      	ldr	r2, [r3, #20]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 800168a:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2b32      	cmp	r3, #50	; 0x32
 8001696:	d104      	bne.n	80016a2 <CAN_Transmit_IT+0x4a>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2222      	movs	r2, #34	; 0x22
 800169c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80016a0:	e003      	b.n	80016aa <CAN_Transmit_IT+0x52>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2201      	movs	r2, #1
 80016a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Transmission complete callback */
  HAL_CAN_TxCpltCallback(hcan);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff ffc2 	bl	8001634 <HAL_CAN_TxCpltCallback>

  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b082      	sub	sp, #8
 80016be:	af00      	add	r7, sp, #0
 80016c0:	6078      	str	r0, [r7, #4]
 80016c2:	460b      	mov	r3, r1
 80016c4:	70fb      	strb	r3, [r7, #3]
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	78fb      	ldrb	r3, [r7, #3]
 80016cc:	331b      	adds	r3, #27
 80016ce:	011b      	lsls	r3, r3, #4
 80016d0:	4413      	add	r3, r2
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016d8:	f002 0204 	and.w	r2, r2, #4
 80016dc:	609a      	str	r2, [r3, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d10d      	bne.n	8001704 <CAN_Receive_IT+0x4a>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	331b      	adds	r3, #27
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	4413      	add	r3, r2
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	0d5a      	lsrs	r2, r3, #21
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016fc:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	e00c      	b.n	800171e <CAN_Receive_IT+0x64>
  }
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	78fb      	ldrb	r3, [r7, #3]
 800170a:	331b      	adds	r3, #27
 800170c:	011b      	lsls	r3, r3, #4
 800170e:	4413      	add	r3, r2
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	08da      	lsrs	r2, r3, #3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001718:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800171c:	605a      	str	r2, [r3, #4]
  }

  hcan->pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	78fb      	ldrb	r3, [r7, #3]
 8001724:	331b      	adds	r3, #27
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	4413      	add	r3, r2
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001730:	f002 0202 	and.w	r2, r2, #2
 8001734:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	78fb      	ldrb	r3, [r7, #3]
 800173c:	331b      	adds	r3, #27
 800173e:	011b      	lsls	r3, r3, #4
 8001740:	4413      	add	r3, r2
 8001742:	3304      	adds	r3, #4
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800174a:	f002 020f 	and.w	r2, r2, #15
 800174e:	611a      	str	r2, [r3, #16]
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	78fb      	ldrb	r3, [r7, #3]
 8001756:	331b      	adds	r3, #27
 8001758:	011b      	lsls	r3, r3, #4
 800175a:	4413      	add	r3, r2
 800175c:	3304      	adds	r3, #4
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	0a1a      	lsrs	r2, r3, #8
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	635a      	str	r2, [r3, #52]	; 0x34
  /* Get the data field */
  hcan->pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	78fb      	ldrb	r3, [r7, #3]
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	4413      	add	r3, r2
 8001774:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	615a      	str	r2, [r3, #20]
  hcan->pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	78fb      	ldrb	r3, [r7, #3]
 8001788:	011b      	lsls	r3, r3, #4
 800178a:	4413      	add	r3, r2
 800178c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	0a1a      	lsrs	r2, r3, #8
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	619a      	str	r2, [r3, #24]
  hcan->pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	011b      	lsls	r3, r3, #4
 80017a4:	4413      	add	r3, r2
 80017a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	0c1a      	lsrs	r2, r3, #16
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	61da      	str	r2, [r3, #28]
  hcan->pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	4413      	add	r3, r2
 80017c0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	0e1a      	lsrs	r2, r3, #24
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017cc:	b2d2      	uxtb	r2, r2
 80017ce:	621a      	str	r2, [r3, #32]
  hcan->pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	011b      	lsls	r3, r3, #4
 80017d8:	4413      	add	r3, r2
 80017da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	625a      	str	r2, [r3, #36]	; 0x24
  hcan->pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	78fb      	ldrb	r3, [r7, #3]
 80017ee:	011b      	lsls	r3, r3, #4
 80017f0:	4413      	add	r3, r2
 80017f2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	0a1a      	lsrs	r2, r3, #8
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	629a      	str	r2, [r3, #40]	; 0x28
  hcan->pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	78fb      	ldrb	r3, [r7, #3]
 8001808:	011b      	lsls	r3, r3, #4
 800180a:	4413      	add	r3, r2
 800180c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	0c1a      	lsrs	r2, r3, #16
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	62da      	str	r2, [r3, #44]	; 0x2c
  hcan->pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	78fb      	ldrb	r3, [r7, #3]
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	4413      	add	r3, r2
 8001826:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	0e1a      	lsrs	r2, r3, #24
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	631a      	str	r2, [r3, #48]	; 0x30
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d110      	bne.n	800185e <CAN_Receive_IT+0x1a4>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	68da      	ldr	r2, [r3, #12]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f042 0220 	orr.w	r2, r2, #32
 800184a:	60da      	str	r2, [r3, #12]

    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	695a      	ldr	r2, [r3, #20]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f022 0202 	bic.w	r2, r2, #2
 800185a:	615a      	str	r2, [r3, #20]
 800185c:	e00f      	b.n	800187e <CAN_Receive_IT+0x1c4>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	691a      	ldr	r2, [r3, #16]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f042 0220 	orr.w	r2, r2, #32
 800186c:	611a      	str	r2, [r3, #16]

    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	695a      	ldr	r2, [r3, #20]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f022 0210 	bic.w	r2, r2, #16
 800187c:	615a      	str	r2, [r3, #20]
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b22      	cmp	r3, #34	; 0x22
 8001888:	d107      	bne.n	800189a <CAN_Receive_IT+0x1e0>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	695a      	ldr	r2, [r3, #20]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001898:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b32      	cmp	r3, #50	; 0x32
 80018a4:	d104      	bne.n	80018b0 <CAN_Receive_IT+0x1f6>
  {
    /* Disable CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2212      	movs	r2, #18
 80018aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80018ae:	e003      	b.n	80018b8 <CAN_Receive_IT+0x1fe>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2201      	movs	r2, #1
 80018b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Receive complete callback */
  HAL_CAN_RxCpltCallback(hcan);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f003 ff11 	bl	80056e0 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <NVIC_SetPriorityGrouping+0x44>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e4:	4013      	ands	r3, r2
 80018e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fa:	4a04      	ldr	r2, [pc, #16]	; (800190c <NVIC_SetPriorityGrouping+0x44>)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	60d3      	str	r3, [r2, #12]
}
 8001900:	bf00      	nop
 8001902:	3714      	adds	r7, #20
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001914:	4b04      	ldr	r3, [pc, #16]	; (8001928 <NVIC_GetPriorityGrouping+0x18>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	f003 0307 	and.w	r3, r3, #7
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	f003 021f 	and.w	r2, r3, #31
 800193c:	4906      	ldr	r1, [pc, #24]	; (8001958 <NVIC_EnableIRQ+0x2c>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	095b      	lsrs	r3, r3, #5
 8001944:	2001      	movs	r0, #1
 8001946:	fa00 f202 	lsl.w	r2, r0, r2
 800194a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	e000e100 	.word	0xe000e100

0800195c <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	f003 021f 	and.w	r2, r3, #31
 800196c:	4907      	ldr	r1, [pc, #28]	; (800198c <NVIC_DisableIRQ+0x30>)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	095b      	lsrs	r3, r3, #5
 8001974:	2001      	movs	r0, #1
 8001976:	fa00 f202 	lsl.w	r2, r0, r2
 800197a:	3320      	adds	r3, #32
 800197c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000e100 	.word	0xe000e100

08001990 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	da0b      	bge.n	80019bc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	490c      	ldr	r1, [pc, #48]	; (80019dc <NVIC_SetPriority+0x4c>)
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	f003 030f 	and.w	r3, r3, #15
 80019b0:	3b04      	subs	r3, #4
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019ba:	e009      	b.n	80019d0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	4907      	ldr	r1, [pc, #28]	; (80019e0 <NVIC_SetPriority+0x50>)
 80019c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c6:	0112      	lsls	r2, r2, #4
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	440b      	add	r3, r1
 80019cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	e000ed00 	.word	0xe000ed00
 80019e0:	e000e100 	.word	0xe000e100

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	; 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43da      	mvns	r2, r3
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	43d9      	mvns	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	4313      	orrs	r3, r2
         );
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	; 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a58:	d301      	bcc.n	8001a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e00f      	b.n	8001a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	; (8001a88 <SysTick_Config+0x40>)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a66:	210f      	movs	r1, #15
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a6c:	f7ff ff90 	bl	8001990 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <SysTick_Config+0x40>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a76:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <SysTick_Config+0x40>)
 8001a78:	2207      	movs	r2, #7
 8001a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	e000e010 	.word	0xe000e010

08001a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ff17 	bl	80018c8 <NVIC_SetPriorityGrouping>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b086      	sub	sp, #24
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
 8001aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab4:	f7ff ff2c 	bl	8001910 <NVIC_GetPriorityGrouping>
 8001ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	6978      	ldr	r0, [r7, #20]
 8001ac0:	f7ff ff90 	bl	80019e4 <NVIC_EncodePriority>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff5f 	bl	8001990 <NVIC_SetPriority>
}
 8001ad2:	bf00      	nop
 8001ad4:	3718      	adds	r7, #24
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff1f 	bl	800192c <NVIC_EnableIRQ>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	4603      	mov	r3, r0
 8001afe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff ff29 	bl	800195c <NVIC_DisableIRQ>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff ff94 	bl	8001a48 <SysTick_Config>
 8001b20:	4603      	mov	r3, r0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
	...

08001b2c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	d106      	bne.n	8001b48 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a08      	ldr	r2, [pc, #32]	; (8001b60 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001b46:	e005      	b.n	8001b54 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001b4e:	f023 0304 	bic.w	r3, r3, #4
 8001b52:	6013      	str	r3, [r2, #0]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	e000e010 	.word	0xe000e010

08001b64 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001b68:	f004 fe18 	bl	800679c <HAL_SYSTICK_Callback>
}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d005      	beq.n	8001b92 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2204      	movs	r2, #4
 8001b8a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e051      	b.n	8001c36 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 020e 	bic.w	r2, r2, #14
 8001ba0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f022 0201 	bic.w	r2, r2, #1
 8001bb0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a22      	ldr	r2, [pc, #136]	; (8001c40 <HAL_DMA_Abort_IT+0xd0>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d029      	beq.n	8001c10 <HAL_DMA_Abort_IT+0xa0>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a20      	ldr	r2, [pc, #128]	; (8001c44 <HAL_DMA_Abort_IT+0xd4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d022      	beq.n	8001c0c <HAL_DMA_Abort_IT+0x9c>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1f      	ldr	r2, [pc, #124]	; (8001c48 <HAL_DMA_Abort_IT+0xd8>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d01a      	beq.n	8001c06 <HAL_DMA_Abort_IT+0x96>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1d      	ldr	r2, [pc, #116]	; (8001c4c <HAL_DMA_Abort_IT+0xdc>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d012      	beq.n	8001c00 <HAL_DMA_Abort_IT+0x90>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a1c      	ldr	r2, [pc, #112]	; (8001c50 <HAL_DMA_Abort_IT+0xe0>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d00a      	beq.n	8001bfa <HAL_DMA_Abort_IT+0x8a>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a1a      	ldr	r2, [pc, #104]	; (8001c54 <HAL_DMA_Abort_IT+0xe4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d102      	bne.n	8001bf4 <HAL_DMA_Abort_IT+0x84>
 8001bee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bf2:	e00e      	b.n	8001c12 <HAL_DMA_Abort_IT+0xa2>
 8001bf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bf8:	e00b      	b.n	8001c12 <HAL_DMA_Abort_IT+0xa2>
 8001bfa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bfe:	e008      	b.n	8001c12 <HAL_DMA_Abort_IT+0xa2>
 8001c00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c04:	e005      	b.n	8001c12 <HAL_DMA_Abort_IT+0xa2>
 8001c06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c0a:	e002      	b.n	8001c12 <HAL_DMA_Abort_IT+0xa2>
 8001c0c:	2310      	movs	r3, #16
 8001c0e:	e000      	b.n	8001c12 <HAL_DMA_Abort_IT+0xa2>
 8001c10:	2301      	movs	r3, #1
 8001c12:	4a11      	ldr	r2, [pc, #68]	; (8001c58 <HAL_DMA_Abort_IT+0xe8>)
 8001c14:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	4798      	blx	r3
    } 
  }
  return status;
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40020008 	.word	0x40020008
 8001c44:	4002001c 	.word	0x4002001c
 8001c48:	40020030 	.word	0x40020030
 8001c4c:	40020044 	.word	0x40020044
 8001c50:	40020058 	.word	0x40020058
 8001c54:	4002006c 	.word	0x4002006c
 8001c58:	40020000 	.word	0x40020000

08001c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b08b      	sub	sp, #44	; 0x2c
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c7e:	e169      	b.n	8001f54 <HAL_GPIO_Init+0x2f8>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001c80:	2201      	movs	r2, #1
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	69fa      	ldr	r2, [r7, #28]
 8001c90:	4013      	ands	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	f040 8158 	bne.w	8001f4e <HAL_GPIO_Init+0x2f2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4a9a      	ldr	r2, [pc, #616]	; (8001f0c <HAL_GPIO_Init+0x2b0>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d05e      	beq.n	8001d66 <HAL_GPIO_Init+0x10a>
 8001ca8:	4a98      	ldr	r2, [pc, #608]	; (8001f0c <HAL_GPIO_Init+0x2b0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d875      	bhi.n	8001d9a <HAL_GPIO_Init+0x13e>
 8001cae:	4a98      	ldr	r2, [pc, #608]	; (8001f10 <HAL_GPIO_Init+0x2b4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d058      	beq.n	8001d66 <HAL_GPIO_Init+0x10a>
 8001cb4:	4a96      	ldr	r2, [pc, #600]	; (8001f10 <HAL_GPIO_Init+0x2b4>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d86f      	bhi.n	8001d9a <HAL_GPIO_Init+0x13e>
 8001cba:	4a96      	ldr	r2, [pc, #600]	; (8001f14 <HAL_GPIO_Init+0x2b8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d052      	beq.n	8001d66 <HAL_GPIO_Init+0x10a>
 8001cc0:	4a94      	ldr	r2, [pc, #592]	; (8001f14 <HAL_GPIO_Init+0x2b8>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d869      	bhi.n	8001d9a <HAL_GPIO_Init+0x13e>
 8001cc6:	4a94      	ldr	r2, [pc, #592]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d04c      	beq.n	8001d66 <HAL_GPIO_Init+0x10a>
 8001ccc:	4a92      	ldr	r2, [pc, #584]	; (8001f18 <HAL_GPIO_Init+0x2bc>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d863      	bhi.n	8001d9a <HAL_GPIO_Init+0x13e>
 8001cd2:	4a92      	ldr	r2, [pc, #584]	; (8001f1c <HAL_GPIO_Init+0x2c0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d046      	beq.n	8001d66 <HAL_GPIO_Init+0x10a>
 8001cd8:	4a90      	ldr	r2, [pc, #576]	; (8001f1c <HAL_GPIO_Init+0x2c0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d85d      	bhi.n	8001d9a <HAL_GPIO_Init+0x13e>
 8001cde:	2b12      	cmp	r3, #18
 8001ce0:	d82a      	bhi.n	8001d38 <HAL_GPIO_Init+0xdc>
 8001ce2:	2b12      	cmp	r3, #18
 8001ce4:	d859      	bhi.n	8001d9a <HAL_GPIO_Init+0x13e>
 8001ce6:	a201      	add	r2, pc, #4	; (adr r2, 8001cec <HAL_GPIO_Init+0x90>)
 8001ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cec:	08001d67 	.word	0x08001d67
 8001cf0:	08001d41 	.word	0x08001d41
 8001cf4:	08001d53 	.word	0x08001d53
 8001cf8:	08001d95 	.word	0x08001d95
 8001cfc:	08001d9b 	.word	0x08001d9b
 8001d00:	08001d9b 	.word	0x08001d9b
 8001d04:	08001d9b 	.word	0x08001d9b
 8001d08:	08001d9b 	.word	0x08001d9b
 8001d0c:	08001d9b 	.word	0x08001d9b
 8001d10:	08001d9b 	.word	0x08001d9b
 8001d14:	08001d9b 	.word	0x08001d9b
 8001d18:	08001d9b 	.word	0x08001d9b
 8001d1c:	08001d9b 	.word	0x08001d9b
 8001d20:	08001d9b 	.word	0x08001d9b
 8001d24:	08001d9b 	.word	0x08001d9b
 8001d28:	08001d9b 	.word	0x08001d9b
 8001d2c:	08001d9b 	.word	0x08001d9b
 8001d30:	08001d49 	.word	0x08001d49
 8001d34:	08001d5d 	.word	0x08001d5d
 8001d38:	4a79      	ldr	r2, [pc, #484]	; (8001f20 <HAL_GPIO_Init+0x2c4>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d013      	beq.n	8001d66 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d3e:	e02c      	b.n	8001d9a <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	623b      	str	r3, [r7, #32]
          break;
 8001d46:	e029      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	3304      	adds	r3, #4
 8001d4e:	623b      	str	r3, [r7, #32]
          break;
 8001d50:	e024      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	3308      	adds	r3, #8
 8001d58:	623b      	str	r3, [r7, #32]
          break;
 8001d5a:	e01f      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	330c      	adds	r3, #12
 8001d62:	623b      	str	r3, [r7, #32]
          break;
 8001d64:	e01a      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d102      	bne.n	8001d74 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d6e:	2304      	movs	r3, #4
 8001d70:	623b      	str	r3, [r7, #32]
          break;
 8001d72:	e013      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d105      	bne.n	8001d88 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d7c:	2308      	movs	r3, #8
 8001d7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69fa      	ldr	r2, [r7, #28]
 8001d84:	611a      	str	r2, [r3, #16]
          break;
 8001d86:	e009      	b.n	8001d9c <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d88:	2308      	movs	r3, #8
 8001d8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	615a      	str	r2, [r3, #20]
          break;
 8001d92:	e003      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
          break;
 8001d98:	e000      	b.n	8001d9c <HAL_GPIO_Init+0x140>
          break;
 8001d9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	2bff      	cmp	r3, #255	; 0xff
 8001da0:	d801      	bhi.n	8001da6 <HAL_GPIO_Init+0x14a>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	e001      	b.n	8001daa <HAL_GPIO_Init+0x14e>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	3304      	adds	r3, #4
 8001daa:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	2bff      	cmp	r3, #255	; 0xff
 8001db0:	d802      	bhi.n	8001db8 <HAL_GPIO_Init+0x15c>
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	e002      	b.n	8001dbe <HAL_GPIO_Init+0x162>
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	3b08      	subs	r3, #8
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	210f      	movs	r1, #15
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	401a      	ands	r2, r3
 8001dd0:	6a39      	ldr	r1, [r7, #32]
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	431a      	orrs	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 80b1 	beq.w	8001f4e <HAL_GPIO_Init+0x2f2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dec:	4b4d      	ldr	r3, [pc, #308]	; (8001f24 <HAL_GPIO_Init+0x2c8>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a4c      	ldr	r2, [pc, #304]	; (8001f24 <HAL_GPIO_Init+0x2c8>)
 8001df2:	f043 0301 	orr.w	r3, r3, #1
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b4a      	ldr	r3, [pc, #296]	; (8001f24 <HAL_GPIO_Init+0x2c8>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8001e04:	4a48      	ldr	r2, [pc, #288]	; (8001f28 <HAL_GPIO_Init+0x2cc>)
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	089b      	lsrs	r3, r3, #2
 8001e0a:	3302      	adds	r3, #2
 8001e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e10:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	f003 0303 	and.w	r3, r3, #3
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	4013      	ands	r3, r2
 8001e26:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	4a40      	ldr	r2, [pc, #256]	; (8001f2c <HAL_GPIO_Init+0x2d0>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d013      	beq.n	8001e58 <HAL_GPIO_Init+0x1fc>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4a3f      	ldr	r2, [pc, #252]	; (8001f30 <HAL_GPIO_Init+0x2d4>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d00d      	beq.n	8001e54 <HAL_GPIO_Init+0x1f8>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a3e      	ldr	r2, [pc, #248]	; (8001f34 <HAL_GPIO_Init+0x2d8>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d007      	beq.n	8001e50 <HAL_GPIO_Init+0x1f4>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4a3d      	ldr	r2, [pc, #244]	; (8001f38 <HAL_GPIO_Init+0x2dc>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d101      	bne.n	8001e4c <HAL_GPIO_Init+0x1f0>
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e006      	b.n	8001e5a <HAL_GPIO_Init+0x1fe>
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	e004      	b.n	8001e5a <HAL_GPIO_Init+0x1fe>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e002      	b.n	8001e5a <HAL_GPIO_Init+0x1fe>
 8001e54:	2301      	movs	r3, #1
 8001e56:	e000      	b.n	8001e5a <HAL_GPIO_Init+0x1fe>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e5c:	f002 0203 	and.w	r2, r2, #3
 8001e60:	0092      	lsls	r2, r2, #2
 8001e62:	4093      	lsls	r3, r2
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8001e6a:	492f      	ldr	r1, [pc, #188]	; (8001f28 <HAL_GPIO_Init+0x2cc>)
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d006      	beq.n	8001e92 <HAL_GPIO_Init+0x236>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e84:	4b2d      	ldr	r3, [pc, #180]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	492c      	ldr	r1, [pc, #176]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	600b      	str	r3, [r1, #0]
 8001e90:	e006      	b.n	8001ea0 <HAL_GPIO_Init+0x244>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e92:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	4928      	ldr	r1, [pc, #160]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d006      	beq.n	8001eba <HAL_GPIO_Init+0x25e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001eac:	4b23      	ldr	r3, [pc, #140]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	4922      	ldr	r1, [pc, #136]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]
 8001eb8:	e006      	b.n	8001ec8 <HAL_GPIO_Init+0x26c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eba:	4b20      	ldr	r3, [pc, #128]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001ebc:	685a      	ldr	r2, [r3, #4]
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	491e      	ldr	r1, [pc, #120]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d006      	beq.n	8001ee2 <HAL_GPIO_Init+0x286>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ed4:	4b19      	ldr	r3, [pc, #100]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	4918      	ldr	r1, [pc, #96]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	608b      	str	r3, [r1, #8]
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x294>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ee2:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001ee4:	689a      	ldr	r2, [r3, #8]
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	4914      	ldr	r1, [pc, #80]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d021      	beq.n	8001f40 <HAL_GPIO_Init+0x2e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001efc:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	490e      	ldr	r1, [pc, #56]	; (8001f3c <HAL_GPIO_Init+0x2e0>)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60cb      	str	r3, [r1, #12]
 8001f08:	e021      	b.n	8001f4e <HAL_GPIO_Init+0x2f2>
 8001f0a:	bf00      	nop
 8001f0c:	10320000 	.word	0x10320000
 8001f10:	10310000 	.word	0x10310000
 8001f14:	10220000 	.word	0x10220000
 8001f18:	10210000 	.word	0x10210000
 8001f1c:	10120000 	.word	0x10120000
 8001f20:	10110000 	.word	0x10110000
 8001f24:	40021000 	.word	0x40021000
 8001f28:	40010000 	.word	0x40010000
 8001f2c:	40010800 	.word	0x40010800
 8001f30:	40010c00 	.word	0x40010c00
 8001f34:	40011000 	.word	0x40011000
 8001f38:	40011400 	.word	0x40011400
 8001f3c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f40:	4b09      	ldr	r3, [pc, #36]	; (8001f68 <HAL_GPIO_Init+0x30c>)
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	4907      	ldr	r1, [pc, #28]	; (8001f68 <HAL_GPIO_Init+0x30c>)
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f50:	3301      	adds	r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f56:	2b0f      	cmp	r3, #15
 8001f58:	f67f ae92 	bls.w	8001c80 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	bf00      	nop
 8001f60:	372c      	adds	r7, #44	; 0x2c
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	40010400 	.word	0x40010400

08001f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	460b      	mov	r3, r1
 8001f76:	807b      	strh	r3, [r7, #2]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f7c:	787b      	ldrb	r3, [r7, #1]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f82:	887a      	ldrh	r2, [r7, #2]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f88:	e003      	b.n	8001f92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f8a:	887b      	ldrh	r3, [r7, #2]
 8001f8c:	041a      	lsls	r2, r3, #16
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	611a      	str	r2, [r3, #16]
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fa8:	695a      	ldr	r2, [r3, #20]
 8001faa:	88fb      	ldrh	r3, [r7, #6]
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d006      	beq.n	8001fc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fb2:	4a05      	ldr	r2, [pc, #20]	; (8001fc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fb4:	88fb      	ldrh	r3, [r7, #6]
 8001fb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f004 fbe0 	bl	8006780 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40010400 	.word	0x40010400

08001fcc <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e0f3      	b.n	80021ce <HAL_I2C_Init+0x202>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d106      	bne.n	8002000 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f8f6 	bl	80021ec <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2224      	movs	r2, #36	; 0x24
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0201 	bic.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002018:	f001 ff02 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 800201c:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	4a6d      	ldr	r2, [pc, #436]	; (80021d8 <HAL_I2C_Init+0x20c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d807      	bhi.n	8002038 <HAL_I2C_Init+0x6c>
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4a6c      	ldr	r2, [pc, #432]	; (80021dc <HAL_I2C_Init+0x210>)
 800202c:	4293      	cmp	r3, r2
 800202e:	bf94      	ite	ls
 8002030:	2301      	movls	r3, #1
 8002032:	2300      	movhi	r3, #0
 8002034:	b2db      	uxtb	r3, r3
 8002036:	e006      	b.n	8002046 <HAL_I2C_Init+0x7a>
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4a69      	ldr	r2, [pc, #420]	; (80021e0 <HAL_I2C_Init+0x214>)
 800203c:	4293      	cmp	r3, r2
 800203e:	bf94      	ite	ls
 8002040:	2301      	movls	r3, #1
 8002042:	2300      	movhi	r3, #0
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e0bf      	b.n	80021ce <HAL_I2C_Init+0x202>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	4a64      	ldr	r2, [pc, #400]	; (80021e4 <HAL_I2C_Init+0x218>)
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	0c9b      	lsrs	r3, r3, #18
 8002058:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68fa      	ldr	r2, [r7, #12]
 8002060:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a5c      	ldr	r2, [pc, #368]	; (80021d8 <HAL_I2C_Init+0x20c>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d802      	bhi.n	8002072 <HAL_I2C_Init+0xa6>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3301      	adds	r3, #1
 8002070:	e009      	b.n	8002086 <HAL_I2C_Init+0xba>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002078:	fb02 f303 	mul.w	r3, r2, r3
 800207c:	4a5a      	ldr	r2, [pc, #360]	; (80021e8 <HAL_I2C_Init+0x21c>)
 800207e:	fba2 2303 	umull	r2, r3, r2, r3
 8002082:	099b      	lsrs	r3, r3, #6
 8002084:	3301      	adds	r3, #1
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6812      	ldr	r2, [r2, #0]
 800208a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	4a51      	ldr	r2, [pc, #324]	; (80021d8 <HAL_I2C_Init+0x20c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d819      	bhi.n	80020ca <HAL_I2C_Init+0xfe>
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1e5a      	subs	r2, r3, #1
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a4:	1c5a      	adds	r2, r3, #1
 80020a6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80020aa:	4013      	ands	r3, r2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00a      	beq.n	80020c6 <HAL_I2C_Init+0xfa>
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	1e5a      	subs	r2, r3, #1
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80020be:	3301      	adds	r3, #1
 80020c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c4:	e051      	b.n	800216a <HAL_I2C_Init+0x19e>
 80020c6:	2304      	movs	r3, #4
 80020c8:	e04f      	b.n	800216a <HAL_I2C_Init+0x19e>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d111      	bne.n	80020f6 <HAL_I2C_Init+0x12a>
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1e59      	subs	r1, r3, #1
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	4413      	add	r3, r2
 80020e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80020e4:	3301      	adds	r3, #1
 80020e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	bf0c      	ite	eq
 80020ee:	2301      	moveq	r3, #1
 80020f0:	2300      	movne	r3, #0
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	e012      	b.n	800211c <HAL_I2C_Init+0x150>
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	1e59      	subs	r1, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	4613      	mov	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	009a      	lsls	r2, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	fbb1 f3f3 	udiv	r3, r1, r3
 800210c:	3301      	adds	r3, #1
 800210e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002112:	2b00      	cmp	r3, #0
 8002114:	bf0c      	ite	eq
 8002116:	2301      	moveq	r3, #1
 8002118:	2300      	movne	r3, #0
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_I2C_Init+0x158>
 8002120:	2301      	movs	r3, #1
 8002122:	e022      	b.n	800216a <HAL_I2C_Init+0x19e>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d10e      	bne.n	800214a <HAL_I2C_Init+0x17e>
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	1e59      	subs	r1, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	fbb1 f3f3 	udiv	r3, r1, r3
 800213e:	3301      	adds	r3, #1
 8002140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002144:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002148:	e00f      	b.n	800216a <HAL_I2C_Init+0x19e>
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	1e59      	subs	r1, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	009a      	lsls	r2, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002160:	3301      	adds	r3, #1
 8002162:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002166:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69d9      	ldr	r1, [r3, #28]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a1a      	ldr	r2, [r3, #32]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6919      	ldr	r1, [r3, #16]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68da      	ldr	r2, [r3, #12]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	430a      	orrs	r2, r1
 800218e:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6959      	ldr	r1, [r3, #20]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	699a      	ldr	r2, [r3, #24]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	430a      	orrs	r2, r1
 800219e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f042 0201 	orr.w	r2, r2, #1
 80021ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2220      	movs	r2, #32
 80021ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	000186a0 	.word	0x000186a0
 80021dc:	001e847f 	.word	0x001e847f
 80021e0:	003d08ff 	.word	0x003d08ff
 80021e4:	431bde83 	.word	0x431bde83
 80021e8:	10624dd3 	.word	0x10624dd3

080021ec <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2c);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bc80      	pop	{r7}
 80021fc:	4770      	bx	lr
	...

08002200 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002226:	b2db      	uxtb	r3, r3
 8002228:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	2b10      	cmp	r3, #16
 800222e:	d002      	beq.n	8002236 <HAL_I2C_EV_IRQHandler+0x36>
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	2b40      	cmp	r3, #64	; 0x40
 8002234:	d172      	bne.n	800231c <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 800223c:	2b00      	cmp	r3, #0
 800223e:	d008      	beq.n	8002252 <HAL_I2C_EV_IRQHandler+0x52>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 fcb8 	bl	8002bc0 <I2C_Master_SB>
 8002250:	e01a      	b.n	8002288 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	4b65      	ldr	r3, [pc, #404]	; (80023ec <HAL_I2C_EV_IRQHandler+0x1ec>)
 8002256:	4013      	ands	r3, r2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d008      	beq.n	800226e <HAL_I2C_EV_IRQHandler+0x6e>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 fd16 	bl	8002c98 <I2C_Master_ADD10>
 800226c:	e00c      	b.n	8002288 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	4b5f      	ldr	r3, [pc, #380]	; (80023f0 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002272:	4013      	ands	r3, r2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d007      	beq.n	8002288 <HAL_I2C_EV_IRQHandler+0x88>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 fd18 	bl	8002cb8 <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002288:	697a      	ldr	r2, [r7, #20]
 800228a:	4b5a      	ldr	r3, [pc, #360]	; (80023f4 <HAL_I2C_EV_IRQHandler+0x1f4>)
 800228c:	4013      	ands	r3, r2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d022      	beq.n	80022d8 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	4b58      	ldr	r3, [pc, #352]	; (80023f8 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d00d      	beq.n	80022b8 <HAL_I2C_EV_IRQHandler+0xb8>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d008      	beq.n	80022b8 <HAL_I2C_EV_IRQHandler+0xb8>
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4b54      	ldr	r3, [pc, #336]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d103      	bne.n	80022b8 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f9b9 	bl	8002628 <I2C_MasterTransmit_TXE>
 80022b6:	e030      	b.n	800231a <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4b50      	ldr	r3, [pc, #320]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 80022bc:	4013      	ands	r3, r2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 808f 	beq.w	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 8089 	beq.w	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 fa9e 	bl	8002812 <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80022d6:	e084      	b.n	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4b49      	ldr	r3, [pc, #292]	; (8002400 <HAL_I2C_EV_IRQHandler+0x200>)
 80022dc:	4013      	ands	r3, r2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00d      	beq.n	80022fe <HAL_I2C_EV_IRQHandler+0xfe>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d008      	beq.n	80022fe <HAL_I2C_EV_IRQHandler+0xfe>
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4b43      	ldr	r3, [pc, #268]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d103      	bne.n	80022fe <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 fb00 	bl	80028fc <I2C_MasterReceive_RXNE>
 80022fc:	e00d      	b.n	800231a <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	4b3e      	ldr	r3, [pc, #248]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002302:	4013      	ands	r3, r2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d06c      	beq.n	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800230e:	2b00      	cmp	r3, #0
 8002310:	d067      	beq.n	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f000 fb93 	bl	8002a3e <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002318:	e063      	b.n	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
 800231a:	e062      	b.n	80023e2 <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4b34      	ldr	r3, [pc, #208]	; (80023f0 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002320:	4013      	ands	r3, r2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d008      	beq.n	8002338 <HAL_I2C_EV_IRQHandler+0x138>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 fee8 	bl	8003106 <I2C_Slave_ADDR>
 8002336:	e055      	b.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4b32      	ldr	r3, [pc, #200]	; (8002404 <HAL_I2C_EV_IRQHandler+0x204>)
 800233c:	4013      	ands	r3, r2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_I2C_EV_IRQHandler+0x154>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 ff05 	bl	800315c <I2C_Slave_STOPF>
 8002352:	e047      	b.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	4b27      	ldr	r3, [pc, #156]	; (80023f4 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002358:	4013      	ands	r3, r2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d020      	beq.n	80023a0 <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	4b25      	ldr	r3, [pc, #148]	; (80023f8 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002362:	4013      	ands	r3, r2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00d      	beq.n	8002384 <HAL_I2C_EV_IRQHandler+0x184>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800236e:	2b00      	cmp	r3, #0
 8002370:	d008      	beq.n	8002384 <HAL_I2C_EV_IRQHandler+0x184>
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4b21      	ldr	r3, [pc, #132]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002376:	4013      	ands	r3, r2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d103      	bne.n	8002384 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f000 fe08 	bl	8002f92 <I2C_SlaveTransmit_TXE>
 8002382:	e02f      	b.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002388:	4013      	ands	r3, r2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d02a      	beq.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002394:	2b00      	cmp	r3, #0
 8002396:	d025      	beq.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f000 fe37 	bl	800300c <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 800239e:	e021      	b.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4b17      	ldr	r3, [pc, #92]	; (8002400 <HAL_I2C_EV_IRQHandler+0x200>)
 80023a4:	4013      	ands	r3, r2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00d      	beq.n	80023c6 <HAL_I2C_EV_IRQHandler+0x1c6>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d008      	beq.n	80023c6 <HAL_I2C_EV_IRQHandler+0x1c6>
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	4b11      	ldr	r3, [pc, #68]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 80023b8:	4013      	ands	r3, r2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 fe43 	bl	800304a <I2C_SlaveReceive_RXNE>
 80023c4:	e00e      	b.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <HAL_I2C_EV_IRQHandler+0x1fc>)
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d009      	beq.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d004      	beq.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 fe73 	bl	80030c6 <I2C_SlaveReceive_BTF>
}
 80023e0:	e000      	b.n	80023e4 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80023e2:	bf00      	nop
}
 80023e4:	bf00      	nop
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	00010008 	.word	0x00010008
 80023f0:	00010002 	.word	0x00010002
 80023f4:	00100004 	.word	0x00100004
 80023f8:	00010080 	.word	0x00010080
 80023fc:	00010004 	.word	0x00010004
 8002400:	00010040 	.word	0x00010040
 8002404:	00010010 	.word	0x00010010

08002408 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
 8002414:	2300      	movs	r3, #0
 8002416:	61bb      	str	r3, [r7, #24]
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	2300      	movs	r3, #0
 800241e:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	4b4d      	ldr	r3, [pc, #308]	; (8002568 <HAL_I2C_ER_IRQHandler+0x160>)
 8002434:	4013      	ands	r3, r2
 8002436:	2b00      	cmp	r3, #0
 8002438:	d017      	beq.n	800246a <HAL_I2C_ER_IRQHandler+0x62>
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002440:	2b00      	cmp	r3, #0
 8002442:	d012      	beq.n	800246a <HAL_I2C_ER_IRQHandler+0x62>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	f043 0201 	orr.w	r2, r3, #1
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002458:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002468:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00f      	beq.n	8002494 <HAL_I2C_ER_IRQHandler+0x8c>
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00a      	beq.n	8002494 <HAL_I2C_ER_IRQHandler+0x8c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002482:	f043 0202 	orr.w	r2, r3, #2
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002492:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 800249a:	2b00      	cmp	r3, #0
 800249c:	d044      	beq.n	8002528 <HAL_I2C_ER_IRQHandler+0x120>
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d03f      	beq.n	8002528 <HAL_I2C_ER_IRQHandler+0x120>
  {
    tmp1 = hi2c->Mode;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c8:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	2b20      	cmp	r3, #32
 80024ce:	d112      	bne.n	80024f6 <HAL_I2C_ER_IRQHandler+0xee>
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d10f      	bne.n	80024f6 <HAL_I2C_ER_IRQHandler+0xee>
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	2b21      	cmp	r3, #33	; 0x21
 80024da:	d008      	beq.n	80024ee <HAL_I2C_ER_IRQHandler+0xe6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	2b29      	cmp	r3, #41	; 0x29
 80024e0:	d005      	beq.n	80024ee <HAL_I2C_ER_IRQHandler+0xe6>
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b28      	cmp	r3, #40	; 0x28
 80024e6:	d106      	bne.n	80024f6 <HAL_I2C_ER_IRQHandler+0xee>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	2b21      	cmp	r3, #33	; 0x21
 80024ec:	d103      	bne.n	80024f6 <HAL_I2C_ER_IRQHandler+0xee>
    {
      I2C_Slave_AF(hi2c);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 fefa 	bl	80032e8 <I2C_Slave_AF>
 80024f4:	e018      	b.n	8002528 <HAL_I2C_ER_IRQHandler+0x120>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	f043 0204 	orr.w	r2, r3, #4
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b10      	cmp	r3, #16
 800250c:	d107      	bne.n	800251e <HAL_I2C_ER_IRQHandler+0x116>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800251c:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002526:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00f      	beq.n	8002552 <HAL_I2C_ER_IRQHandler+0x14a>
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00a      	beq.n	8002552 <HAL_I2C_ER_IRQHandler+0x14a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002540:	f043 0208 	orr.w	r2, r3, #8
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002550:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d002      	beq.n	8002560 <HAL_I2C_ER_IRQHandler+0x158>
  {
    I2C_ITError(hi2c);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 ff36 	bl	80033cc <I2C_ITError>
  }
}
 8002560:	bf00      	nop
 8002562:	3720      	adds	r7, #32
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	00010100 	.word	0x00010100

0800256c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback can be implemented in the user file
   */
}
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr

080025a2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b083      	sub	sp, #12
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	460b      	mov	r3, r1
 80025be:	70fb      	strb	r3, [r7, #3]
 80025c0:	4613      	mov	r3, r2
 80025c2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr

080025ce <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr

080025e0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr

080025f2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b083      	sub	sp, #12
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 80025fa:	bf00      	nop
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002636:	b2db      	uxtb	r3, r3
 8002638:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002640:	b2db      	uxtb	r3, r3
 8002642:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800264e:	2b00      	cmp	r3, #0
 8002650:	d150      	bne.n	80026f4 <I2C_MasterTransmit_TXE+0xcc>
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	2b21      	cmp	r3, #33	; 0x21
 8002656:	d14d      	bne.n	80026f4 <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b04      	cmp	r3, #4
 800265c:	d01d      	beq.n	800269a <I2C_MasterTransmit_TXE+0x72>
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2b08      	cmp	r3, #8
 8002662:	d01a      	beq.n	800269a <I2C_MasterTransmit_TXE+0x72>
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800266a:	d016      	beq.n	800269a <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800267a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2211      	movs	r2, #17
 8002680:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2220      	movs	r2, #32
 800268e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f7ff ff6a 	bl	800256c <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002698:	e0b6      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80026a8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026b8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2220      	movs	r2, #32
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b40      	cmp	r3, #64	; 0x40
 80026d2:	d107      	bne.n	80026e4 <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f7ff ff7f 	bl	80025e0 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80026e2:	e091      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff3d 	bl	800256c <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80026f2:	e089      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b21      	cmp	r3, #33	; 0x21
 80026f8:	d006      	beq.n	8002708 <I2C_MasterTransmit_TXE+0xe0>
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b40      	cmp	r3, #64	; 0x40
 80026fe:	f040 8083 	bne.w	8002808 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2b22      	cmp	r3, #34	; 0x22
 8002706:	d17f      	bne.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d108      	bne.n	8002724 <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	e071      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b40      	cmp	r3, #64	; 0x40
 800272e:	d15b      	bne.n	80027e8 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002734:	2b00      	cmp	r3, #0
 8002736:	d11d      	bne.n	8002774 <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800273c:	2b01      	cmp	r3, #1
 800273e:	d10b      	bne.n	8002758 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002744:	b2da      	uxtb	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002750:	1c9a      	adds	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	651a      	str	r2, [r3, #80]	; 0x50
 8002756:	e057      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800275c:	b29b      	uxth	r3, r3
 800275e:	121b      	asrs	r3, r3, #8
 8002760:	b2da      	uxtb	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800276c:	1c5a      	adds	r2, r3, #1
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	651a      	str	r2, [r3, #80]	; 0x50
 8002772:	e049      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002778:	2b01      	cmp	r3, #1
 800277a:	d10b      	bne.n	8002794 <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002780:	b2da      	uxtb	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800278c:	1c5a      	adds	r2, r3, #1
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	651a      	str	r2, [r3, #80]	; 0x50
 8002792:	e039      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002798:	2b02      	cmp	r3, #2
 800279a:	d135      	bne.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b22      	cmp	r3, #34	; 0x22
 80027a6:	d108      	bne.n	80027ba <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	e026      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b21      	cmp	r3, #33	; 0x21
 80027c4:	d120      	bne.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	1c59      	adds	r1, r3, #1
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	6251      	str	r1, [r2, #36]	; 0x24
 80027d0:	781a      	ldrb	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	611a      	str	r2, [r3, #16]
            hi2c->XferCount--;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027e6:	e00f      	b.n	8002808 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	1c59      	adds	r1, r3, #1
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6251      	str	r1, [r2, #36]	; 0x24
 80027f2:	781a      	ldrb	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027fe:	b29b      	uxth	r3, r3
 8002800:	3b01      	subs	r3, #1
 8002802:	b29a      	uxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3718      	adds	r7, #24
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b084      	sub	sp, #16
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281e:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b21      	cmp	r3, #33	; 0x21
 800282a:	d162      	bne.n	80028f2 <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002830:	b29b      	uxth	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d010      	beq.n	8002858 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	1c59      	adds	r1, r3, #1
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6251      	str	r1, [r2, #36]	; 0x24
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284c:	b29b      	uxth	r3, r3
 800284e:	3b01      	subs	r3, #1
 8002850:	b29a      	uxth	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002856:	e04c      	b.n	80028f2 <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b04      	cmp	r3, #4
 800285c:	d01d      	beq.n	800289a <I2C_MasterTransmit_BTF+0x88>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2b08      	cmp	r3, #8
 8002862:	d01a      	beq.n	800289a <I2C_MasterTransmit_BTF+0x88>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800286a:	d016      	beq.n	800289a <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800287a:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2211      	movs	r2, #17
 8002880:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2220      	movs	r2, #32
 800288e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff fe6a 	bl	800256c <HAL_I2C_MasterTxCpltCallback>
 8002898:	e02b      	b.n	80028f2 <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80028a8:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028b8:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2220      	movs	r2, #32
 80028c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	2b40      	cmp	r3, #64	; 0x40
 80028d2:	d107      	bne.n	80028e4 <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f7ff fe7f 	bl	80025e0 <HAL_I2C_MemTxCpltCallback>
 80028e2:	e006      	b.n	80028f2 <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7ff fe3d 	bl	800256c <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b22      	cmp	r3, #34	; 0x22
 800290e:	f040 8091 	bne.w	8002a34 <I2C_MasterReceive_RXNE+0x138>
  {
    uint32_t tmp = 0U;
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291a:	b29b      	uxth	r3, r3
 800291c:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2b03      	cmp	r3, #3
 8002922:	d911      	bls.n	8002948 <I2C_MasterReceive_RXNE+0x4c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6918      	ldr	r0, [r3, #16]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292e:	1c59      	adds	r1, r3, #1
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6251      	str	r1, [r2, #36]	; 0x24
 8002934:	b2c2      	uxtb	r2, r0
 8002936:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002946:	e075      	b.n	8002a34 <I2C_MasterReceive_RXNE+0x138>
    }
    else if((tmp == 2U) || (tmp == 3U))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2b02      	cmp	r3, #2
 800294c:	d002      	beq.n	8002954 <I2C_MasterReceive_RXNE+0x58>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d125      	bne.n	80029a0 <I2C_MasterReceive_RXNE+0xa4>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002958:	2b02      	cmp	r3, #2
 800295a:	d010      	beq.n	800297e <I2C_MasterReceive_RXNE+0x82>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800296a:	601a      	str	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <I2C_MasterReceive_RXNE+0x92>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800298c:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	e049      	b.n	8002a34 <I2C_MasterReceive_RXNE+0x138>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a4:	2b02      	cmp	r3, #2
 80029a6:	d008      	beq.n	80029ba <I2C_MasterReceive_RXNE+0xbe>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	e007      	b.n	80029ca <I2C_MasterReceive_RXNE+0xce>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029c8:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80029d8:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6918      	ldr	r0, [r3, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	1c59      	adds	r1, r3, #1
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6251      	str	r1, [r2, #36]	; 0x24
 80029ea:	b2c2      	uxtb	r2, r0
 80029ec:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b40      	cmp	r3, #64	; 0x40
 8002a14:	d107      	bne.n	8002a26 <I2C_MasterReceive_RXNE+0x12a>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fde7 	bl	80025f2 <HAL_I2C_MemRxCpltCallback>
 8002a24:	e006      	b.n	8002a34 <I2C_MasterReceive_RXNE+0x138>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7ff fda5 	bl	800257e <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3710      	adds	r7, #16
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b084      	sub	sp, #16
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4a:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 3U)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	2b03      	cmp	r3, #3
 8002a54:	d123      	bne.n	8002a9e <I2C_MasterReceive_BTF+0x60>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d006      	beq.n	8002a6a <I2C_MasterReceive_BTF+0x2c>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2b08      	cmp	r3, #8
 8002a60:	d003      	beq.n	8002a6a <I2C_MasterReceive_BTF+0x2c>
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a68:	d107      	bne.n	8002a7a <I2C_MasterReceive_BTF+0x3c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a78:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6918      	ldr	r0, [r3, #16]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	1c59      	adds	r1, r3, #1
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	6251      	str	r1, [r2, #36]	; 0x24
 8002a8a:	b2c2      	uxtb	r2, r0
 8002a8c:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	3b01      	subs	r3, #1
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a9c:	e08b      	b.n	8002bb6 <I2C_MasterReceive_BTF+0x178>
  }
  else if(hi2c->XferCount == 2U)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d175      	bne.n	8002b94 <I2C_MasterReceive_BTF+0x156>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	d023      	beq.n	8002af6 <I2C_MasterReceive_BTF+0xb8>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2b08      	cmp	r3, #8
 8002ab2:	d020      	beq.n	8002af6 <I2C_MasterReceive_BTF+0xb8>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002aba:	d01c      	beq.n	8002af6 <I2C_MasterReceive_BTF+0xb8>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d008      	beq.n	8002ad4 <I2C_MasterReceive_BTF+0x96>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	e007      	b.n	8002ae4 <I2C_MasterReceive_BTF+0xa6>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ae2:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	e00f      	b.n	8002b16 <I2C_MasterReceive_BTF+0xd8>
    }
    else
    {
      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002b04:	605a      	str	r2, [r3, #4]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b14:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6918      	ldr	r0, [r3, #16]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	1c59      	adds	r1, r3, #1
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6251      	str	r1, [r2, #36]	; 0x24
 8002b26:	b2c2      	uxtb	r2, r0
 8002b28:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	3b01      	subs	r3, #1
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6918      	ldr	r0, [r3, #16]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	1c59      	adds	r1, r3, #1
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6251      	str	r1, [r2, #36]	; 0x24
 8002b48:	b2c2      	uxtb	r2, r0
 8002b4a:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	3b01      	subs	r3, #1
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2220      	movs	r2, #32
 8002b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b40      	cmp	r3, #64	; 0x40
 8002b72:	d107      	bne.n	8002b84 <I2C_MasterReceive_BTF+0x146>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f7ff fd38 	bl	80025f2 <HAL_I2C_MemRxCpltCallback>
 8002b82:	e018      	b.n	8002bb6 <I2C_MasterReceive_BTF+0x178>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7ff fcf6 	bl	800257e <HAL_I2C_MasterRxCpltCallback>
 8002b92:	e010      	b.n	8002bb6 <I2C_MasterReceive_BTF+0x178>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6918      	ldr	r0, [r3, #16]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9e:	1c59      	adds	r1, r3, #1
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6251      	str	r1, [r2, #36]	; 0x24
 8002ba4:	b2c2      	uxtb	r2, r0
 8002ba6:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	b29a      	uxth	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b40      	cmp	r3, #64	; 0x40
 8002bd2:	d117      	bne.n	8002c04 <I2C_Master_SB+0x44>
  {
    if(hi2c->EventCount == 0U)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d109      	bne.n	8002bf0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	461a      	mov	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002bec:	611a      	str	r2, [r3, #16]
 8002bee:	e04d      	b.n	8002c8c <I2C_Master_SB+0xcc>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	f043 0301 	orr.w	r3, r3, #1
 8002bfa:	b2da      	uxtb	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	611a      	str	r2, [r3, #16]
 8002c02:	e043      	b.n	8002c8c <I2C_Master_SB+0xcc>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c0c:	d119      	bne.n	8002c42 <I2C_Master_SB+0x82>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b21      	cmp	r3, #33	; 0x21
 8002c18:	d109      	bne.n	8002c2e <I2C_Master_SB+0x6e>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002c2a:	611a      	str	r2, [r3, #16]
 8002c2c:	e02e      	b.n	8002c8c <I2C_Master_SB+0xcc>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	611a      	str	r2, [r3, #16]
 8002c40:	e024      	b.n	8002c8c <I2C_Master_SB+0xcc>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10e      	bne.n	8002c68 <I2C_Master_SB+0xa8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	11db      	asrs	r3, r3, #7
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	f003 0306 	and.w	r3, r3, #6
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	f063 030f 	orn	r3, r3, #15
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	611a      	str	r2, [r3, #16]
 8002c66:	e011      	b.n	8002c8c <I2C_Master_SB+0xcc>
      }
      else if(hi2c->EventCount == 1U)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d10d      	bne.n	8002c8c <I2C_Master_SB+0xcc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	11db      	asrs	r3, r3, #7
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	f003 0306 	and.w	r3, r3, #6
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	f063 030e 	orn	r3, r3, #14
 8002c84:	b2da      	uxtb	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bc80      	pop	{r7}
 8002c96:	4770      	bx	lr

08002c98 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b091      	sub	sp, #68	; 0x44
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cce:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd4:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b22      	cmp	r3, #34	; 0x22
 8002ce0:	f040 8146 	bne.w	8002f70 <I2C_Master_ADDR+0x2b8>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10e      	bne.n	8002d0a <I2C_Master_ADDR+0x52>
 8002cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cee:	2b40      	cmp	r3, #64	; 0x40
 8002cf0:	d10b      	bne.n	8002d0a <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	633b      	str	r3, [r7, #48]	; 0x30
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	633b      	str	r3, [r7, #48]	; 0x30
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	633b      	str	r3, [r7, #48]	; 0x30
 8002d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d08:	e13d      	b.n	8002f86 <I2C_Master_ADDR+0x2ce>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d11d      	bne.n	8002d4e <I2C_Master_ADDR+0x96>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002d1a:	d118      	bne.n	8002d4e <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d40:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d46:	1c5a      	adds	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	651a      	str	r2, [r3, #80]	; 0x50
 8002d4c:	e11b      	b.n	8002f86 <I2C_Master_ADDR+0x2ce>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d113      	bne.n	8002d80 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d58:	2300      	movs	r3, #0
 8002d5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d7c:	601a      	str	r2, [r3, #0]
 8002d7e:	e0f3      	b.n	8002f68 <I2C_Master_ADDR+0x2b0>
      }
      else if(hi2c->XferCount == 1U)   
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	f040 8082 	bne.w	8002e90 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d8e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d92:	d137      	bne.n	8002e04 <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002da2:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002db2:	d113      	bne.n	8002ddc <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dc2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	627b      	str	r3, [r7, #36]	; 0x24
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dda:	e0c5      	b.n	8002f68 <I2C_Master_ADDR+0x2b0>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ddc:	2300      	movs	r3, #0
 8002dde:	623b      	str	r3, [r7, #32]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	623b      	str	r3, [r7, #32]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	623b      	str	r3, [r7, #32]
 8002df0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	e0b1      	b.n	8002f68 <I2C_Master_ADDR+0x2b0>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e06:	2b04      	cmp	r3, #4
 8002e08:	d026      	beq.n	8002e58 <I2C_Master_ADDR+0x1a0>
 8002e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e0c:	2b08      	cmp	r3, #8
 8002e0e:	d023      	beq.n	8002e58 <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8002e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e12:	2b12      	cmp	r3, #18
 8002e14:	d020      	beq.n	8002e58 <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d008      	beq.n	8002e30 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	e007      	b.n	8002e40 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e3e:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e40:	2300      	movs	r3, #0
 8002e42:	61fb      	str	r3, [r7, #28]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	61fb      	str	r3, [r7, #28]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	61fb      	str	r3, [r7, #28]
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	e087      	b.n	8002f68 <I2C_Master_ADDR+0x2b0>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e66:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e68:	2300      	movs	r3, #0
 8002e6a:	61bb      	str	r3, [r7, #24]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	61bb      	str	r3, [r7, #24]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	61bb      	str	r3, [r7, #24]
 8002e7c:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	e06b      	b.n	8002f68 <I2C_Master_ADDR+0x2b0>
        }
      }
      else if(hi2c->XferCount == 2U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d143      	bne.n	8002f22 <I2C_Master_ADDR+0x26a>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d01b      	beq.n	8002eda <I2C_Master_ADDR+0x222>
        {
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002eb0:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	617b      	str	r3, [r7, #20]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	617b      	str	r3, [r7, #20]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	617b      	str	r3, [r7, #20]
 8002ec6:	697b      	ldr	r3, [r7, #20]
          
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	e012      	b.n	8002f00 <I2C_Master_ADDR+0x248>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002ee8:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eea:	2300      	movs	r3, #0
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	613b      	str	r3, [r7, #16]
 8002efe:	693b      	ldr	r3, [r7, #16]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f0e:	d12b      	bne.n	8002f68 <I2C_Master_ADDR+0x2b0>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f1e:	605a      	str	r2, [r3, #4]
 8002f20:	e022      	b.n	8002f68 <I2C_Master_ADDR+0x2b0>
        }
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f30:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f40:	d107      	bne.n	8002f52 <I2C_Master_ADDR+0x29a>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f50:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	68fb      	ldr	r3, [r7, #12]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	651a      	str	r2, [r3, #80]	; 0x50
 8002f6e:	e00a      	b.n	8002f86 <I2C_Master_ADDR+0x2ce>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f70:	2300      	movs	r3, #0
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	60bb      	str	r3, [r7, #8]
 8002f84:	68bb      	ldr	r3, [r7, #8]
  }

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3744      	adds	r7, #68	; 0x44
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr

08002f92 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b084      	sub	sp, #16
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d029      	beq.n	8003002 <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	1c59      	adds	r1, r3, #1
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6251      	str	r1, [r2, #36]	; 0x24
 8002fb8:	781a      	ldrb	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d114      	bne.n	8003002 <I2C_SlaveTransmit_TXE+0x70>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2b29      	cmp	r3, #41	; 0x29
 8002fdc:	d111      	bne.n	8003002 <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fec:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2221      	movs	r2, #33	; 0x21
 8002ff2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2228      	movs	r2, #40	; 0x28
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f7ff fac7 	bl	8002590 <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003018:	b29b      	uxth	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00f      	beq.n	800303e <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003022:	1c59      	adds	r1, r3, #1
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6251      	str	r1, [r2, #36]	; 0x24
 8003028:	781a      	ldrb	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	3b01      	subs	r3, #1
 8003038:	b29a      	uxth	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	bc80      	pop	{r7}
 8003048:	4770      	bx	lr

0800304a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b084      	sub	sp, #16
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003058:	b2db      	uxtb	r3, r3
 800305a:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003060:	b29b      	uxth	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d02a      	beq.n	80030bc <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6918      	ldr	r0, [r3, #16]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003070:	1c59      	adds	r1, r3, #1
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6251      	str	r1, [r2, #36]	; 0x24
 8003076:	b2c2      	uxtb	r2, r0
 8003078:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800307e:	b29b      	uxth	r3, r3
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308c:	b29b      	uxth	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d114      	bne.n	80030bc <I2C_SlaveReceive_RXNE+0x72>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2b2a      	cmp	r3, #42	; 0x2a
 8003096:	d111      	bne.n	80030bc <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030a6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2222      	movs	r2, #34	; 0x22
 80030ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2228      	movs	r2, #40	; 0x28
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f7ff fa73 	bl	80025a2 <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 80030bc:	2300      	movs	r3, #0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80030c6:	b480      	push	{r7}
 80030c8:	b083      	sub	sp, #12
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d010      	beq.n	80030fa <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6918      	ldr	r0, [r3, #16]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	1c59      	adds	r1, r3, #1
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6251      	str	r1, [r2, #36]	; 0x24
 80030e8:	b2c2      	uxtb	r2, r0
 80030ea:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	3b01      	subs	r3, #1
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr

08003106 <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b084      	sub	sp, #16
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800310e:	2300      	movs	r3, #0
 8003110:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b04      	cmp	r3, #4
 8003122:	d001      	beq.n	8003128 <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003132:	2b80      	cmp	r3, #128	; 0x80
 8003134:	d003      	beq.n	800313e <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	81bb      	strh	r3, [r7, #12]
 800313c:	e002      	b.n	8003144 <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003144:	89ba      	ldrh	r2, [r7, #12]
 8003146:	7bfb      	ldrb	r3, [r7, #15]
 8003148:	4619      	mov	r1, r3
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7ff fa32 	bl	80025b4 <HAL_I2C_AddrCallback>

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b084      	sub	sp, #16
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800316a:	b2db      	uxtb	r3, r3
 800316c:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800317c:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800317e:	2300      	movs	r3, #0
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	60bb      	str	r3, [r7, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f042 0201 	orr.w	r2, r2, #1
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031aa:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ba:	d11a      	bne.n	80031f2 <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b22      	cmp	r3, #34	; 0x22
 80031c6:	d005      	beq.n	80031d4 <I2C_Slave_STOPF+0x78>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b2a      	cmp	r3, #42	; 0x2a
 80031d2:	d107      	bne.n	80031e4 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	b29a      	uxth	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031e2:	e006      	b.n	80031f2 <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d035      	beq.n	8003268 <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	2b04      	cmp	r3, #4
 8003208:	d110      	bne.n	800322c <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6918      	ldr	r0, [r3, #16]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	1c59      	adds	r1, r3, #1
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6251      	str	r1, [r2, #36]	; 0x24
 800321a:	b2c2      	uxtb	r2, r0
 800321c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003222:	b29b      	uxth	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003236:	2b40      	cmp	r3, #64	; 0x40
 8003238:	d110      	bne.n	800325c <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6918      	ldr	r0, [r3, #16]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	1c59      	adds	r1, r3, #1
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6251      	str	r1, [r2, #36]	; 0x24
 800324a:	b2c2      	uxtb	r2, r0
 800324c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003252:	b29b      	uxth	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	f043 0204 	orr.w	r2, r3, #4
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326c:	2b00      	cmp	r3, #0
 800326e:	d003      	beq.n	8003278 <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 f8ab 	bl	80033cc <I2C_ITError>
 8003276:	e02f      	b.n	80032d8 <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b28      	cmp	r3, #40	; 0x28
 800327c:	d005      	beq.n	800328a <I2C_Slave_STOPF+0x12e>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2b2a      	cmp	r3, #42	; 0x2a
 8003282:	d002      	beq.n	800328a <I2C_Slave_STOPF+0x12e>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2b29      	cmp	r3, #41	; 0x29
 8003288:	d111      	bne.n	80032ae <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a15      	ldr	r2, [pc, #84]	; (80032e4 <I2C_Slave_STOPF+0x188>)
 800328e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff f991 	bl	80025ce <HAL_I2C_ListenCpltCallback>
 80032ac:	e014      	b.n	80032d8 <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b2:	2b22      	cmp	r3, #34	; 0x22
 80032b4:	d002      	beq.n	80032bc <I2C_Slave_STOPF+0x160>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2b22      	cmp	r3, #34	; 0x22
 80032ba:	d10d      	bne.n	80032d8 <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f7ff f965 	bl	80025a2 <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	ffff0000 	.word	0xffff0000

080032e8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fe:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b04      	cmp	r3, #4
 8003304:	d002      	beq.n	800330c <I2C_Slave_AF+0x24>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b08      	cmp	r3, #8
 800330a:	d129      	bne.n	8003360 <I2C_Slave_AF+0x78>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b28      	cmp	r3, #40	; 0x28
 8003310:	d126      	bne.n	8003360 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a2c      	ldr	r2, [pc, #176]	; (80033c8 <I2C_Slave_AF+0xe0>)
 8003316:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003326:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003330:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003340:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2220      	movs	r2, #32
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff f938 	bl	80025ce <HAL_I2C_ListenCpltCallback>
 800335e:	e02e      	b.n	80033be <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b21      	cmp	r3, #33	; 0x21
 8003364:	d126      	bne.n	80033b4 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a17      	ldr	r2, [pc, #92]	; (80033c8 <I2C_Slave_AF+0xe0>)
 800336a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2221      	movs	r2, #33	; 0x21
 8003370:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003390:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800339a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033aa:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff f8ef 	bl	8002590 <HAL_I2C_SlaveTxCpltCallback>
 80033b2:	e004      	b.n	80033be <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033bc:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	ffff0000 	.word	0xffff0000

080033cc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b29      	cmp	r3, #41	; 0x29
 80033e2:	d002      	beq.n	80033ea <I2C_ITError+0x1e>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b2a      	cmp	r3, #42	; 0x2a
 80033e8:	d107      	bne.n	80033fa <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2228      	movs	r2, #40	; 0x28
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80033f8:	e018      	b.n	800342c <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b60      	cmp	r3, #96	; 0x60
 8003404:	d00b      	beq.n	800341e <I2C_ITError+0x52>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003410:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003414:	d003      	beq.n	800341e <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2220      	movs	r2, #32
 800341a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800343a:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003446:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800344a:	d15f      	bne.n	800350c <I2C_ITError+0x140>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800345a:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003460:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003464:	2b01      	cmp	r3, #1
 8003466:	d020      	beq.n	80034aa <I2C_ITError+0xde>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800346c:	4a57      	ldr	r2, [pc, #348]	; (80035cc <I2C_ITError+0x200>)
 800346e:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003474:	4618      	mov	r0, r3
 8003476:	f7fe fb7b 	bl	8001b70 <HAL_DMA_Abort_IT>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 8083 	beq.w	8003588 <I2C_ITError+0x1bc>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0201 	bic.w	r2, r2, #1
 8003490:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2220      	movs	r2, #32
 8003496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800349e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034a4:	4610      	mov	r0, r2
 80034a6:	4798      	blx	r3
 80034a8:	e06e      	b.n	8003588 <I2C_ITError+0x1bc>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	4a47      	ldr	r2, [pc, #284]	; (80035cc <I2C_ITError+0x200>)
 80034b0:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fe fb5a 	bl	8001b70 <HAL_DMA_Abort_IT>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d062      	beq.n	8003588 <I2C_ITError+0x1bc>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034cc:	2b40      	cmp	r3, #64	; 0x40
 80034ce:	d109      	bne.n	80034e4 <I2C_ITError+0x118>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6918      	ldr	r0, [r3, #16]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034da:	1c59      	adds	r1, r3, #1
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6251      	str	r1, [r2, #36]	; 0x24
 80034e0:	b2c2      	uxtb	r2, r0
 80034e2:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0201 	bic.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2220      	movs	r2, #32
 80034f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003506:	4610      	mov	r0, r2
 8003508:	4798      	blx	r3
 800350a:	e03d      	b.n	8003588 <I2C_ITError+0x1bc>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b60      	cmp	r3, #96	; 0x60
 8003516:	d123      	bne.n	8003560 <I2C_ITError+0x194>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2220      	movs	r2, #32
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003530:	2b40      	cmp	r3, #64	; 0x40
 8003532:	d109      	bne.n	8003548 <I2C_ITError+0x17c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6918      	ldr	r0, [r3, #16]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353e:	1c59      	adds	r1, r3, #1
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	6251      	str	r1, [r2, #36]	; 0x24
 8003544:	b2c2      	uxtb	r2, r0
 8003546:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f7ff f85c 	bl	8002616 <HAL_I2C_AbortCpltCallback>
 800355e:	e013      	b.n	8003588 <I2C_ITError+0x1bc>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800356a:	2b40      	cmp	r3, #64	; 0x40
 800356c:	d109      	bne.n	8003582 <I2C_ITError+0x1b6>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6918      	ldr	r0, [r3, #16]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003578:	1c59      	adds	r1, r3, #1
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6251      	str	r1, [r2, #36]	; 0x24
 800357e:	b2c2      	uxtb	r2, r0
 8003580:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff f83e 	bl	8002604 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b28      	cmp	r3, #40	; 0x28
 8003592:	d116      	bne.n	80035c2 <I2C_ITError+0x1f6>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b04      	cmp	r3, #4
 800359e:	d110      	bne.n	80035c2 <I2C_ITError+0x1f6>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a0b      	ldr	r2, [pc, #44]	; (80035d0 <I2C_ITError+0x204>)
 80035a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff f806 	bl	80025ce <HAL_I2C_ListenCpltCallback>
  }
}
 80035c2:	bf00      	nop
 80035c4:	3710      	adds	r7, #16
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	080035d5 	.word	0x080035d5
 80035d0:	ffff0000 	.word	0xffff0000

080035d4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035f0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035fc:	2200      	movs	r2, #0
 80035fe:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	2200      	movs	r2, #0
 8003606:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b60      	cmp	r3, #96	; 0x60
 8003612:	d116      	bne.n	8003642 <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2220      	movs	r2, #32
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 0201 	bic.w	r2, r2, #1
 8003638:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f7fe ffeb 	bl	8002616 <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8003640:	e012      	b.n	8003668 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2220      	movs	r2, #32
 8003646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 0201 	bic.w	r2, r2, #1
 8003660:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f7fe ffce 	bl	8002604 <HAL_I2C_ErrorCallback>
}
 8003668:	bf00      	nop
 800366a:	3710      	adds	r7, #16
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8003678:	2300      	movs	r3, #0
 800367a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 8087 	beq.w	8003798 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800368a:	4b92      	ldr	r3, [pc, #584]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f003 030c 	and.w	r3, r3, #12
 8003692:	2b04      	cmp	r3, #4
 8003694:	d00c      	beq.n	80036b0 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003696:	4b8f      	ldr	r3, [pc, #572]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 030c 	and.w	r3, r3, #12
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d112      	bne.n	80036c8 <HAL_RCC_OscConfig+0x58>
 80036a2:	4b8c      	ldr	r3, [pc, #560]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036ae:	d10b      	bne.n	80036c8 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b0:	4b88      	ldr	r3, [pc, #544]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d06c      	beq.n	8003796 <HAL_RCC_OscConfig+0x126>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d168      	bne.n	8003796 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e22d      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d0:	d106      	bne.n	80036e0 <HAL_RCC_OscConfig+0x70>
 80036d2:	4b80      	ldr	r3, [pc, #512]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a7f      	ldr	r2, [pc, #508]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	e02e      	b.n	800373e <HAL_RCC_OscConfig+0xce>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10c      	bne.n	8003702 <HAL_RCC_OscConfig+0x92>
 80036e8:	4b7a      	ldr	r3, [pc, #488]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a79      	ldr	r2, [pc, #484]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	4b77      	ldr	r3, [pc, #476]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a76      	ldr	r2, [pc, #472]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80036fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	e01d      	b.n	800373e <HAL_RCC_OscConfig+0xce>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800370a:	d10c      	bne.n	8003726 <HAL_RCC_OscConfig+0xb6>
 800370c:	4b71      	ldr	r3, [pc, #452]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a70      	ldr	r2, [pc, #448]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003712:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003716:	6013      	str	r3, [r2, #0]
 8003718:	4b6e      	ldr	r3, [pc, #440]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a6d      	ldr	r2, [pc, #436]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800371e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003722:	6013      	str	r3, [r2, #0]
 8003724:	e00b      	b.n	800373e <HAL_RCC_OscConfig+0xce>
 8003726:	4b6b      	ldr	r3, [pc, #428]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a6a      	ldr	r2, [pc, #424]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800372c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003730:	6013      	str	r3, [r2, #0]
 8003732:	4b68      	ldr	r3, [pc, #416]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a67      	ldr	r2, [pc, #412]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003738:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800373c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d013      	beq.n	800376e <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003746:	f7fd fa9f 	bl	8000c88 <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800374e:	f7fd fa9b 	bl	8000c88 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b64      	cmp	r3, #100	; 0x64
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e1e1      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003760:	4b5c      	ldr	r3, [pc, #368]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0f0      	beq.n	800374e <HAL_RCC_OscConfig+0xde>
 800376c:	e014      	b.n	8003798 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376e:	f7fd fa8b 	bl	8000c88 <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003774:	e008      	b.n	8003788 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003776:	f7fd fa87 	bl	8000c88 <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b64      	cmp	r3, #100	; 0x64
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e1cd      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003788:	4b52      	ldr	r3, [pc, #328]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1f0      	bne.n	8003776 <HAL_RCC_OscConfig+0x106>
 8003794:	e000      	b.n	8003798 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003796:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d063      	beq.n	800386c <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80037a4:	4b4b      	ldr	r3, [pc, #300]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f003 030c 	and.w	r3, r3, #12
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00b      	beq.n	80037c8 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037b0:	4b48      	ldr	r3, [pc, #288]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f003 030c 	and.w	r3, r3, #12
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d11c      	bne.n	80037f6 <HAL_RCC_OscConfig+0x186>
 80037bc:	4b45      	ldr	r3, [pc, #276]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d116      	bne.n	80037f6 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037c8:	4b42      	ldr	r3, [pc, #264]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d005      	beq.n	80037e0 <HAL_RCC_OscConfig+0x170>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d001      	beq.n	80037e0 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e1a1      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e0:	4b3c      	ldr	r3, [pc, #240]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	4939      	ldr	r1, [pc, #228]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037f4:	e03a      	b.n	800386c <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d020      	beq.n	8003840 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037fe:	4b36      	ldr	r3, [pc, #216]	; (80038d8 <HAL_RCC_OscConfig+0x268>)
 8003800:	2201      	movs	r2, #1
 8003802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003804:	f7fd fa40 	bl	8000c88 <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800380c:	f7fd fa3c 	bl	8000c88 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e182      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800381e:	4b2d      	ldr	r3, [pc, #180]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0f0      	beq.n	800380c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800382a:	4b2a      	ldr	r3, [pc, #168]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	4926      	ldr	r1, [pc, #152]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
 800383e:	e015      	b.n	800386c <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003840:	4b25      	ldr	r3, [pc, #148]	; (80038d8 <HAL_RCC_OscConfig+0x268>)
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003846:	f7fd fa1f 	bl	8000c88 <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800384e:	f7fd fa1b 	bl	8000c88 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e161      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003860:	4b1c      	ldr	r3, [pc, #112]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1f0      	bne.n	800384e <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0308 	and.w	r3, r3, #8
 8003874:	2b00      	cmp	r3, #0
 8003876:	d039      	beq.n	80038ec <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d019      	beq.n	80038b4 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003880:	4b16      	ldr	r3, [pc, #88]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 8003882:	2201      	movs	r2, #1
 8003884:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003886:	f7fd f9ff 	bl	8000c88 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800388e:	f7fd f9fb 	bl	8000c88 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e141      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038a0:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <HAL_RCC_OscConfig+0x264>)
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80038ac:	2001      	movs	r0, #1
 80038ae:	f000 fadf 	bl	8003e70 <RCC_Delay>
 80038b2:	e01b      	b.n	80038ec <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038b4:	4b09      	ldr	r3, [pc, #36]	; (80038dc <HAL_RCC_OscConfig+0x26c>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ba:	f7fd f9e5 	bl	8000c88 <HAL_GetTick>
 80038be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c0:	e00e      	b.n	80038e0 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c2:	f7fd f9e1 	bl	8000c88 <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d907      	bls.n	80038e0 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e127      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
 80038d4:	40021000 	.word	0x40021000
 80038d8:	42420000 	.word	0x42420000
 80038dc:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e0:	4b92      	ldr	r3, [pc, #584]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1ea      	bne.n	80038c2 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 80a6 	beq.w	8003a46 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038fa:	2300      	movs	r3, #0
 80038fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fe:	4b8b      	ldr	r3, [pc, #556]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003900:	69db      	ldr	r3, [r3, #28]
 8003902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d10d      	bne.n	8003926 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390a:	4b88      	ldr	r3, [pc, #544]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	4a87      	ldr	r2, [pc, #540]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003914:	61d3      	str	r3, [r2, #28]
 8003916:	4b85      	ldr	r3, [pc, #532]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800391e:	60fb      	str	r3, [r7, #12]
 8003920:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003922:	2301      	movs	r3, #1
 8003924:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003926:	4b82      	ldr	r3, [pc, #520]	; (8003b30 <HAL_RCC_OscConfig+0x4c0>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392e:	2b00      	cmp	r3, #0
 8003930:	d118      	bne.n	8003964 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003932:	4b7f      	ldr	r3, [pc, #508]	; (8003b30 <HAL_RCC_OscConfig+0x4c0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a7e      	ldr	r2, [pc, #504]	; (8003b30 <HAL_RCC_OscConfig+0x4c0>)
 8003938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800393c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800393e:	f7fd f9a3 	bl	8000c88 <HAL_GetTick>
 8003942:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003944:	e008      	b.n	8003958 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003946:	f7fd f99f 	bl	8000c88 <HAL_GetTick>
 800394a:	4602      	mov	r2, r0
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	2b64      	cmp	r3, #100	; 0x64
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e0e5      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003958:	4b75      	ldr	r3, [pc, #468]	; (8003b30 <HAL_RCC_OscConfig+0x4c0>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003960:	2b00      	cmp	r3, #0
 8003962:	d0f0      	beq.n	8003946 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	2b01      	cmp	r3, #1
 800396a:	d106      	bne.n	800397a <HAL_RCC_OscConfig+0x30a>
 800396c:	4b6f      	ldr	r3, [pc, #444]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	4a6e      	ldr	r2, [pc, #440]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003972:	f043 0301 	orr.w	r3, r3, #1
 8003976:	6213      	str	r3, [r2, #32]
 8003978:	e02d      	b.n	80039d6 <HAL_RCC_OscConfig+0x366>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x32c>
 8003982:	4b6a      	ldr	r3, [pc, #424]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	4a69      	ldr	r2, [pc, #420]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003988:	f023 0301 	bic.w	r3, r3, #1
 800398c:	6213      	str	r3, [r2, #32]
 800398e:	4b67      	ldr	r3, [pc, #412]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	4a66      	ldr	r2, [pc, #408]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003994:	f023 0304 	bic.w	r3, r3, #4
 8003998:	6213      	str	r3, [r2, #32]
 800399a:	e01c      	b.n	80039d6 <HAL_RCC_OscConfig+0x366>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	2b05      	cmp	r3, #5
 80039a2:	d10c      	bne.n	80039be <HAL_RCC_OscConfig+0x34e>
 80039a4:	4b61      	ldr	r3, [pc, #388]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	4a60      	ldr	r2, [pc, #384]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039aa:	f043 0304 	orr.w	r3, r3, #4
 80039ae:	6213      	str	r3, [r2, #32]
 80039b0:	4b5e      	ldr	r3, [pc, #376]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	4a5d      	ldr	r2, [pc, #372]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039b6:	f043 0301 	orr.w	r3, r3, #1
 80039ba:	6213      	str	r3, [r2, #32]
 80039bc:	e00b      	b.n	80039d6 <HAL_RCC_OscConfig+0x366>
 80039be:	4b5b      	ldr	r3, [pc, #364]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	4a5a      	ldr	r2, [pc, #360]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039c4:	f023 0301 	bic.w	r3, r3, #1
 80039c8:	6213      	str	r3, [r2, #32]
 80039ca:	4b58      	ldr	r3, [pc, #352]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	4a57      	ldr	r2, [pc, #348]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039d0:	f023 0304 	bic.w	r3, r3, #4
 80039d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d015      	beq.n	8003a0a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039de:	f7fd f953 	bl	8000c88 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e4:	e00a      	b.n	80039fc <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e6:	f7fd f94f 	bl	8000c88 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e093      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fc:	4b4b      	ldr	r3, [pc, #300]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d0ee      	beq.n	80039e6 <HAL_RCC_OscConfig+0x376>
 8003a08:	e014      	b.n	8003a34 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a0a:	f7fd f93d 	bl	8000c88 <HAL_GetTick>
 8003a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a10:	e00a      	b.n	8003a28 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a12:	f7fd f939 	bl	8000c88 <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e07d      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a28:	4b40      	ldr	r3, [pc, #256]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1ee      	bne.n	8003a12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a34:	7dfb      	ldrb	r3, [r7, #23]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d105      	bne.n	8003a46 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a3a:	4b3c      	ldr	r3, [pc, #240]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	4a3b      	ldr	r2, [pc, #236]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003a40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d069      	beq.n	8003b22 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a4e:	4b37      	ldr	r3, [pc, #220]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d061      	beq.n	8003b1e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d146      	bne.n	8003af0 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a62:	4b34      	ldr	r3, [pc, #208]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fd f90e 	bl	8000c88 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fd f90a 	bl	8000c88 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e050      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a82:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a96:	d108      	bne.n	8003aaa <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a98:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	4921      	ldr	r1, [pc, #132]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aaa:	4b20      	ldr	r3, [pc, #128]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a19      	ldr	r1, [r3, #32]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aba:	430b      	orrs	r3, r1
 8003abc:	491b      	ldr	r1, [pc, #108]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ac2:	4b1c      	ldr	r3, [pc, #112]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac8:	f7fd f8de 	bl	8000c88 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad0:	f7fd f8da 	bl	8000c88 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e020      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ae2:	4b12      	ldr	r3, [pc, #72]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x460>
 8003aee:	e018      	b.n	8003b22 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003af0:	4b10      	ldr	r3, [pc, #64]	; (8003b34 <HAL_RCC_OscConfig+0x4c4>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af6:	f7fd f8c7 	bl	8000c88 <HAL_GetTick>
 8003afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003afc:	e008      	b.n	8003b10 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003afe:	f7fd f8c3 	bl	8000c88 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e009      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b10:	4b06      	ldr	r3, [pc, #24]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1f0      	bne.n	8003afe <HAL_RCC_OscConfig+0x48e>
 8003b1c:	e001      	b.n	8003b22 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e000      	b.n	8003b24 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3718      	adds	r7, #24
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	40007000 	.word	0x40007000
 8003b34:	42420060 	.word	0x42420060

08003b38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003b46:	4b7e      	ldr	r3, [pc, #504]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d910      	bls.n	8003b76 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b54:	4b7a      	ldr	r3, [pc, #488]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f023 0207 	bic.w	r2, r3, #7
 8003b5c:	4978      	ldr	r1, [pc, #480]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b64:	4b76      	ldr	r3, [pc, #472]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0307 	and.w	r3, r3, #7
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d001      	beq.n	8003b76 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e0e0      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d020      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d005      	beq.n	8003b9a <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b8e:	4b6d      	ldr	r3, [pc, #436]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	4a6c      	ldr	r2, [pc, #432]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003b94:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b98:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d005      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ba6:	4b67      	ldr	r3, [pc, #412]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	4a66      	ldr	r2, [pc, #408]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003bac:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003bb0:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb2:	4b64      	ldr	r3, [pc, #400]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	4961      	ldr	r1, [pc, #388]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d06a      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d107      	bne.n	8003be8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd8:	4b5a      	ldr	r3, [pc, #360]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d115      	bne.n	8003c10 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0a7      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d107      	bne.n	8003c00 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf0:	4b54      	ldr	r3, [pc, #336]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d109      	bne.n	8003c10 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e09b      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c00:	4b50      	ldr	r3, [pc, #320]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e093      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c10:	4b4c      	ldr	r3, [pc, #304]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f023 0203 	bic.w	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4949      	ldr	r1, [pc, #292]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c22:	f7fd f831 	bl	8000c88 <HAL_GetTick>
 8003c26:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d112      	bne.n	8003c56 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c30:	e00a      	b.n	8003c48 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c32:	f7fd f829 	bl	8000c88 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e077      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c48:	4b3e      	ldr	r3, [pc, #248]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f003 030c 	and.w	r3, r3, #12
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d1ee      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xfa>
 8003c54:	e027      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d11d      	bne.n	8003c9a <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c5e:	e00a      	b.n	8003c76 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c60:	f7fd f812 	bl	8000c88 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e060      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c76:	4b33      	ldr	r3, [pc, #204]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f003 030c 	and.w	r3, r3, #12
 8003c7e:	2b08      	cmp	r3, #8
 8003c80:	d1ee      	bne.n	8003c60 <HAL_RCC_ClockConfig+0x128>
 8003c82:	e010      	b.n	8003ca6 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c84:	f7fd f800 	bl	8000c88 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e04e      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c9a:	4b2a      	ldr	r3, [pc, #168]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1ee      	bne.n	8003c84 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003ca6:	4b26      	ldr	r3, [pc, #152]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0307 	and.w	r3, r3, #7
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d210      	bcs.n	8003cd6 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb4:	4b22      	ldr	r3, [pc, #136]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f023 0207 	bic.w	r2, r3, #7
 8003cbc:	4920      	ldr	r1, [pc, #128]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003cc4:	4b1e      	ldr	r3, [pc, #120]	; (8003d40 <HAL_RCC_ClockConfig+0x208>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d001      	beq.n	8003cd6 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e030      	b.n	8003d38 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d008      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ce2:	4b18      	ldr	r3, [pc, #96]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	4915      	ldr	r1, [pc, #84]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d009      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d00:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	490d      	ldr	r1, [pc, #52]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d14:	f000 f81c 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <HAL_RCC_ClockConfig+0x20c>)
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	091b      	lsrs	r3, r3, #4
 8003d20:	f003 030f 	and.w	r3, r3, #15
 8003d24:	4908      	ldr	r1, [pc, #32]	; (8003d48 <HAL_RCC_ClockConfig+0x210>)
 8003d26:	5ccb      	ldrb	r3, [r1, r3]
 8003d28:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2c:	4a07      	ldr	r2, [pc, #28]	; (8003d4c <HAL_RCC_ClockConfig+0x214>)
 8003d2e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003d30:	200f      	movs	r0, #15
 8003d32:	f7fc ff67 	bl	8000c04 <HAL_InitTick>
  
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	40022000 	.word	0x40022000
 8003d44:	40021000 	.word	0x40021000
 8003d48:	0800b474 	.word	0x0800b474
 8003d4c:	20000010 	.word	0x20000010

08003d50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d50:	b490      	push	{r4, r7}
 8003d52:	b08a      	sub	sp, #40	; 0x28
 8003d54:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003d56:	4b29      	ldr	r3, [pc, #164]	; (8003dfc <HAL_RCC_GetSysClockFreq+0xac>)
 8003d58:	1d3c      	adds	r4, r7, #4
 8003d5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d60:	f240 2301 	movw	r3, #513	; 0x201
 8003d64:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61fb      	str	r3, [r7, #28]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	61bb      	str	r3, [r7, #24]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
 8003d72:	2300      	movs	r3, #0
 8003d74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d76:	2300      	movs	r3, #0
 8003d78:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d7a:	4b21      	ldr	r3, [pc, #132]	; (8003e00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	f003 030c 	and.w	r3, r3, #12
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d002      	beq.n	8003d90 <HAL_RCC_GetSysClockFreq+0x40>
 8003d8a:	2b08      	cmp	r3, #8
 8003d8c:	d003      	beq.n	8003d96 <HAL_RCC_GetSysClockFreq+0x46>
 8003d8e:	e02b      	b.n	8003de8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d90:	4b1c      	ldr	r3, [pc, #112]	; (8003e04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d92:	623b      	str	r3, [r7, #32]
      break;
 8003d94:	e02b      	b.n	8003dee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	0c9b      	lsrs	r3, r3, #18
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	3328      	adds	r3, #40	; 0x28
 8003da0:	443b      	add	r3, r7
 8003da2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003da6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d012      	beq.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003db2:	4b13      	ldr	r3, [pc, #76]	; (8003e00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	0c5b      	lsrs	r3, r3, #17
 8003db8:	f003 0301 	and.w	r3, r3, #1
 8003dbc:	3328      	adds	r3, #40	; 0x28
 8003dbe:	443b      	add	r3, r7
 8003dc0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003dc4:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	4a0e      	ldr	r2, [pc, #56]	; (8003e04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003dca:	fb03 f202 	mul.w	r2, r3, r2
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd6:	e004      	b.n	8003de2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	4a0b      	ldr	r2, [pc, #44]	; (8003e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ddc:	fb02 f303 	mul.w	r3, r2, r3
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	623b      	str	r3, [r7, #32]
      break;
 8003de6:	e002      	b.n	8003dee <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003de8:	4b06      	ldr	r3, [pc, #24]	; (8003e04 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003dea:	623b      	str	r3, [r7, #32]
      break;
 8003dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dee:	6a3b      	ldr	r3, [r7, #32]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3728      	adds	r7, #40	; 0x28
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc90      	pop	{r4, r7}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	0800b0f8 	.word	0x0800b0f8
 8003e00:	40021000 	.word	0x40021000
 8003e04:	007a1200 	.word	0x007a1200
 8003e08:	003d0900 	.word	0x003d0900

08003e0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e10:	4b02      	ldr	r3, [pc, #8]	; (8003e1c <HAL_RCC_GetHCLKFreq+0x10>)
 8003e12:	681b      	ldr	r3, [r3, #0]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr
 8003e1c:	20000010 	.word	0x20000010

08003e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e24:	f7ff fff2 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	4b05      	ldr	r3, [pc, #20]	; (8003e40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	0a1b      	lsrs	r3, r3, #8
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	4903      	ldr	r1, [pc, #12]	; (8003e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e36:	5ccb      	ldrb	r3, [r1, r3]
 8003e38:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	40021000 	.word	0x40021000
 8003e44:	0800b484 	.word	0x0800b484

08003e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e4c:	f7ff ffde 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 8003e50:	4602      	mov	r2, r0
 8003e52:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	0adb      	lsrs	r3, r3, #11
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	4903      	ldr	r1, [pc, #12]	; (8003e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e5e:	5ccb      	ldrb	r3, [r1, r3]
 8003e60:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8003e64:	4618      	mov	r0, r3
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40021000 	.word	0x40021000
 8003e6c:	0800b484 	.word	0x0800b484

08003e70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e78:	4b0b      	ldr	r3, [pc, #44]	; (8003ea8 <RCC_Delay+0x38>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a0b      	ldr	r2, [pc, #44]	; (8003eac <RCC_Delay+0x3c>)
 8003e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e82:	0a5b      	lsrs	r3, r3, #9
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	fb02 f303 	mul.w	r3, r2, r3
 8003e8a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003e8c:	bf00      	nop
}
 8003e8e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	1e5a      	subs	r2, r3, #1
 8003e94:	60fa      	str	r2, [r7, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1f8      	bne.n	8003e8c <RCC_Delay+0x1c>
}
 8003e9a:	bf00      	nop
 8003e9c:	bf00      	nop
 8003e9e:	3714      	adds	r7, #20
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc80      	pop	{r7}
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	20000010 	.word	0x20000010
 8003eac:	10624dd3 	.word	0x10624dd3

08003eb0 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e01d      	b.n	8003efe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d106      	bne.n	8003edc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f815 	bl	8003f06 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3304      	adds	r3, #4
 8003eec:	4619      	mov	r1, r3
 8003eee:	4610      	mov	r0, r2
 8003ef0:	f000 fae0 	bl	80044b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b083      	sub	sp, #12
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bc80      	pop	{r7}
 8003f16:	4770      	bx	lr

08003f18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	4770      	bx	lr

08003f4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d122      	bne.n	8003fa8 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d11b      	bne.n	8003fa8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f06f 0202 	mvn.w	r2, #2
 8003f78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	f003 0303 	and.w	r3, r3, #3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fa74 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8003f94:	e005      	b.n	8003fa2 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 fa67 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 fa76 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d122      	bne.n	8003ffc <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b04      	cmp	r3, #4
 8003fc2:	d11b      	bne.n	8003ffc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f06f 0204 	mvn.w	r2, #4
 8003fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fa4a 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8003fe8:	e005      	b.n	8003ff6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 fa3d 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 fa4c 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f003 0308 	and.w	r3, r3, #8
 8004006:	2b08      	cmp	r3, #8
 8004008:	d122      	bne.n	8004050 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f003 0308 	and.w	r3, r3, #8
 8004014:	2b08      	cmp	r3, #8
 8004016:	d11b      	bne.n	8004050 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f06f 0208 	mvn.w	r2, #8
 8004020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2204      	movs	r2, #4
 8004026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fa20 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 800403c:	e005      	b.n	800404a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 fa13 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fa22 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f003 0310 	and.w	r3, r3, #16
 800405a:	2b10      	cmp	r3, #16
 800405c:	d122      	bne.n	80040a4 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f003 0310 	and.w	r3, r3, #16
 8004068:	2b10      	cmp	r3, #16
 800406a:	d11b      	bne.n	80040a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f06f 0210 	mvn.w	r2, #16
 8004074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2208      	movs	r2, #8
 800407a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f9f6 	bl	800447c <HAL_TIM_IC_CaptureCallback>
 8004090:	e005      	b.n	800409e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 f9e9 	bl	800446a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 f9f8 	bl	800448e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d10e      	bne.n	80040d0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d107      	bne.n	80040d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f06f 0201 	mvn.w	r2, #1
 80040c8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f001 ff38 	bl	8005f40 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040da:	2b80      	cmp	r3, #128	; 0x80
 80040dc:	d10e      	bne.n	80040fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040e8:	2b80      	cmp	r3, #128	; 0x80
 80040ea:	d107      	bne.n	80040fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040f4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 fc0d 	bl	8004916 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004106:	2b40      	cmp	r3, #64	; 0x40
 8004108:	d10e      	bne.n	8004128 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004114:	2b40      	cmp	r3, #64	; 0x40
 8004116:	d107      	bne.n	8004128 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004120:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 f9bc 	bl	80044a0 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0320 	and.w	r3, r3, #32
 8004132:	2b20      	cmp	r3, #32
 8004134:	d10e      	bne.n	8004154 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f003 0320 	and.w	r3, r3, #32
 8004140:	2b20      	cmp	r3, #32
 8004142:	d107      	bne.n	8004154 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f06f 0220 	mvn.w	r2, #32
 800414c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 fbd8 	bl	8004904 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004154:	bf00      	nop
 8004156:	3708      	adds	r7, #8
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800416e:	2b01      	cmp	r3, #1
 8004170:	d101      	bne.n	8004176 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004172:	2302      	movs	r3, #2
 8004174:	e08a      	b.n	800428c <HAL_TIM_IC_ConfigChannel+0x130>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2201      	movs	r2, #1
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2202      	movs	r2, #2
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d11b      	bne.n	80041c4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6818      	ldr	r0, [r3, #0]
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	6819      	ldr	r1, [r3, #0]
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f000 f9f0 	bl	8004580 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	699a      	ldr	r2, [r3, #24]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 020c 	bic.w	r2, r2, #12
 80041ae:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6999      	ldr	r1, [r3, #24]
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	689a      	ldr	r2, [r3, #8]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	430a      	orrs	r2, r1
 80041c0:	619a      	str	r2, [r3, #24]
 80041c2:	e05a      	b.n	800427a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b04      	cmp	r3, #4
 80041c8:	d11c      	bne.n	8004204 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6818      	ldr	r0, [r3, #0]
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	6819      	ldr	r1, [r3, #0]
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f000 fa61 	bl	80046a0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	699a      	ldr	r2, [r3, #24]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80041ec:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6999      	ldr	r1, [r3, #24]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	021a      	lsls	r2, r3, #8
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	619a      	str	r2, [r3, #24]
 8004202:	e03a      	b.n	800427a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b08      	cmp	r3, #8
 8004208:	d11b      	bne.n	8004242 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6818      	ldr	r0, [r3, #0]
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	6819      	ldr	r1, [r3, #0]
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f000 fab4 	bl	8004786 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	69da      	ldr	r2, [r3, #28]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 020c 	bic.w	r2, r2, #12
 800422c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	69d9      	ldr	r1, [r3, #28]
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	61da      	str	r2, [r3, #28]
 8004240:	e01b      	b.n	800427a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6818      	ldr	r0, [r3, #0]
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	6819      	ldr	r1, [r3, #0]
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	f000 fad7 	bl	8004804 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69da      	ldr	r2, [r3, #28]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004264:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69d9      	ldr	r1, [r3, #28]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	021a      	lsls	r2, r3, #8
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	430a      	orrs	r2, r1
 8004278:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3710      	adds	r7, #16
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800429e:	2300      	movs	r3, #0
 80042a0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_TIM_ConfigClockSource+0x1c>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e0d8      	b.n	8004462 <HAL_TIM_ConfigClockSource+0x1ce>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042e8:	d052      	beq.n	8004390 <HAL_TIM_ConfigClockSource+0xfc>
 80042ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042ee:	f200 80ae 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 80042f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042f6:	d027      	beq.n	8004348 <HAL_TIM_ConfigClockSource+0xb4>
 80042f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042fc:	f200 80a7 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 8004300:	2b70      	cmp	r3, #112	; 0x70
 8004302:	d02a      	beq.n	800435a <HAL_TIM_ConfigClockSource+0xc6>
 8004304:	2b70      	cmp	r3, #112	; 0x70
 8004306:	f200 80a2 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 800430a:	2b60      	cmp	r3, #96	; 0x60
 800430c:	d063      	beq.n	80043d6 <HAL_TIM_ConfigClockSource+0x142>
 800430e:	2b60      	cmp	r3, #96	; 0x60
 8004310:	f200 809d 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 8004314:	2b50      	cmp	r3, #80	; 0x50
 8004316:	d04e      	beq.n	80043b6 <HAL_TIM_ConfigClockSource+0x122>
 8004318:	2b50      	cmp	r3, #80	; 0x50
 800431a:	f200 8098 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 800431e:	2b40      	cmp	r3, #64	; 0x40
 8004320:	d069      	beq.n	80043f6 <HAL_TIM_ConfigClockSource+0x162>
 8004322:	2b40      	cmp	r3, #64	; 0x40
 8004324:	f200 8093 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 8004328:	2b30      	cmp	r3, #48	; 0x30
 800432a:	f000 8089 	beq.w	8004440 <HAL_TIM_ConfigClockSource+0x1ac>
 800432e:	2b30      	cmp	r3, #48	; 0x30
 8004330:	f200 808d 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 8004334:	2b20      	cmp	r3, #32
 8004336:	d07c      	beq.n	8004432 <HAL_TIM_ConfigClockSource+0x19e>
 8004338:	2b20      	cmp	r3, #32
 800433a:	f200 8088 	bhi.w	800444e <HAL_TIM_ConfigClockSource+0x1ba>
 800433e:	2b00      	cmp	r3, #0
 8004340:	d069      	beq.n	8004416 <HAL_TIM_ConfigClockSource+0x182>
 8004342:	2b10      	cmp	r3, #16
 8004344:	d06e      	beq.n	8004424 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8004346:	e082      	b.n	800444e <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689a      	ldr	r2, [r3, #8]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f022 0207 	bic.w	r2, r2, #7
 8004356:	609a      	str	r2, [r3, #8]
    break;
 8004358:	e07a      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6818      	ldr	r0, [r3, #0]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	6899      	ldr	r1, [r3, #8]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685a      	ldr	r2, [r3, #4]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f000 faaa 	bl	80048c2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800437c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004384:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	609a      	str	r2, [r3, #8]
    break;
 800438e:	e05f      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6818      	ldr	r0, [r3, #0]
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	6899      	ldr	r1, [r3, #8]
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f000 fa8f 	bl	80048c2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689a      	ldr	r2, [r3, #8]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043b2:	609a      	str	r2, [r3, #8]
    break;
 80043b4:	e04c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6818      	ldr	r0, [r3, #0]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	6859      	ldr	r1, [r3, #4]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	461a      	mov	r2, r3
 80043c4:	f000 f93a 	bl	800463c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2150      	movs	r1, #80	; 0x50
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 fa58 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 80043d4:	e03c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6818      	ldr	r0, [r3, #0]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	6859      	ldr	r1, [r3, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	461a      	mov	r2, r3
 80043e4:	f000 f99c 	bl	8004720 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2160      	movs	r1, #96	; 0x60
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fa48 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 80043f4:	e02c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6818      	ldr	r0, [r3, #0]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	6859      	ldr	r1, [r3, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	461a      	mov	r2, r3
 8004404:	f000 f91a 	bl	800463c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2140      	movs	r1, #64	; 0x40
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fa38 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 8004414:	e01c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2100      	movs	r1, #0
 800441c:	4618      	mov	r0, r3
 800441e:	f000 fa31 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 8004422:	e015      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2110      	movs	r1, #16
 800442a:	4618      	mov	r0, r3
 800442c:	f000 fa2a 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 8004430:	e00e      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2120      	movs	r1, #32
 8004438:	4618      	mov	r0, r3
 800443a:	f000 fa23 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 800443e:	e007      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2130      	movs	r1, #48	; 0x30
 8004446:	4618      	mov	r0, r3
 8004448:	f000 fa1c 	bl	8004884 <TIM_ITRx_SetConfig>
    break;
 800444c:	e000      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 800444e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	bc80      	pop	{r7}
 800447a:	4770      	bx	lr

0800447c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	bc80      	pop	{r7}
 800448c:	4770      	bx	lr

0800448e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr

080044a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr
	...

080044b4 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a2a      	ldr	r2, [pc, #168]	; (8004574 <TIM_Base_SetConfig+0xc0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d00b      	beq.n	80044e8 <TIM_Base_SetConfig+0x34>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d6:	d007      	beq.n	80044e8 <TIM_Base_SetConfig+0x34>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a27      	ldr	r2, [pc, #156]	; (8004578 <TIM_Base_SetConfig+0xc4>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d003      	beq.n	80044e8 <TIM_Base_SetConfig+0x34>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a26      	ldr	r2, [pc, #152]	; (800457c <TIM_Base_SetConfig+0xc8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d108      	bne.n	80044fa <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a1d      	ldr	r2, [pc, #116]	; (8004574 <TIM_Base_SetConfig+0xc0>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00b      	beq.n	800451a <TIM_Base_SetConfig+0x66>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004508:	d007      	beq.n	800451a <TIM_Base_SetConfig+0x66>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a1a      	ldr	r2, [pc, #104]	; (8004578 <TIM_Base_SetConfig+0xc4>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d003      	beq.n	800451a <TIM_Base_SetConfig+0x66>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a19      	ldr	r2, [pc, #100]	; (800457c <TIM_Base_SetConfig+0xc8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d108      	bne.n	800452c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	68fa      	ldr	r2, [r7, #12]
 8004528:	4313      	orrs	r3, r2
 800452a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004532:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a07      	ldr	r2, [pc, #28]	; (8004574 <TIM_Base_SetConfig+0xc0>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d103      	bne.n	8004564 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	691a      	ldr	r2, [r3, #16]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	615a      	str	r2, [r3, #20]
}
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr
 8004574:	40012c00 	.word	0x40012c00
 8004578:	40000400 	.word	0x40000400
 800457c:	40000800 	.word	0x40000800

08004580 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
 800458c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	f023 0201 	bic.w	r2, r3, #1
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	4a1f      	ldr	r2, [pc, #124]	; (8004630 <TIM_TI1_SetConfig+0xb0>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d00b      	beq.n	80045ce <TIM_TI1_SetConfig+0x4e>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045bc:	d007      	beq.n	80045ce <TIM_TI1_SetConfig+0x4e>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4a1c      	ldr	r2, [pc, #112]	; (8004634 <TIM_TI1_SetConfig+0xb4>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d003      	beq.n	80045ce <TIM_TI1_SetConfig+0x4e>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4a1b      	ldr	r2, [pc, #108]	; (8004638 <TIM_TI1_SetConfig+0xb8>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d101      	bne.n	80045d2 <TIM_TI1_SetConfig+0x52>
 80045ce:	2301      	movs	r3, #1
 80045d0:	e000      	b.n	80045d4 <TIM_TI1_SetConfig+0x54>
 80045d2:	2300      	movs	r3, #0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d008      	beq.n	80045ea <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	f023 0303 	bic.w	r3, r3, #3
 80045de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]
 80045e8:	e003      	b.n	80045f2 <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f043 0301 	orr.w	r3, r3, #1
 80045f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	4313      	orrs	r3, r2
 8004604:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f023 030a 	bic.w	r3, r3, #10
 800460c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f003 030a 	and.w	r3, r3, #10
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	621a      	str	r2, [r3, #32]
}
 8004626:	bf00      	nop
 8004628:	371c      	adds	r7, #28
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800

0800463c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800463c:	b480      	push	{r7}
 800463e:	b087      	sub	sp, #28
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	f023 0201 	bic.w	r2, r3, #1
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800466e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	4313      	orrs	r3, r2
 8004678:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f023 030a 	bic.w	r3, r3, #10
 8004680:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	621a      	str	r2, [r3, #32]
}
 8004696:	bf00      	nop
 8004698:	371c      	adds	r7, #28
 800469a:	46bd      	mov	sp, r7
 800469c:	bc80      	pop	{r7}
 800469e:	4770      	bx	lr

080046a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b087      	sub	sp, #28
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
 80046ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	f023 0210 	bic.w	r2, r3, #16
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	697a      	ldr	r2, [r7, #20]
 80046dc:	4313      	orrs	r3, r2
 80046de:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	031b      	lsls	r3, r3, #12
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046fa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4313      	orrs	r3, r2
 8004708:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	697a      	ldr	r2, [r7, #20]
 800470e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	621a      	str	r2, [r3, #32]
}
 8004716:	bf00      	nop
 8004718:	371c      	adds	r7, #28
 800471a:	46bd      	mov	sp, r7
 800471c:	bc80      	pop	{r7}
 800471e:	4770      	bx	lr

08004720 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	f023 0210 	bic.w	r2, r3, #16
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004752:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	031b      	lsls	r3, r3, #12
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	4313      	orrs	r3, r2
 800475c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004764:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4313      	orrs	r3, r2
 800476e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	621a      	str	r2, [r3, #32]
}
 800477c:	bf00      	nop
 800477e:	371c      	adds	r7, #28
 8004780:	46bd      	mov	sp, r7
 8004782:	bc80      	pop	{r7}
 8004784:	4770      	bx	lr

08004786 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004786:	b480      	push	{r7}
 8004788:	b087      	sub	sp, #28
 800478a:	af00      	add	r7, sp, #0
 800478c:	60f8      	str	r0, [r7, #12]
 800478e:	60b9      	str	r1, [r7, #8]
 8004790:	607a      	str	r2, [r7, #4]
 8004792:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	69db      	ldr	r3, [r3, #28]
 80047ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	f023 0303 	bic.w	r3, r3, #3
 80047ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P));
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047e8:	693a      	ldr	r2, [r7, #16]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	621a      	str	r2, [r3, #32]
}
 80047fa:	bf00      	nop
 80047fc:	371c      	adds	r7, #28
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr

08004804 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
 8004810:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004838:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	021b      	lsls	r3, r3, #8
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800484a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	031b      	lsls	r3, r3, #12
 8004850:	b29b      	uxth	r3, r3
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800485e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	031b      	lsls	r3, r3, #12
 8004864:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	4313      	orrs	r3, r2
 800486c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	621a      	str	r2, [r3, #32]
}
 800487a:	bf00      	nop
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	bc80      	pop	{r7}
 8004882:	4770      	bx	lr

08004884 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	460b      	mov	r3, r1
 800488e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048a0:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80048a2:	887b      	ldrh	r3, [r7, #2]
 80048a4:	f043 0307 	orr.w	r3, r3, #7
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	609a      	str	r2, [r3, #8]
}
 80048b8:	bf00      	nop
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr

080048c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b087      	sub	sp, #28
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	60f8      	str	r0, [r7, #12]
 80048ca:	60b9      	str	r1, [r7, #8]
 80048cc:	607a      	str	r2, [r7, #4]
 80048ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	021a      	lsls	r2, r3, #8
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	431a      	orrs	r2, r3
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	609a      	str	r2, [r3, #8]
}
 80048fa:	bf00      	nop
 80048fc:	371c      	adds	r7, #28
 80048fe:	46bd      	mov	sp, r7
 8004900:	bc80      	pop	{r7}
 8004902:	4770      	bx	lr

08004904 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	bc80      	pop	{r7}
 8004914:	4770      	bx	lr

08004916 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004916:	b480      	push	{r7}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800491e:	bf00      	nop
 8004920:	370c      	adds	r7, #12
 8004922:	46bd      	mov	sp, r7
 8004924:	bc80      	pop	{r7}
 8004926:	4770      	bx	lr

08004928 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e03f      	b.n	80049ba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f837 	bl	80049c2 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2224      	movs	r2, #36	; 0x24
 8004958:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800496a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fb95 	bl	800509c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004980:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	695a      	ldr	r2, [r3, #20]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004990:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049a0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2220      	movs	r2, #32
 80049b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80049b8:	2300      	movs	r3, #0
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80049c2:	b480      	push	{r7}
 80049c4:	b083      	sub	sp, #12
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr

080049d4 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af02      	add	r7, sp, #8
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	4613      	mov	r3, r2
 80049e2:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	2b20      	cmp	r3, #32
 80049f2:	f040 8083 	bne.w	8004afc <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d002      	beq.n	8004a02 <HAL_UART_Transmit+0x2e>
 80049fc:	88fb      	ldrh	r3, [r7, #6]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e07b      	b.n	8004afe <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_UART_Transmit+0x40>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e074      	b.n	8004afe <HAL_UART_Transmit+0x12a>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2221      	movs	r2, #33	; 0x21
 8004a26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004a2a:	f7fc f92d 	bl	8000c88 <HAL_GetTick>
 8004a2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	88fa      	ldrh	r2, [r7, #6]
 8004a34:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	88fa      	ldrh	r2, [r7, #6]
 8004a3a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8004a3c:	e042      	b.n	8004ac4 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	3b01      	subs	r3, #1
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a54:	d122      	bne.n	8004a9c <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	2180      	movs	r1, #128	; 0x80
 8004a60:	68f8      	ldr	r0, [r7, #12]
 8004a62:	f000 f9b1 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d001      	beq.n	8004a70 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e046      	b.n	8004afe <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	881b      	ldrh	r3, [r3, #0]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a82:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d103      	bne.n	8004a94 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	3302      	adds	r3, #2
 8004a90:	60bb      	str	r3, [r7, #8]
 8004a92:	e017      	b.n	8004ac4 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	3301      	adds	r3, #1
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	e013      	b.n	8004ac4 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	2180      	movs	r1, #128	; 0x80
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 f98e 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e023      	b.n	8004afe <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	1c5a      	adds	r2, r3, #1
 8004aba:	60ba      	str	r2, [r7, #8]
 8004abc:	781a      	ldrb	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1b7      	bne.n	8004a3e <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	2140      	movs	r1, #64	; 0x40
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f975 	bl	8004dc8 <UART_WaitOnFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e00a      	b.n	8004afe <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2220      	movs	r2, #32
 8004aec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	e000      	b.n	8004afe <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004afc:	2302      	movs	r3, #2
  }
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3718      	adds	r7, #24
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}

08004b06 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b085      	sub	sp, #20
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	60f8      	str	r0, [r7, #12]
 8004b0e:	60b9      	str	r1, [r7, #8]
 8004b10:	4613      	mov	r3, r2
 8004b12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d140      	bne.n	8004ba2 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d002      	beq.n	8004b2c <HAL_UART_Receive_IT+0x26>
 8004b26:	88fb      	ldrh	r3, [r7, #6]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e039      	b.n	8004ba4 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_UART_Receive_IT+0x38>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e032      	b.n	8004ba4 <HAL_UART_Receive_IT+0x9e>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	68ba      	ldr	r2, [r7, #8]
 8004b4a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	88fa      	ldrh	r2, [r7, #6]
 8004b50:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	88fa      	ldrh	r2, [r7, #6]
 8004b56:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2222      	movs	r2, #34	; 0x22
 8004b62:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b7c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	695a      	ldr	r2, [r3, #20]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f042 0201 	orr.w	r2, r2, #1
 8004b8c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68da      	ldr	r2, [r3, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0220 	orr.w	r2, r2, #32
 8004b9c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	e000      	b.n	8004ba4 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004ba2:	2302      	movs	r3, #2
  }
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr
	...

08004bb0 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	f003 030f 	and.w	r3, r3, #15
 8004bde:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10d      	bne.n	8004c02 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	f003 0320 	and.w	r3, r3, #32
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d008      	beq.n	8004c02 <HAL_UART_IRQHandler+0x52>
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	f003 0320 	and.w	r3, r3, #32
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f9cc 	bl	8004f98 <UART_Receive_IT>
      return;
 8004c00:	e0cb      	b.n	8004d9a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f000 80ab 	beq.w	8004d60 <HAL_UART_IRQHandler+0x1b0>
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f003 0301 	and.w	r3, r3, #1
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d105      	bne.n	8004c20 <HAL_UART_IRQHandler+0x70>
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 80a0 	beq.w	8004d60 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <HAL_UART_IRQHandler+0x90>
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d005      	beq.n	8004c40 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c38:	f043 0201 	orr.w	r2, r3, #1
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <HAL_UART_IRQHandler+0xb0>
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	f003 0301 	and.w	r3, r3, #1
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d005      	beq.n	8004c60 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c58:	f043 0202 	orr.w	r2, r3, #2
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00a      	beq.n	8004c80 <HAL_UART_IRQHandler+0xd0>
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f003 0301 	and.w	r3, r3, #1
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d005      	beq.n	8004c80 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c78:	f043 0204 	orr.w	r2, r3, #4
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00a      	beq.n	8004ca0 <HAL_UART_IRQHandler+0xf0>
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f003 0301 	and.w	r3, r3, #1
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d005      	beq.n	8004ca0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c98:	f043 0208 	orr.w	r2, r3, #8
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d077      	beq.n	8004d98 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	f003 0320 	and.w	r3, r3, #32
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d007      	beq.n	8004cc2 <HAL_UART_IRQHandler+0x112>
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	f003 0320 	and.w	r3, r3, #32
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d002      	beq.n	8004cc2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 f96b 	bl	8004f98 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	695b      	ldr	r3, [r3, #20]
 8004cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	bf14      	ite	ne
 8004cd0:	2301      	movne	r3, #1
 8004cd2:	2300      	moveq	r3, #0
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cdc:	f003 0308 	and.w	r3, r3, #8
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d102      	bne.n	8004cea <HAL_UART_IRQHandler+0x13a>
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d031      	beq.n	8004d4e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f8b6 	bl	8004e5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d023      	beq.n	8004d46 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695a      	ldr	r2, [r3, #20]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d0c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d013      	beq.n	8004d3e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d1a:	4a21      	ldr	r2, [pc, #132]	; (8004da0 <HAL_UART_IRQHandler+0x1f0>)
 8004d1c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7fc ff24 	bl	8001b70 <HAL_DMA_Abort_IT>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d016      	beq.n	8004d5c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d38:	4610      	mov	r0, r2
 8004d3a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d3c:	e00e      	b.n	8004d5c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f839 	bl	8004db6 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d44:	e00a      	b.n	8004d5c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f835 	bl	8004db6 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d4c:	e006      	b.n	8004d5c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f831 	bl	8004db6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004d5a:	e01d      	b.n	8004d98 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d5c:	bf00      	nop
    return;
 8004d5e:	e01b      	b.n	8004d98 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d008      	beq.n	8004d7c <HAL_UART_IRQHandler+0x1cc>
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d003      	beq.n	8004d7c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f8a2 	bl	8004ebe <UART_Transmit_IT>
    return;
 8004d7a:	e00e      	b.n	8004d9a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d009      	beq.n	8004d9a <HAL_UART_IRQHandler+0x1ea>
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d004      	beq.n	8004d9a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f8e9 	bl	8004f68 <UART_EndTransmit_IT>
    return;
 8004d96:	e000      	b.n	8004d9a <HAL_UART_IRQHandler+0x1ea>
    return;
 8004d98:	bf00      	nop
  }
}
 8004d9a:	3720      	adds	r7, #32
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	08004e97 	.word	0x08004e97

08004da4 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr

08004db6 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bc80      	pop	{r7}
 8004dc6:	4770      	bx	lr

08004dc8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	603b      	str	r3, [r7, #0]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004dd8:	e02c      	b.n	8004e34 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004de0:	d028      	beq.n	8004e34 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d007      	beq.n	8004df8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004de8:	f7fb ff4e 	bl	8000c88 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	69ba      	ldr	r2, [r7, #24]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d21d      	bcs.n	8004e34 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68da      	ldr	r2, [r3, #12]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e06:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695a      	ldr	r2, [r3, #20]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 0201 	bic.w	r2, r2, #1
 8004e16:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e00f      	b.n	8004e54 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	bf0c      	ite	eq
 8004e44:	2301      	moveq	r3, #1
 8004e46:	2300      	movne	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	79fb      	ldrb	r3, [r7, #7]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d0c3      	beq.n	8004dda <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3710      	adds	r7, #16
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e72:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f022 0201 	bic.w	r2, r2, #1
 8004e82:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bc80      	pop	{r7}
 8004e94:	4770      	bx	lr

08004e96 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b084      	sub	sp, #16
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7ff ff80 	bl	8004db6 <HAL_UART_ErrorCallback>
}
 8004eb6:	bf00      	nop
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	b085      	sub	sp, #20
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b21      	cmp	r3, #33	; 0x21
 8004ed0:	d144      	bne.n	8004f5c <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eda:	d11a      	bne.n	8004f12 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ef0:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d105      	bne.n	8004f06 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	1c9a      	adds	r2, r3, #2
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	621a      	str	r2, [r3, #32]
 8004f04:	e00e      	b.n	8004f24 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	1c5a      	adds	r2, r3, #1
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	621a      	str	r2, [r3, #32]
 8004f10:	e008      	b.n	8004f24 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	1c59      	adds	r1, r3, #1
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6211      	str	r1, [r2, #32]
 8004f1c:	781a      	ldrb	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	4619      	mov	r1, r3
 8004f32:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10f      	bne.n	8004f58 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68da      	ldr	r2, [r3, #12]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f56:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	e000      	b.n	8004f5e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004f5c:	2302      	movs	r3, #2
  }
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f7e:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f7ff ff0b 	bl	8004da4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	2b22      	cmp	r3, #34	; 0x22
 8004faa:	d171      	bne.n	8005090 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb4:	d123      	bne.n	8004ffe <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fba:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	691b      	ldr	r3, [r3, #16]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10e      	bne.n	8004fe2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd0:	b29a      	uxth	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fda:	1c9a      	adds	r2, r3, #2
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	629a      	str	r2, [r3, #40]	; 0x28
 8004fe0:	e029      	b.n	8005036 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	629a      	str	r2, [r3, #40]	; 0x28
 8004ffc:	e01b      	b.n	8005036 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10a      	bne.n	800501c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6858      	ldr	r0, [r3, #4]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005010:	1c59      	adds	r1, r3, #1
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6291      	str	r1, [r2, #40]	; 0x28
 8005016:	b2c2      	uxtb	r2, r0
 8005018:	701a      	strb	r2, [r3, #0]
 800501a:	e00c      	b.n	8005036 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	b2da      	uxtb	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005028:	1c58      	adds	r0, r3, #1
 800502a:	6879      	ldr	r1, [r7, #4]
 800502c:	6288      	str	r0, [r1, #40]	; 0x28
 800502e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800503a:	b29b      	uxth	r3, r3
 800503c:	3b01      	subs	r3, #1
 800503e:	b29b      	uxth	r3, r3
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	4619      	mov	r1, r3
 8005044:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005046:	2b00      	cmp	r3, #0
 8005048:	d120      	bne.n	800508c <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 0220 	bic.w	r2, r2, #32
 8005058:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005068:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	695a      	ldr	r2, [r3, #20]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0201 	bic.w	r2, r2, #1
 8005078:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2220      	movs	r2, #32
 800507e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 fc14 	bl	80058b0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005088:	2300      	movs	r3, #0
 800508a:	e002      	b.n	8005092 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800508c:	2300      	movs	r3, #0
 800508e:	e000      	b.n	8005092 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005090:	2302      	movs	r3, #2
  }
}
 8005092:	4618      	mov	r0, r3
 8005094:	3710      	adds	r7, #16
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
	...

0800509c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800509c:	b5b0      	push	{r4, r5, r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689a      	ldr	r2, [r3, #8]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80050de:	f023 030c 	bic.w	r3, r3, #12
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	68f9      	ldr	r1, [r7, #12]
 80050e8:	430b      	orrs	r3, r1
 80050ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699a      	ldr	r2, [r3, #24]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a6f      	ldr	r2, [pc, #444]	; (80052c4 <UART_SetConfig+0x228>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d16b      	bne.n	80051e4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800510c:	f7fe fe9c 	bl	8003e48 <HAL_RCC_GetPCLK2Freq>
 8005110:	4602      	mov	r2, r0
 8005112:	4613      	mov	r3, r2
 8005114:	009b      	lsls	r3, r3, #2
 8005116:	4413      	add	r3, r2
 8005118:	009a      	lsls	r2, r3, #2
 800511a:	441a      	add	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	fbb2 f3f3 	udiv	r3, r2, r3
 8005126:	4a68      	ldr	r2, [pc, #416]	; (80052c8 <UART_SetConfig+0x22c>)
 8005128:	fba2 2303 	umull	r2, r3, r2, r3
 800512c:	095b      	lsrs	r3, r3, #5
 800512e:	011c      	lsls	r4, r3, #4
 8005130:	f7fe fe8a 	bl	8003e48 <HAL_RCC_GetPCLK2Freq>
 8005134:	4602      	mov	r2, r0
 8005136:	4613      	mov	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	009a      	lsls	r2, r3, #2
 800513e:	441a      	add	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	fbb2 f5f3 	udiv	r5, r2, r3
 800514a:	f7fe fe7d 	bl	8003e48 <HAL_RCC_GetPCLK2Freq>
 800514e:	4602      	mov	r2, r0
 8005150:	4613      	mov	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	009a      	lsls	r2, r3, #2
 8005158:	441a      	add	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	fbb2 f3f3 	udiv	r3, r2, r3
 8005164:	4a58      	ldr	r2, [pc, #352]	; (80052c8 <UART_SetConfig+0x22c>)
 8005166:	fba2 2303 	umull	r2, r3, r2, r3
 800516a:	095b      	lsrs	r3, r3, #5
 800516c:	2264      	movs	r2, #100	; 0x64
 800516e:	fb02 f303 	mul.w	r3, r2, r3
 8005172:	1aeb      	subs	r3, r5, r3
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	3332      	adds	r3, #50	; 0x32
 8005178:	4a53      	ldr	r2, [pc, #332]	; (80052c8 <UART_SetConfig+0x22c>)
 800517a:	fba2 2303 	umull	r2, r3, r2, r3
 800517e:	095b      	lsrs	r3, r3, #5
 8005180:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005184:	441c      	add	r4, r3
 8005186:	f7fe fe5f 	bl	8003e48 <HAL_RCC_GetPCLK2Freq>
 800518a:	4602      	mov	r2, r0
 800518c:	4613      	mov	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	009a      	lsls	r2, r3, #2
 8005194:	441a      	add	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	fbb2 f5f3 	udiv	r5, r2, r3
 80051a0:	f7fe fe52 	bl	8003e48 <HAL_RCC_GetPCLK2Freq>
 80051a4:	4602      	mov	r2, r0
 80051a6:	4613      	mov	r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	4413      	add	r3, r2
 80051ac:	009a      	lsls	r2, r3, #2
 80051ae:	441a      	add	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ba:	4a43      	ldr	r2, [pc, #268]	; (80052c8 <UART_SetConfig+0x22c>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	095b      	lsrs	r3, r3, #5
 80051c2:	2264      	movs	r2, #100	; 0x64
 80051c4:	fb02 f303 	mul.w	r3, r2, r3
 80051c8:	1aeb      	subs	r3, r5, r3
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	3332      	adds	r3, #50	; 0x32
 80051ce:	4a3e      	ldr	r2, [pc, #248]	; (80052c8 <UART_SetConfig+0x22c>)
 80051d0:	fba2 2303 	umull	r2, r3, r2, r3
 80051d4:	095b      	lsrs	r3, r3, #5
 80051d6:	f003 020f 	and.w	r2, r3, #15
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4422      	add	r2, r4
 80051e0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80051e2:	e06a      	b.n	80052ba <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80051e4:	f7fe fe1c 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 80051e8:	4602      	mov	r2, r0
 80051ea:	4613      	mov	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	009a      	lsls	r2, r3, #2
 80051f2:	441a      	add	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fe:	4a32      	ldr	r2, [pc, #200]	; (80052c8 <UART_SetConfig+0x22c>)
 8005200:	fba2 2303 	umull	r2, r3, r2, r3
 8005204:	095b      	lsrs	r3, r3, #5
 8005206:	011c      	lsls	r4, r3, #4
 8005208:	f7fe fe0a 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 800520c:	4602      	mov	r2, r0
 800520e:	4613      	mov	r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	4413      	add	r3, r2
 8005214:	009a      	lsls	r2, r3, #2
 8005216:	441a      	add	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005222:	f7fe fdfd 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 8005226:	4602      	mov	r2, r0
 8005228:	4613      	mov	r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4413      	add	r3, r2
 800522e:	009a      	lsls	r2, r3, #2
 8005230:	441a      	add	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	fbb2 f3f3 	udiv	r3, r2, r3
 800523c:	4a22      	ldr	r2, [pc, #136]	; (80052c8 <UART_SetConfig+0x22c>)
 800523e:	fba2 2303 	umull	r2, r3, r2, r3
 8005242:	095b      	lsrs	r3, r3, #5
 8005244:	2264      	movs	r2, #100	; 0x64
 8005246:	fb02 f303 	mul.w	r3, r2, r3
 800524a:	1aeb      	subs	r3, r5, r3
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	3332      	adds	r3, #50	; 0x32
 8005250:	4a1d      	ldr	r2, [pc, #116]	; (80052c8 <UART_SetConfig+0x22c>)
 8005252:	fba2 2303 	umull	r2, r3, r2, r3
 8005256:	095b      	lsrs	r3, r3, #5
 8005258:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800525c:	441c      	add	r4, r3
 800525e:	f7fe fddf 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 8005262:	4602      	mov	r2, r0
 8005264:	4613      	mov	r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	009a      	lsls	r2, r3, #2
 800526c:	441a      	add	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	fbb2 f5f3 	udiv	r5, r2, r3
 8005278:	f7fe fdd2 	bl	8003e20 <HAL_RCC_GetPCLK1Freq>
 800527c:	4602      	mov	r2, r0
 800527e:	4613      	mov	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	009a      	lsls	r2, r3, #2
 8005286:	441a      	add	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005292:	4a0d      	ldr	r2, [pc, #52]	; (80052c8 <UART_SetConfig+0x22c>)
 8005294:	fba2 2303 	umull	r2, r3, r2, r3
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	2264      	movs	r2, #100	; 0x64
 800529c:	fb02 f303 	mul.w	r3, r2, r3
 80052a0:	1aeb      	subs	r3, r5, r3
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	3332      	adds	r3, #50	; 0x32
 80052a6:	4a08      	ldr	r2, [pc, #32]	; (80052c8 <UART_SetConfig+0x22c>)
 80052a8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ac:	095b      	lsrs	r3, r3, #5
 80052ae:	f003 020f 	and.w	r2, r3, #15
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4422      	add	r2, r4
 80052b8:	609a      	str	r2, [r3, #8]
}
 80052ba:	bf00      	nop
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bdb0      	pop	{r4, r5, r7, pc}
 80052c2:	bf00      	nop
 80052c4:	40013800 	.word	0x40013800
 80052c8:	51eb851f 	.word	0x51eb851f

080052cc <anemo_Timer1Init>:
TIM_HandleTypeDef htim1;

//================================================================

void anemo_Timer1Init(void)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b088      	sub	sp, #32
 80052d0:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_IC_InitTypeDef     sICConfig;

  htim1.Instance = TIM1;
 80052d2:	4b1d      	ldr	r3, [pc, #116]	; (8005348 <anemo_Timer1Init+0x7c>)
 80052d4:	4a1d      	ldr	r2, [pc, #116]	; (800534c <anemo_Timer1Init+0x80>)
 80052d6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80052d8:	4b1b      	ldr	r3, [pc, #108]	; (8005348 <anemo_Timer1Init+0x7c>)
 80052da:	2200      	movs	r2, #0
 80052dc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052de:	4b1a      	ldr	r3, [pc, #104]	; (8005348 <anemo_Timer1Init+0x7c>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 80052e4:	4b18      	ldr	r3, [pc, #96]	; (8005348 <anemo_Timer1Init+0x7c>)
 80052e6:	22c8      	movs	r2, #200	; 0xc8
 80052e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052ea:	4b17      	ldr	r3, [pc, #92]	; (8005348 <anemo_Timer1Init+0x7c>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim1);
 80052f0:	4815      	ldr	r0, [pc, #84]	; (8005348 <anemo_Timer1Init+0x7c>)
 80052f2:	f7fe fddd 	bl	8003eb0 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_TI1;//TIM_CLOCKSOURCE_ETRMODE1;// TIM_CLOCKSOURCE_ETRMODE2; //TIM_CLOCKSOURCE_TI1
 80052f6:	2350      	movs	r3, #80	; 0x50
 80052f8:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80052fa:	2300      	movs	r3, #0
 80052fc:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80052fe:	2300      	movs	r3, #0
 8005300:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0xE;
 8005302:	230e      	movs	r3, #14
 8005304:	61fb      	str	r3, [r7, #28]
  HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 8005306:	f107 0310 	add.w	r3, r7, #16
 800530a:	4619      	mov	r1, r3
 800530c:	480e      	ldr	r0, [pc, #56]	; (8005348 <anemo_Timer1Init+0x7c>)
 800530e:	f7fe ffc1 	bl	8004294 <HAL_TIM_ConfigClockSource>

  sICConfig.ICPolarity  = TIM_ICPOLARITY_RISING;
 8005312:	2300      	movs	r3, #0
 8005314:	603b      	str	r3, [r7, #0]
  sICConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005316:	2301      	movs	r3, #1
 8005318:	607b      	str	r3, [r7, #4]
  sICConfig.ICPrescaler = TIM_ICPSC_DIV1;
 800531a:	2300      	movs	r3, #0
 800531c:	60bb      	str	r3, [r7, #8]
  sICConfig.ICFilter    = 0xE;
 800531e:	230e      	movs	r3, #14
 8005320:	60fb      	str	r3, [r7, #12]
  HAL_TIM_IC_ConfigChannel(&htim1, &sICConfig, TIM_CHANNEL_1);
 8005322:	463b      	mov	r3, r7
 8005324:	2200      	movs	r2, #0
 8005326:	4619      	mov	r1, r3
 8005328:	4807      	ldr	r0, [pc, #28]	; (8005348 <anemo_Timer1Init+0x7c>)
 800532a:	f7fe ff17 	bl	800415c <HAL_TIM_IC_ConfigChannel>

  TIM1->CNT=0; 			//valeur initiale
 800532e:	4b07      	ldr	r3, [pc, #28]	; (800534c <anemo_Timer1Init+0x80>)
 8005330:	2200      	movs	r2, #0
 8005332:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1->CR1|=0x0001; 	//timer 1 en ON.
 8005334:	4b05      	ldr	r3, [pc, #20]	; (800534c <anemo_Timer1Init+0x80>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a04      	ldr	r2, [pc, #16]	; (800534c <anemo_Timer1Init+0x80>)
 800533a:	f043 0301 	orr.w	r3, r3, #1
 800533e:	6013      	str	r3, [r2, #0]
}
 8005340:	bf00      	nop
 8005342:	3720      	adds	r7, #32
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	2000030c 	.word	0x2000030c
 800534c:	40012c00 	.word	0x40012c00

08005350 <anemo_GetCount>:

//================================================================
int anemo_GetCount(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
	return TIM1->CNT;
 8005354:	4b02      	ldr	r3, [pc, #8]	; (8005360 <anemo_GetCount+0x10>)
 8005356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8005358:	4618      	mov	r0, r3
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr
 8005360:	40012c00 	.word	0x40012c00

08005364 <anemo_ResetCount>:
//================================================================
int anemo_ResetCount(void)
{
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0
	  TIM1->CNT=0;
 8005368:	4b03      	ldr	r3, [pc, #12]	; (8005378 <anemo_ResetCount+0x14>)
 800536a:	2200      	movs	r2, #0
 800536c:	625a      	str	r2, [r3, #36]	; 0x24

	  return 0;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	46bd      	mov	sp, r7
 8005374:	bc80      	pop	{r7}
 8005376:	4770      	bx	lr
 8005378:	40012c00 	.word	0x40012c00

0800537c <can_Init>:

//===========================================================================
// INIT CAN
//===========================================================================
void can_Init()
{
 800537c:	b580      	push	{r7, lr}
 800537e:	af00      	add	r7, sp, #0
	CanHandle.Instance = CAN1;
 8005380:	4b19      	ldr	r3, [pc, #100]	; (80053e8 <can_Init+0x6c>)
 8005382:	4a1a      	ldr	r2, [pc, #104]	; (80053ec <can_Init+0x70>)
 8005384:	601a      	str	r2, [r3, #0]
	CanHandle.pTxMsg = &canTxMsg;
 8005386:	4b18      	ldr	r3, [pc, #96]	; (80053e8 <can_Init+0x6c>)
 8005388:	4a19      	ldr	r2, [pc, #100]	; (80053f0 <can_Init+0x74>)
 800538a:	631a      	str	r2, [r3, #48]	; 0x30
	CanHandle.pRxMsg = &canRxMsg;
 800538c:	4b16      	ldr	r3, [pc, #88]	; (80053e8 <can_Init+0x6c>)
 800538e:	4a19      	ldr	r2, [pc, #100]	; (80053f4 <can_Init+0x78>)
 8005390:	635a      	str	r2, [r3, #52]	; 0x34

	CanHandle.Init.TTCM = DISABLE;
 8005392:	4b15      	ldr	r3, [pc, #84]	; (80053e8 <can_Init+0x6c>)
 8005394:	2200      	movs	r2, #0
 8005396:	619a      	str	r2, [r3, #24]
	CanHandle.Init.ABOM = DISABLE;
 8005398:	4b13      	ldr	r3, [pc, #76]	; (80053e8 <can_Init+0x6c>)
 800539a:	2200      	movs	r2, #0
 800539c:	61da      	str	r2, [r3, #28]
	CanHandle.Init.AWUM = DISABLE;
 800539e:	4b12      	ldr	r3, [pc, #72]	; (80053e8 <can_Init+0x6c>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	621a      	str	r2, [r3, #32]
	CanHandle.Init.NART = DISABLE;
 80053a4:	4b10      	ldr	r3, [pc, #64]	; (80053e8 <can_Init+0x6c>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	625a      	str	r2, [r3, #36]	; 0x24
	CanHandle.Init.RFLM = DISABLE;
 80053aa:	4b0f      	ldr	r3, [pc, #60]	; (80053e8 <can_Init+0x6c>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	629a      	str	r2, [r3, #40]	; 0x28
	CanHandle.Init.TXFP = DISABLE;
 80053b0:	4b0d      	ldr	r3, [pc, #52]	; (80053e8 <can_Init+0x6c>)
 80053b2:	2200      	movs	r2, #0
 80053b4:	62da      	str	r2, [r3, #44]	; 0x2c
	CanHandle.Init.Mode = CAN_MODE_NORMAL;
 80053b6:	4b0c      	ldr	r3, [pc, #48]	; (80053e8 <can_Init+0x6c>)
 80053b8:	2200      	movs	r2, #0
 80053ba:	609a      	str	r2, [r3, #8]

	// 125kbps bit rate (default)
	// APB1 peripheral clock = 36000000Hz
	CanHandle.Init.Prescaler = 18;      // number of time quanta = 36000000/18/125000 = 16
 80053bc:	4b0a      	ldr	r3, [pc, #40]	; (80053e8 <can_Init+0x6c>)
 80053be:	2212      	movs	r2, #18
 80053c0:	605a      	str	r2, [r3, #4]
	CanHandle.Init.SJW = CAN_SJW_1TQ;
 80053c2:	4b09      	ldr	r3, [pc, #36]	; (80053e8 <can_Init+0x6c>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	60da      	str	r2, [r3, #12]
	CanHandle.Init.BS1 = CAN_BS1_11TQ;  // sample point at (1 + 11) / 16 * 100 = 75%
 80053c8:	4b07      	ldr	r3, [pc, #28]	; (80053e8 <can_Init+0x6c>)
 80053ca:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80053ce:	611a      	str	r2, [r3, #16]
	CanHandle.Init.BS2 = CAN_BS2_4TQ;
 80053d0:	4b05      	ldr	r3, [pc, #20]	; (80053e8 <can_Init+0x6c>)
 80053d2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80053d6:	615a      	str	r2, [r3, #20]

	HAL_CAN_Init(&CanHandle);
 80053d8:	4803      	ldr	r0, [pc, #12]	; (80053e8 <can_Init+0x6c>)
 80053da:	f7fb fc83 	bl	8000ce4 <HAL_CAN_Init>
	can_IrqSet(can_callback);
 80053de:	4806      	ldr	r0, [pc, #24]	; (80053f8 <can_Init+0x7c>)
 80053e0:	f000 f896 	bl	8005510 <can_IrqSet>
	
//	can_Filter(0, 0, CANAny, 0);
}
 80053e4:	bf00      	nop
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	20000378 	.word	0x20000378
 80053ec:	40006400 	.word	0x40006400
 80053f0:	200003b8 	.word	0x200003b8
 80053f4:	200003ec 	.word	0x200003ec
 80053f8:	08005ec9 	.word	0x08005ec9

080053fc <can_SetFreq>:

//===========================================================================
int can_SetFreq(int hz) {
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]

    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005404:	2014      	movs	r0, #20
 8005406:	f7fc fb76 	bl	8001af6 <HAL_NVIC_DisableIRQ>
    // APB1 peripheral clock = 36000000Hz
    switch(hz) {
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a36      	ldr	r2, [pc, #216]	; (80054e8 <can_SetFreq+0xec>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d014      	beq.n	800543c <can_SetFreq+0x40>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a34      	ldr	r2, [pc, #208]	; (80054e8 <can_SetFreq+0xec>)
 8005416:	4293      	cmp	r3, r2
 8005418:	dc4c      	bgt.n	80054b4 <can_SetFreq+0xb8>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a33      	ldr	r2, [pc, #204]	; (80054ec <can_SetFreq+0xf0>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d01b      	beq.n	800545a <can_SetFreq+0x5e>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a31      	ldr	r2, [pc, #196]	; (80054ec <can_SetFreq+0xf0>)
 8005426:	4293      	cmp	r3, r2
 8005428:	dc44      	bgt.n	80054b4 <can_SetFreq+0xb8>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a30      	ldr	r2, [pc, #192]	; (80054f0 <can_SetFreq+0xf4>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d031      	beq.n	8005496 <can_SetFreq+0x9a>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a2f      	ldr	r2, [pc, #188]	; (80054f4 <can_SetFreq+0xf8>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d01e      	beq.n	8005478 <can_SetFreq+0x7c>
 800543a:	e03b      	b.n	80054b4 <can_SetFreq+0xb8>
    case 1000000:
        // 1000kbps bit rate
        CanHandle.Init.Prescaler = 3;//3;      // number of time quanta = 36000000/3/1000000 = 12
 800543c:	4b2e      	ldr	r3, [pc, #184]	; (80054f8 <can_SetFreq+0xfc>)
 800543e:	2203      	movs	r2, #3
 8005440:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005442:	4b2d      	ldr	r3, [pc, #180]	; (80054f8 <can_SetFreq+0xfc>)
 8005444:	2200      	movs	r2, #0
 8005446:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005448:	4b2b      	ldr	r3, [pc, #172]	; (80054f8 <can_SetFreq+0xfc>)
 800544a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800544e:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005450:	4b29      	ldr	r3, [pc, #164]	; (80054f8 <can_SetFreq+0xfc>)
 8005452:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005456:	615a      	str	r2, [r3, #20]
        break;
 8005458:	e03a      	b.n	80054d0 <can_SetFreq+0xd4>
    case 500000:
        // 500kbps bit rate
        CanHandle.Init.Prescaler = 6;      // number of time quanta = 36000000/6/500000 = 12
 800545a:	4b27      	ldr	r3, [pc, #156]	; (80054f8 <can_SetFreq+0xfc>)
 800545c:	2206      	movs	r2, #6
 800545e:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005460:	4b25      	ldr	r3, [pc, #148]	; (80054f8 <can_SetFreq+0xfc>)
 8005462:	2200      	movs	r2, #0
 8005464:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005466:	4b24      	ldr	r3, [pc, #144]	; (80054f8 <can_SetFreq+0xfc>)
 8005468:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800546c:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 800546e:	4b22      	ldr	r3, [pc, #136]	; (80054f8 <can_SetFreq+0xfc>)
 8005470:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005474:	615a      	str	r2, [r3, #20]
        break;
 8005476:	e02b      	b.n	80054d0 <can_SetFreq+0xd4>
    case 250000:
        // 250kbps
        CanHandle.Init.Prescaler = 9;      // number of time quanta = 36000000/9/250000 = 16
 8005478:	4b1f      	ldr	r3, [pc, #124]	; (80054f8 <can_SetFreq+0xfc>)
 800547a:	2209      	movs	r2, #9
 800547c:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 800547e:	4b1e      	ldr	r3, [pc, #120]	; (80054f8 <can_SetFreq+0xfc>)
 8005480:	2200      	movs	r2, #0
 8005482:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005484:	4b1c      	ldr	r3, [pc, #112]	; (80054f8 <can_SetFreq+0xfc>)
 8005486:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 800548a:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 800548c:	4b1a      	ldr	r3, [pc, #104]	; (80054f8 <can_SetFreq+0xfc>)
 800548e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005492:	615a      	str	r2, [r3, #20]
        break;
 8005494:	e01c      	b.n	80054d0 <can_SetFreq+0xd4>
    case 125000:
        // 125kbps
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 8005496:	4b18      	ldr	r3, [pc, #96]	; (80054f8 <can_SetFreq+0xfc>)
 8005498:	2212      	movs	r2, #18
 800549a:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 800549c:	4b16      	ldr	r3, [pc, #88]	; (80054f8 <can_SetFreq+0xfc>)
 800549e:	2200      	movs	r2, #0
 80054a0:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 80054a2:	4b15      	ldr	r3, [pc, #84]	; (80054f8 <can_SetFreq+0xfc>)
 80054a4:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80054a8:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 80054aa:	4b13      	ldr	r3, [pc, #76]	; (80054f8 <can_SetFreq+0xfc>)
 80054ac:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80054b0:	615a      	str	r2, [r3, #20]
        break;
 80054b2:	e00d      	b.n	80054d0 <can_SetFreq+0xd4>
    default:
        // 125kbps (default)
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 80054b4:	4b10      	ldr	r3, [pc, #64]	; (80054f8 <can_SetFreq+0xfc>)
 80054b6:	2212      	movs	r2, #18
 80054b8:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 80054ba:	4b0f      	ldr	r3, [pc, #60]	; (80054f8 <can_SetFreq+0xfc>)
 80054bc:	2200      	movs	r2, #0
 80054be:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 80054c0:	4b0d      	ldr	r3, [pc, #52]	; (80054f8 <can_SetFreq+0xfc>)
 80054c2:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 80054c6:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 80054c8:	4b0b      	ldr	r3, [pc, #44]	; (80054f8 <can_SetFreq+0xfc>)
 80054ca:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80054ce:	615a      	str	r2, [r3, #20]
    }

    HAL_CAN_Init(&CanHandle);
 80054d0:	4809      	ldr	r0, [pc, #36]	; (80054f8 <can_SetFreq+0xfc>)
 80054d2:	f7fb fc07 	bl	8000ce4 <HAL_CAN_Init>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80054d6:	2014      	movs	r0, #20
 80054d8:	f7fc faff 	bl	8001ada <HAL_NVIC_EnableIRQ>

    return 1;
 80054dc:	2301      	movs	r3, #1
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3708      	adds	r7, #8
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	000f4240 	.word	0x000f4240
 80054ec:	0007a120 	.word	0x0007a120
 80054f0:	0001e848 	.word	0x0001e848
 80054f4:	0003d090 	.word	0x0003d090
 80054f8:	20000378 	.word	0x20000378

080054fc <can_IrqInit>:
//===========================================================================

void can_IrqInit(void)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	af00      	add	r7, sp, #0
	HAL_CAN_Receive_IT(&CanHandle, CAN_FIFO0);
 8005500:	2100      	movs	r1, #0
 8005502:	4802      	ldr	r0, [pc, #8]	; (800550c <can_IrqInit+0x10>)
 8005504:	f7fb ff20 	bl	8001348 <HAL_CAN_Receive_IT>
}
 8005508:	bf00      	nop
 800550a:	bd80      	pop	{r7, pc}
 800550c:	20000378 	.word	0x20000378

08005510 <can_IrqSet>:
{
    rxCompleteCallback = NULL;
}
//===========================================================================
void can_IrqSet(void (*fptr) (void))
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
    rxCompleteCallback = fptr;
 8005518:	4a03      	ldr	r2, [pc, #12]	; (8005528 <can_IrqSet+0x18>)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6013      	str	r3, [r2, #0]
}
 800551e:	bf00      	nop
 8005520:	370c      	adds	r7, #12
 8005522:	46bd      	mov	sp, r7
 8005524:	bc80      	pop	{r7}
 8005526:	4770      	bx	lr
 8005528:	2000069c 	.word	0x2000069c

0800552c <can_Write>:
//===========================================================================
int can_Write(CAN_Message msg)
{
 800552c:	b590      	push	{r4, r7, lr}
 800552e:	b087      	sub	sp, #28
 8005530:	af00      	add	r7, sp, #0
 8005532:	463c      	mov	r4, r7
 8005534:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int i = 0;
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]

    if(msg.format == CANStandard) {
 800553c:	7b7b      	ldrb	r3, [r7, #13]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d108      	bne.n	8005554 <can_Write+0x28>
        CanHandle.pTxMsg->StdId = msg.id;
 8005542:	4b25      	ldr	r3, [pc, #148]	; (80055d8 <can_Write+0xac>)
 8005544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = 0x00;
 800554a:	4b23      	ldr	r3, [pc, #140]	; (80055d8 <can_Write+0xac>)
 800554c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800554e:	2200      	movs	r2, #0
 8005550:	605a      	str	r2, [r3, #4]
 8005552:	e007      	b.n	8005564 <can_Write+0x38>
    }
    else {
        CanHandle.pTxMsg->StdId = 0x00;
 8005554:	4b20      	ldr	r3, [pc, #128]	; (80055d8 <can_Write+0xac>)
 8005556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = msg.id;
 800555c:	4b1e      	ldr	r3, [pc, #120]	; (80055d8 <can_Write+0xac>)
 800555e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	605a      	str	r2, [r3, #4]
    }

    CanHandle.pTxMsg->RTR = msg.type == CANData ? CAN_RTR_DATA : CAN_RTR_REMOTE;
 8005564:	7bbb      	ldrb	r3, [r7, #14]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <can_Write+0x42>
 800556a:	2200      	movs	r2, #0
 800556c:	e000      	b.n	8005570 <can_Write+0x44>
 800556e:	2202      	movs	r2, #2
 8005570:	4b19      	ldr	r3, [pc, #100]	; (80055d8 <can_Write+0xac>)
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005574:	60da      	str	r2, [r3, #12]
    CanHandle.pTxMsg->IDE = msg.format == CANStandard ? CAN_ID_STD : CAN_ID_EXT;
 8005576:	7b7b      	ldrb	r3, [r7, #13]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <can_Write+0x54>
 800557c:	2200      	movs	r2, #0
 800557e:	e000      	b.n	8005582 <can_Write+0x56>
 8005580:	2204      	movs	r2, #4
 8005582:	4b15      	ldr	r3, [pc, #84]	; (80055d8 <can_Write+0xac>)
 8005584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005586:	609a      	str	r2, [r3, #8]
    CanHandle.pTxMsg->DLC = msg.len;
 8005588:	7b3a      	ldrb	r2, [r7, #12]
 800558a:	4b13      	ldr	r3, [pc, #76]	; (80055d8 <can_Write+0xac>)
 800558c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558e:	611a      	str	r2, [r3, #16]

    for(i = 0; i < msg.len; i++)
 8005590:	2300      	movs	r3, #0
 8005592:	617b      	str	r3, [r7, #20]
 8005594:	e00d      	b.n	80055b2 <can_Write+0x86>
        CanHandle.pTxMsg->Data[i] = msg.data[i];
 8005596:	1d3a      	adds	r2, r7, #4
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	4413      	add	r3, r2
 800559c:	7819      	ldrb	r1, [r3, #0]
 800559e:	4b0e      	ldr	r3, [pc, #56]	; (80055d8 <can_Write+0xac>)
 80055a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	3304      	adds	r3, #4
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	4413      	add	r3, r2
 80055aa:	6059      	str	r1, [r3, #4]
    for(i = 0; i < msg.len; i++)
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	3301      	adds	r3, #1
 80055b0:	617b      	str	r3, [r7, #20]
 80055b2:	7b3b      	ldrb	r3, [r7, #12]
 80055b4:	461a      	mov	r2, r3
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	4293      	cmp	r3, r2
 80055ba:	dbec      	blt.n	8005596 <can_Write+0x6a>

    if(HAL_CAN_Transmit(&CanHandle, 0) != HAL_OK)
 80055bc:	2100      	movs	r1, #0
 80055be:	4806      	ldr	r0, [pc, #24]	; (80055d8 <can_Write+0xac>)
 80055c0:	f7fb fd4c 	bl	800105c <HAL_CAN_Transmit>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d001      	beq.n	80055ce <can_Write+0xa2>
							{
								 return 0;
 80055ca:	2300      	movs	r3, #0
 80055cc:	e000      	b.n	80055d0 <can_Write+0xa4>
							 }

    else
        return 1;
 80055ce:	2301      	movs	r3, #1
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	371c      	adds	r7, #28
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd90      	pop	{r4, r7, pc}
 80055d8:	20000378 	.word	0x20000378

080055dc <can_Read>:
//===========================================================================
int can_Read(CAN_Message* msg)
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
	int i=0;
 80055e4:	2300      	movs	r3, #0
 80055e6:	60fb      	str	r3, [r7, #12]

    msg->id = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CanHandle.pRxMsg->StdId : CanHandle.pRxMsg->ExtId;
 80055e8:	4b25      	ldr	r3, [pc, #148]	; (8005680 <can_Read+0xa4>)
 80055ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d103      	bne.n	80055fa <can_Read+0x1e>
 80055f2:	4b23      	ldr	r3, [pc, #140]	; (8005680 <can_Read+0xa4>)
 80055f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	e002      	b.n	8005600 <can_Read+0x24>
 80055fa:	4b21      	ldr	r3, [pc, #132]	; (8005680 <can_Read+0xa4>)
 80055fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	6013      	str	r3, [r2, #0]
    msg->type = CanHandle.pRxMsg->RTR == CAN_RTR_DATA ? CANData : CANRemote;
 8005604:	4b1e      	ldr	r3, [pc, #120]	; (8005680 <can_Read+0xa4>)
 8005606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	bf14      	ite	ne
 800560e:	2301      	movne	r3, #1
 8005610:	2300      	moveq	r3, #0
 8005612:	b2db      	uxtb	r3, r3
 8005614:	461a      	mov	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	739a      	strb	r2, [r3, #14]
    msg->format = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CANStandard : CANExtended;
 800561a:	4b19      	ldr	r3, [pc, #100]	; (8005680 <can_Read+0xa4>)
 800561c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	bf14      	ite	ne
 8005624:	2301      	movne	r3, #1
 8005626:	2300      	moveq	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	735a      	strb	r2, [r3, #13]
    msg->len = CanHandle.pRxMsg->DLC;
 8005630:	4b13      	ldr	r3, [pc, #76]	; (8005680 <can_Read+0xa4>)
 8005632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	b2da      	uxtb	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	731a      	strb	r2, [r3, #12]
    for(i = 0; i < msg->len; i++)
 800563c:	2300      	movs	r3, #0
 800563e:	60fb      	str	r3, [r7, #12]
 8005640:	e010      	b.n	8005664 <can_Read+0x88>
        msg->data[i] = CanHandle.pRxMsg->Data[i];
 8005642:	4b0f      	ldr	r3, [pc, #60]	; (8005680 <can_Read+0xa4>)
 8005644:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	3304      	adds	r3, #4
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4413      	add	r3, r2
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	b2d9      	uxtb	r1, r3
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	4413      	add	r3, r2
 8005658:	3304      	adds	r3, #4
 800565a:	460a      	mov	r2, r1
 800565c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < msg->len; i++)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	3301      	adds	r3, #1
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	7b1b      	ldrb	r3, [r3, #12]
 8005668:	461a      	mov	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	4293      	cmp	r3, r2
 800566e:	dbe8      	blt.n	8005642 <can_Read+0x66>

    return msg->len;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	7b1b      	ldrb	r3, [r3, #12]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	20000378 	.word	0x20000378

08005684 <can_Filter_list>:

    return HAL_CAN_Init(&CanHandle);
}
//===========================================================================
int can_Filter_list(uint32_t id1_id2, uint32_t id3_id4, CANFormat format /*=CANAny*/, int32_t handle /*=0*/ )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b08e      	sub	sp, #56	; 0x38
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	603b      	str	r3, [r7, #0]
 8005690:	4613      	mov	r3, r2
 8005692:	71fb      	strb	r3, [r7, #7]
    CAN_FilterConfTypeDef   sFilterConfig;

    sFilterConfig.FilterNumber = handle;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;  // CAN_FILTERMODE_IDMASK
 8005698:	2301      	movs	r3, #1
 800569a:	62bb      	str	r3, [r7, #40]	; 0x28
    
    sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; // CAN_FILTERSCALE_32BIT
 800569c:	2300      	movs	r3, #0
 800569e:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFilterConfig.FilterIdHigh = (((id1_id2) >> 16) & 0xFFFF);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	0c1b      	lsrs	r3, r3, #16
 80056a4:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIdLow = ((id1_id2) & 0xFFFF);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMaskIdHigh = (((id3_id4) >> 16) & 0xFFFF);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	0c1b      	lsrs	r3, r3, #16
 80056b0:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMaskIdLow = ((id3_id4) & 0xFFFF);
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterFIFOAssignment = 0;
 80056b8:	2300      	movs	r3, #0
 80056ba:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterActivation = ENABLE;
 80056bc:	2301      	movs	r3, #1
 80056be:	633b      	str	r3, [r7, #48]	; 0x30
    sFilterConfig.BankNumber = 14;
 80056c0:	230e      	movs	r3, #14
 80056c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig);
 80056c4:	f107 0310 	add.w	r3, r7, #16
 80056c8:	4619      	mov	r1, r3
 80056ca:	4804      	ldr	r0, [pc, #16]	; (80056dc <can_Filter_list+0x58>)
 80056cc:	f7fb fbec 	bl	8000ea8 <HAL_CAN_ConfigFilter>

    return 1;
 80056d0:	2301      	movs	r3, #1
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3738      	adds	r7, #56	; 0x38
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	20000378 	.word	0x20000378

080056e0 <HAL_CAN_RxCpltCallback>:
    return HAL_CAN_GetError(&CanHandle);
}
//===========================================================================

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* CanHandle)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
    if (rxCompleteCallback != NULL)
 80056e8:	4b26      	ldr	r3, [pc, #152]	; (8005784 <HAL_CAN_RxCpltCallback+0xa4>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d002      	beq.n	80056f6 <HAL_CAN_RxCpltCallback+0x16>
        rxCompleteCallback();
 80056f0:	4b24      	ldr	r3, [pc, #144]	; (8005784 <HAL_CAN_RxCpltCallback+0xa4>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4798      	blx	r3

    if (CanHandle->State == HAL_CAN_STATE_BUSY_TX)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b12      	cmp	r3, #18
 8005700:	d104      	bne.n	800570c <HAL_CAN_RxCpltCallback+0x2c>
        CanHandle->State = HAL_CAN_STATE_BUSY_TX_RX;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2232      	movs	r2, #50	; 0x32
 8005706:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800570a:	e02e      	b.n	800576a <HAL_CAN_RxCpltCallback+0x8a>
    else {
        CanHandle->State = HAL_CAN_STATE_BUSY_RX;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2222      	movs	r2, #34	; 0x22
 8005710:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Set CAN error code to none */
        CanHandle->ErrorCode = HAL_CAN_ERROR_NONE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Enable Error warning Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EWG);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695a      	ldr	r2, [r3, #20]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005728:	615a      	str	r2, [r3, #20]

        /* Enable Error passive Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EPV);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695a      	ldr	r2, [r3, #20]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005738:	615a      	str	r2, [r3, #20]

        /* Enable Bus-off Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_BOF);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	695a      	ldr	r2, [r3, #20]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005748:	615a      	str	r2, [r3, #20]

        /* Enable Last error code Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_LEC);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695a      	ldr	r2, [r3, #20]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005758:	615a      	str	r2, [r3, #20]

        /* Enable Error Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_ERR);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	695a      	ldr	r2, [r3, #20]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005768:	615a      	str	r2, [r3, #20]
    }

    // Enable FIFO 0 message pending Interrupt
    __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_FMP0);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695a      	ldr	r2, [r3, #20]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0202 	orr.w	r2, r2, #2
 8005778:	615a      	str	r2, [r3, #20]
}
 800577a:	bf00      	nop
 800577c:	3708      	adds	r7, #8
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	2000069c 	.word	0x2000069c

08005788 <i2c1_Init>:

//======================================================================
// Init I2C1 Peripheral
//======================================================================
void i2c1_Init()
{
 8005788:	b580      	push	{r7, lr}
 800578a:	af00      	add	r7, sp, #0
    hi2c1.Instance             = I2C1;
 800578c:	4b10      	ldr	r3, [pc, #64]	; (80057d0 <i2c1_Init+0x48>)
 800578e:	4a11      	ldr	r2, [pc, #68]	; (80057d4 <i2c1_Init+0x4c>)
 8005790:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed      = I2C1_SPEED;		// cf config.h
 8005792:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <i2c1_Init+0x48>)
 8005794:	f64e 2260 	movw	r2, #60000	; 0xea60
 8005798:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 800579a:	4b0d      	ldr	r3, [pc, #52]	; (80057d0 <i2c1_Init+0x48>)
 800579c:	2200      	movs	r2, #0
 800579e:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1     = 0x2;
 80057a0:	4b0b      	ldr	r3, [pc, #44]	; (80057d0 <i2c1_Init+0x48>)
 80057a2:	2202      	movs	r2, #2
 80057a4:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 80057a6:	4b0a      	ldr	r3, [pc, #40]	; (80057d0 <i2c1_Init+0x48>)
 80057a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80057ac:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80057ae:	4b08      	ldr	r3, [pc, #32]	; (80057d0 <i2c1_Init+0x48>)
 80057b0:	2200      	movs	r2, #0
 80057b2:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2     = 0xFF;
 80057b4:	4b06      	ldr	r3, [pc, #24]	; (80057d0 <i2c1_Init+0x48>)
 80057b6:	22ff      	movs	r2, #255	; 0xff
 80057b8:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80057ba:	4b05      	ldr	r3, [pc, #20]	; (80057d0 <i2c1_Init+0x48>)
 80057bc:	2200      	movs	r2, #0
 80057be:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 80057c0:	4b03      	ldr	r3, [pc, #12]	; (80057d0 <i2c1_Init+0x48>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&hi2c1);
 80057c6:	4802      	ldr	r0, [pc, #8]	; (80057d0 <i2c1_Init+0x48>)
 80057c8:	f7fc fc00 	bl	8001fcc <HAL_I2C_Init>
}
 80057cc:	bf00      	nop
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	20000428 	.word	0x20000428
 80057d4:	40005400 	.word	0x40005400

080057d8 <uart2_Init>:
//=================================================================
//	UART 2 INIT (STLINK UART)
//=================================================================

void uart2_Init()
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	af00      	add	r7, sp, #0
	  Uart2Handle.Instance        = USART2;
 80057dc:	4b11      	ldr	r3, [pc, #68]	; (8005824 <uart2_Init+0x4c>)
 80057de:	4a12      	ldr	r2, [pc, #72]	; (8005828 <uart2_Init+0x50>)
 80057e0:	601a      	str	r2, [r3, #0]
	  Uart2Handle.Init.BaudRate   = UART_BAUDRATE;
 80057e2:	4b10      	ldr	r3, [pc, #64]	; (8005824 <uart2_Init+0x4c>)
 80057e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80057e8:	605a      	str	r2, [r3, #4]
	  Uart2Handle.Init.WordLength = UART_WORDLENGTH_8B;
 80057ea:	4b0e      	ldr	r3, [pc, #56]	; (8005824 <uart2_Init+0x4c>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	609a      	str	r2, [r3, #8]
	  Uart2Handle.Init.StopBits   = UART_STOPBITS_1;
 80057f0:	4b0c      	ldr	r3, [pc, #48]	; (8005824 <uart2_Init+0x4c>)
 80057f2:	2200      	movs	r2, #0
 80057f4:	60da      	str	r2, [r3, #12]
	  Uart2Handle.Init.Parity     = UART_PARITY_NONE;
 80057f6:	4b0b      	ldr	r3, [pc, #44]	; (8005824 <uart2_Init+0x4c>)
 80057f8:	2200      	movs	r2, #0
 80057fa:	611a      	str	r2, [r3, #16]
	  Uart2Handle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80057fc:	4b09      	ldr	r3, [pc, #36]	; (8005824 <uart2_Init+0x4c>)
 80057fe:	2200      	movs	r2, #0
 8005800:	619a      	str	r2, [r3, #24]
	  Uart2Handle.Init.Mode       = UART_MODE_TX_RX;
 8005802:	4b08      	ldr	r3, [pc, #32]	; (8005824 <uart2_Init+0x4c>)
 8005804:	220c      	movs	r2, #12
 8005806:	615a      	str	r2, [r3, #20]
	  Uart2Handle.Init.OverSampling = UART_OVERSAMPLING_16;
 8005808:	4b06      	ldr	r3, [pc, #24]	; (8005824 <uart2_Init+0x4c>)
 800580a:	2200      	movs	r2, #0
 800580c:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&Uart2Handle);
 800580e:	4805      	ldr	r0, [pc, #20]	; (8005824 <uart2_Init+0x4c>)
 8005810:	f7ff f88a 	bl	8004928 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 8005814:	2201      	movs	r2, #1
 8005816:	4905      	ldr	r1, [pc, #20]	; (800582c <uart2_Init+0x54>)
 8005818:	4802      	ldr	r0, [pc, #8]	; (8005824 <uart2_Init+0x4c>)
 800581a:	f7ff f974 	bl	8004b06 <HAL_UART_Receive_IT>
}
 800581e:	bf00      	nop
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	200002cc 	.word	0x200002cc
 8005828:	40004400 	.word	0x40004400
 800582c:	2000047c 	.word	0x2000047c

08005830 <uart3_Init>:

void uart3_Init()
{
 8005830:	b580      	push	{r7, lr}
 8005832:	af00      	add	r7, sp, #0
	  UartDxlHandle.Instance          = USART3;
 8005834:	4b11      	ldr	r3, [pc, #68]	; (800587c <uart3_Init+0x4c>)
 8005836:	4a12      	ldr	r2, [pc, #72]	; (8005880 <uart3_Init+0x50>)
 8005838:	601a      	str	r2, [r3, #0]

	  UartDxlHandle.Init.BaudRate     =57600;//1000000;//57600;
 800583a:	4b10      	ldr	r3, [pc, #64]	; (800587c <uart3_Init+0x4c>)
 800583c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8005840:	605a      	str	r2, [r3, #4]
	  UartDxlHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 8005842:	4b0e      	ldr	r3, [pc, #56]	; (800587c <uart3_Init+0x4c>)
 8005844:	2200      	movs	r2, #0
 8005846:	609a      	str	r2, [r3, #8]
	  UartDxlHandle.Init.StopBits     = UART_STOPBITS_1;
 8005848:	4b0c      	ldr	r3, [pc, #48]	; (800587c <uart3_Init+0x4c>)
 800584a:	2200      	movs	r2, #0
 800584c:	60da      	str	r2, [r3, #12]
	  UartDxlHandle.Init.Parity       = UART_PARITY_NONE;
 800584e:	4b0b      	ldr	r3, [pc, #44]	; (800587c <uart3_Init+0x4c>)
 8005850:	2200      	movs	r2, #0
 8005852:	611a      	str	r2, [r3, #16]
	  UartDxlHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8005854:	4b09      	ldr	r3, [pc, #36]	; (800587c <uart3_Init+0x4c>)
 8005856:	2200      	movs	r2, #0
 8005858:	619a      	str	r2, [r3, #24]
	  UartDxlHandle.Init.Mode         = UART_MODE_TX_RX;
 800585a:	4b08      	ldr	r3, [pc, #32]	; (800587c <uart3_Init+0x4c>)
 800585c:	220c      	movs	r2, #12
 800585e:	615a      	str	r2, [r3, #20]
	  UartDxlHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8005860:	4b06      	ldr	r3, [pc, #24]	; (800587c <uart3_Init+0x4c>)
 8005862:	2200      	movs	r2, #0
 8005864:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&UartDxlHandle);
 8005866:	4805      	ldr	r0, [pc, #20]	; (800587c <uart3_Init+0x4c>)
 8005868:	f7ff f85e 	bl	8004928 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 800586c:	2201      	movs	r2, #1
 800586e:	4905      	ldr	r1, [pc, #20]	; (8005884 <uart3_Init+0x54>)
 8005870:	4802      	ldr	r0, [pc, #8]	; (800587c <uart3_Init+0x4c>)
 8005872:	f7ff f948 	bl	8004b06 <HAL_UART_Receive_IT>
}
 8005876:	bf00      	nop
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000274 	.word	0x20000274
 8005880:	40004800 	.word	0x40004800
 8005884:	20000204 	.word	0x20000204

08005888 <sendFrame>:

void sendFrame(unsigned char* s, int size)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&UartDxlHandle, s, size, 0xFFFF);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	b29a      	uxth	r2, r3
 8005896:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	4803      	ldr	r0, [pc, #12]	; (80058ac <sendFrame+0x24>)
 800589e:	f7ff f899 	bl	80049d4 <HAL_UART_Transmit>
}
 80058a2:	bf00      	nop
 80058a4:	3708      	adds	r7, #8
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	20000274 	.word	0x20000274

080058b0 <HAL_UART_RxCpltCallback>:

//=================================================================
//	UART RECEIVE CALLBACK5
//=================================================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b082      	sub	sp, #8
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]


		if (UartHandle -> Instance == USART3)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a0b      	ldr	r2, [pc, #44]	; (80058ec <HAL_UART_RxCpltCallback+0x3c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d10a      	bne.n	80058d8 <HAL_UART_RxCpltCallback+0x28>
		{
			HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 80058c2:	2201      	movs	r2, #1
 80058c4:	490a      	ldr	r1, [pc, #40]	; (80058f0 <HAL_UART_RxCpltCallback+0x40>)
 80058c6:	480b      	ldr	r0, [pc, #44]	; (80058f4 <HAL_UART_RxCpltCallback+0x44>)
 80058c8:	f7ff f91d 	bl	8004b06 <HAL_UART_Receive_IT>
			dxl_rcv_cb(rec_buf6[0]);
 80058cc:	4b08      	ldr	r3, [pc, #32]	; (80058f0 <HAL_UART_RxCpltCallback+0x40>)
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	4618      	mov	r0, r3
 80058d2:	f000 f991 	bl	8005bf8 <dxl_rcv_cb>
		else
		{

			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
		}
}
 80058d6:	e004      	b.n	80058e2 <HAL_UART_RxCpltCallback+0x32>
			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 80058d8:	2201      	movs	r2, #1
 80058da:	4907      	ldr	r1, [pc, #28]	; (80058f8 <HAL_UART_RxCpltCallback+0x48>)
 80058dc:	4807      	ldr	r0, [pc, #28]	; (80058fc <HAL_UART_RxCpltCallback+0x4c>)
 80058de:	f7ff f912 	bl	8004b06 <HAL_UART_Receive_IT>
}
 80058e2:	bf00      	nop
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	40004800 	.word	0x40004800
 80058f0:	20000204 	.word	0x20000204
 80058f4:	20000274 	.word	0x20000274
 80058f8:	2000047c 	.word	0x2000047c
 80058fc:	200002cc 	.word	0x200002cc

08005900 <dxl_LED>:
//==============================================================
//				WRITE INSTRUCTIONS
//==============================================================

void dxl_LED(int id, char val )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af02      	add	r7, sp, #8
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	460b      	mov	r3, r1
 800590a:	70fb      	strb	r3, [r7, #3]
	dxl_sendPacket(id, INST_WRITE, 3, DXL_BYTE_1(XL_LED), DXL_BYTE_2(XL_LED), val );
 800590c:	78fb      	ldrb	r3, [r7, #3]
 800590e:	9301      	str	r3, [sp, #4]
 8005910:	2300      	movs	r3, #0
 8005912:	9300      	str	r3, [sp, #0]
 8005914:	2341      	movs	r3, #65	; 0x41
 8005916:	2203      	movs	r2, #3
 8005918:	2103      	movs	r1, #3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f882 	bl	8005a24 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 8005920:	200a      	movs	r0, #10
 8005922:	f7fb f9bb 	bl	8000c9c <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8005926:	bf00      	nop
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <dxl_torque>:
//==============================================================
void dxl_torque(int id, char val)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b084      	sub	sp, #16
 8005932:	af02      	add	r7, sp, #8
 8005934:	6078      	str	r0, [r7, #4]
 8005936:	460b      	mov	r3, r1
 8005938:	70fb      	strb	r3, [r7, #3]
	dxl_sendPacket(id, INST_WRITE, 3, DXL_BYTE_1(XL_TORQUE), DXL_BYTE_2(XL_TORQUE), val );
 800593a:	78fb      	ldrb	r3, [r7, #3]
 800593c:	9301      	str	r3, [sp, #4]
 800593e:	2300      	movs	r3, #0
 8005940:	9300      	str	r3, [sp, #0]
 8005942:	2340      	movs	r3, #64	; 0x40
 8005944:	2203      	movs	r2, #3
 8005946:	2103      	movs	r1, #3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f86b 	bl	8005a24 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 800594e:	200a      	movs	r0, #10
 8005950:	f7fb f9a4 	bl	8000c9c <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8005954:	bf00      	nop
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <dxl_setOperatingMode>:
//==============================================================
void dxl_setOperatingMode(int id, char val)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af02      	add	r7, sp, #8
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	460b      	mov	r3, r1
 8005966:	70fb      	strb	r3, [r7, #3]
	dxl_sendPacket(id, INST_WRITE, 3, DXL_BYTE_1(XL_OPERATING_MODE), DXL_BYTE_2(XL_OPERATING_MODE), val );
 8005968:	78fb      	ldrb	r3, [r7, #3]
 800596a:	9301      	str	r3, [sp, #4]
 800596c:	2300      	movs	r3, #0
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	230b      	movs	r3, #11
 8005972:	2203      	movs	r2, #3
 8005974:	2103      	movs	r1, #3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f854 	bl	8005a24 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 800597c:	200a      	movs	r0, #10
 800597e:	f7fb f98d 	bl	8000c9c <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8005982:	bf00      	nop
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <dxl_setGoalVelocity>:
#endif
}

//==============================================================
void dxl_setGoalVelocity(int id, int val)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b088      	sub	sp, #32
 800598e:	af06      	add	r7, sp, #24
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 8005998:	461a      	mov	r2, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	0a1b      	lsrs	r3, r3, #8
 800599e:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 80059a0:	4619      	mov	r1, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	0c1b      	lsrs	r3, r3, #16
 80059a6:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 80059a8:	4618      	mov	r0, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	0e1b      	lsrs	r3, r3, #24
 80059ae:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	9003      	str	r0, [sp, #12]
 80059b4:	9102      	str	r1, [sp, #8]
 80059b6:	9201      	str	r2, [sp, #4]
 80059b8:	2300      	movs	r3, #0
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	2368      	movs	r3, #104	; 0x68
 80059be:	2206      	movs	r2, #6
 80059c0:	2103      	movs	r1, #3
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f82e 	bl	8005a24 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 80059c8:	200a      	movs	r0, #10
 80059ca:	f7fb f967 	bl	8000c9c <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 80059ce:	bf00      	nop
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <dxl_setGoalPosition>:
//==============================================================
void dxl_setGoalPosition(int id, int val)
{
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b088      	sub	sp, #32
 80059da:	af06      	add	r7, sp, #24
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	6039      	str	r1, [r7, #0]
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_POSITION), DXL_BYTE_2(XL_GOAL_POSITION),
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_POSITION), DXL_BYTE_2(XL_GOAL_POSITION),
 80059e4:	461a      	mov	r2, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	0a1b      	lsrs	r3, r3, #8
 80059ea:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_POSITION), DXL_BYTE_2(XL_GOAL_POSITION),
 80059ec:	4619      	mov	r1, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	0c1b      	lsrs	r3, r3, #16
 80059f2:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_POSITION), DXL_BYTE_2(XL_GOAL_POSITION),
 80059f4:	4618      	mov	r0, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	0e1b      	lsrs	r3, r3, #24
 80059fa:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_POSITION), DXL_BYTE_2(XL_GOAL_POSITION),
 80059fc:	9304      	str	r3, [sp, #16]
 80059fe:	9003      	str	r0, [sp, #12]
 8005a00:	9102      	str	r1, [sp, #8]
 8005a02:	9201      	str	r2, [sp, #4]
 8005a04:	2300      	movs	r3, #0
 8005a06:	9300      	str	r3, [sp, #0]
 8005a08:	2374      	movs	r3, #116	; 0x74
 8005a0a:	2206      	movs	r2, #6
 8005a0c:	2103      	movs	r1, #3
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f808 	bl	8005a24 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 8005a14:	200a      	movs	r0, #10
 8005a16:	f7fb f941 	bl	8000c9c <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8005a1a:	bf00      	nop
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}
	...

08005a24 <dxl_sendPacket>:
//==============================================================
int dxl_sendPacket(int id, int instruction, int parameter_data_size, ...)
{
 8005a24:	b40c      	push	{r2, r3}
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b094      	sub	sp, #80	; 0x50
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
 8005a2e:	6039      	str	r1, [r7, #0]
	uint8_t frame_to_write[50];
	uint16_t crc;
	uint32_t length=3+parameter_data_size;
 8005a30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a32:	3303      	adds	r3, #3
 8005a34:	64bb      	str	r3, [r7, #72]	; 0x48
	uint8_t arg;

	frame_to_write[0] = 0xFF;
 8005a36:	23ff      	movs	r3, #255	; 0xff
 8005a38:	743b      	strb	r3, [r7, #16]
	frame_to_write[1] = 0xFF;
 8005a3a:	23ff      	movs	r3, #255	; 0xff
 8005a3c:	747b      	strb	r3, [r7, #17]
	frame_to_write[2] = 0xFD;
 8005a3e:	23fd      	movs	r3, #253	; 0xfd
 8005a40:	74bb      	strb	r3, [r7, #18]
	frame_to_write[3] = 0x00;	// RESERVED
 8005a42:	2300      	movs	r3, #0
 8005a44:	74fb      	strb	r3, [r7, #19]
	frame_to_write[4] = id;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	753b      	strb	r3, [r7, #20]
	frame_to_write[5] = length&0xFF;		// length_LB
 8005a4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	757b      	strb	r3, [r7, #21]
	frame_to_write[6] = (length>>8)&0xFF;		// length_HB
 8005a52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a54:	0a1b      	lsrs	r3, r3, #8
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	75bb      	strb	r3, [r7, #22]
	frame_to_write[7] = instruction;		// Instruction : Write
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	75fb      	strb	r3, [r7, #23]

    va_list args;
    va_start(args, parameter_data_size);
 8005a60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005a64:	60fb      	str	r3, [r7, #12]
	for(int i=0 ; i < parameter_data_size ; i++ )
 8005a66:	2300      	movs	r3, #0
 8005a68:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a6a:	e010      	b.n	8005a8e <dxl_sendPacket+0x6a>
	{
	arg = va_arg(args, int);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	1d1a      	adds	r2, r3, #4
 8005a70:	60fa      	str	r2, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	frame_to_write[8+i]= arg;
 8005a78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a7a:	3308      	adds	r3, #8
 8005a7c:	3350      	adds	r3, #80	; 0x50
 8005a7e:	443b      	add	r3, r7
 8005a80:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8005a84:	f803 2c40 	strb.w	r2, [r3, #-64]
	for(int i=0 ; i < parameter_data_size ; i++ )
 8005a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a8e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a92:	429a      	cmp	r2, r3
 8005a94:	dbea      	blt.n	8005a6c <dxl_sendPacket+0x48>
	}
	crc = dxl_updateCRC(0,frame_to_write,8+parameter_data_size);
 8005a96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3308      	adds	r3, #8
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	f107 0310 	add.w	r3, r7, #16
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	2000      	movs	r0, #0
 8005aa6:	f000 f837 	bl	8005b18 <dxl_updateCRC>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	frame_to_write[8+parameter_data_size]= (uint8_t) ( crc & 0xFF );
 8005ab0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ab2:	3308      	adds	r3, #8
 8005ab4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8005ab8:	b2d2      	uxtb	r2, r2
 8005aba:	3350      	adds	r3, #80	; 0x50
 8005abc:	443b      	add	r3, r7
 8005abe:	f803 2c40 	strb.w	r2, [r3, #-64]
	frame_to_write[9+parameter_data_size]= (uint8_t) ( (crc>>8) & 0xFF );
 8005ac2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005ac6:	0a1b      	lsrs	r3, r3, #8
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005acc:	3309      	adds	r3, #9
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	3350      	adds	r3, #80	; 0x50
 8005ad2:	443b      	add	r3, r7
 8005ad4:	f803 2c40 	strb.w	r2, [r3, #-64]
	va_end(args);

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ade:	480d      	ldr	r0, [pc, #52]	; (8005b14 <dxl_sendPacket+0xf0>)
 8005ae0:	f7fc fa44 	bl	8001f6c <HAL_GPIO_WritePin>
	sendFrame(frame_to_write,parameter_data_size+2+8);
 8005ae4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ae6:	f103 020a 	add.w	r2, r3, #10
 8005aea:	f107 0310 	add.w	r3, r7, #16
 8005aee:	4611      	mov	r1, r2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff fec9 	bl	8005888 <sendFrame>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 8005af6:	2200      	movs	r2, #0
 8005af8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005afc:	4805      	ldr	r0, [pc, #20]	; (8005b14 <dxl_sendPacket+0xf0>)
 8005afe:	f7fc fa35 	bl	8001f6c <HAL_GPIO_WritePin>

	return 0;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3750      	adds	r7, #80	; 0x50
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b0e:	b002      	add	sp, #8
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	40010800 	.word	0x40010800

08005b18 <dxl_updateCRC>:
//==============================================================
uint16_t dxl_updateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b24:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8005b28:	6019      	str	r1, [r3, #0]
 8005b2a:	4611      	mov	r1, r2
 8005b2c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b30:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8005b34:	4602      	mov	r2, r0
 8005b36:	801a      	strh	r2, [r3, #0]
 8005b38:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b3c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005b40:	460a      	mov	r2, r1
 8005b42:	801a      	strh	r2, [r3, #0]
	uint16_t i, j;
	uint16_t crc_table[256] = {0x0000, 0x8005, 0x800F, 0x000A, 0x801B, 0x001E, 0x0014, 0x8011,
 8005b44:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b48:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005b4c:	4a29      	ldr	r2, [pc, #164]	; (8005bf4 <dxl_updateCRC+0xdc>)
 8005b4e:	4618      	mov	r0, r3
 8005b50:	4611      	mov	r1, r2
 8005b52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b56:	461a      	mov	r2, r3
 8005b58:	f000 fe8c 	bl	8006874 <memcpy>
	                                0x02A8, 0x82AD, 0x82A7, 0x02A2, 0x82E3, 0x02E6, 0x02EC, 0x82E9, 0x02F8, 0x82FD, 0x82F7, 0x02F2, 0x02D0, 0x82D5,
	                                0x82DF, 0x02DA, 0x82CB, 0x02CE, 0x02C4, 0x82C1, 0x8243, 0x0246, 0x024C, 0x8249, 0x0258, 0x825D, 0x8257, 0x0252,
	                                0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
	                                0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202 };

	for(j = 0; j < data_blk_size; j++)
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8005b62:	e034      	b.n	8005bce <dxl_updateCRC+0xb6>
	{
		i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 8005b64:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b68:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8005b6c:	881b      	ldrh	r3, [r3, #0]
 8005b6e:	0a1b      	lsrs	r3, r3, #8
 8005b70:	b29a      	uxth	r2, r3
 8005b72:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b76:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8005b80:	f5a1 7104 	sub.w	r1, r1, #528	; 0x210
 8005b84:	1c58      	adds	r0, r3, #1
 8005b86:	6008      	str	r0, [r1, #0]
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	4053      	eors	r3, r2
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 8005b96:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005b9a:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8005b9e:	881b      	ldrh	r3, [r3, #0]
 8005ba0:	021b      	lsls	r3, r3, #8
 8005ba2:	b21a      	sxth	r2, r3
 8005ba4:	f8b7 120c 	ldrh.w	r1, [r7, #524]	; 0x20c
 8005ba8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005bac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8005bb0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8005bb4:	b21b      	sxth	r3, r3
 8005bb6:	4053      	eors	r3, r2
 8005bb8:	b21a      	sxth	r2, r3
 8005bba:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005bbe:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8005bc2:	801a      	strh	r2, [r3, #0]
	for(j = 0; j < data_blk_size; j++)
 8005bc4:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005bc8:	3301      	adds	r3, #1
 8005bca:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8005bce:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005bd2:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8005bd6:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8005bda:	881b      	ldrh	r3, [r3, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d3c1      	bcc.n	8005b64 <dxl_updateCRC+0x4c>
	}

	return crc_accum;
 8005be0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8005be4:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8005be8:	881b      	ldrh	r3, [r3, #0]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	0800b208 	.word	0x0800b208

08005bf8 <dxl_rcv_cb>:
uint8_t 	size = 0;

uint8_t 	dxl_rcvBuf[BUF_SIZE];
//==================================================================
void dxl_rcv_cb(uint8_t car)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	71fb      	strb	r3, [r7, #7]
		dxl_rcvBuf[(p_wr++)%BUF_SIZE] = car;
 8005c02:	4b10      	ldr	r3, [pc, #64]	; (8005c44 <dxl_rcv_cb+0x4c>)
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	b2d1      	uxtb	r1, r2
 8005c0a:	4a0e      	ldr	r2, [pc, #56]	; (8005c44 <dxl_rcv_cb+0x4c>)
 8005c0c:	7011      	strb	r1, [r2, #0]
 8005c0e:	461a      	mov	r2, r3
 8005c10:	4b0d      	ldr	r3, [pc, #52]	; (8005c48 <dxl_rcv_cb+0x50>)
 8005c12:	fb83 1302 	smull	r1, r3, r3, r2
 8005c16:	1159      	asrs	r1, r3, #5
 8005c18:	17d3      	asrs	r3, r2, #31
 8005c1a:	1acb      	subs	r3, r1, r3
 8005c1c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005c20:	fb01 f303 	mul.w	r3, r1, r3
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	4909      	ldr	r1, [pc, #36]	; (8005c4c <dxl_rcv_cb+0x54>)
 8005c28:	79fa      	ldrb	r2, [r7, #7]
 8005c2a:	54ca      	strb	r2, [r1, r3]
		size++;
 8005c2c:	4b08      	ldr	r3, [pc, #32]	; (8005c50 <dxl_rcv_cb+0x58>)
 8005c2e:	781b      	ldrb	r3, [r3, #0]
 8005c30:	3301      	adds	r3, #1
 8005c32:	b2da      	uxtb	r2, r3
 8005c34:	4b06      	ldr	r3, [pc, #24]	; (8005c50 <dxl_rcv_cb+0x58>)
 8005c36:	701a      	strb	r2, [r3, #0]
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bc80      	pop	{r7}
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	2000021c 	.word	0x2000021c
 8005c48:	10624dd3 	.word	0x10624dd3
 8005c4c:	20000480 	.word	0x20000480
 8005c50:	2000021e 	.word	0x2000021e

08005c54 <NVIC_SetPriority>:
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	6039      	str	r1, [r7, #0]
 8005c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8005c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	da0b      	bge.n	8005c80 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	490c      	ldr	r1, [pc, #48]	; (8005ca0 <NVIC_SetPriority+0x4c>)
 8005c6e:	79fb      	ldrb	r3, [r7, #7]
 8005c70:	f003 030f 	and.w	r3, r3, #15
 8005c74:	3b04      	subs	r3, #4
 8005c76:	0112      	lsls	r2, r2, #4
 8005c78:	b2d2      	uxtb	r2, r2
 8005c7a:	440b      	add	r3, r1
 8005c7c:	761a      	strb	r2, [r3, #24]
}
 8005c7e:	e009      	b.n	8005c94 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	b2da      	uxtb	r2, r3
 8005c84:	4907      	ldr	r1, [pc, #28]	; (8005ca4 <NVIC_SetPriority+0x50>)
 8005c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c8a:	0112      	lsls	r2, r2, #4
 8005c8c:	b2d2      	uxtb	r2, r2
 8005c8e:	440b      	add	r3, r1
 8005c90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bc80      	pop	{r7}
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	e000ed00 	.word	0xe000ed00
 8005ca4:	e000e100 	.word	0xe000e100

08005ca8 <SysTick_Config>:
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005cb8:	d301      	bcc.n	8005cbe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e00f      	b.n	8005cde <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005cbe:	4a0a      	ldr	r2, [pc, #40]	; (8005ce8 <SysTick_Config+0x40>)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005cc6:	210f      	movs	r1, #15
 8005cc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ccc:	f7ff ffc2 	bl	8005c54 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cd0:	4b05      	ldr	r3, [pc, #20]	; (8005ce8 <SysTick_Config+0x40>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005cd6:	4b04      	ldr	r3, [pc, #16]	; (8005ce8 <SysTick_Config+0x40>)
 8005cd8:	2207      	movs	r2, #7
 8005cda:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3708      	adds	r7, #8
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	e000e010 	.word	0xe000e010

08005cec <main>:

//====================================================================
// >>>>>>>>>>>>>>>>>>>>>>>>>> MAIN <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
//====================================================================
int main(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
	HAL_Init();
 8005cf0:	f7fa ff72 	bl	8000bd8 <HAL_Init>
	systemClock_Config();
 8005cf4:	f000 fca0 	bl	8006638 <systemClock_Config>
    SysTick_Config(HAL_RCC_GetHCLKFreq() / 1000); //SysTick end of count event each 1ms
 8005cf8:	f7fe f888 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	4a35      	ldr	r2, [pc, #212]	; (8005dd4 <main+0xe8>)
 8005d00:	fba2 2303 	umull	r2, r3, r2, r3
 8005d04:	099b      	lsrs	r3, r3, #6
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff ffce 	bl	8005ca8 <SysTick_Config>
	uart2_Init();
 8005d0c:	f7ff fd64 	bl	80057d8 <uart2_Init>
	uart3_Init();
 8005d10:	f7ff fd8e 	bl	8005830 <uart3_Init>
	i2c1_Init();
 8005d14:	f7ff fd38 	bl	8005788 <i2c1_Init>


#if DYN_ANEMO_PRESS
    anemo_Timer1Init();
 8005d18:	f7ff fad8 	bl	80052cc <anemo_Timer1Init>

#endif

	HAL_Delay(1000); // Wait
 8005d1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d20:	f7fa ffbc 	bl	8000c9c <HAL_Delay>
	response =  mpu9250_WhoAmI();
	//term_printf("%d",response);
#endif


    can_Init();
 8005d24:	f7ff fb2a 	bl	800537c <can_Init>
    can_SetFreq(CAN_BAUDRATE); // CAN BAUDRATE : 500 MHz -- cf Inc/config.h
 8005d28:	482b      	ldr	r0, [pc, #172]	; (8005dd8 <main+0xec>)
 8005d2a:	f7ff fb67 	bl	80053fc <can_SetFreq>
#if USE_FILTER
    can_Filter_list((ID_1<<21)|(ID_2<<5) , (ID_3<<21)|(ID_4<<5) , CANStandard, 0); // Accept until 4 Standard IDs
 8005d2e:	2300      	movs	r3, #0
 8005d30:	2200      	movs	r2, #0
 8005d32:	492a      	ldr	r1, [pc, #168]	; (8005ddc <main+0xf0>)
 8005d34:	482a      	ldr	r0, [pc, #168]	; (8005de0 <main+0xf4>)
 8005d36:	f7ff fca5 	bl	8005684 <can_Filter_list>
#else
    can_Filter_disable(); // Accept everybody
#endif
    can_IrqInit();
 8005d3a:	f7ff fbdf 	bl	80054fc <can_IrqInit>
    can_IrqSet(&can_callback);
 8005d3e:	4829      	ldr	r0, [pc, #164]	; (8005de4 <main+0xf8>)
 8005d40:	f7ff fbe6 	bl	8005510 <can_IrqSet>
    dxl_setGoalVelocity(1, 140);
 8005d44:	218c      	movs	r1, #140	; 0x8c
 8005d46:	2001      	movs	r0, #1
 8005d48:	f7ff fe1f 	bl	800598a <dxl_setGoalVelocity>
//    txMsg.type=CANData;

//    can_Write(txMsg);

    // Dcommenter pour utiliser ce Timer ; permet de dclencher une interruption toutes les N ms
   tickTimer_Init(200); // period in ms
 8005d4c:	20c8      	movs	r0, #200	; 0xc8
 8005d4e:	f000 fce5 	bl	800671c <tickTimer_Init>

#if DYN_ANEMO_PRESS
//    TEST MOTEUR
    dxl_LED(1, LED_ON);
 8005d52:	2101      	movs	r1, #1
 8005d54:	2001      	movs	r0, #1
 8005d56:	f7ff fdd3 	bl	8005900 <dxl_LED>
    HAL_Delay(500);
 8005d5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d5e:	f7fa ff9d 	bl	8000c9c <HAL_Delay>
    dxl_LED(1, LED_OFF);
 8005d62:	2100      	movs	r1, #0
 8005d64:	2001      	movs	r0, #1
 8005d66:	f7ff fdcb 	bl	8005900 <dxl_LED>
    HAL_Delay(500);
 8005d6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d6e:	f7fa ff95 	bl	8000c9c <HAL_Delay>

    dxl_torque(1, TORQUE_OFF);
 8005d72:	2100      	movs	r1, #0
 8005d74:	2001      	movs	r0, #1
 8005d76:	f7ff fdda 	bl	800592e <dxl_torque>
    dxl_setOperatingMode(1,VELOCITY_MODE);
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	2001      	movs	r0, #1
 8005d7e:	f7ff fded 	bl	800595c <dxl_setOperatingMode>
    dxl_torque(1, TORQUE_ON);
 8005d82:	2101      	movs	r1, #1
 8005d84:	2001      	movs	r0, #1
 8005d86:	f7ff fdd2 	bl	800592e <dxl_torque>
    dxl_setGoalVelocity(1, 50);
 8005d8a:	2132      	movs	r1, #50	; 0x32
 8005d8c:	2001      	movs	r0, #1
 8005d8e:	f7ff fdfc 	bl	800598a <dxl_setGoalVelocity>
    HAL_Delay(5000);
 8005d92:	f241 3088 	movw	r0, #5000	; 0x1388
 8005d96:	f7fa ff81 	bl	8000c9c <HAL_Delay>
    dxl_setGoalVelocity(1,140);
 8005d9a:	218c      	movs	r1, #140	; 0x8c
 8005d9c:	2001      	movs	r0, #1
 8005d9e:	f7ff fdf4 	bl	800598a <dxl_setGoalVelocity>
    HAL_Delay(2000);
 8005da2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005da6:	f7fa ff79 	bl	8000c9c <HAL_Delay>
    dxl_setGoalVelocity(1,0);
 8005daa:	2100      	movs	r1, #0
 8005dac:	2001      	movs	r0, #1
 8005dae:	f7ff fdec 	bl	800598a <dxl_setGoalVelocity>

    txMsg.id=0x43;
 8005db2:	4b0d      	ldr	r3, [pc, #52]	; (8005de8 <main+0xfc>)
 8005db4:	2243      	movs	r2, #67	; 0x43
 8005db6:	601a      	str	r2, [r3, #0]
    txMsg.len=3;
 8005db8:	4b0b      	ldr	r3, [pc, #44]	; (8005de8 <main+0xfc>)
 8005dba:	2203      	movs	r2, #3
 8005dbc:	731a      	strb	r2, [r3, #12]
    txMsg.format=CANStandard;
 8005dbe:	4b0a      	ldr	r3, [pc, #40]	; (8005de8 <main+0xfc>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	735a      	strb	r2, [r3, #13]
    txMsg.type=CANData;
 8005dc4:	4b08      	ldr	r3, [pc, #32]	; (8005de8 <main+0xfc>)
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	739a      	strb	r2, [r3, #14]


    while (1) {

#if DYN_ANEMO_PRESS
    	DYN_ANEMO_PRESS_callBack();
 8005dca:	f000 f80f 	bl	8005dec <DYN_ANEMO_PRESS_callBack>
    	canSendMessage();
 8005dce:	f000 f86b 	bl	8005ea8 <canSendMessage>
    while (1) {
 8005dd2:	e7fa      	b.n	8005dca <main+0xde>
 8005dd4:	10624dd3 	.word	0x10624dd3
 8005dd8:	0007a120 	.word	0x0007a120
 8005ddc:	00600080 	.word	0x00600080
 8005de0:	00200040 	.word	0x00200040
 8005de4:	08005ec9 	.word	0x08005ec9
 8005de8:	2000068c 	.word	0x2000068c

08005dec <DYN_ANEMO_PRESS_callBack>:
	return 0;
}

#if DYN_ANEMO_PRESS

void DYN_ANEMO_PRESS_callBack(void){
 8005dec:	b580      	push	{r7, lr}
 8005dee:	af00      	add	r7, sp, #0

	windVelocity = (anemo_GetCount()*5)/4;
 8005df0:	f7ff faae 	bl	8005350 <anemo_GetCount>
 8005df4:	4602      	mov	r2, r0
 8005df6:	4613      	mov	r3, r2
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	4413      	add	r3, r2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	da00      	bge.n	8005e02 <DYN_ANEMO_PRESS_callBack+0x16>
 8005e00:	3303      	adds	r3, #3
 8005e02:	109b      	asrs	r3, r3, #2
 8005e04:	b2da      	uxtb	r2, r3
 8005e06:	4b20      	ldr	r3, [pc, #128]	; (8005e88 <DYN_ANEMO_PRESS_callBack+0x9c>)
 8005e08:	701a      	strb	r2, [r3, #0]
	if(windVelocity > 5){
 8005e0a:	4b1f      	ldr	r3, [pc, #124]	; (8005e88 <DYN_ANEMO_PRESS_callBack+0x9c>)
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	2b05      	cmp	r3, #5
 8005e10:	d904      	bls.n	8005e1c <DYN_ANEMO_PRESS_callBack+0x30>
		 dxl_setGoalVelocity(1, 140);
 8005e12:	218c      	movs	r1, #140	; 0x8c
 8005e14:	2001      	movs	r0, #1
 8005e16:	f7ff fdb8 	bl	800598a <dxl_setGoalVelocity>
 8005e1a:	e003      	b.n	8005e24 <DYN_ANEMO_PRESS_callBack+0x38>
	}
	else{
		dxl_setGoalVelocity(1, 0);
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	2001      	movs	r0, #1
 8005e20:	f7ff fdb3 	bl	800598a <dxl_setGoalVelocity>
	}
	if(motorState){
 8005e24:	4b19      	ldr	r3, [pc, #100]	; (8005e8c <DYN_ANEMO_PRESS_callBack+0xa0>)
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d011      	beq.n	8005e50 <DYN_ANEMO_PRESS_callBack+0x64>
		if(positionOrVelocity){
 8005e2c:	4b18      	ldr	r3, [pc, #96]	; (8005e90 <DYN_ANEMO_PRESS_callBack+0xa4>)
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d006      	beq.n	8005e42 <DYN_ANEMO_PRESS_callBack+0x56>
			      dxl_setGoalVelocity(1, motorRpmRec);
 8005e34:	4b17      	ldr	r3, [pc, #92]	; (8005e94 <DYN_ANEMO_PRESS_callBack+0xa8>)
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	4619      	mov	r1, r3
 8005e3a:	2001      	movs	r0, #1
 8005e3c:	f7ff fda5 	bl	800598a <dxl_setGoalVelocity>
 8005e40:	e013      	b.n	8005e6a <DYN_ANEMO_PRESS_callBack+0x7e>
		           }
		       else{
		          dxl_setGoalPosition(1, motorPositionRec);
 8005e42:	4b15      	ldr	r3, [pc, #84]	; (8005e98 <DYN_ANEMO_PRESS_callBack+0xac>)
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	4619      	mov	r1, r3
 8005e48:	2001      	movs	r0, #1
 8005e4a:	f7ff fdc4 	bl	80059d6 <dxl_setGoalPosition>
 8005e4e:	e00c      	b.n	8005e6a <DYN_ANEMO_PRESS_callBack+0x7e>
		           }
	    }
		else{
			if(positionOrVelocity){
 8005e50:	4b0f      	ldr	r3, [pc, #60]	; (8005e90 <DYN_ANEMO_PRESS_callBack+0xa4>)
 8005e52:	781b      	ldrb	r3, [r3, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d004      	beq.n	8005e62 <DYN_ANEMO_PRESS_callBack+0x76>
		     	dxl_setGoalVelocity(1,0);
 8005e58:	2100      	movs	r1, #0
 8005e5a:	2001      	movs	r0, #1
 8005e5c:	f7ff fd95 	bl	800598a <dxl_setGoalVelocity>
 8005e60:	e003      	b.n	8005e6a <DYN_ANEMO_PRESS_callBack+0x7e>
			         }
	        else{
	            dxl_setGoalPosition(1,0);
 8005e62:	2100      	movs	r1, #0
 8005e64:	2001      	movs	r0, #1
 8005e66:	f7ff fdb6 	bl	80059d6 <dxl_setGoalPosition>
		}

//	    motorRpmSend  = dxl_getPresentVelocity(1);
//	    motorPositionSend = dxl_getPresentPosition(1);

	    txMsg.data[0] = motorRpmSend;
 8005e6a:	4b0c      	ldr	r3, [pc, #48]	; (8005e9c <DYN_ANEMO_PRESS_callBack+0xb0>)
 8005e6c:	781a      	ldrb	r2, [r3, #0]
 8005e6e:	4b0c      	ldr	r3, [pc, #48]	; (8005ea0 <DYN_ANEMO_PRESS_callBack+0xb4>)
 8005e70:	711a      	strb	r2, [r3, #4]
	    txMsg.data[1] = motorPositionSend;
 8005e72:	4b0c      	ldr	r3, [pc, #48]	; (8005ea4 <DYN_ANEMO_PRESS_callBack+0xb8>)
 8005e74:	781a      	ldrb	r2, [r3, #0]
 8005e76:	4b0a      	ldr	r3, [pc, #40]	; (8005ea0 <DYN_ANEMO_PRESS_callBack+0xb4>)
 8005e78:	715a      	strb	r2, [r3, #5]
	    txMsg.data[2] = windVelocity;
 8005e7a:	4b03      	ldr	r3, [pc, #12]	; (8005e88 <DYN_ANEMO_PRESS_callBack+0x9c>)
 8005e7c:	781a      	ldrb	r2, [r3, #0]
 8005e7e:	4b08      	ldr	r3, [pc, #32]	; (8005ea0 <DYN_ANEMO_PRESS_callBack+0xb4>)
 8005e80:	719a      	strb	r2, [r3, #6]
}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20000232 	.word	0x20000232
 8005e8c:	20000231 	.word	0x20000231
 8005e90:	20000237 	.word	0x20000237
 8005e94:	20000235 	.word	0x20000235
 8005e98:	20000236 	.word	0x20000236
 8005e9c:	20000233 	.word	0x20000233
 8005ea0:	2000068c 	.word	0x2000068c
 8005ea4:	20000234 	.word	0x20000234

08005ea8 <canSendMessage>:
#endif
//====================================================================
//			CAN CALLBACK
//====================================================================

void canSendMessage(void){
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	af00      	add	r7, sp, #0
	if (sendFlag == 1){
 8005eac:	4b04      	ldr	r3, [pc, #16]	; (8005ec0 <canSendMessage+0x18>)
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d103      	bne.n	8005ebc <canSendMessage+0x14>
		can_Write(txMsg);
 8005eb4:	4b03      	ldr	r3, [pc, #12]	; (8005ec4 <canSendMessage+0x1c>)
 8005eb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005eb8:	f7ff fb38 	bl	800552c <can_Write>
//		HAL_Delay(500);
//		sendFlag = 0;
	}
}
 8005ebc:	bf00      	nop
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	2000000d 	.word	0x2000000d
 8005ec4:	2000068c 	.word	0x2000068c

08005ec8 <can_callback>:
void can_callback(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
	CAN_Message msg_rcv;
	can_Read(&msg_rcv);
 8005ece:	463b      	mov	r3, r7
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fb83 	bl	80055dc <can_Read>

#endif

#if DYN_ANEMO_PRESS

	if(msg_rcv.id == ID_3){
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2b03      	cmp	r3, #3
 8005eda:	d124      	bne.n	8005f26 <can_callback+0x5e>

	   if(msg_rcv.data[0] == 0x01){
 8005edc:	793b      	ldrb	r3, [r7, #4]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d103      	bne.n	8005eea <can_callback+0x22>
		//STOP MOTOR
		motorState = 0;
 8005ee2:	4b13      	ldr	r3, [pc, #76]	; (8005f30 <can_callback+0x68>)
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	701a      	strb	r2, [r3, #0]
			}
		}

#endif

}
 8005ee8:	e01d      	b.n	8005f26 <can_callback+0x5e>
		else if(msg_rcv.data[0] == 0x02) {
 8005eea:	793b      	ldrb	r3, [r7, #4]
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d103      	bne.n	8005ef8 <can_callback+0x30>
			motorState = 1;
 8005ef0:	4b0f      	ldr	r3, [pc, #60]	; (8005f30 <can_callback+0x68>)
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	701a      	strb	r2, [r3, #0]
}
 8005ef6:	e016      	b.n	8005f26 <can_callback+0x5e>
		else if(msg_rcv.data[0] == 0x03){
 8005ef8:	793b      	ldrb	r3, [r7, #4]
 8005efa:	2b03      	cmp	r3, #3
 8005efc:	d10a      	bne.n	8005f14 <can_callback+0x4c>
			dxl_setOperatingMode(1, POSITION_MODE);
 8005efe:	2103      	movs	r1, #3
 8005f00:	2001      	movs	r0, #1
 8005f02:	f7ff fd2b 	bl	800595c <dxl_setOperatingMode>
			motorPositionRec = (uint8_t)msg_rcv.data[1];
 8005f06:	797a      	ldrb	r2, [r7, #5]
 8005f08:	4b0a      	ldr	r3, [pc, #40]	; (8005f34 <can_callback+0x6c>)
 8005f0a:	701a      	strb	r2, [r3, #0]
			positionOrVelocity = 0;
 8005f0c:	4b0a      	ldr	r3, [pc, #40]	; (8005f38 <can_callback+0x70>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	701a      	strb	r2, [r3, #0]
}
 8005f12:	e008      	b.n	8005f26 <can_callback+0x5e>
		else if(msg_rcv.data[0] == 0x04){
 8005f14:	793b      	ldrb	r3, [r7, #4]
 8005f16:	2b04      	cmp	r3, #4
 8005f18:	d105      	bne.n	8005f26 <can_callback+0x5e>
			motorRpmRec = (uint8_t)msg_rcv.data[1];
 8005f1a:	797a      	ldrb	r2, [r7, #5]
 8005f1c:	4b07      	ldr	r3, [pc, #28]	; (8005f3c <can_callback+0x74>)
 8005f1e:	701a      	strb	r2, [r3, #0]
			positionOrVelocity = 1;
 8005f20:	4b05      	ldr	r3, [pc, #20]	; (8005f38 <can_callback+0x70>)
 8005f22:	2201      	movs	r2, #1
 8005f24:	701a      	strb	r2, [r3, #0]
}
 8005f26:	bf00      	nop
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	20000231 	.word	0x20000231
 8005f34:	20000236 	.word	0x20000236
 8005f38:	20000237 	.word	0x20000237
 8005f3c:	20000235 	.word	0x20000235

08005f40 <HAL_TIM_PeriodElapsedCallback>:
//====================================================================
//			TIMER CALLBACK PERIOD
//===================================================================

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
#if DYN_ANEMO_PRESS
    anemo_ResetCount();
 8005f48:	f7ff fa0c 	bl	8005364 <anemo_ResetCount>
#if VL6180X

#endif

    //term_printf("from timer interrupt\n\r");
}
 8005f4c:	bf00      	nop
 8005f4e:	3708      	adds	r7, #8
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <HAL_MspInit>:
void HAL_UARTDXLMspInit(void);
void HAL_GPIO_PA10_MspInit(void);

//===================================================================
void HAL_MspInit(void)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	af00      	add	r7, sp, #0
	HAL_UARTCOM_MspInit();
 8005f58:	f000 f812 	bl	8005f80 <HAL_UARTCOM_MspInit>

	HAL_CANBUS_MspInit();
 8005f5c:	f000 f88a 	bl	8006074 <HAL_CANBUS_MspInit>
	//HAL_spi_MspInit();
	HAL_timer1_MspInit();
 8005f60:	f000 f8ee 	bl	8006140 <HAL_timer1_MspInit>
	HAL_tickTimer_MspInit();
 8005f64:	f000 f92e 	bl	80061c4 <HAL_tickTimer_MspInit>
	HAL_pushButton_MspInit();
 8005f68:	f000 f9ca 	bl	8006300 <HAL_pushButton_MspInit>
	HAL_vl6180x_GPIO1_MspInit();
 8005f6c:	f000 f9ec 	bl	8006348 <HAL_vl6180x_GPIO1_MspInit>
	HAL_i2c1_MspInit();
 8005f70:	f000 f946 	bl	8006200 <HAL_i2c1_MspInit>
	HAL_UARTDXLMspInit();
 8005f74:	f000 f840 	bl	8005ff8 <HAL_UARTDXLMspInit>
	HAL_GPIO_PA10_MspInit();
 8005f78:	f000 fa14 	bl	80063a4 <HAL_GPIO_PA10_MspInit>
}
 8005f7c:	bf00      	nop
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <HAL_UARTCOM_MspInit>:
// TX --> PA2
// RX --> PA3
//===================================================================

void HAL_UARTCOM_MspInit(void)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b086      	sub	sp, #24
 8005f84:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f86:	4b1a      	ldr	r3, [pc, #104]	; (8005ff0 <HAL_UARTCOM_MspInit+0x70>)
 8005f88:	699b      	ldr	r3, [r3, #24]
 8005f8a:	4a19      	ldr	r2, [pc, #100]	; (8005ff0 <HAL_UARTCOM_MspInit+0x70>)
 8005f8c:	f043 0304 	orr.w	r3, r3, #4
 8005f90:	6193      	str	r3, [r2, #24]
 8005f92:	4b17      	ldr	r3, [pc, #92]	; (8005ff0 <HAL_UARTCOM_MspInit+0x70>)
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	f003 0304 	and.w	r3, r3, #4
 8005f9a:	607b      	str	r3, [r7, #4]
 8005f9c:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_USART2_CLK_ENABLE();
 8005f9e:	4b14      	ldr	r3, [pc, #80]	; (8005ff0 <HAL_UARTCOM_MspInit+0x70>)
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	4a13      	ldr	r2, [pc, #76]	; (8005ff0 <HAL_UARTCOM_MspInit+0x70>)
 8005fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fa8:	61d3      	str	r3, [r2, #28]
 8005faa:	4b11      	ldr	r3, [pc, #68]	; (8005ff0 <HAL_UARTCOM_MspInit+0x70>)
 8005fac:	69db      	ldr	r3, [r3, #28]
 8005fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_2;		// USART 2 TX PIN
 8005fb6:	2304      	movs	r3, #4
 8005fb8:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8005fba:	2302      	movs	r3, #2
 8005fbc:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fc6:	f107 0308 	add.w	r3, r7, #8
 8005fca:	4619      	mov	r1, r3
 8005fcc:	4809      	ldr	r0, [pc, #36]	; (8005ff4 <HAL_UARTCOM_MspInit+0x74>)
 8005fce:	f7fb fe45 	bl	8001c5c <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin =  GPIO_PIN_3;			// USART 2 RX PIN
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	60fb      	str	r3, [r7, #12]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fda:	f107 0308 	add.w	r3, r7, #8
 8005fde:	4619      	mov	r1, r3
 8005fe0:	4804      	ldr	r0, [pc, #16]	; (8005ff4 <HAL_UARTCOM_MspInit+0x74>)
 8005fe2:	f7fb fe3b 	bl	8001c5c <HAL_GPIO_Init>
}
 8005fe6:	bf00      	nop
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	40021000 	.word	0x40021000
 8005ff4:	40010800 	.word	0x40010800

08005ff8 <HAL_UARTDXLMspInit>:

void HAL_UARTDXLMspInit(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ffe:	4b1b      	ldr	r3, [pc, #108]	; (800606c <HAL_UARTDXLMspInit+0x74>)
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	4a1a      	ldr	r2, [pc, #104]	; (800606c <HAL_UARTDXLMspInit+0x74>)
 8006004:	f043 0308 	orr.w	r3, r3, #8
 8006008:	6193      	str	r3, [r2, #24]
 800600a:	4b18      	ldr	r3, [pc, #96]	; (800606c <HAL_UARTDXLMspInit+0x74>)
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	f003 0308 	and.w	r3, r3, #8
 8006012:	607b      	str	r3, [r7, #4]
 8006014:	687b      	ldr	r3, [r7, #4]
	  GPIO_InitStruct.Pin =  GPIO_PIN_11;			// USART 2 RX PIN
	  GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;

	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);*/

	  __HAL_RCC_USART3_CLK_ENABLE();
 8006016:	4b15      	ldr	r3, [pc, #84]	; (800606c <HAL_UARTDXLMspInit+0x74>)
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	4a14      	ldr	r2, [pc, #80]	; (800606c <HAL_UARTDXLMspInit+0x74>)
 800601c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006020:	61d3      	str	r3, [r2, #28]
 8006022:	4b12      	ldr	r3, [pc, #72]	; (800606c <HAL_UARTDXLMspInit+0x74>)
 8006024:	69db      	ldr	r3, [r3, #28]
 8006026:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	683b      	ldr	r3, [r7, #0]

	         GPIO_InitStruct.Pin = GPIO_PIN_10;
 800602e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006032:	60bb      	str	r3, [r7, #8]
	         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006034:	2302      	movs	r3, #2
 8006036:	60fb      	str	r3, [r7, #12]
	         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006038:	2303      	movs	r3, #3
 800603a:	617b      	str	r3, [r7, #20]
	         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800603c:	f107 0308 	add.w	r3, r7, #8
 8006040:	4619      	mov	r1, r3
 8006042:	480b      	ldr	r0, [pc, #44]	; (8006070 <HAL_UARTDXLMspInit+0x78>)
 8006044:	f7fb fe0a 	bl	8001c5c <HAL_GPIO_Init>

	         GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006048:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800604c:	60bb      	str	r3, [r7, #8]
	         GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]
	         GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006052:	2300      	movs	r3, #0
 8006054:	613b      	str	r3, [r7, #16]
	         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006056:	f107 0308 	add.w	r3, r7, #8
 800605a:	4619      	mov	r1, r3
 800605c:	4804      	ldr	r0, [pc, #16]	; (8006070 <HAL_UARTDXLMspInit+0x78>)
 800605e:	f7fb fdfd 	bl	8001c5c <HAL_GPIO_Init>

	   	//  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
	   	//  HAL_NVIC_EnableIRQ(USART3_IRQn);

}
 8006062:	bf00      	nop
 8006064:	3718      	adds	r7, #24
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	40021000 	.word	0x40021000
 8006070:	40010c00 	.word	0x40010c00

08006074 <HAL_CANBUS_MspInit>:
// CAN1 alternate function remapping
// RX PA11	PB8	(PD0)
// TX PA12	PB9	(PD1)
//===================================================================
void HAL_CANBUS_MspInit(void)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b088      	sub	sp, #32
 8006078:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStruct;

	  __HAL_RCC_CAN1_CLK_ENABLE();
 800607a:	4b2e      	ldr	r3, [pc, #184]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 800607c:	69db      	ldr	r3, [r3, #28]
 800607e:	4a2d      	ldr	r2, [pc, #180]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 8006080:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006084:	61d3      	str	r3, [r2, #28]
 8006086:	4b2b      	ldr	r3, [pc, #172]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800608e:	60bb      	str	r3, [r7, #8]
 8006090:	68bb      	ldr	r3, [r7, #8]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8006092:	4b28      	ldr	r3, [pc, #160]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	4a27      	ldr	r2, [pc, #156]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 8006098:	f043 0304 	orr.w	r3, r3, #4
 800609c:	6193      	str	r3, [r2, #24]
 800609e:	4b25      	ldr	r3, [pc, #148]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	f003 0304 	and.w	r3, r3, #4
 80060a6:	607b      	str	r3, [r7, #4]
 80060a8:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_CAN1_1();
 80060aa:	4b23      	ldr	r3, [pc, #140]	; (8006138 <HAL_CANBUS_MspInit+0xc4>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	61fb      	str	r3, [r7, #28]
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80060b6:	61fb      	str	r3, [r7, #28]
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80060be:	61fb      	str	r3, [r7, #28]
 80060c0:	4a1d      	ldr	r2, [pc, #116]	; (8006138 <HAL_CANBUS_MspInit+0xc4>)
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	6053      	str	r3, [r2, #4]
	  __HAL_RCC_AFIO_CLK_ENABLE();
 80060c6:	4b1b      	ldr	r3, [pc, #108]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	4a1a      	ldr	r2, [pc, #104]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 80060cc:	f043 0301 	orr.w	r3, r3, #1
 80060d0:	6193      	str	r3, [r2, #24]
 80060d2:	4b18      	ldr	r3, [pc, #96]	; (8006134 <HAL_CANBUS_MspInit+0xc0>)
 80060d4:	699b      	ldr	r3, [r3, #24]
 80060d6:	f003 0301 	and.w	r3, r3, #1
 80060da:	603b      	str	r3, [r7, #0]
 80060dc:	683b      	ldr	r3, [r7, #0]

	  /* CAN1 TX GPIO pin configuration --> PA_12 */
	  GPIO_InitStruct.Pin =  GPIO_PIN_12;		//CANx_TX_PIN;
 80060de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060e2:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060e4:	2302      	movs	r3, #2
 80060e6:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80060e8:	2303      	movs	r3, #3
 80060ea:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80060ec:	2301      	movs	r3, #1
 80060ee:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060f0:	f107 030c 	add.w	r3, r7, #12
 80060f4:	4619      	mov	r1, r3
 80060f6:	4811      	ldr	r0, [pc, #68]	; (800613c <HAL_CANBUS_MspInit+0xc8>)
 80060f8:	f7fb fdb0 	bl	8001c5c <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_11;		//CANx_RX_PIN;
 80060fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006100:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;	//GPIO_MODE_AF_PP;
 8006102:	2300      	movs	r3, #0
 8006104:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006106:	2303      	movs	r3, #3
 8006108:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;		//GPIO_PULLUP;
 800610a:	2300      	movs	r3, #0
 800610c:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800610e:	f107 030c 	add.w	r3, r7, #12
 8006112:	4619      	mov	r1, r3
 8006114:	4809      	ldr	r0, [pc, #36]	; (800613c <HAL_CANBUS_MspInit+0xc8>)
 8006116:	f7fb fda1 	bl	8001c5c <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800611a:	2200      	movs	r2, #0
 800611c:	2105      	movs	r1, #5
 800611e:	2014      	movs	r0, #20
 8006120:	f7fb fcbf 	bl	8001aa2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006124:	2014      	movs	r0, #20
 8006126:	f7fb fcd8 	bl	8001ada <HAL_NVIC_EnableIRQ>

}
 800612a:	bf00      	nop
 800612c:	3720      	adds	r7, #32
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	40021000 	.word	0x40021000
 8006138:	40010000 	.word	0x40010000
 800613c:	40010800 	.word	0x40010800

08006140 <HAL_timer1_MspInit>:
//===================================================================
//			TIMER 1 Anemometer
// TIM_CLK		--> 	PA8 (PWM1_1)
//===================================================================
void HAL_timer1_MspInit(void)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b088      	sub	sp, #32
 8006144:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	   __HAL_RCC_TIM1_CLK_ENABLE();
 8006146:	4b1c      	ldr	r3, [pc, #112]	; (80061b8 <HAL_timer1_MspInit+0x78>)
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	4a1b      	ldr	r2, [pc, #108]	; (80061b8 <HAL_timer1_MspInit+0x78>)
 800614c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006150:	6193      	str	r3, [r2, #24]
 8006152:	4b19      	ldr	r3, [pc, #100]	; (80061b8 <HAL_timer1_MspInit+0x78>)
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800615a:	60bb      	str	r3, [r7, #8]
 800615c:	68bb      	ldr	r3, [r7, #8]
	   __HAL_RCC_GPIOA_CLK_ENABLE();
 800615e:	4b16      	ldr	r3, [pc, #88]	; (80061b8 <HAL_timer1_MspInit+0x78>)
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	4a15      	ldr	r2, [pc, #84]	; (80061b8 <HAL_timer1_MspInit+0x78>)
 8006164:	f043 0304 	orr.w	r3, r3, #4
 8006168:	6193      	str	r3, [r2, #24]
 800616a:	4b13      	ldr	r3, [pc, #76]	; (80061b8 <HAL_timer1_MspInit+0x78>)
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	f003 0304 	and.w	r3, r3, #4
 8006172:	607b      	str	r3, [r7, #4]
 8006174:	687b      	ldr	r3, [r7, #4]

	   __HAL_AFIO_REMAP_TIM1_DISABLE();
 8006176:	4b11      	ldr	r3, [pc, #68]	; (80061bc <HAL_timer1_MspInit+0x7c>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	61fb      	str	r3, [r7, #28]
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006182:	61fb      	str	r3, [r7, #28]
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800618a:	61fb      	str	r3, [r7, #28]
 800618c:	4a0b      	ldr	r2, [pc, #44]	; (80061bc <HAL_timer1_MspInit+0x7c>)
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	6053      	str	r3, [r2, #4]

	  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006192:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006196:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006198:	2300      	movs	r3, #0
 800619a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800619c:	2301      	movs	r3, #1
 800619e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061a0:	2302      	movs	r3, #2
 80061a2:	61bb      	str	r3, [r7, #24]

 	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061a4:	f107 030c 	add.w	r3, r7, #12
 80061a8:	4619      	mov	r1, r3
 80061aa:	4805      	ldr	r0, [pc, #20]	; (80061c0 <HAL_timer1_MspInit+0x80>)
 80061ac:	f7fb fd56 	bl	8001c5c <HAL_GPIO_Init>
}
 80061b0:	bf00      	nop
 80061b2:	3720      	adds	r7, #32
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	40021000 	.word	0x40021000
 80061bc:	40010000 	.word	0x40010000
 80061c0:	40010800 	.word	0x40010800

080061c4 <HAL_tickTimer_MspInit>:

//===================================================================
//			TIMER 3 TickTimer
//===================================================================
void HAL_tickTimer_MspInit(void)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
	  __HAL_RCC_TIM3_CLK_ENABLE();
 80061ca:	4b0c      	ldr	r3, [pc, #48]	; (80061fc <HAL_tickTimer_MspInit+0x38>)
 80061cc:	69db      	ldr	r3, [r3, #28]
 80061ce:	4a0b      	ldr	r2, [pc, #44]	; (80061fc <HAL_tickTimer_MspInit+0x38>)
 80061d0:	f043 0302 	orr.w	r3, r3, #2
 80061d4:	61d3      	str	r3, [r2, #28]
 80061d6:	4b09      	ldr	r3, [pc, #36]	; (80061fc <HAL_tickTimer_MspInit+0x38>)
 80061d8:	69db      	ldr	r3, [r3, #28]
 80061da:	f003 0302 	and.w	r3, r3, #2
 80061de:	607b      	str	r3, [r7, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]
	  HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80061e2:	2200      	movs	r2, #0
 80061e4:	2103      	movs	r1, #3
 80061e6:	201d      	movs	r0, #29
 80061e8:	f7fb fc5b 	bl	8001aa2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80061ec:	201d      	movs	r0, #29
 80061ee:	f7fb fc74 	bl	8001ada <HAL_NVIC_EnableIRQ>
}
 80061f2:	bf00      	nop
 80061f4:	3708      	adds	r7, #8
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	40021000 	.word	0x40021000

08006200 <HAL_i2c1_MspInit>:
//			I2C1
// PB8 : I2C1 SCL
// PB9 : I2C1 SDA
//===================================================================
void HAL_i2c1_MspInit(void)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b08a      	sub	sp, #40	; 0x28
 8006204:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef  GPIO_InitStruct;

	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006206:	4b3b      	ldr	r3, [pc, #236]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	4a3a      	ldr	r2, [pc, #232]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 800620c:	f043 0304 	orr.w	r3, r3, #4
 8006210:	6193      	str	r3, [r2, #24]
 8006212:	4b38      	ldr	r3, [pc, #224]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	f003 0304 	and.w	r3, r3, #4
 800621a:	613b      	str	r3, [r7, #16]
 800621c:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800621e:	4b35      	ldr	r3, [pc, #212]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	4a34      	ldr	r2, [pc, #208]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006224:	f043 0308 	orr.w	r3, r3, #8
 8006228:	6193      	str	r3, [r2, #24]
 800622a:	4b32      	ldr	r3, [pc, #200]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	f003 0308 	and.w	r3, r3, #8
 8006232:	60fb      	str	r3, [r7, #12]
 8006234:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006236:	4b2f      	ldr	r3, [pc, #188]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	4a2e      	ldr	r2, [pc, #184]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 800623c:	f043 0310 	orr.w	r3, r3, #16
 8006240:	6193      	str	r3, [r2, #24]
 8006242:	4b2c      	ldr	r3, [pc, #176]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	f003 0310 	and.w	r3, r3, #16
 800624a:	60bb      	str	r3, [r7, #8]
 800624c:	68bb      	ldr	r3, [r7, #8]

	  __HAL_RCC_AFIO_CLK_ENABLE();
 800624e:	4b29      	ldr	r3, [pc, #164]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	4a28      	ldr	r2, [pc, #160]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006254:	f043 0301 	orr.w	r3, r3, #1
 8006258:	6193      	str	r3, [r2, #24]
 800625a:	4b26      	ldr	r3, [pc, #152]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	607b      	str	r3, [r7, #4]
 8006264:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_I2C1_ENABLE();
 8006266:	4b24      	ldr	r3, [pc, #144]	; (80062f8 <HAL_i2c1_MspInit+0xf8>)
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	627b      	str	r3, [r7, #36]	; 0x24
 800626c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006272:	627b      	str	r3, [r7, #36]	; 0x24
 8006274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006276:	f043 0302 	orr.w	r3, r3, #2
 800627a:	627b      	str	r3, [r7, #36]	; 0x24
 800627c:	4a1e      	ldr	r2, [pc, #120]	; (80062f8 <HAL_i2c1_MspInit+0xf8>)
 800627e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006280:	6053      	str	r3, [r2, #4]

	  __HAL_RCC_I2C1_CLK_ENABLE();
 8006282:	4b1c      	ldr	r3, [pc, #112]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	4a1b      	ldr	r2, [pc, #108]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006288:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800628c:	61d3      	str	r3, [r2, #28]
 800628e:	4b19      	ldr	r3, [pc, #100]	; (80062f4 <HAL_i2c1_MspInit+0xf4>)
 8006290:	69db      	ldr	r3, [r3, #28]
 8006292:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006296:	603b      	str	r3, [r7, #0]
 8006298:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_8;
 800629a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800629e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80062a0:	2312      	movs	r3, #18
 80062a2:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80062a4:	2301      	movs	r3, #1
 80062a6:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 80062a8:	2303      	movs	r3, #3
 80062aa:	623b      	str	r3, [r7, #32]

	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 80062ac:	f107 0314 	add.w	r3, r7, #20
 80062b0:	4619      	mov	r1, r3
 80062b2:	4812      	ldr	r0, [pc, #72]	; (80062fc <HAL_i2c1_MspInit+0xfc>)
 80062b4:	f7fb fcd2 	bl	8001c5c <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin       = GPIO_PIN_9;
 80062b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062bc:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 80062be:	f107 0314 	add.w	r3, r7, #20
 80062c2:	4619      	mov	r1, r3
 80062c4:	480d      	ldr	r0, [pc, #52]	; (80062fc <HAL_i2c1_MspInit+0xfc>)
 80062c6:	f7fb fcc9 	bl	8001c5c <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 4, 1);
 80062ca:	2201      	movs	r2, #1
 80062cc:	2104      	movs	r1, #4
 80062ce:	2020      	movs	r0, #32
 80062d0:	f7fb fbe7 	bl	8001aa2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80062d4:	2020      	movs	r0, #32
 80062d6:	f7fb fc00 	bl	8001ada <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 4, 2);
 80062da:	2202      	movs	r2, #2
 80062dc:	2104      	movs	r1, #4
 80062de:	201f      	movs	r0, #31
 80062e0:	f7fb fbdf 	bl	8001aa2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80062e4:	201f      	movs	r0, #31
 80062e6:	f7fb fbf8 	bl	8001ada <HAL_NVIC_EnableIRQ>
}
 80062ea:	bf00      	nop
 80062ec:	3728      	adds	r7, #40	; 0x28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	40021000 	.word	0x40021000
 80062f8:	40010000 	.word	0x40010000
 80062fc:	40010c00 	.word	0x40010c00

08006300 <HAL_pushButton_MspInit>:
//===================================================================
//			GPIO USER PUSH BUTTON
// PC13
//===================================================================
void HAL_pushButton_MspInit(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006306:	4b0e      	ldr	r3, [pc, #56]	; (8006340 <HAL_pushButton_MspInit+0x40>)
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	4a0d      	ldr	r2, [pc, #52]	; (8006340 <HAL_pushButton_MspInit+0x40>)
 800630c:	f043 0310 	orr.w	r3, r3, #16
 8006310:	6193      	str	r3, [r2, #24]
 8006312:	4b0b      	ldr	r3, [pc, #44]	; (8006340 <HAL_pushButton_MspInit+0x40>)
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	f003 0310 	and.w	r3, r3, #16
 800631a:	607b      	str	r3, [r7, #4]
 800631c:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : PC13 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800631e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006322:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006324:	2300      	movs	r3, #0
 8006326:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006328:	2300      	movs	r3, #0
 800632a:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800632c:	f107 0308 	add.w	r3, r7, #8
 8006330:	4619      	mov	r1, r3
 8006332:	4804      	ldr	r0, [pc, #16]	; (8006344 <HAL_pushButton_MspInit+0x44>)
 8006334:	f7fb fc92 	bl	8001c5c <HAL_GPIO_Init>
}
 8006338:	bf00      	nop
 800633a:	3718      	adds	r7, #24
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	40021000 	.word	0x40021000
 8006344:	40011000 	.word	0x40011000

08006348 <HAL_vl6180x_GPIO1_MspInit>:
//===================================================================
//			vl6180x_GPIO1
// PB0 = INT
//===================================================================
void HAL_vl6180x_GPIO1_MspInit(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800634e:	4b12      	ldr	r3, [pc, #72]	; (8006398 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	4a11      	ldr	r2, [pc, #68]	; (8006398 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 8006354:	f043 0308 	orr.w	r3, r3, #8
 8006358:	6193      	str	r3, [r2, #24]
 800635a:	4b0f      	ldr	r3, [pc, #60]	; (8006398 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	f003 0308 	and.w	r3, r3, #8
 8006362:	607b      	str	r3, [r7, #4]
 8006364:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006366:	2301      	movs	r3, #1
 8006368:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800636a:	4b0c      	ldr	r3, [pc, #48]	; (800639c <HAL_vl6180x_GPIO1_MspInit+0x54>)
 800636c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800636e:	2300      	movs	r3, #0
 8006370:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006372:	f107 0308 	add.w	r3, r7, #8
 8006376:	4619      	mov	r1, r3
 8006378:	4809      	ldr	r0, [pc, #36]	; (80063a0 <HAL_vl6180x_GPIO1_MspInit+0x58>)
 800637a:	f7fb fc6f 	bl	8001c5c <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI0_IRQn, 7, 1);
 800637e:	2201      	movs	r2, #1
 8006380:	2107      	movs	r1, #7
 8006382:	2006      	movs	r0, #6
 8006384:	f7fb fb8d 	bl	8001aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006388:	2006      	movs	r0, #6
 800638a:	f7fb fba6 	bl	8001ada <HAL_NVIC_EnableIRQ>
}
 800638e:	bf00      	nop
 8006390:	3718      	adds	r7, #24
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	40021000 	.word	0x40021000
 800639c:	10110000 	.word	0x10110000
 80063a0:	40010c00 	.word	0x40010c00

080063a4 <HAL_GPIO_PA10_MspInit>:


void HAL_GPIO_PA10_MspInit(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b086      	sub	sp, #24
 80063a8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063aa:	4b0e      	ldr	r3, [pc, #56]	; (80063e4 <HAL_GPIO_PA10_MspInit+0x40>)
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	4a0d      	ldr	r2, [pc, #52]	; (80063e4 <HAL_GPIO_PA10_MspInit+0x40>)
 80063b0:	f043 0304 	orr.w	r3, r3, #4
 80063b4:	6193      	str	r3, [r2, #24]
 80063b6:	4b0b      	ldr	r3, [pc, #44]	; (80063e4 <HAL_GPIO_PA10_MspInit+0x40>)
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f003 0304 	and.w	r3, r3, #4
 80063be:	607b      	str	r3, [r7, #4]
 80063c0:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80063c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063c6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80063c8:	2301      	movs	r3, #1
 80063ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063cc:	2300      	movs	r3, #0
 80063ce:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063d0:	f107 0308 	add.w	r3, r7, #8
 80063d4:	4619      	mov	r1, r3
 80063d6:	4804      	ldr	r0, [pc, #16]	; (80063e8 <HAL_GPIO_PA10_MspInit+0x44>)
 80063d8:	f7fb fc40 	bl	8001c5c <HAL_GPIO_Init>


}
 80063dc:	bf00      	nop
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	40021000 	.word	0x40021000
 80063e8:	40010800 	.word	0x40010800

080063ec <NMI_Handler>:
//===================================================================
// Cortex-M3 Processor Exceptions Handlers
//===================================================================

void NMI_Handler(void)
{
 80063ec:	b480      	push	{r7}
 80063ee:	af00      	add	r7, sp, #0
}
 80063f0:	bf00      	nop
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr

080063f8 <HardFault_Handler>:

void HardFault_Handler(void)
{
 80063f8:	b480      	push	{r7}
 80063fa:	af00      	add	r7, sp, #0
  while (1)
 80063fc:	e7fe      	b.n	80063fc <HardFault_Handler+0x4>

080063fe <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 80063fe:	b480      	push	{r7}
 8006400:	af00      	add	r7, sp, #0
  while (1)
 8006402:	e7fe      	b.n	8006402 <MemManage_Handler+0x4>

08006404 <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
  while (1)
 8006408:	e7fe      	b.n	8006408 <BusFault_Handler+0x4>

0800640a <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 800640a:	b480      	push	{r7}
 800640c:	af00      	add	r7, sp, #0
  while (1)
 800640e:	e7fe      	b.n	800640e <UsageFault_Handler+0x4>

08006410 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 8006410:	b480      	push	{r7}
 8006412:	af00      	add	r7, sp, #0
}
 8006414:	bf00      	nop
 8006416:	46bd      	mov	sp, r7
 8006418:	bc80      	pop	{r7}
 800641a:	4770      	bx	lr

0800641c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800641c:	b480      	push	{r7}
 800641e:	af00      	add	r7, sp, #0
}
 8006420:	bf00      	nop
 8006422:	46bd      	mov	sp, r7
 8006424:	bc80      	pop	{r7}
 8006426:	4770      	bx	lr

08006428 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8006428:	b480      	push	{r7}
 800642a:	af00      	add	r7, sp, #0
}
 800642c:	bf00      	nop
 800642e:	46bd      	mov	sp, r7
 8006430:	bc80      	pop	{r7}
 8006432:	4770      	bx	lr

08006434 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8006438:	f7fa fc14 	bl	8000c64 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800643c:	f7fb fb92 	bl	8001b64 <HAL_SYSTICK_IRQHandler>
}
 8006440:	bf00      	nop
 8006442:	bd80      	pop	{r7, pc}

08006444 <EXTI0_IRQHandler>:
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32f1xx.s).                                               */
//==============================================================================

void EXTI0_IRQHandler(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006448:	2001      	movs	r0, #1
 800644a:	f7fb fda7 	bl	8001f9c <HAL_GPIO_EXTI_IRQHandler>
}
 800644e:	bf00      	nop
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006458:	4802      	ldr	r0, [pc, #8]	; (8006464 <I2C1_EV_IRQHandler+0x10>)
 800645a:	f7fb fed1 	bl	8002200 <HAL_I2C_EV_IRQHandler>
}
 800645e:	bf00      	nop
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	20000428 	.word	0x20000428

08006468 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800646c:	4802      	ldr	r0, [pc, #8]	; (8006478 <I2C1_ER_IRQHandler+0x10>)
 800646e:	f7fb ffcb 	bl	8002408 <HAL_I2C_ER_IRQHandler>
}
 8006472:	bf00      	nop
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	20000428 	.word	0x20000428

0800647c <USB_LP_CAN1_RX0_IRQHandler>:

void USB_LP_CAN1_RX0_IRQHandler(void) {
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
    HAL_CAN_IRQHandler(&CanHandle);
 8006480:	4802      	ldr	r0, [pc, #8]	; (800648c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8006482:	f7fa ffbb 	bl	80013fc <HAL_CAN_IRQHandler>
}
 8006486:	bf00      	nop
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	20000378 	.word	0x20000378

08006490 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle_period);
 8006494:	4802      	ldr	r0, [pc, #8]	; (80064a0 <TIM3_IRQHandler+0x10>)
 8006496:	f7fd fd59 	bl	8003f4c <HAL_TIM_IRQHandler>
}
 800649a:	bf00      	nop
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	200006ec 	.word	0x200006ec

080064a4 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&UartDxlHandle);
 80064a8:	4802      	ldr	r0, [pc, #8]	; (80064b4 <USART3_IRQHandler+0x10>)
 80064aa:	f7fe fb81 	bl	8004bb0 <HAL_UART_IRQHandler>
}
 80064ae:	bf00      	nop
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	20000274 	.word	0x20000274

080064b8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&Uart2Handle);
 80064bc:	4802      	ldr	r0, [pc, #8]	; (80064c8 <USART2_IRQHandler+0x10>)
 80064be:	f7fe fb77 	bl	8004bb0 <HAL_UART_IRQHandler>
}
 80064c2:	bf00      	nop
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	200002cc 	.word	0x200002cc

080064cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
	return 1;
 80064d0:	2301      	movs	r3, #1
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bc80      	pop	{r7}
 80064d8:	4770      	bx	lr

080064da <_kill>:

int _kill(int pid, int sig)
{
 80064da:	b580      	push	{r7, lr}
 80064dc:	b082      	sub	sp, #8
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
 80064e2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80064e4:	f000 f99c 	bl	8006820 <__errno>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2216      	movs	r2, #22
 80064ec:	601a      	str	r2, [r3, #0]
	return -1;
 80064ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <_exit>:

void _exit (int status)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b082      	sub	sp, #8
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006502:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7ff ffe7 	bl	80064da <_kill>
	while (1) {}		/* Make sure we hang here */
 800650c:	e7fe      	b.n	800650c <_exit+0x12>

0800650e <_read>:
}

int _read (int file, char *ptr, int len)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b086      	sub	sp, #24
 8006512:	af00      	add	r7, sp, #0
 8006514:	60f8      	str	r0, [r7, #12]
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800651a:	2300      	movs	r3, #0
 800651c:	617b      	str	r3, [r7, #20]
 800651e:	e00a      	b.n	8006536 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006520:	f3af 8000 	nop.w
 8006524:	4601      	mov	r1, r0
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	1c5a      	adds	r2, r3, #1
 800652a:	60ba      	str	r2, [r7, #8]
 800652c:	b2ca      	uxtb	r2, r1
 800652e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	3301      	adds	r3, #1
 8006534:	617b      	str	r3, [r7, #20]
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	429a      	cmp	r2, r3
 800653c:	dbf0      	blt.n	8006520 <_read+0x12>
	}

return len;
 800653e:	687b      	ldr	r3, [r7, #4]
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <_write>:

int _write(int file, char *ptr, int len)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b086      	sub	sp, #24
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006554:	2300      	movs	r3, #0
 8006556:	617b      	str	r3, [r7, #20]
 8006558:	e009      	b.n	800656e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	1c5a      	adds	r2, r3, #1
 800655e:	60ba      	str	r2, [r7, #8]
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	4618      	mov	r0, r3
 8006564:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	3301      	adds	r3, #1
 800656c:	617b      	str	r3, [r7, #20]
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	429a      	cmp	r2, r3
 8006574:	dbf1      	blt.n	800655a <_write+0x12>
	}
	return len;
 8006576:	687b      	ldr	r3, [r7, #4]
}
 8006578:	4618      	mov	r0, r3
 800657a:	3718      	adds	r7, #24
 800657c:	46bd      	mov	sp, r7
 800657e:	bd80      	pop	{r7, pc}

08006580 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006588:	4b11      	ldr	r3, [pc, #68]	; (80065d0 <_sbrk+0x50>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d102      	bne.n	8006596 <_sbrk+0x16>
		heap_end = &end;
 8006590:	4b0f      	ldr	r3, [pc, #60]	; (80065d0 <_sbrk+0x50>)
 8006592:	4a10      	ldr	r2, [pc, #64]	; (80065d4 <_sbrk+0x54>)
 8006594:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006596:	4b0e      	ldr	r3, [pc, #56]	; (80065d0 <_sbrk+0x50>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800659c:	4b0c      	ldr	r3, [pc, #48]	; (80065d0 <_sbrk+0x50>)
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4413      	add	r3, r2
 80065a4:	466a      	mov	r2, sp
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d907      	bls.n	80065ba <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80065aa:	f000 f939 	bl	8006820 <__errno>
 80065ae:	4603      	mov	r3, r0
 80065b0:	220c      	movs	r2, #12
 80065b2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80065b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065b8:	e006      	b.n	80065c8 <_sbrk+0x48>
	}

	heap_end += incr;
 80065ba:	4b05      	ldr	r3, [pc, #20]	; (80065d0 <_sbrk+0x50>)
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4413      	add	r3, r2
 80065c2:	4a03      	ldr	r2, [pc, #12]	; (80065d0 <_sbrk+0x50>)
 80065c4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80065c6:	68fb      	ldr	r3, [r7, #12]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	2000023c 	.word	0x2000023c
 80065d4:	20000730 	.word	0x20000730

080065d8 <_close>:

int _close(int file)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
	return -1;
 80065e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bc80      	pop	{r7}
 80065ec:	4770      	bx	lr

080065ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80065ee:	b480      	push	{r7}
 80065f0:	b083      	sub	sp, #12
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
 80065f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80065fe:	605a      	str	r2, [r3, #4]
	return 0;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	370c      	adds	r7, #12
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr

0800660c <_isatty>:

int _isatty(int file)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
	return 1;
 8006614:	2301      	movs	r3, #1
}
 8006616:	4618      	mov	r0, r3
 8006618:	370c      	adds	r7, #12
 800661a:	46bd      	mov	sp, r7
 800661c:	bc80      	pop	{r7}
 800661e:	4770      	bx	lr

08006620 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
	return 0;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	bc80      	pop	{r7}
 8006636:	4770      	bx	lr

08006638 <systemClock_Config>:

#include "systemClock.h"


void systemClock_Config(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b090      	sub	sp, #64	; 0x40
 800663c:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct;
	 RCC_ClkInitTypeDef RCC_ClkInitStruct;

	 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800663e:	2302      	movs	r3, #2
 8006640:	61bb      	str	r3, [r7, #24]
	 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006642:	2301      	movs	r3, #1
 8006644:	62bb      	str	r3, [r7, #40]	; 0x28
	 RCC_OscInitStruct.HSICalibrationValue = 16;
 8006646:	2310      	movs	r3, #16
 8006648:	62fb      	str	r3, [r7, #44]	; 0x2c
	 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800664a:	2302      	movs	r3, #2
 800664c:	637b      	str	r3, [r7, #52]	; 0x34
	 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800664e:	2300      	movs	r3, #0
 8006650:	63bb      	str	r3, [r7, #56]	; 0x38
	 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006652:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006656:	63fb      	str	r3, [r7, #60]	; 0x3c
	 HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8006658:	f107 0318 	add.w	r3, r7, #24
 800665c:	4618      	mov	r0, r3
 800665e:	f7fd f807 	bl	8003670 <HAL_RCC_OscConfig>

	 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 8006662:	2301      	movs	r3, #1
 8006664:	607b      	str	r3, [r7, #4]
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006666:	2302      	movs	r3, #2
 8006668:	60bb      	str	r3, [r7, #8]
	 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800666e:	2300      	movs	r3, #0
 8006670:	613b      	str	r3, [r7, #16]
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006672:	2300      	movs	r3, #0
 8006674:	617b      	str	r3, [r7, #20]
	 HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 8006676:	1d3b      	adds	r3, r7, #4
 8006678:	2101      	movs	r1, #1
 800667a:	4618      	mov	r0, r3
 800667c:	f7fd fa5c 	bl	8003b38 <HAL_RCC_ClockConfig>

	 HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006680:	f7fd fbc4 	bl	8003e0c <HAL_RCC_GetHCLKFreq>
 8006684:	4603      	mov	r3, r0
 8006686:	4a0a      	ldr	r2, [pc, #40]	; (80066b0 <systemClock_Config+0x78>)
 8006688:	fba2 2303 	umull	r2, r3, r2, r3
 800668c:	099b      	lsrs	r3, r3, #6
 800668e:	4618      	mov	r0, r3
 8006690:	f7fb fa3f 	bl	8001b12 <HAL_SYSTICK_Config>
	 HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006694:	2004      	movs	r0, #4
 8006696:	f7fb fa49 	bl	8001b2c <HAL_SYSTICK_CLKSourceConfig>

	  /* SysTick_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800669a:	2200      	movs	r2, #0
 800669c:	2100      	movs	r1, #0
 800669e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066a2:	f7fb f9fe 	bl	8001aa2 <HAL_NVIC_SetPriority>

}
 80066a6:	bf00      	nop
 80066a8:	3740      	adds	r7, #64	; 0x40
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	10624dd3 	.word	0x10624dd3

080066b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80066b4:	b480      	push	{r7}
 80066b6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80066b8:	4b15      	ldr	r3, [pc, #84]	; (8006710 <SystemInit+0x5c>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a14      	ldr	r2, [pc, #80]	; (8006710 <SystemInit+0x5c>)
 80066be:	f043 0301 	orr.w	r3, r3, #1
 80066c2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80066c4:	4b12      	ldr	r3, [pc, #72]	; (8006710 <SystemInit+0x5c>)
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	4911      	ldr	r1, [pc, #68]	; (8006710 <SystemInit+0x5c>)
 80066ca:	4b12      	ldr	r3, [pc, #72]	; (8006714 <SystemInit+0x60>)
 80066cc:	4013      	ands	r3, r2
 80066ce:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80066d0:	4b0f      	ldr	r3, [pc, #60]	; (8006710 <SystemInit+0x5c>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a0e      	ldr	r2, [pc, #56]	; (8006710 <SystemInit+0x5c>)
 80066d6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80066da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066de:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80066e0:	4b0b      	ldr	r3, [pc, #44]	; (8006710 <SystemInit+0x5c>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a0a      	ldr	r2, [pc, #40]	; (8006710 <SystemInit+0x5c>)
 80066e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066ea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80066ec:	4b08      	ldr	r3, [pc, #32]	; (8006710 <SystemInit+0x5c>)
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	4a07      	ldr	r2, [pc, #28]	; (8006710 <SystemInit+0x5c>)
 80066f2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80066f6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80066f8:	4b05      	ldr	r3, [pc, #20]	; (8006710 <SystemInit+0x5c>)
 80066fa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80066fe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006700:	4b05      	ldr	r3, [pc, #20]	; (8006718 <SystemInit+0x64>)
 8006702:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006706:	609a      	str	r2, [r3, #8]
#endif 
}
 8006708:	bf00      	nop
 800670a:	46bd      	mov	sp, r7
 800670c:	bc80      	pop	{r7}
 800670e:	4770      	bx	lr
 8006710:	40021000 	.word	0x40021000
 8006714:	f8ff0000 	.word	0xf8ff0000
 8006718:	e000ed00 	.word	0xe000ed00

0800671c <tickTimer_Init>:
//================================================
//		TIMER 3 INIT - period in ms
//================================================

void tickTimer_Init(int period)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
	unsigned int uwPrescalerValue;

	//Compute the prescaler value to have counter clock equal to 10 KHz */
	uwPrescalerValue = (unsigned int) ((SystemCoreClock / 10000) - 1);
 8006724:	4b12      	ldr	r3, [pc, #72]	; (8006770 <tickTimer_Init+0x54>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a12      	ldr	r2, [pc, #72]	; (8006774 <tickTimer_Init+0x58>)
 800672a:	fba2 2303 	umull	r2, r3, r2, r3
 800672e:	0b5b      	lsrs	r3, r3, #13
 8006730:	3b01      	subs	r3, #1
 8006732:	60fb      	str	r3, [r7, #12]

	TimHandle_period.Instance = TIM3;
 8006734:	4b10      	ldr	r3, [pc, #64]	; (8006778 <tickTimer_Init+0x5c>)
 8006736:	4a11      	ldr	r2, [pc, #68]	; (800677c <tickTimer_Init+0x60>)
 8006738:	601a      	str	r2, [r3, #0]

	TimHandle_period.Init.Period = 10*period;
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	4613      	mov	r3, r2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	4413      	add	r3, r2
 8006742:	005b      	lsls	r3, r3, #1
 8006744:	461a      	mov	r2, r3
 8006746:	4b0c      	ldr	r3, [pc, #48]	; (8006778 <tickTimer_Init+0x5c>)
 8006748:	60da      	str	r2, [r3, #12]
	TimHandle_period.Init.Prescaler = uwPrescalerValue;
 800674a:	4a0b      	ldr	r2, [pc, #44]	; (8006778 <tickTimer_Init+0x5c>)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6053      	str	r3, [r2, #4]
	TimHandle_period.Init.ClockDivision = 0;
 8006750:	4b09      	ldr	r3, [pc, #36]	; (8006778 <tickTimer_Init+0x5c>)
 8006752:	2200      	movs	r2, #0
 8006754:	611a      	str	r2, [r3, #16]
	TimHandle_period.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006756:	4b08      	ldr	r3, [pc, #32]	; (8006778 <tickTimer_Init+0x5c>)
 8006758:	2200      	movs	r2, #0
 800675a:	609a      	str	r2, [r3, #8]
	HAL_TIM_Base_Init(&TimHandle_period);
 800675c:	4806      	ldr	r0, [pc, #24]	; (8006778 <tickTimer_Init+0x5c>)
 800675e:	f7fd fba7 	bl	8003eb0 <HAL_TIM_Base_Init>

	HAL_TIM_Base_Start_IT(&TimHandle_period);
 8006762:	4805      	ldr	r0, [pc, #20]	; (8006778 <tickTimer_Init+0x5c>)
 8006764:	f7fd fbd8 	bl	8003f18 <HAL_TIM_Base_Start_IT>
}
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}
 8006770:	20000010 	.word	0x20000010
 8006774:	d1b71759 	.word	0xd1b71759
 8006778:	200006ec 	.word	0x200006ec
 800677c:	40000400 	.word	0x40000400

08006780 <HAL_GPIO_EXTI_Callback>:
void SetDisplayString(const char *msg) {
    DISP_NextString=msg;
}
//============================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af00      	add	r7, sp, #0
 8006786:	4603      	mov	r3, r0
 8006788:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==GPIO_PIN_0)
 800678a:	88fb      	ldrh	r3, [r7, #6]
 800678c:	2b01      	cmp	r3, #1
 800678e:	d101      	bne.n	8006794 <HAL_GPIO_EXTI_Callback+0x14>
	{
		XNUCLEO6180XA1_UserIntHandler();
 8006790:	f000 f812 	bl	80067b8 <XNUCLEO6180XA1_UserIntHandler>
	}
}
 8006794:	bf00      	nop
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <HAL_SYSTICK_Callback>:
//============================================================

void HAL_SYSTICK_Callback(void){
 800679c:	b480      	push	{r7}
 800679e:	af00      	add	r7, sp, #0
    g_TickCnt++;
 80067a0:	4b04      	ldr	r3, [pc, #16]	; (80067b4 <HAL_SYSTICK_Callback+0x18>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3301      	adds	r3, #1
 80067a6:	4a03      	ldr	r2, [pc, #12]	; (80067b4 <HAL_SYSTICK_Callback+0x18>)
 80067a8:	6013      	str	r3, [r2, #0]
}
 80067aa:	bf00      	nop
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	20000268 	.word	0x20000268

080067b8 <XNUCLEO6180XA1_UserIntHandler>:
    return state;
}
//============================================================
volatile int IntrFired=0;
/* VL6180x shield user interrupt handler */
void XNUCLEO6180XA1_UserIntHandler(void){
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
    IntrFired ++;
 80067bc:	4b04      	ldr	r3, [pc, #16]	; (80067d0 <XNUCLEO6180XA1_UserIntHandler+0x18>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	3301      	adds	r3, #1
 80067c2:	4a03      	ldr	r2, [pc, #12]	; (80067d0 <XNUCLEO6180XA1_UserIntHandler+0x18>)
 80067c4:	6013      	str	r3, [r2, #0]
}
 80067c6:	bf00      	nop
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	20000250 	.word	0x20000250

080067d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80067d4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80067d6:	e003      	b.n	80067e0 <LoopCopyDataInit>

080067d8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80067d8:	4b0b      	ldr	r3, [pc, #44]	; (8006808 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80067da:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80067dc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80067de:	3104      	adds	r1, #4

080067e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80067e0:	480a      	ldr	r0, [pc, #40]	; (800680c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80067e2:	4b0b      	ldr	r3, [pc, #44]	; (8006810 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80067e4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80067e6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80067e8:	d3f6      	bcc.n	80067d8 <CopyDataInit>
  ldr r2, =_sbss
 80067ea:	4a0a      	ldr	r2, [pc, #40]	; (8006814 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80067ec:	e002      	b.n	80067f4 <LoopFillZerobss>

080067ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80067ee:	2300      	movs	r3, #0
  str r3, [r2], #4
 80067f0:	f842 3b04 	str.w	r3, [r2], #4

080067f4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80067f4:	4b08      	ldr	r3, [pc, #32]	; (8006818 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80067f6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80067f8:	d3f9      	bcc.n	80067ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80067fa:	f7ff ff5b 	bl	80066b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80067fe:	f000 f815 	bl	800682c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006802:	f7ff fa73 	bl	8005cec <main>
  bx lr
 8006806:	4770      	bx	lr
  ldr r3, =_sidata
 8006808:	0800b93c 	.word	0x0800b93c
  ldr r0, =_sdata
 800680c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006810:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8006814:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8006818:	2000072c 	.word	0x2000072c

0800681c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800681c:	e7fe      	b.n	800681c <ADC1_2_IRQHandler>
	...

08006820 <__errno>:
 8006820:	4b01      	ldr	r3, [pc, #4]	; (8006828 <__errno+0x8>)
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	20000014 	.word	0x20000014

0800682c <__libc_init_array>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	2600      	movs	r6, #0
 8006830:	4d0c      	ldr	r5, [pc, #48]	; (8006864 <__libc_init_array+0x38>)
 8006832:	4c0d      	ldr	r4, [pc, #52]	; (8006868 <__libc_init_array+0x3c>)
 8006834:	1b64      	subs	r4, r4, r5
 8006836:	10a4      	asrs	r4, r4, #2
 8006838:	42a6      	cmp	r6, r4
 800683a:	d109      	bne.n	8006850 <__libc_init_array+0x24>
 800683c:	f004 fc50 	bl	800b0e0 <_init>
 8006840:	2600      	movs	r6, #0
 8006842:	4d0a      	ldr	r5, [pc, #40]	; (800686c <__libc_init_array+0x40>)
 8006844:	4c0a      	ldr	r4, [pc, #40]	; (8006870 <__libc_init_array+0x44>)
 8006846:	1b64      	subs	r4, r4, r5
 8006848:	10a4      	asrs	r4, r4, #2
 800684a:	42a6      	cmp	r6, r4
 800684c:	d105      	bne.n	800685a <__libc_init_array+0x2e>
 800684e:	bd70      	pop	{r4, r5, r6, pc}
 8006850:	f855 3b04 	ldr.w	r3, [r5], #4
 8006854:	4798      	blx	r3
 8006856:	3601      	adds	r6, #1
 8006858:	e7ee      	b.n	8006838 <__libc_init_array+0xc>
 800685a:	f855 3b04 	ldr.w	r3, [r5], #4
 800685e:	4798      	blx	r3
 8006860:	3601      	adds	r6, #1
 8006862:	e7f2      	b.n	800684a <__libc_init_array+0x1e>
 8006864:	0800b934 	.word	0x0800b934
 8006868:	0800b934 	.word	0x0800b934
 800686c:	0800b934 	.word	0x0800b934
 8006870:	0800b938 	.word	0x0800b938

08006874 <memcpy>:
 8006874:	440a      	add	r2, r1
 8006876:	4291      	cmp	r1, r2
 8006878:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800687c:	d100      	bne.n	8006880 <memcpy+0xc>
 800687e:	4770      	bx	lr
 8006880:	b510      	push	{r4, lr}
 8006882:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006886:	4291      	cmp	r1, r2
 8006888:	f803 4f01 	strb.w	r4, [r3, #1]!
 800688c:	d1f9      	bne.n	8006882 <memcpy+0xe>
 800688e:	bd10      	pop	{r4, pc}

08006890 <memset>:
 8006890:	4603      	mov	r3, r0
 8006892:	4402      	add	r2, r0
 8006894:	4293      	cmp	r3, r2
 8006896:	d100      	bne.n	800689a <memset+0xa>
 8006898:	4770      	bx	lr
 800689a:	f803 1b01 	strb.w	r1, [r3], #1
 800689e:	e7f9      	b.n	8006894 <memset+0x4>

080068a0 <__cvt>:
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068a6:	461f      	mov	r7, r3
 80068a8:	bfbb      	ittet	lt
 80068aa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80068ae:	461f      	movlt	r7, r3
 80068b0:	2300      	movge	r3, #0
 80068b2:	232d      	movlt	r3, #45	; 0x2d
 80068b4:	b088      	sub	sp, #32
 80068b6:	4614      	mov	r4, r2
 80068b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80068bc:	7013      	strb	r3, [r2, #0]
 80068be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068c0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80068c4:	f023 0820 	bic.w	r8, r3, #32
 80068c8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068cc:	d005      	beq.n	80068da <__cvt+0x3a>
 80068ce:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068d2:	d100      	bne.n	80068d6 <__cvt+0x36>
 80068d4:	3501      	adds	r5, #1
 80068d6:	2302      	movs	r3, #2
 80068d8:	e000      	b.n	80068dc <__cvt+0x3c>
 80068da:	2303      	movs	r3, #3
 80068dc:	aa07      	add	r2, sp, #28
 80068de:	9204      	str	r2, [sp, #16]
 80068e0:	aa06      	add	r2, sp, #24
 80068e2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80068e6:	e9cd 3500 	strd	r3, r5, [sp]
 80068ea:	4622      	mov	r2, r4
 80068ec:	463b      	mov	r3, r7
 80068ee:	f001 fd83 	bl	80083f8 <_dtoa_r>
 80068f2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80068f6:	4606      	mov	r6, r0
 80068f8:	d102      	bne.n	8006900 <__cvt+0x60>
 80068fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068fc:	07db      	lsls	r3, r3, #31
 80068fe:	d522      	bpl.n	8006946 <__cvt+0xa6>
 8006900:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006904:	eb06 0905 	add.w	r9, r6, r5
 8006908:	d110      	bne.n	800692c <__cvt+0x8c>
 800690a:	7833      	ldrb	r3, [r6, #0]
 800690c:	2b30      	cmp	r3, #48	; 0x30
 800690e:	d10a      	bne.n	8006926 <__cvt+0x86>
 8006910:	2200      	movs	r2, #0
 8006912:	2300      	movs	r3, #0
 8006914:	4620      	mov	r0, r4
 8006916:	4639      	mov	r1, r7
 8006918:	f7fa f846 	bl	80009a8 <__aeabi_dcmpeq>
 800691c:	b918      	cbnz	r0, 8006926 <__cvt+0x86>
 800691e:	f1c5 0501 	rsb	r5, r5, #1
 8006922:	f8ca 5000 	str.w	r5, [sl]
 8006926:	f8da 3000 	ldr.w	r3, [sl]
 800692a:	4499      	add	r9, r3
 800692c:	2200      	movs	r2, #0
 800692e:	2300      	movs	r3, #0
 8006930:	4620      	mov	r0, r4
 8006932:	4639      	mov	r1, r7
 8006934:	f7fa f838 	bl	80009a8 <__aeabi_dcmpeq>
 8006938:	b108      	cbz	r0, 800693e <__cvt+0x9e>
 800693a:	f8cd 901c 	str.w	r9, [sp, #28]
 800693e:	2230      	movs	r2, #48	; 0x30
 8006940:	9b07      	ldr	r3, [sp, #28]
 8006942:	454b      	cmp	r3, r9
 8006944:	d307      	bcc.n	8006956 <__cvt+0xb6>
 8006946:	4630      	mov	r0, r6
 8006948:	9b07      	ldr	r3, [sp, #28]
 800694a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800694c:	1b9b      	subs	r3, r3, r6
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	b008      	add	sp, #32
 8006952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006956:	1c59      	adds	r1, r3, #1
 8006958:	9107      	str	r1, [sp, #28]
 800695a:	701a      	strb	r2, [r3, #0]
 800695c:	e7f0      	b.n	8006940 <__cvt+0xa0>

0800695e <__exponent>:
 800695e:	4603      	mov	r3, r0
 8006960:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006962:	2900      	cmp	r1, #0
 8006964:	f803 2b02 	strb.w	r2, [r3], #2
 8006968:	bfb6      	itet	lt
 800696a:	222d      	movlt	r2, #45	; 0x2d
 800696c:	222b      	movge	r2, #43	; 0x2b
 800696e:	4249      	neglt	r1, r1
 8006970:	2909      	cmp	r1, #9
 8006972:	7042      	strb	r2, [r0, #1]
 8006974:	dd2b      	ble.n	80069ce <__exponent+0x70>
 8006976:	f10d 0407 	add.w	r4, sp, #7
 800697a:	46a4      	mov	ip, r4
 800697c:	270a      	movs	r7, #10
 800697e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006982:	460a      	mov	r2, r1
 8006984:	46a6      	mov	lr, r4
 8006986:	fb07 1516 	mls	r5, r7, r6, r1
 800698a:	2a63      	cmp	r2, #99	; 0x63
 800698c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006990:	4631      	mov	r1, r6
 8006992:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006996:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800699a:	dcf0      	bgt.n	800697e <__exponent+0x20>
 800699c:	3130      	adds	r1, #48	; 0x30
 800699e:	f1ae 0502 	sub.w	r5, lr, #2
 80069a2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80069a6:	4629      	mov	r1, r5
 80069a8:	1c44      	adds	r4, r0, #1
 80069aa:	4561      	cmp	r1, ip
 80069ac:	d30a      	bcc.n	80069c4 <__exponent+0x66>
 80069ae:	f10d 0209 	add.w	r2, sp, #9
 80069b2:	eba2 020e 	sub.w	r2, r2, lr
 80069b6:	4565      	cmp	r5, ip
 80069b8:	bf88      	it	hi
 80069ba:	2200      	movhi	r2, #0
 80069bc:	4413      	add	r3, r2
 80069be:	1a18      	subs	r0, r3, r0
 80069c0:	b003      	add	sp, #12
 80069c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069c4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069c8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80069cc:	e7ed      	b.n	80069aa <__exponent+0x4c>
 80069ce:	2330      	movs	r3, #48	; 0x30
 80069d0:	3130      	adds	r1, #48	; 0x30
 80069d2:	7083      	strb	r3, [r0, #2]
 80069d4:	70c1      	strb	r1, [r0, #3]
 80069d6:	1d03      	adds	r3, r0, #4
 80069d8:	e7f1      	b.n	80069be <__exponent+0x60>
	...

080069dc <_printf_float>:
 80069dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e0:	b091      	sub	sp, #68	; 0x44
 80069e2:	460c      	mov	r4, r1
 80069e4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80069e8:	4616      	mov	r6, r2
 80069ea:	461f      	mov	r7, r3
 80069ec:	4605      	mov	r5, r0
 80069ee:	f002 fe57 	bl	80096a0 <_localeconv_r>
 80069f2:	6803      	ldr	r3, [r0, #0]
 80069f4:	4618      	mov	r0, r3
 80069f6:	9309      	str	r3, [sp, #36]	; 0x24
 80069f8:	f7f9 fbaa 	bl	8000150 <strlen>
 80069fc:	2300      	movs	r3, #0
 80069fe:	930e      	str	r3, [sp, #56]	; 0x38
 8006a00:	f8d8 3000 	ldr.w	r3, [r8]
 8006a04:	900a      	str	r0, [sp, #40]	; 0x28
 8006a06:	3307      	adds	r3, #7
 8006a08:	f023 0307 	bic.w	r3, r3, #7
 8006a0c:	f103 0208 	add.w	r2, r3, #8
 8006a10:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006a14:	f8d4 b000 	ldr.w	fp, [r4]
 8006a18:	f8c8 2000 	str.w	r2, [r8]
 8006a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a20:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a24:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006a28:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006a2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a32:	4640      	mov	r0, r8
 8006a34:	4b9c      	ldr	r3, [pc, #624]	; (8006ca8 <_printf_float+0x2cc>)
 8006a36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a38:	f7f9 ffe8 	bl	8000a0c <__aeabi_dcmpun>
 8006a3c:	bb70      	cbnz	r0, 8006a9c <_printf_float+0xc0>
 8006a3e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a42:	4640      	mov	r0, r8
 8006a44:	4b98      	ldr	r3, [pc, #608]	; (8006ca8 <_printf_float+0x2cc>)
 8006a46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a48:	f7f9 ffc2 	bl	80009d0 <__aeabi_dcmple>
 8006a4c:	bb30      	cbnz	r0, 8006a9c <_printf_float+0xc0>
 8006a4e:	2200      	movs	r2, #0
 8006a50:	2300      	movs	r3, #0
 8006a52:	4640      	mov	r0, r8
 8006a54:	4651      	mov	r1, sl
 8006a56:	f7f9 ffb1 	bl	80009bc <__aeabi_dcmplt>
 8006a5a:	b110      	cbz	r0, 8006a62 <_printf_float+0x86>
 8006a5c:	232d      	movs	r3, #45	; 0x2d
 8006a5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a62:	4b92      	ldr	r3, [pc, #584]	; (8006cac <_printf_float+0x2d0>)
 8006a64:	4892      	ldr	r0, [pc, #584]	; (8006cb0 <_printf_float+0x2d4>)
 8006a66:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006a6a:	bf94      	ite	ls
 8006a6c:	4698      	movls	r8, r3
 8006a6e:	4680      	movhi	r8, r0
 8006a70:	2303      	movs	r3, #3
 8006a72:	f04f 0a00 	mov.w	sl, #0
 8006a76:	6123      	str	r3, [r4, #16]
 8006a78:	f02b 0304 	bic.w	r3, fp, #4
 8006a7c:	6023      	str	r3, [r4, #0]
 8006a7e:	4633      	mov	r3, r6
 8006a80:	4621      	mov	r1, r4
 8006a82:	4628      	mov	r0, r5
 8006a84:	9700      	str	r7, [sp, #0]
 8006a86:	aa0f      	add	r2, sp, #60	; 0x3c
 8006a88:	f000 f9d4 	bl	8006e34 <_printf_common>
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	f040 8090 	bne.w	8006bb2 <_printf_float+0x1d6>
 8006a92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a96:	b011      	add	sp, #68	; 0x44
 8006a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a9c:	4642      	mov	r2, r8
 8006a9e:	4653      	mov	r3, sl
 8006aa0:	4640      	mov	r0, r8
 8006aa2:	4651      	mov	r1, sl
 8006aa4:	f7f9 ffb2 	bl	8000a0c <__aeabi_dcmpun>
 8006aa8:	b148      	cbz	r0, 8006abe <_printf_float+0xe2>
 8006aaa:	f1ba 0f00 	cmp.w	sl, #0
 8006aae:	bfb8      	it	lt
 8006ab0:	232d      	movlt	r3, #45	; 0x2d
 8006ab2:	4880      	ldr	r0, [pc, #512]	; (8006cb4 <_printf_float+0x2d8>)
 8006ab4:	bfb8      	it	lt
 8006ab6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006aba:	4b7f      	ldr	r3, [pc, #508]	; (8006cb8 <_printf_float+0x2dc>)
 8006abc:	e7d3      	b.n	8006a66 <_printf_float+0x8a>
 8006abe:	6863      	ldr	r3, [r4, #4]
 8006ac0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	d142      	bne.n	8006b4e <_printf_float+0x172>
 8006ac8:	2306      	movs	r3, #6
 8006aca:	6063      	str	r3, [r4, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	9206      	str	r2, [sp, #24]
 8006ad0:	aa0e      	add	r2, sp, #56	; 0x38
 8006ad2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006ad6:	aa0d      	add	r2, sp, #52	; 0x34
 8006ad8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006adc:	9203      	str	r2, [sp, #12]
 8006ade:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006ae2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006ae6:	6023      	str	r3, [r4, #0]
 8006ae8:	6863      	ldr	r3, [r4, #4]
 8006aea:	4642      	mov	r2, r8
 8006aec:	9300      	str	r3, [sp, #0]
 8006aee:	4628      	mov	r0, r5
 8006af0:	4653      	mov	r3, sl
 8006af2:	910b      	str	r1, [sp, #44]	; 0x2c
 8006af4:	f7ff fed4 	bl	80068a0 <__cvt>
 8006af8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006afa:	4680      	mov	r8, r0
 8006afc:	2947      	cmp	r1, #71	; 0x47
 8006afe:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b00:	d108      	bne.n	8006b14 <_printf_float+0x138>
 8006b02:	1cc8      	adds	r0, r1, #3
 8006b04:	db02      	blt.n	8006b0c <_printf_float+0x130>
 8006b06:	6863      	ldr	r3, [r4, #4]
 8006b08:	4299      	cmp	r1, r3
 8006b0a:	dd40      	ble.n	8006b8e <_printf_float+0x1b2>
 8006b0c:	f1a9 0902 	sub.w	r9, r9, #2
 8006b10:	fa5f f989 	uxtb.w	r9, r9
 8006b14:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006b18:	d81f      	bhi.n	8006b5a <_printf_float+0x17e>
 8006b1a:	464a      	mov	r2, r9
 8006b1c:	3901      	subs	r1, #1
 8006b1e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b22:	910d      	str	r1, [sp, #52]	; 0x34
 8006b24:	f7ff ff1b 	bl	800695e <__exponent>
 8006b28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b2a:	4682      	mov	sl, r0
 8006b2c:	1813      	adds	r3, r2, r0
 8006b2e:	2a01      	cmp	r2, #1
 8006b30:	6123      	str	r3, [r4, #16]
 8006b32:	dc02      	bgt.n	8006b3a <_printf_float+0x15e>
 8006b34:	6822      	ldr	r2, [r4, #0]
 8006b36:	07d2      	lsls	r2, r2, #31
 8006b38:	d501      	bpl.n	8006b3e <_printf_float+0x162>
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	6123      	str	r3, [r4, #16]
 8006b3e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d09b      	beq.n	8006a7e <_printf_float+0xa2>
 8006b46:	232d      	movs	r3, #45	; 0x2d
 8006b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b4c:	e797      	b.n	8006a7e <_printf_float+0xa2>
 8006b4e:	2947      	cmp	r1, #71	; 0x47
 8006b50:	d1bc      	bne.n	8006acc <_printf_float+0xf0>
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1ba      	bne.n	8006acc <_printf_float+0xf0>
 8006b56:	2301      	movs	r3, #1
 8006b58:	e7b7      	b.n	8006aca <_printf_float+0xee>
 8006b5a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006b5e:	d118      	bne.n	8006b92 <_printf_float+0x1b6>
 8006b60:	2900      	cmp	r1, #0
 8006b62:	6863      	ldr	r3, [r4, #4]
 8006b64:	dd0b      	ble.n	8006b7e <_printf_float+0x1a2>
 8006b66:	6121      	str	r1, [r4, #16]
 8006b68:	b913      	cbnz	r3, 8006b70 <_printf_float+0x194>
 8006b6a:	6822      	ldr	r2, [r4, #0]
 8006b6c:	07d0      	lsls	r0, r2, #31
 8006b6e:	d502      	bpl.n	8006b76 <_printf_float+0x19a>
 8006b70:	3301      	adds	r3, #1
 8006b72:	440b      	add	r3, r1
 8006b74:	6123      	str	r3, [r4, #16]
 8006b76:	f04f 0a00 	mov.w	sl, #0
 8006b7a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b7c:	e7df      	b.n	8006b3e <_printf_float+0x162>
 8006b7e:	b913      	cbnz	r3, 8006b86 <_printf_float+0x1aa>
 8006b80:	6822      	ldr	r2, [r4, #0]
 8006b82:	07d2      	lsls	r2, r2, #31
 8006b84:	d501      	bpl.n	8006b8a <_printf_float+0x1ae>
 8006b86:	3302      	adds	r3, #2
 8006b88:	e7f4      	b.n	8006b74 <_printf_float+0x198>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e7f2      	b.n	8006b74 <_printf_float+0x198>
 8006b8e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006b92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b94:	4299      	cmp	r1, r3
 8006b96:	db05      	blt.n	8006ba4 <_printf_float+0x1c8>
 8006b98:	6823      	ldr	r3, [r4, #0]
 8006b9a:	6121      	str	r1, [r4, #16]
 8006b9c:	07d8      	lsls	r0, r3, #31
 8006b9e:	d5ea      	bpl.n	8006b76 <_printf_float+0x19a>
 8006ba0:	1c4b      	adds	r3, r1, #1
 8006ba2:	e7e7      	b.n	8006b74 <_printf_float+0x198>
 8006ba4:	2900      	cmp	r1, #0
 8006ba6:	bfcc      	ite	gt
 8006ba8:	2201      	movgt	r2, #1
 8006baa:	f1c1 0202 	rsble	r2, r1, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	e7e0      	b.n	8006b74 <_printf_float+0x198>
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	055a      	lsls	r2, r3, #21
 8006bb6:	d407      	bmi.n	8006bc8 <_printf_float+0x1ec>
 8006bb8:	6923      	ldr	r3, [r4, #16]
 8006bba:	4642      	mov	r2, r8
 8006bbc:	4631      	mov	r1, r6
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b8      	blx	r7
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	d12b      	bne.n	8006c1e <_printf_float+0x242>
 8006bc6:	e764      	b.n	8006a92 <_printf_float+0xb6>
 8006bc8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006bcc:	f240 80dd 	bls.w	8006d8a <_printf_float+0x3ae>
 8006bd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	f7f9 fee6 	bl	80009a8 <__aeabi_dcmpeq>
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	d033      	beq.n	8006c48 <_printf_float+0x26c>
 8006be0:	2301      	movs	r3, #1
 8006be2:	4631      	mov	r1, r6
 8006be4:	4628      	mov	r0, r5
 8006be6:	4a35      	ldr	r2, [pc, #212]	; (8006cbc <_printf_float+0x2e0>)
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f af51 	beq.w	8006a92 <_printf_float+0xb6>
 8006bf0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	db02      	blt.n	8006bfe <_printf_float+0x222>
 8006bf8:	6823      	ldr	r3, [r4, #0]
 8006bfa:	07d8      	lsls	r0, r3, #31
 8006bfc:	d50f      	bpl.n	8006c1e <_printf_float+0x242>
 8006bfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c02:	4631      	mov	r1, r6
 8006c04:	4628      	mov	r0, r5
 8006c06:	47b8      	blx	r7
 8006c08:	3001      	adds	r0, #1
 8006c0a:	f43f af42 	beq.w	8006a92 <_printf_float+0xb6>
 8006c0e:	f04f 0800 	mov.w	r8, #0
 8006c12:	f104 091a 	add.w	r9, r4, #26
 8006c16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	4543      	cmp	r3, r8
 8006c1c:	dc09      	bgt.n	8006c32 <_printf_float+0x256>
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	079b      	lsls	r3, r3, #30
 8006c22:	f100 8102 	bmi.w	8006e2a <_printf_float+0x44e>
 8006c26:	68e0      	ldr	r0, [r4, #12]
 8006c28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c2a:	4298      	cmp	r0, r3
 8006c2c:	bfb8      	it	lt
 8006c2e:	4618      	movlt	r0, r3
 8006c30:	e731      	b.n	8006a96 <_printf_float+0xba>
 8006c32:	2301      	movs	r3, #1
 8006c34:	464a      	mov	r2, r9
 8006c36:	4631      	mov	r1, r6
 8006c38:	4628      	mov	r0, r5
 8006c3a:	47b8      	blx	r7
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	f43f af28 	beq.w	8006a92 <_printf_float+0xb6>
 8006c42:	f108 0801 	add.w	r8, r8, #1
 8006c46:	e7e6      	b.n	8006c16 <_printf_float+0x23a>
 8006c48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	dc38      	bgt.n	8006cc0 <_printf_float+0x2e4>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	4631      	mov	r1, r6
 8006c52:	4628      	mov	r0, r5
 8006c54:	4a19      	ldr	r2, [pc, #100]	; (8006cbc <_printf_float+0x2e0>)
 8006c56:	47b8      	blx	r7
 8006c58:	3001      	adds	r0, #1
 8006c5a:	f43f af1a 	beq.w	8006a92 <_printf_float+0xb6>
 8006c5e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c62:	4313      	orrs	r3, r2
 8006c64:	d102      	bne.n	8006c6c <_printf_float+0x290>
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	07d9      	lsls	r1, r3, #31
 8006c6a:	d5d8      	bpl.n	8006c1e <_printf_float+0x242>
 8006c6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c70:	4631      	mov	r1, r6
 8006c72:	4628      	mov	r0, r5
 8006c74:	47b8      	blx	r7
 8006c76:	3001      	adds	r0, #1
 8006c78:	f43f af0b 	beq.w	8006a92 <_printf_float+0xb6>
 8006c7c:	f04f 0900 	mov.w	r9, #0
 8006c80:	f104 0a1a 	add.w	sl, r4, #26
 8006c84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c86:	425b      	negs	r3, r3
 8006c88:	454b      	cmp	r3, r9
 8006c8a:	dc01      	bgt.n	8006c90 <_printf_float+0x2b4>
 8006c8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c8e:	e794      	b.n	8006bba <_printf_float+0x1de>
 8006c90:	2301      	movs	r3, #1
 8006c92:	4652      	mov	r2, sl
 8006c94:	4631      	mov	r1, r6
 8006c96:	4628      	mov	r0, r5
 8006c98:	47b8      	blx	r7
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	f43f aef9 	beq.w	8006a92 <_printf_float+0xb6>
 8006ca0:	f109 0901 	add.w	r9, r9, #1
 8006ca4:	e7ee      	b.n	8006c84 <_printf_float+0x2a8>
 8006ca6:	bf00      	nop
 8006ca8:	7fefffff 	.word	0x7fefffff
 8006cac:	0800b490 	.word	0x0800b490
 8006cb0:	0800b494 	.word	0x0800b494
 8006cb4:	0800b49c 	.word	0x0800b49c
 8006cb8:	0800b498 	.word	0x0800b498
 8006cbc:	0800b4a0 	.word	0x0800b4a0
 8006cc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	bfa8      	it	ge
 8006cc8:	461a      	movge	r2, r3
 8006cca:	2a00      	cmp	r2, #0
 8006ccc:	4691      	mov	r9, r2
 8006cce:	dc37      	bgt.n	8006d40 <_printf_float+0x364>
 8006cd0:	f04f 0b00 	mov.w	fp, #0
 8006cd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cd8:	f104 021a 	add.w	r2, r4, #26
 8006cdc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006ce0:	ebaa 0309 	sub.w	r3, sl, r9
 8006ce4:	455b      	cmp	r3, fp
 8006ce6:	dc33      	bgt.n	8006d50 <_printf_float+0x374>
 8006ce8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006cec:	429a      	cmp	r2, r3
 8006cee:	db3b      	blt.n	8006d68 <_printf_float+0x38c>
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	07da      	lsls	r2, r3, #31
 8006cf4:	d438      	bmi.n	8006d68 <_printf_float+0x38c>
 8006cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cf8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006cfa:	eba3 020a 	sub.w	r2, r3, sl
 8006cfe:	eba3 0901 	sub.w	r9, r3, r1
 8006d02:	4591      	cmp	r9, r2
 8006d04:	bfa8      	it	ge
 8006d06:	4691      	movge	r9, r2
 8006d08:	f1b9 0f00 	cmp.w	r9, #0
 8006d0c:	dc34      	bgt.n	8006d78 <_printf_float+0x39c>
 8006d0e:	f04f 0800 	mov.w	r8, #0
 8006d12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d16:	f104 0a1a 	add.w	sl, r4, #26
 8006d1a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d1e:	1a9b      	subs	r3, r3, r2
 8006d20:	eba3 0309 	sub.w	r3, r3, r9
 8006d24:	4543      	cmp	r3, r8
 8006d26:	f77f af7a 	ble.w	8006c1e <_printf_float+0x242>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	4652      	mov	r2, sl
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	47b8      	blx	r7
 8006d34:	3001      	adds	r0, #1
 8006d36:	f43f aeac 	beq.w	8006a92 <_printf_float+0xb6>
 8006d3a:	f108 0801 	add.w	r8, r8, #1
 8006d3e:	e7ec      	b.n	8006d1a <_printf_float+0x33e>
 8006d40:	4613      	mov	r3, r2
 8006d42:	4631      	mov	r1, r6
 8006d44:	4642      	mov	r2, r8
 8006d46:	4628      	mov	r0, r5
 8006d48:	47b8      	blx	r7
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d1c0      	bne.n	8006cd0 <_printf_float+0x2f4>
 8006d4e:	e6a0      	b.n	8006a92 <_printf_float+0xb6>
 8006d50:	2301      	movs	r3, #1
 8006d52:	4631      	mov	r1, r6
 8006d54:	4628      	mov	r0, r5
 8006d56:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	f43f ae99 	beq.w	8006a92 <_printf_float+0xb6>
 8006d60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d62:	f10b 0b01 	add.w	fp, fp, #1
 8006d66:	e7b9      	b.n	8006cdc <_printf_float+0x300>
 8006d68:	4631      	mov	r1, r6
 8006d6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d6e:	4628      	mov	r0, r5
 8006d70:	47b8      	blx	r7
 8006d72:	3001      	adds	r0, #1
 8006d74:	d1bf      	bne.n	8006cf6 <_printf_float+0x31a>
 8006d76:	e68c      	b.n	8006a92 <_printf_float+0xb6>
 8006d78:	464b      	mov	r3, r9
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	eb08 020a 	add.w	r2, r8, sl
 8006d82:	47b8      	blx	r7
 8006d84:	3001      	adds	r0, #1
 8006d86:	d1c2      	bne.n	8006d0e <_printf_float+0x332>
 8006d88:	e683      	b.n	8006a92 <_printf_float+0xb6>
 8006d8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d8c:	2a01      	cmp	r2, #1
 8006d8e:	dc01      	bgt.n	8006d94 <_printf_float+0x3b8>
 8006d90:	07db      	lsls	r3, r3, #31
 8006d92:	d537      	bpl.n	8006e04 <_printf_float+0x428>
 8006d94:	2301      	movs	r3, #1
 8006d96:	4642      	mov	r2, r8
 8006d98:	4631      	mov	r1, r6
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	47b8      	blx	r7
 8006d9e:	3001      	adds	r0, #1
 8006da0:	f43f ae77 	beq.w	8006a92 <_printf_float+0xb6>
 8006da4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006da8:	4631      	mov	r1, r6
 8006daa:	4628      	mov	r0, r5
 8006dac:	47b8      	blx	r7
 8006dae:	3001      	adds	r0, #1
 8006db0:	f43f ae6f 	beq.w	8006a92 <_printf_float+0xb6>
 8006db4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006db8:	2200      	movs	r2, #0
 8006dba:	2300      	movs	r3, #0
 8006dbc:	f7f9 fdf4 	bl	80009a8 <__aeabi_dcmpeq>
 8006dc0:	b9d8      	cbnz	r0, 8006dfa <_printf_float+0x41e>
 8006dc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dc4:	f108 0201 	add.w	r2, r8, #1
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	d10e      	bne.n	8006df2 <_printf_float+0x416>
 8006dd4:	e65d      	b.n	8006a92 <_printf_float+0xb6>
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	464a      	mov	r2, r9
 8006dda:	4631      	mov	r1, r6
 8006ddc:	4628      	mov	r0, r5
 8006dde:	47b8      	blx	r7
 8006de0:	3001      	adds	r0, #1
 8006de2:	f43f ae56 	beq.w	8006a92 <_printf_float+0xb6>
 8006de6:	f108 0801 	add.w	r8, r8, #1
 8006dea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dec:	3b01      	subs	r3, #1
 8006dee:	4543      	cmp	r3, r8
 8006df0:	dcf1      	bgt.n	8006dd6 <_printf_float+0x3fa>
 8006df2:	4653      	mov	r3, sl
 8006df4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006df8:	e6e0      	b.n	8006bbc <_printf_float+0x1e0>
 8006dfa:	f04f 0800 	mov.w	r8, #0
 8006dfe:	f104 091a 	add.w	r9, r4, #26
 8006e02:	e7f2      	b.n	8006dea <_printf_float+0x40e>
 8006e04:	2301      	movs	r3, #1
 8006e06:	4642      	mov	r2, r8
 8006e08:	e7df      	b.n	8006dca <_printf_float+0x3ee>
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	464a      	mov	r2, r9
 8006e0e:	4631      	mov	r1, r6
 8006e10:	4628      	mov	r0, r5
 8006e12:	47b8      	blx	r7
 8006e14:	3001      	adds	r0, #1
 8006e16:	f43f ae3c 	beq.w	8006a92 <_printf_float+0xb6>
 8006e1a:	f108 0801 	add.w	r8, r8, #1
 8006e1e:	68e3      	ldr	r3, [r4, #12]
 8006e20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e22:	1a5b      	subs	r3, r3, r1
 8006e24:	4543      	cmp	r3, r8
 8006e26:	dcf0      	bgt.n	8006e0a <_printf_float+0x42e>
 8006e28:	e6fd      	b.n	8006c26 <_printf_float+0x24a>
 8006e2a:	f04f 0800 	mov.w	r8, #0
 8006e2e:	f104 0919 	add.w	r9, r4, #25
 8006e32:	e7f4      	b.n	8006e1e <_printf_float+0x442>

08006e34 <_printf_common>:
 8006e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e38:	4616      	mov	r6, r2
 8006e3a:	4699      	mov	r9, r3
 8006e3c:	688a      	ldr	r2, [r1, #8]
 8006e3e:	690b      	ldr	r3, [r1, #16]
 8006e40:	4607      	mov	r7, r0
 8006e42:	4293      	cmp	r3, r2
 8006e44:	bfb8      	it	lt
 8006e46:	4613      	movlt	r3, r2
 8006e48:	6033      	str	r3, [r6, #0]
 8006e4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e4e:	460c      	mov	r4, r1
 8006e50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e54:	b10a      	cbz	r2, 8006e5a <_printf_common+0x26>
 8006e56:	3301      	adds	r3, #1
 8006e58:	6033      	str	r3, [r6, #0]
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	0699      	lsls	r1, r3, #26
 8006e5e:	bf42      	ittt	mi
 8006e60:	6833      	ldrmi	r3, [r6, #0]
 8006e62:	3302      	addmi	r3, #2
 8006e64:	6033      	strmi	r3, [r6, #0]
 8006e66:	6825      	ldr	r5, [r4, #0]
 8006e68:	f015 0506 	ands.w	r5, r5, #6
 8006e6c:	d106      	bne.n	8006e7c <_printf_common+0x48>
 8006e6e:	f104 0a19 	add.w	sl, r4, #25
 8006e72:	68e3      	ldr	r3, [r4, #12]
 8006e74:	6832      	ldr	r2, [r6, #0]
 8006e76:	1a9b      	subs	r3, r3, r2
 8006e78:	42ab      	cmp	r3, r5
 8006e7a:	dc28      	bgt.n	8006ece <_printf_common+0x9a>
 8006e7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e80:	1e13      	subs	r3, r2, #0
 8006e82:	6822      	ldr	r2, [r4, #0]
 8006e84:	bf18      	it	ne
 8006e86:	2301      	movne	r3, #1
 8006e88:	0692      	lsls	r2, r2, #26
 8006e8a:	d42d      	bmi.n	8006ee8 <_printf_common+0xb4>
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	4638      	mov	r0, r7
 8006e90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e94:	47c0      	blx	r8
 8006e96:	3001      	adds	r0, #1
 8006e98:	d020      	beq.n	8006edc <_printf_common+0xa8>
 8006e9a:	6823      	ldr	r3, [r4, #0]
 8006e9c:	68e5      	ldr	r5, [r4, #12]
 8006e9e:	f003 0306 	and.w	r3, r3, #6
 8006ea2:	2b04      	cmp	r3, #4
 8006ea4:	bf18      	it	ne
 8006ea6:	2500      	movne	r5, #0
 8006ea8:	6832      	ldr	r2, [r6, #0]
 8006eaa:	f04f 0600 	mov.w	r6, #0
 8006eae:	68a3      	ldr	r3, [r4, #8]
 8006eb0:	bf08      	it	eq
 8006eb2:	1aad      	subeq	r5, r5, r2
 8006eb4:	6922      	ldr	r2, [r4, #16]
 8006eb6:	bf08      	it	eq
 8006eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	bfc4      	itt	gt
 8006ec0:	1a9b      	subgt	r3, r3, r2
 8006ec2:	18ed      	addgt	r5, r5, r3
 8006ec4:	341a      	adds	r4, #26
 8006ec6:	42b5      	cmp	r5, r6
 8006ec8:	d11a      	bne.n	8006f00 <_printf_common+0xcc>
 8006eca:	2000      	movs	r0, #0
 8006ecc:	e008      	b.n	8006ee0 <_printf_common+0xac>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	4649      	mov	r1, r9
 8006ed4:	4638      	mov	r0, r7
 8006ed6:	47c0      	blx	r8
 8006ed8:	3001      	adds	r0, #1
 8006eda:	d103      	bne.n	8006ee4 <_printf_common+0xb0>
 8006edc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ee0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee4:	3501      	adds	r5, #1
 8006ee6:	e7c4      	b.n	8006e72 <_printf_common+0x3e>
 8006ee8:	2030      	movs	r0, #48	; 0x30
 8006eea:	18e1      	adds	r1, r4, r3
 8006eec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ef6:	4422      	add	r2, r4
 8006ef8:	3302      	adds	r3, #2
 8006efa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006efe:	e7c5      	b.n	8006e8c <_printf_common+0x58>
 8006f00:	2301      	movs	r3, #1
 8006f02:	4622      	mov	r2, r4
 8006f04:	4649      	mov	r1, r9
 8006f06:	4638      	mov	r0, r7
 8006f08:	47c0      	blx	r8
 8006f0a:	3001      	adds	r0, #1
 8006f0c:	d0e6      	beq.n	8006edc <_printf_common+0xa8>
 8006f0e:	3601      	adds	r6, #1
 8006f10:	e7d9      	b.n	8006ec6 <_printf_common+0x92>
	...

08006f14 <_printf_i>:
 8006f14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f18:	7e0f      	ldrb	r7, [r1, #24]
 8006f1a:	4691      	mov	r9, r2
 8006f1c:	2f78      	cmp	r7, #120	; 0x78
 8006f1e:	4680      	mov	r8, r0
 8006f20:	460c      	mov	r4, r1
 8006f22:	469a      	mov	sl, r3
 8006f24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f2a:	d807      	bhi.n	8006f3c <_printf_i+0x28>
 8006f2c:	2f62      	cmp	r7, #98	; 0x62
 8006f2e:	d80a      	bhi.n	8006f46 <_printf_i+0x32>
 8006f30:	2f00      	cmp	r7, #0
 8006f32:	f000 80d9 	beq.w	80070e8 <_printf_i+0x1d4>
 8006f36:	2f58      	cmp	r7, #88	; 0x58
 8006f38:	f000 80a4 	beq.w	8007084 <_printf_i+0x170>
 8006f3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f44:	e03a      	b.n	8006fbc <_printf_i+0xa8>
 8006f46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f4a:	2b15      	cmp	r3, #21
 8006f4c:	d8f6      	bhi.n	8006f3c <_printf_i+0x28>
 8006f4e:	a101      	add	r1, pc, #4	; (adr r1, 8006f54 <_printf_i+0x40>)
 8006f50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f54:	08006fad 	.word	0x08006fad
 8006f58:	08006fc1 	.word	0x08006fc1
 8006f5c:	08006f3d 	.word	0x08006f3d
 8006f60:	08006f3d 	.word	0x08006f3d
 8006f64:	08006f3d 	.word	0x08006f3d
 8006f68:	08006f3d 	.word	0x08006f3d
 8006f6c:	08006fc1 	.word	0x08006fc1
 8006f70:	08006f3d 	.word	0x08006f3d
 8006f74:	08006f3d 	.word	0x08006f3d
 8006f78:	08006f3d 	.word	0x08006f3d
 8006f7c:	08006f3d 	.word	0x08006f3d
 8006f80:	080070cf 	.word	0x080070cf
 8006f84:	08006ff1 	.word	0x08006ff1
 8006f88:	080070b1 	.word	0x080070b1
 8006f8c:	08006f3d 	.word	0x08006f3d
 8006f90:	08006f3d 	.word	0x08006f3d
 8006f94:	080070f1 	.word	0x080070f1
 8006f98:	08006f3d 	.word	0x08006f3d
 8006f9c:	08006ff1 	.word	0x08006ff1
 8006fa0:	08006f3d 	.word	0x08006f3d
 8006fa4:	08006f3d 	.word	0x08006f3d
 8006fa8:	080070b9 	.word	0x080070b9
 8006fac:	682b      	ldr	r3, [r5, #0]
 8006fae:	1d1a      	adds	r2, r3, #4
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	602a      	str	r2, [r5, #0]
 8006fb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e0a4      	b.n	800710a <_printf_i+0x1f6>
 8006fc0:	6820      	ldr	r0, [r4, #0]
 8006fc2:	6829      	ldr	r1, [r5, #0]
 8006fc4:	0606      	lsls	r6, r0, #24
 8006fc6:	f101 0304 	add.w	r3, r1, #4
 8006fca:	d50a      	bpl.n	8006fe2 <_printf_i+0xce>
 8006fcc:	680e      	ldr	r6, [r1, #0]
 8006fce:	602b      	str	r3, [r5, #0]
 8006fd0:	2e00      	cmp	r6, #0
 8006fd2:	da03      	bge.n	8006fdc <_printf_i+0xc8>
 8006fd4:	232d      	movs	r3, #45	; 0x2d
 8006fd6:	4276      	negs	r6, r6
 8006fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fdc:	230a      	movs	r3, #10
 8006fde:	485e      	ldr	r0, [pc, #376]	; (8007158 <_printf_i+0x244>)
 8006fe0:	e019      	b.n	8007016 <_printf_i+0x102>
 8006fe2:	680e      	ldr	r6, [r1, #0]
 8006fe4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006fe8:	602b      	str	r3, [r5, #0]
 8006fea:	bf18      	it	ne
 8006fec:	b236      	sxthne	r6, r6
 8006fee:	e7ef      	b.n	8006fd0 <_printf_i+0xbc>
 8006ff0:	682b      	ldr	r3, [r5, #0]
 8006ff2:	6820      	ldr	r0, [r4, #0]
 8006ff4:	1d19      	adds	r1, r3, #4
 8006ff6:	6029      	str	r1, [r5, #0]
 8006ff8:	0601      	lsls	r1, r0, #24
 8006ffa:	d501      	bpl.n	8007000 <_printf_i+0xec>
 8006ffc:	681e      	ldr	r6, [r3, #0]
 8006ffe:	e002      	b.n	8007006 <_printf_i+0xf2>
 8007000:	0646      	lsls	r6, r0, #25
 8007002:	d5fb      	bpl.n	8006ffc <_printf_i+0xe8>
 8007004:	881e      	ldrh	r6, [r3, #0]
 8007006:	2f6f      	cmp	r7, #111	; 0x6f
 8007008:	bf0c      	ite	eq
 800700a:	2308      	moveq	r3, #8
 800700c:	230a      	movne	r3, #10
 800700e:	4852      	ldr	r0, [pc, #328]	; (8007158 <_printf_i+0x244>)
 8007010:	2100      	movs	r1, #0
 8007012:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007016:	6865      	ldr	r5, [r4, #4]
 8007018:	2d00      	cmp	r5, #0
 800701a:	bfa8      	it	ge
 800701c:	6821      	ldrge	r1, [r4, #0]
 800701e:	60a5      	str	r5, [r4, #8]
 8007020:	bfa4      	itt	ge
 8007022:	f021 0104 	bicge.w	r1, r1, #4
 8007026:	6021      	strge	r1, [r4, #0]
 8007028:	b90e      	cbnz	r6, 800702e <_printf_i+0x11a>
 800702a:	2d00      	cmp	r5, #0
 800702c:	d04d      	beq.n	80070ca <_printf_i+0x1b6>
 800702e:	4615      	mov	r5, r2
 8007030:	fbb6 f1f3 	udiv	r1, r6, r3
 8007034:	fb03 6711 	mls	r7, r3, r1, r6
 8007038:	5dc7      	ldrb	r7, [r0, r7]
 800703a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800703e:	4637      	mov	r7, r6
 8007040:	42bb      	cmp	r3, r7
 8007042:	460e      	mov	r6, r1
 8007044:	d9f4      	bls.n	8007030 <_printf_i+0x11c>
 8007046:	2b08      	cmp	r3, #8
 8007048:	d10b      	bne.n	8007062 <_printf_i+0x14e>
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	07de      	lsls	r6, r3, #31
 800704e:	d508      	bpl.n	8007062 <_printf_i+0x14e>
 8007050:	6923      	ldr	r3, [r4, #16]
 8007052:	6861      	ldr	r1, [r4, #4]
 8007054:	4299      	cmp	r1, r3
 8007056:	bfde      	ittt	le
 8007058:	2330      	movle	r3, #48	; 0x30
 800705a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800705e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007062:	1b52      	subs	r2, r2, r5
 8007064:	6122      	str	r2, [r4, #16]
 8007066:	464b      	mov	r3, r9
 8007068:	4621      	mov	r1, r4
 800706a:	4640      	mov	r0, r8
 800706c:	f8cd a000 	str.w	sl, [sp]
 8007070:	aa03      	add	r2, sp, #12
 8007072:	f7ff fedf 	bl	8006e34 <_printf_common>
 8007076:	3001      	adds	r0, #1
 8007078:	d14c      	bne.n	8007114 <_printf_i+0x200>
 800707a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800707e:	b004      	add	sp, #16
 8007080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007084:	4834      	ldr	r0, [pc, #208]	; (8007158 <_printf_i+0x244>)
 8007086:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800708a:	6829      	ldr	r1, [r5, #0]
 800708c:	6823      	ldr	r3, [r4, #0]
 800708e:	f851 6b04 	ldr.w	r6, [r1], #4
 8007092:	6029      	str	r1, [r5, #0]
 8007094:	061d      	lsls	r5, r3, #24
 8007096:	d514      	bpl.n	80070c2 <_printf_i+0x1ae>
 8007098:	07df      	lsls	r7, r3, #31
 800709a:	bf44      	itt	mi
 800709c:	f043 0320 	orrmi.w	r3, r3, #32
 80070a0:	6023      	strmi	r3, [r4, #0]
 80070a2:	b91e      	cbnz	r6, 80070ac <_printf_i+0x198>
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	f023 0320 	bic.w	r3, r3, #32
 80070aa:	6023      	str	r3, [r4, #0]
 80070ac:	2310      	movs	r3, #16
 80070ae:	e7af      	b.n	8007010 <_printf_i+0xfc>
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	f043 0320 	orr.w	r3, r3, #32
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	2378      	movs	r3, #120	; 0x78
 80070ba:	4828      	ldr	r0, [pc, #160]	; (800715c <_printf_i+0x248>)
 80070bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070c0:	e7e3      	b.n	800708a <_printf_i+0x176>
 80070c2:	0659      	lsls	r1, r3, #25
 80070c4:	bf48      	it	mi
 80070c6:	b2b6      	uxthmi	r6, r6
 80070c8:	e7e6      	b.n	8007098 <_printf_i+0x184>
 80070ca:	4615      	mov	r5, r2
 80070cc:	e7bb      	b.n	8007046 <_printf_i+0x132>
 80070ce:	682b      	ldr	r3, [r5, #0]
 80070d0:	6826      	ldr	r6, [r4, #0]
 80070d2:	1d18      	adds	r0, r3, #4
 80070d4:	6961      	ldr	r1, [r4, #20]
 80070d6:	6028      	str	r0, [r5, #0]
 80070d8:	0635      	lsls	r5, r6, #24
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	d501      	bpl.n	80070e2 <_printf_i+0x1ce>
 80070de:	6019      	str	r1, [r3, #0]
 80070e0:	e002      	b.n	80070e8 <_printf_i+0x1d4>
 80070e2:	0670      	lsls	r0, r6, #25
 80070e4:	d5fb      	bpl.n	80070de <_printf_i+0x1ca>
 80070e6:	8019      	strh	r1, [r3, #0]
 80070e8:	2300      	movs	r3, #0
 80070ea:	4615      	mov	r5, r2
 80070ec:	6123      	str	r3, [r4, #16]
 80070ee:	e7ba      	b.n	8007066 <_printf_i+0x152>
 80070f0:	682b      	ldr	r3, [r5, #0]
 80070f2:	2100      	movs	r1, #0
 80070f4:	1d1a      	adds	r2, r3, #4
 80070f6:	602a      	str	r2, [r5, #0]
 80070f8:	681d      	ldr	r5, [r3, #0]
 80070fa:	6862      	ldr	r2, [r4, #4]
 80070fc:	4628      	mov	r0, r5
 80070fe:	f002 faed 	bl	80096dc <memchr>
 8007102:	b108      	cbz	r0, 8007108 <_printf_i+0x1f4>
 8007104:	1b40      	subs	r0, r0, r5
 8007106:	6060      	str	r0, [r4, #4]
 8007108:	6863      	ldr	r3, [r4, #4]
 800710a:	6123      	str	r3, [r4, #16]
 800710c:	2300      	movs	r3, #0
 800710e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007112:	e7a8      	b.n	8007066 <_printf_i+0x152>
 8007114:	462a      	mov	r2, r5
 8007116:	4649      	mov	r1, r9
 8007118:	4640      	mov	r0, r8
 800711a:	6923      	ldr	r3, [r4, #16]
 800711c:	47d0      	blx	sl
 800711e:	3001      	adds	r0, #1
 8007120:	d0ab      	beq.n	800707a <_printf_i+0x166>
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	079b      	lsls	r3, r3, #30
 8007126:	d413      	bmi.n	8007150 <_printf_i+0x23c>
 8007128:	68e0      	ldr	r0, [r4, #12]
 800712a:	9b03      	ldr	r3, [sp, #12]
 800712c:	4298      	cmp	r0, r3
 800712e:	bfb8      	it	lt
 8007130:	4618      	movlt	r0, r3
 8007132:	e7a4      	b.n	800707e <_printf_i+0x16a>
 8007134:	2301      	movs	r3, #1
 8007136:	4632      	mov	r2, r6
 8007138:	4649      	mov	r1, r9
 800713a:	4640      	mov	r0, r8
 800713c:	47d0      	blx	sl
 800713e:	3001      	adds	r0, #1
 8007140:	d09b      	beq.n	800707a <_printf_i+0x166>
 8007142:	3501      	adds	r5, #1
 8007144:	68e3      	ldr	r3, [r4, #12]
 8007146:	9903      	ldr	r1, [sp, #12]
 8007148:	1a5b      	subs	r3, r3, r1
 800714a:	42ab      	cmp	r3, r5
 800714c:	dcf2      	bgt.n	8007134 <_printf_i+0x220>
 800714e:	e7eb      	b.n	8007128 <_printf_i+0x214>
 8007150:	2500      	movs	r5, #0
 8007152:	f104 0619 	add.w	r6, r4, #25
 8007156:	e7f5      	b.n	8007144 <_printf_i+0x230>
 8007158:	0800b4a2 	.word	0x0800b4a2
 800715c:	0800b4b3 	.word	0x0800b4b3

08007160 <_scanf_float>:
 8007160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	b087      	sub	sp, #28
 8007166:	9303      	str	r3, [sp, #12]
 8007168:	688b      	ldr	r3, [r1, #8]
 800716a:	4617      	mov	r7, r2
 800716c:	1e5a      	subs	r2, r3, #1
 800716e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007172:	bf85      	ittet	hi
 8007174:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007178:	195b      	addhi	r3, r3, r5
 800717a:	2300      	movls	r3, #0
 800717c:	9302      	strhi	r3, [sp, #8]
 800717e:	bf88      	it	hi
 8007180:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007184:	468b      	mov	fp, r1
 8007186:	f04f 0500 	mov.w	r5, #0
 800718a:	bf8c      	ite	hi
 800718c:	608b      	strhi	r3, [r1, #8]
 800718e:	9302      	strls	r3, [sp, #8]
 8007190:	680b      	ldr	r3, [r1, #0]
 8007192:	4680      	mov	r8, r0
 8007194:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007198:	f84b 3b1c 	str.w	r3, [fp], #28
 800719c:	460c      	mov	r4, r1
 800719e:	465e      	mov	r6, fp
 80071a0:	46aa      	mov	sl, r5
 80071a2:	46a9      	mov	r9, r5
 80071a4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80071a8:	9501      	str	r5, [sp, #4]
 80071aa:	68a2      	ldr	r2, [r4, #8]
 80071ac:	b152      	cbz	r2, 80071c4 <_scanf_float+0x64>
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	2b4e      	cmp	r3, #78	; 0x4e
 80071b4:	d864      	bhi.n	8007280 <_scanf_float+0x120>
 80071b6:	2b40      	cmp	r3, #64	; 0x40
 80071b8:	d83c      	bhi.n	8007234 <_scanf_float+0xd4>
 80071ba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80071be:	b2c8      	uxtb	r0, r1
 80071c0:	280e      	cmp	r0, #14
 80071c2:	d93a      	bls.n	800723a <_scanf_float+0xda>
 80071c4:	f1b9 0f00 	cmp.w	r9, #0
 80071c8:	d003      	beq.n	80071d2 <_scanf_float+0x72>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80071d6:	f1ba 0f01 	cmp.w	sl, #1
 80071da:	f200 8113 	bhi.w	8007404 <_scanf_float+0x2a4>
 80071de:	455e      	cmp	r6, fp
 80071e0:	f200 8105 	bhi.w	80073ee <_scanf_float+0x28e>
 80071e4:	2501      	movs	r5, #1
 80071e6:	4628      	mov	r0, r5
 80071e8:	b007      	add	sp, #28
 80071ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80071f2:	2a0d      	cmp	r2, #13
 80071f4:	d8e6      	bhi.n	80071c4 <_scanf_float+0x64>
 80071f6:	a101      	add	r1, pc, #4	; (adr r1, 80071fc <_scanf_float+0x9c>)
 80071f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80071fc:	0800733b 	.word	0x0800733b
 8007200:	080071c5 	.word	0x080071c5
 8007204:	080071c5 	.word	0x080071c5
 8007208:	080071c5 	.word	0x080071c5
 800720c:	0800739b 	.word	0x0800739b
 8007210:	08007373 	.word	0x08007373
 8007214:	080071c5 	.word	0x080071c5
 8007218:	080071c5 	.word	0x080071c5
 800721c:	08007349 	.word	0x08007349
 8007220:	080071c5 	.word	0x080071c5
 8007224:	080071c5 	.word	0x080071c5
 8007228:	080071c5 	.word	0x080071c5
 800722c:	080071c5 	.word	0x080071c5
 8007230:	08007301 	.word	0x08007301
 8007234:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007238:	e7db      	b.n	80071f2 <_scanf_float+0x92>
 800723a:	290e      	cmp	r1, #14
 800723c:	d8c2      	bhi.n	80071c4 <_scanf_float+0x64>
 800723e:	a001      	add	r0, pc, #4	; (adr r0, 8007244 <_scanf_float+0xe4>)
 8007240:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007244:	080072f3 	.word	0x080072f3
 8007248:	080071c5 	.word	0x080071c5
 800724c:	080072f3 	.word	0x080072f3
 8007250:	08007387 	.word	0x08007387
 8007254:	080071c5 	.word	0x080071c5
 8007258:	080072a1 	.word	0x080072a1
 800725c:	080072dd 	.word	0x080072dd
 8007260:	080072dd 	.word	0x080072dd
 8007264:	080072dd 	.word	0x080072dd
 8007268:	080072dd 	.word	0x080072dd
 800726c:	080072dd 	.word	0x080072dd
 8007270:	080072dd 	.word	0x080072dd
 8007274:	080072dd 	.word	0x080072dd
 8007278:	080072dd 	.word	0x080072dd
 800727c:	080072dd 	.word	0x080072dd
 8007280:	2b6e      	cmp	r3, #110	; 0x6e
 8007282:	d809      	bhi.n	8007298 <_scanf_float+0x138>
 8007284:	2b60      	cmp	r3, #96	; 0x60
 8007286:	d8b2      	bhi.n	80071ee <_scanf_float+0x8e>
 8007288:	2b54      	cmp	r3, #84	; 0x54
 800728a:	d077      	beq.n	800737c <_scanf_float+0x21c>
 800728c:	2b59      	cmp	r3, #89	; 0x59
 800728e:	d199      	bne.n	80071c4 <_scanf_float+0x64>
 8007290:	2d07      	cmp	r5, #7
 8007292:	d197      	bne.n	80071c4 <_scanf_float+0x64>
 8007294:	2508      	movs	r5, #8
 8007296:	e029      	b.n	80072ec <_scanf_float+0x18c>
 8007298:	2b74      	cmp	r3, #116	; 0x74
 800729a:	d06f      	beq.n	800737c <_scanf_float+0x21c>
 800729c:	2b79      	cmp	r3, #121	; 0x79
 800729e:	e7f6      	b.n	800728e <_scanf_float+0x12e>
 80072a0:	6821      	ldr	r1, [r4, #0]
 80072a2:	05c8      	lsls	r0, r1, #23
 80072a4:	d51a      	bpl.n	80072dc <_scanf_float+0x17c>
 80072a6:	9b02      	ldr	r3, [sp, #8]
 80072a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80072ac:	6021      	str	r1, [r4, #0]
 80072ae:	f109 0901 	add.w	r9, r9, #1
 80072b2:	b11b      	cbz	r3, 80072bc <_scanf_float+0x15c>
 80072b4:	3b01      	subs	r3, #1
 80072b6:	3201      	adds	r2, #1
 80072b8:	9302      	str	r3, [sp, #8]
 80072ba:	60a2      	str	r2, [r4, #8]
 80072bc:	68a3      	ldr	r3, [r4, #8]
 80072be:	3b01      	subs	r3, #1
 80072c0:	60a3      	str	r3, [r4, #8]
 80072c2:	6923      	ldr	r3, [r4, #16]
 80072c4:	3301      	adds	r3, #1
 80072c6:	6123      	str	r3, [r4, #16]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	3b01      	subs	r3, #1
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	607b      	str	r3, [r7, #4]
 80072d0:	f340 8084 	ble.w	80073dc <_scanf_float+0x27c>
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	3301      	adds	r3, #1
 80072d8:	603b      	str	r3, [r7, #0]
 80072da:	e766      	b.n	80071aa <_scanf_float+0x4a>
 80072dc:	eb1a 0f05 	cmn.w	sl, r5
 80072e0:	f47f af70 	bne.w	80071c4 <_scanf_float+0x64>
 80072e4:	6822      	ldr	r2, [r4, #0]
 80072e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80072ea:	6022      	str	r2, [r4, #0]
 80072ec:	f806 3b01 	strb.w	r3, [r6], #1
 80072f0:	e7e4      	b.n	80072bc <_scanf_float+0x15c>
 80072f2:	6822      	ldr	r2, [r4, #0]
 80072f4:	0610      	lsls	r0, r2, #24
 80072f6:	f57f af65 	bpl.w	80071c4 <_scanf_float+0x64>
 80072fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072fe:	e7f4      	b.n	80072ea <_scanf_float+0x18a>
 8007300:	f1ba 0f00 	cmp.w	sl, #0
 8007304:	d10e      	bne.n	8007324 <_scanf_float+0x1c4>
 8007306:	f1b9 0f00 	cmp.w	r9, #0
 800730a:	d10e      	bne.n	800732a <_scanf_float+0x1ca>
 800730c:	6822      	ldr	r2, [r4, #0]
 800730e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007312:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007316:	d108      	bne.n	800732a <_scanf_float+0x1ca>
 8007318:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800731c:	f04f 0a01 	mov.w	sl, #1
 8007320:	6022      	str	r2, [r4, #0]
 8007322:	e7e3      	b.n	80072ec <_scanf_float+0x18c>
 8007324:	f1ba 0f02 	cmp.w	sl, #2
 8007328:	d055      	beq.n	80073d6 <_scanf_float+0x276>
 800732a:	2d01      	cmp	r5, #1
 800732c:	d002      	beq.n	8007334 <_scanf_float+0x1d4>
 800732e:	2d04      	cmp	r5, #4
 8007330:	f47f af48 	bne.w	80071c4 <_scanf_float+0x64>
 8007334:	3501      	adds	r5, #1
 8007336:	b2ed      	uxtb	r5, r5
 8007338:	e7d8      	b.n	80072ec <_scanf_float+0x18c>
 800733a:	f1ba 0f01 	cmp.w	sl, #1
 800733e:	f47f af41 	bne.w	80071c4 <_scanf_float+0x64>
 8007342:	f04f 0a02 	mov.w	sl, #2
 8007346:	e7d1      	b.n	80072ec <_scanf_float+0x18c>
 8007348:	b97d      	cbnz	r5, 800736a <_scanf_float+0x20a>
 800734a:	f1b9 0f00 	cmp.w	r9, #0
 800734e:	f47f af3c 	bne.w	80071ca <_scanf_float+0x6a>
 8007352:	6822      	ldr	r2, [r4, #0]
 8007354:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007358:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800735c:	f47f af39 	bne.w	80071d2 <_scanf_float+0x72>
 8007360:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007364:	2501      	movs	r5, #1
 8007366:	6022      	str	r2, [r4, #0]
 8007368:	e7c0      	b.n	80072ec <_scanf_float+0x18c>
 800736a:	2d03      	cmp	r5, #3
 800736c:	d0e2      	beq.n	8007334 <_scanf_float+0x1d4>
 800736e:	2d05      	cmp	r5, #5
 8007370:	e7de      	b.n	8007330 <_scanf_float+0x1d0>
 8007372:	2d02      	cmp	r5, #2
 8007374:	f47f af26 	bne.w	80071c4 <_scanf_float+0x64>
 8007378:	2503      	movs	r5, #3
 800737a:	e7b7      	b.n	80072ec <_scanf_float+0x18c>
 800737c:	2d06      	cmp	r5, #6
 800737e:	f47f af21 	bne.w	80071c4 <_scanf_float+0x64>
 8007382:	2507      	movs	r5, #7
 8007384:	e7b2      	b.n	80072ec <_scanf_float+0x18c>
 8007386:	6822      	ldr	r2, [r4, #0]
 8007388:	0591      	lsls	r1, r2, #22
 800738a:	f57f af1b 	bpl.w	80071c4 <_scanf_float+0x64>
 800738e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007392:	6022      	str	r2, [r4, #0]
 8007394:	f8cd 9004 	str.w	r9, [sp, #4]
 8007398:	e7a8      	b.n	80072ec <_scanf_float+0x18c>
 800739a:	6822      	ldr	r2, [r4, #0]
 800739c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80073a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80073a4:	d006      	beq.n	80073b4 <_scanf_float+0x254>
 80073a6:	0550      	lsls	r0, r2, #21
 80073a8:	f57f af0c 	bpl.w	80071c4 <_scanf_float+0x64>
 80073ac:	f1b9 0f00 	cmp.w	r9, #0
 80073b0:	f43f af0f 	beq.w	80071d2 <_scanf_float+0x72>
 80073b4:	0591      	lsls	r1, r2, #22
 80073b6:	bf58      	it	pl
 80073b8:	9901      	ldrpl	r1, [sp, #4]
 80073ba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80073be:	bf58      	it	pl
 80073c0:	eba9 0101 	subpl.w	r1, r9, r1
 80073c4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80073c8:	f04f 0900 	mov.w	r9, #0
 80073cc:	bf58      	it	pl
 80073ce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80073d2:	6022      	str	r2, [r4, #0]
 80073d4:	e78a      	b.n	80072ec <_scanf_float+0x18c>
 80073d6:	f04f 0a03 	mov.w	sl, #3
 80073da:	e787      	b.n	80072ec <_scanf_float+0x18c>
 80073dc:	4639      	mov	r1, r7
 80073de:	4640      	mov	r0, r8
 80073e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80073e4:	4798      	blx	r3
 80073e6:	2800      	cmp	r0, #0
 80073e8:	f43f aedf 	beq.w	80071aa <_scanf_float+0x4a>
 80073ec:	e6ea      	b.n	80071c4 <_scanf_float+0x64>
 80073ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80073f2:	463a      	mov	r2, r7
 80073f4:	4640      	mov	r0, r8
 80073f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80073fa:	4798      	blx	r3
 80073fc:	6923      	ldr	r3, [r4, #16]
 80073fe:	3b01      	subs	r3, #1
 8007400:	6123      	str	r3, [r4, #16]
 8007402:	e6ec      	b.n	80071de <_scanf_float+0x7e>
 8007404:	1e6b      	subs	r3, r5, #1
 8007406:	2b06      	cmp	r3, #6
 8007408:	d825      	bhi.n	8007456 <_scanf_float+0x2f6>
 800740a:	2d02      	cmp	r5, #2
 800740c:	d836      	bhi.n	800747c <_scanf_float+0x31c>
 800740e:	455e      	cmp	r6, fp
 8007410:	f67f aee8 	bls.w	80071e4 <_scanf_float+0x84>
 8007414:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007418:	463a      	mov	r2, r7
 800741a:	4640      	mov	r0, r8
 800741c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007420:	4798      	blx	r3
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	3b01      	subs	r3, #1
 8007426:	6123      	str	r3, [r4, #16]
 8007428:	e7f1      	b.n	800740e <_scanf_float+0x2ae>
 800742a:	9802      	ldr	r0, [sp, #8]
 800742c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007430:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007434:	463a      	mov	r2, r7
 8007436:	9002      	str	r0, [sp, #8]
 8007438:	4640      	mov	r0, r8
 800743a:	4798      	blx	r3
 800743c:	6923      	ldr	r3, [r4, #16]
 800743e:	3b01      	subs	r3, #1
 8007440:	6123      	str	r3, [r4, #16]
 8007442:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007446:	fa5f fa8a 	uxtb.w	sl, sl
 800744a:	f1ba 0f02 	cmp.w	sl, #2
 800744e:	d1ec      	bne.n	800742a <_scanf_float+0x2ca>
 8007450:	3d03      	subs	r5, #3
 8007452:	b2ed      	uxtb	r5, r5
 8007454:	1b76      	subs	r6, r6, r5
 8007456:	6823      	ldr	r3, [r4, #0]
 8007458:	05da      	lsls	r2, r3, #23
 800745a:	d52f      	bpl.n	80074bc <_scanf_float+0x35c>
 800745c:	055b      	lsls	r3, r3, #21
 800745e:	d510      	bpl.n	8007482 <_scanf_float+0x322>
 8007460:	455e      	cmp	r6, fp
 8007462:	f67f aebf 	bls.w	80071e4 <_scanf_float+0x84>
 8007466:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800746a:	463a      	mov	r2, r7
 800746c:	4640      	mov	r0, r8
 800746e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007472:	4798      	blx	r3
 8007474:	6923      	ldr	r3, [r4, #16]
 8007476:	3b01      	subs	r3, #1
 8007478:	6123      	str	r3, [r4, #16]
 800747a:	e7f1      	b.n	8007460 <_scanf_float+0x300>
 800747c:	46aa      	mov	sl, r5
 800747e:	9602      	str	r6, [sp, #8]
 8007480:	e7df      	b.n	8007442 <_scanf_float+0x2e2>
 8007482:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007486:	6923      	ldr	r3, [r4, #16]
 8007488:	2965      	cmp	r1, #101	; 0x65
 800748a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800748e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8007492:	6123      	str	r3, [r4, #16]
 8007494:	d00c      	beq.n	80074b0 <_scanf_float+0x350>
 8007496:	2945      	cmp	r1, #69	; 0x45
 8007498:	d00a      	beq.n	80074b0 <_scanf_float+0x350>
 800749a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800749e:	463a      	mov	r2, r7
 80074a0:	4640      	mov	r0, r8
 80074a2:	4798      	blx	r3
 80074a4:	6923      	ldr	r3, [r4, #16]
 80074a6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80074aa:	3b01      	subs	r3, #1
 80074ac:	1eb5      	subs	r5, r6, #2
 80074ae:	6123      	str	r3, [r4, #16]
 80074b0:	463a      	mov	r2, r7
 80074b2:	4640      	mov	r0, r8
 80074b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074b8:	4798      	blx	r3
 80074ba:	462e      	mov	r6, r5
 80074bc:	6825      	ldr	r5, [r4, #0]
 80074be:	f015 0510 	ands.w	r5, r5, #16
 80074c2:	d155      	bne.n	8007570 <_scanf_float+0x410>
 80074c4:	7035      	strb	r5, [r6, #0]
 80074c6:	6823      	ldr	r3, [r4, #0]
 80074c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80074cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074d0:	d11b      	bne.n	800750a <_scanf_float+0x3aa>
 80074d2:	9b01      	ldr	r3, [sp, #4]
 80074d4:	454b      	cmp	r3, r9
 80074d6:	eba3 0209 	sub.w	r2, r3, r9
 80074da:	d123      	bne.n	8007524 <_scanf_float+0x3c4>
 80074dc:	2200      	movs	r2, #0
 80074de:	4659      	mov	r1, fp
 80074e0:	4640      	mov	r0, r8
 80074e2:	f000 fe79 	bl	80081d8 <_strtod_r>
 80074e6:	6822      	ldr	r2, [r4, #0]
 80074e8:	9b03      	ldr	r3, [sp, #12]
 80074ea:	f012 0f02 	tst.w	r2, #2
 80074ee:	4606      	mov	r6, r0
 80074f0:	460f      	mov	r7, r1
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	d021      	beq.n	800753a <_scanf_float+0x3da>
 80074f6:	1d1a      	adds	r2, r3, #4
 80074f8:	9903      	ldr	r1, [sp, #12]
 80074fa:	600a      	str	r2, [r1, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	e9c3 6700 	strd	r6, r7, [r3]
 8007502:	68e3      	ldr	r3, [r4, #12]
 8007504:	3301      	adds	r3, #1
 8007506:	60e3      	str	r3, [r4, #12]
 8007508:	e66d      	b.n	80071e6 <_scanf_float+0x86>
 800750a:	9b04      	ldr	r3, [sp, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d0e5      	beq.n	80074dc <_scanf_float+0x37c>
 8007510:	9905      	ldr	r1, [sp, #20]
 8007512:	230a      	movs	r3, #10
 8007514:	462a      	mov	r2, r5
 8007516:	4640      	mov	r0, r8
 8007518:	3101      	adds	r1, #1
 800751a:	f000 fedf 	bl	80082dc <_strtol_r>
 800751e:	9b04      	ldr	r3, [sp, #16]
 8007520:	9e05      	ldr	r6, [sp, #20]
 8007522:	1ac2      	subs	r2, r0, r3
 8007524:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007528:	429e      	cmp	r6, r3
 800752a:	bf28      	it	cs
 800752c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007530:	4630      	mov	r0, r6
 8007532:	4910      	ldr	r1, [pc, #64]	; (8007574 <_scanf_float+0x414>)
 8007534:	f000 f826 	bl	8007584 <siprintf>
 8007538:	e7d0      	b.n	80074dc <_scanf_float+0x37c>
 800753a:	f012 0f04 	tst.w	r2, #4
 800753e:	f103 0204 	add.w	r2, r3, #4
 8007542:	d1d9      	bne.n	80074f8 <_scanf_float+0x398>
 8007544:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8007548:	f8cc 2000 	str.w	r2, [ip]
 800754c:	f8d3 8000 	ldr.w	r8, [r3]
 8007550:	4602      	mov	r2, r0
 8007552:	460b      	mov	r3, r1
 8007554:	f7f9 fa5a 	bl	8000a0c <__aeabi_dcmpun>
 8007558:	b128      	cbz	r0, 8007566 <_scanf_float+0x406>
 800755a:	4807      	ldr	r0, [pc, #28]	; (8007578 <_scanf_float+0x418>)
 800755c:	f000 f80e 	bl	800757c <nanf>
 8007560:	f8c8 0000 	str.w	r0, [r8]
 8007564:	e7cd      	b.n	8007502 <_scanf_float+0x3a2>
 8007566:	4630      	mov	r0, r6
 8007568:	4639      	mov	r1, r7
 800756a:	f7f9 faad 	bl	8000ac8 <__aeabi_d2f>
 800756e:	e7f7      	b.n	8007560 <_scanf_float+0x400>
 8007570:	2500      	movs	r5, #0
 8007572:	e638      	b.n	80071e6 <_scanf_float+0x86>
 8007574:	0800b4c4 	.word	0x0800b4c4
 8007578:	0800b8d0 	.word	0x0800b8d0

0800757c <nanf>:
 800757c:	4800      	ldr	r0, [pc, #0]	; (8007580 <nanf+0x4>)
 800757e:	4770      	bx	lr
 8007580:	7fc00000 	.word	0x7fc00000

08007584 <siprintf>:
 8007584:	b40e      	push	{r1, r2, r3}
 8007586:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800758a:	b500      	push	{lr}
 800758c:	b09c      	sub	sp, #112	; 0x70
 800758e:	ab1d      	add	r3, sp, #116	; 0x74
 8007590:	9002      	str	r0, [sp, #8]
 8007592:	9006      	str	r0, [sp, #24]
 8007594:	9107      	str	r1, [sp, #28]
 8007596:	9104      	str	r1, [sp, #16]
 8007598:	4808      	ldr	r0, [pc, #32]	; (80075bc <siprintf+0x38>)
 800759a:	4909      	ldr	r1, [pc, #36]	; (80075c0 <siprintf+0x3c>)
 800759c:	f853 2b04 	ldr.w	r2, [r3], #4
 80075a0:	9105      	str	r1, [sp, #20]
 80075a2:	6800      	ldr	r0, [r0, #0]
 80075a4:	a902      	add	r1, sp, #8
 80075a6:	9301      	str	r3, [sp, #4]
 80075a8:	f002 feaa 	bl	800a300 <_svfiprintf_r>
 80075ac:	2200      	movs	r2, #0
 80075ae:	9b02      	ldr	r3, [sp, #8]
 80075b0:	701a      	strb	r2, [r3, #0]
 80075b2:	b01c      	add	sp, #112	; 0x70
 80075b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80075b8:	b003      	add	sp, #12
 80075ba:	4770      	bx	lr
 80075bc:	20000014 	.word	0x20000014
 80075c0:	ffff0208 	.word	0xffff0208

080075c4 <sulp>:
 80075c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c8:	460f      	mov	r7, r1
 80075ca:	4690      	mov	r8, r2
 80075cc:	f002 fc04 	bl	8009dd8 <__ulp>
 80075d0:	4604      	mov	r4, r0
 80075d2:	460d      	mov	r5, r1
 80075d4:	f1b8 0f00 	cmp.w	r8, #0
 80075d8:	d011      	beq.n	80075fe <sulp+0x3a>
 80075da:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80075de:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	dd0b      	ble.n	80075fe <sulp+0x3a>
 80075e6:	2400      	movs	r4, #0
 80075e8:	051b      	lsls	r3, r3, #20
 80075ea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80075ee:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80075f2:	4622      	mov	r2, r4
 80075f4:	462b      	mov	r3, r5
 80075f6:	f7f8 ff6f 	bl	80004d8 <__aeabi_dmul>
 80075fa:	4604      	mov	r4, r0
 80075fc:	460d      	mov	r5, r1
 80075fe:	4620      	mov	r0, r4
 8007600:	4629      	mov	r1, r5
 8007602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007608 <_strtod_l>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	469b      	mov	fp, r3
 800760e:	2300      	movs	r3, #0
 8007610:	b09f      	sub	sp, #124	; 0x7c
 8007612:	931a      	str	r3, [sp, #104]	; 0x68
 8007614:	4b9e      	ldr	r3, [pc, #632]	; (8007890 <_strtod_l+0x288>)
 8007616:	4682      	mov	sl, r0
 8007618:	681f      	ldr	r7, [r3, #0]
 800761a:	460e      	mov	r6, r1
 800761c:	4638      	mov	r0, r7
 800761e:	9215      	str	r2, [sp, #84]	; 0x54
 8007620:	f7f8 fd96 	bl	8000150 <strlen>
 8007624:	f04f 0800 	mov.w	r8, #0
 8007628:	4604      	mov	r4, r0
 800762a:	f04f 0900 	mov.w	r9, #0
 800762e:	9619      	str	r6, [sp, #100]	; 0x64
 8007630:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007632:	781a      	ldrb	r2, [r3, #0]
 8007634:	2a2b      	cmp	r2, #43	; 0x2b
 8007636:	d04c      	beq.n	80076d2 <_strtod_l+0xca>
 8007638:	d83a      	bhi.n	80076b0 <_strtod_l+0xa8>
 800763a:	2a0d      	cmp	r2, #13
 800763c:	d833      	bhi.n	80076a6 <_strtod_l+0x9e>
 800763e:	2a08      	cmp	r2, #8
 8007640:	d833      	bhi.n	80076aa <_strtod_l+0xa2>
 8007642:	2a00      	cmp	r2, #0
 8007644:	d03d      	beq.n	80076c2 <_strtod_l+0xba>
 8007646:	2300      	movs	r3, #0
 8007648:	930a      	str	r3, [sp, #40]	; 0x28
 800764a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800764c:	782b      	ldrb	r3, [r5, #0]
 800764e:	2b30      	cmp	r3, #48	; 0x30
 8007650:	f040 80aa 	bne.w	80077a8 <_strtod_l+0x1a0>
 8007654:	786b      	ldrb	r3, [r5, #1]
 8007656:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800765a:	2b58      	cmp	r3, #88	; 0x58
 800765c:	d166      	bne.n	800772c <_strtod_l+0x124>
 800765e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007660:	4650      	mov	r0, sl
 8007662:	9301      	str	r3, [sp, #4]
 8007664:	ab1a      	add	r3, sp, #104	; 0x68
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	4a8a      	ldr	r2, [pc, #552]	; (8007894 <_strtod_l+0x28c>)
 800766a:	f8cd b008 	str.w	fp, [sp, #8]
 800766e:	ab1b      	add	r3, sp, #108	; 0x6c
 8007670:	a919      	add	r1, sp, #100	; 0x64
 8007672:	f001 fd17 	bl	80090a4 <__gethex>
 8007676:	f010 0607 	ands.w	r6, r0, #7
 800767a:	4604      	mov	r4, r0
 800767c:	d005      	beq.n	800768a <_strtod_l+0x82>
 800767e:	2e06      	cmp	r6, #6
 8007680:	d129      	bne.n	80076d6 <_strtod_l+0xce>
 8007682:	2300      	movs	r3, #0
 8007684:	3501      	adds	r5, #1
 8007686:	9519      	str	r5, [sp, #100]	; 0x64
 8007688:	930a      	str	r3, [sp, #40]	; 0x28
 800768a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800768c:	2b00      	cmp	r3, #0
 800768e:	f040 858a 	bne.w	80081a6 <_strtod_l+0xb9e>
 8007692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007694:	b1d3      	cbz	r3, 80076cc <_strtod_l+0xc4>
 8007696:	4642      	mov	r2, r8
 8007698:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800769c:	4610      	mov	r0, r2
 800769e:	4619      	mov	r1, r3
 80076a0:	b01f      	add	sp, #124	; 0x7c
 80076a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a6:	2a20      	cmp	r2, #32
 80076a8:	d1cd      	bne.n	8007646 <_strtod_l+0x3e>
 80076aa:	3301      	adds	r3, #1
 80076ac:	9319      	str	r3, [sp, #100]	; 0x64
 80076ae:	e7bf      	b.n	8007630 <_strtod_l+0x28>
 80076b0:	2a2d      	cmp	r2, #45	; 0x2d
 80076b2:	d1c8      	bne.n	8007646 <_strtod_l+0x3e>
 80076b4:	2201      	movs	r2, #1
 80076b6:	920a      	str	r2, [sp, #40]	; 0x28
 80076b8:	1c5a      	adds	r2, r3, #1
 80076ba:	9219      	str	r2, [sp, #100]	; 0x64
 80076bc:	785b      	ldrb	r3, [r3, #1]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1c3      	bne.n	800764a <_strtod_l+0x42>
 80076c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076c4:	9619      	str	r6, [sp, #100]	; 0x64
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f040 856b 	bne.w	80081a2 <_strtod_l+0xb9a>
 80076cc:	4642      	mov	r2, r8
 80076ce:	464b      	mov	r3, r9
 80076d0:	e7e4      	b.n	800769c <_strtod_l+0x94>
 80076d2:	2200      	movs	r2, #0
 80076d4:	e7ef      	b.n	80076b6 <_strtod_l+0xae>
 80076d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80076d8:	b13a      	cbz	r2, 80076ea <_strtod_l+0xe2>
 80076da:	2135      	movs	r1, #53	; 0x35
 80076dc:	a81c      	add	r0, sp, #112	; 0x70
 80076de:	f002 fc7f 	bl	8009fe0 <__copybits>
 80076e2:	4650      	mov	r0, sl
 80076e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80076e6:	f002 f847 	bl	8009778 <_Bfree>
 80076ea:	3e01      	subs	r6, #1
 80076ec:	2e04      	cmp	r6, #4
 80076ee:	d806      	bhi.n	80076fe <_strtod_l+0xf6>
 80076f0:	e8df f006 	tbb	[pc, r6]
 80076f4:	1714030a 	.word	0x1714030a
 80076f8:	0a          	.byte	0x0a
 80076f9:	00          	.byte	0x00
 80076fa:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80076fe:	0721      	lsls	r1, r4, #28
 8007700:	d5c3      	bpl.n	800768a <_strtod_l+0x82>
 8007702:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007706:	e7c0      	b.n	800768a <_strtod_l+0x82>
 8007708:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800770a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800770e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007712:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007716:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800771a:	e7f0      	b.n	80076fe <_strtod_l+0xf6>
 800771c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007898 <_strtod_l+0x290>
 8007720:	e7ed      	b.n	80076fe <_strtod_l+0xf6>
 8007722:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007726:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800772a:	e7e8      	b.n	80076fe <_strtod_l+0xf6>
 800772c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800772e:	1c5a      	adds	r2, r3, #1
 8007730:	9219      	str	r2, [sp, #100]	; 0x64
 8007732:	785b      	ldrb	r3, [r3, #1]
 8007734:	2b30      	cmp	r3, #48	; 0x30
 8007736:	d0f9      	beq.n	800772c <_strtod_l+0x124>
 8007738:	2b00      	cmp	r3, #0
 800773a:	d0a6      	beq.n	800768a <_strtod_l+0x82>
 800773c:	2301      	movs	r3, #1
 800773e:	9307      	str	r3, [sp, #28]
 8007740:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007742:	220a      	movs	r2, #10
 8007744:	9308      	str	r3, [sp, #32]
 8007746:	2300      	movs	r3, #0
 8007748:	469b      	mov	fp, r3
 800774a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800774e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007750:	7805      	ldrb	r5, [r0, #0]
 8007752:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007756:	b2d9      	uxtb	r1, r3
 8007758:	2909      	cmp	r1, #9
 800775a:	d927      	bls.n	80077ac <_strtod_l+0x1a4>
 800775c:	4622      	mov	r2, r4
 800775e:	4639      	mov	r1, r7
 8007760:	f002 fee4 	bl	800a52c <strncmp>
 8007764:	2800      	cmp	r0, #0
 8007766:	d033      	beq.n	80077d0 <_strtod_l+0x1c8>
 8007768:	2000      	movs	r0, #0
 800776a:	462a      	mov	r2, r5
 800776c:	465c      	mov	r4, fp
 800776e:	4603      	mov	r3, r0
 8007770:	9004      	str	r0, [sp, #16]
 8007772:	2a65      	cmp	r2, #101	; 0x65
 8007774:	d001      	beq.n	800777a <_strtod_l+0x172>
 8007776:	2a45      	cmp	r2, #69	; 0x45
 8007778:	d114      	bne.n	80077a4 <_strtod_l+0x19c>
 800777a:	b91c      	cbnz	r4, 8007784 <_strtod_l+0x17c>
 800777c:	9a07      	ldr	r2, [sp, #28]
 800777e:	4302      	orrs	r2, r0
 8007780:	d09f      	beq.n	80076c2 <_strtod_l+0xba>
 8007782:	2400      	movs	r4, #0
 8007784:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007786:	1c72      	adds	r2, r6, #1
 8007788:	9219      	str	r2, [sp, #100]	; 0x64
 800778a:	7872      	ldrb	r2, [r6, #1]
 800778c:	2a2b      	cmp	r2, #43	; 0x2b
 800778e:	d079      	beq.n	8007884 <_strtod_l+0x27c>
 8007790:	2a2d      	cmp	r2, #45	; 0x2d
 8007792:	f000 8083 	beq.w	800789c <_strtod_l+0x294>
 8007796:	2700      	movs	r7, #0
 8007798:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800779c:	2909      	cmp	r1, #9
 800779e:	f240 8083 	bls.w	80078a8 <_strtod_l+0x2a0>
 80077a2:	9619      	str	r6, [sp, #100]	; 0x64
 80077a4:	2500      	movs	r5, #0
 80077a6:	e09f      	b.n	80078e8 <_strtod_l+0x2e0>
 80077a8:	2300      	movs	r3, #0
 80077aa:	e7c8      	b.n	800773e <_strtod_l+0x136>
 80077ac:	f1bb 0f08 	cmp.w	fp, #8
 80077b0:	bfd5      	itete	le
 80077b2:	9906      	ldrle	r1, [sp, #24]
 80077b4:	9905      	ldrgt	r1, [sp, #20]
 80077b6:	fb02 3301 	mlale	r3, r2, r1, r3
 80077ba:	fb02 3301 	mlagt	r3, r2, r1, r3
 80077be:	f100 0001 	add.w	r0, r0, #1
 80077c2:	bfd4      	ite	le
 80077c4:	9306      	strle	r3, [sp, #24]
 80077c6:	9305      	strgt	r3, [sp, #20]
 80077c8:	f10b 0b01 	add.w	fp, fp, #1
 80077cc:	9019      	str	r0, [sp, #100]	; 0x64
 80077ce:	e7be      	b.n	800774e <_strtod_l+0x146>
 80077d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80077d2:	191a      	adds	r2, r3, r4
 80077d4:	9219      	str	r2, [sp, #100]	; 0x64
 80077d6:	5d1a      	ldrb	r2, [r3, r4]
 80077d8:	f1bb 0f00 	cmp.w	fp, #0
 80077dc:	d036      	beq.n	800784c <_strtod_l+0x244>
 80077de:	465c      	mov	r4, fp
 80077e0:	9004      	str	r0, [sp, #16]
 80077e2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80077e6:	2b09      	cmp	r3, #9
 80077e8:	d912      	bls.n	8007810 <_strtod_l+0x208>
 80077ea:	2301      	movs	r3, #1
 80077ec:	e7c1      	b.n	8007772 <_strtod_l+0x16a>
 80077ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80077f0:	3001      	adds	r0, #1
 80077f2:	1c5a      	adds	r2, r3, #1
 80077f4:	9219      	str	r2, [sp, #100]	; 0x64
 80077f6:	785a      	ldrb	r2, [r3, #1]
 80077f8:	2a30      	cmp	r2, #48	; 0x30
 80077fa:	d0f8      	beq.n	80077ee <_strtod_l+0x1e6>
 80077fc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007800:	2b08      	cmp	r3, #8
 8007802:	f200 84d5 	bhi.w	80081b0 <_strtod_l+0xba8>
 8007806:	9004      	str	r0, [sp, #16]
 8007808:	2000      	movs	r0, #0
 800780a:	4604      	mov	r4, r0
 800780c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800780e:	9308      	str	r3, [sp, #32]
 8007810:	3a30      	subs	r2, #48	; 0x30
 8007812:	f100 0301 	add.w	r3, r0, #1
 8007816:	d013      	beq.n	8007840 <_strtod_l+0x238>
 8007818:	9904      	ldr	r1, [sp, #16]
 800781a:	1905      	adds	r5, r0, r4
 800781c:	4419      	add	r1, r3
 800781e:	9104      	str	r1, [sp, #16]
 8007820:	4623      	mov	r3, r4
 8007822:	210a      	movs	r1, #10
 8007824:	42ab      	cmp	r3, r5
 8007826:	d113      	bne.n	8007850 <_strtod_l+0x248>
 8007828:	1823      	adds	r3, r4, r0
 800782a:	2b08      	cmp	r3, #8
 800782c:	f104 0401 	add.w	r4, r4, #1
 8007830:	4404      	add	r4, r0
 8007832:	dc1b      	bgt.n	800786c <_strtod_l+0x264>
 8007834:	230a      	movs	r3, #10
 8007836:	9906      	ldr	r1, [sp, #24]
 8007838:	fb03 2301 	mla	r3, r3, r1, r2
 800783c:	9306      	str	r3, [sp, #24]
 800783e:	2300      	movs	r3, #0
 8007840:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007842:	4618      	mov	r0, r3
 8007844:	1c51      	adds	r1, r2, #1
 8007846:	9119      	str	r1, [sp, #100]	; 0x64
 8007848:	7852      	ldrb	r2, [r2, #1]
 800784a:	e7ca      	b.n	80077e2 <_strtod_l+0x1da>
 800784c:	4658      	mov	r0, fp
 800784e:	e7d3      	b.n	80077f8 <_strtod_l+0x1f0>
 8007850:	2b08      	cmp	r3, #8
 8007852:	dc04      	bgt.n	800785e <_strtod_l+0x256>
 8007854:	9f06      	ldr	r7, [sp, #24]
 8007856:	434f      	muls	r7, r1
 8007858:	9706      	str	r7, [sp, #24]
 800785a:	3301      	adds	r3, #1
 800785c:	e7e2      	b.n	8007824 <_strtod_l+0x21c>
 800785e:	1c5f      	adds	r7, r3, #1
 8007860:	2f10      	cmp	r7, #16
 8007862:	bfde      	ittt	le
 8007864:	9f05      	ldrle	r7, [sp, #20]
 8007866:	434f      	mulle	r7, r1
 8007868:	9705      	strle	r7, [sp, #20]
 800786a:	e7f6      	b.n	800785a <_strtod_l+0x252>
 800786c:	2c10      	cmp	r4, #16
 800786e:	bfdf      	itttt	le
 8007870:	230a      	movle	r3, #10
 8007872:	9905      	ldrle	r1, [sp, #20]
 8007874:	fb03 2301 	mlale	r3, r3, r1, r2
 8007878:	9305      	strle	r3, [sp, #20]
 800787a:	e7e0      	b.n	800783e <_strtod_l+0x236>
 800787c:	2300      	movs	r3, #0
 800787e:	9304      	str	r3, [sp, #16]
 8007880:	2301      	movs	r3, #1
 8007882:	e77b      	b.n	800777c <_strtod_l+0x174>
 8007884:	2700      	movs	r7, #0
 8007886:	1cb2      	adds	r2, r6, #2
 8007888:	9219      	str	r2, [sp, #100]	; 0x64
 800788a:	78b2      	ldrb	r2, [r6, #2]
 800788c:	e784      	b.n	8007798 <_strtod_l+0x190>
 800788e:	bf00      	nop
 8007890:	0800b718 	.word	0x0800b718
 8007894:	0800b4cc 	.word	0x0800b4cc
 8007898:	7ff00000 	.word	0x7ff00000
 800789c:	2701      	movs	r7, #1
 800789e:	e7f2      	b.n	8007886 <_strtod_l+0x27e>
 80078a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80078a2:	1c51      	adds	r1, r2, #1
 80078a4:	9119      	str	r1, [sp, #100]	; 0x64
 80078a6:	7852      	ldrb	r2, [r2, #1]
 80078a8:	2a30      	cmp	r2, #48	; 0x30
 80078aa:	d0f9      	beq.n	80078a0 <_strtod_l+0x298>
 80078ac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80078b0:	2908      	cmp	r1, #8
 80078b2:	f63f af77 	bhi.w	80077a4 <_strtod_l+0x19c>
 80078b6:	f04f 0e0a 	mov.w	lr, #10
 80078ba:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80078be:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80078c0:	9209      	str	r2, [sp, #36]	; 0x24
 80078c2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80078c4:	1c51      	adds	r1, r2, #1
 80078c6:	9119      	str	r1, [sp, #100]	; 0x64
 80078c8:	7852      	ldrb	r2, [r2, #1]
 80078ca:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80078ce:	2d09      	cmp	r5, #9
 80078d0:	d935      	bls.n	800793e <_strtod_l+0x336>
 80078d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80078d4:	1b49      	subs	r1, r1, r5
 80078d6:	2908      	cmp	r1, #8
 80078d8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80078dc:	dc02      	bgt.n	80078e4 <_strtod_l+0x2dc>
 80078de:	4565      	cmp	r5, ip
 80078e0:	bfa8      	it	ge
 80078e2:	4665      	movge	r5, ip
 80078e4:	b107      	cbz	r7, 80078e8 <_strtod_l+0x2e0>
 80078e6:	426d      	negs	r5, r5
 80078e8:	2c00      	cmp	r4, #0
 80078ea:	d14c      	bne.n	8007986 <_strtod_l+0x37e>
 80078ec:	9907      	ldr	r1, [sp, #28]
 80078ee:	4301      	orrs	r1, r0
 80078f0:	f47f aecb 	bne.w	800768a <_strtod_l+0x82>
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f47f aee4 	bne.w	80076c2 <_strtod_l+0xba>
 80078fa:	2a69      	cmp	r2, #105	; 0x69
 80078fc:	d026      	beq.n	800794c <_strtod_l+0x344>
 80078fe:	dc23      	bgt.n	8007948 <_strtod_l+0x340>
 8007900:	2a49      	cmp	r2, #73	; 0x49
 8007902:	d023      	beq.n	800794c <_strtod_l+0x344>
 8007904:	2a4e      	cmp	r2, #78	; 0x4e
 8007906:	f47f aedc 	bne.w	80076c2 <_strtod_l+0xba>
 800790a:	499d      	ldr	r1, [pc, #628]	; (8007b80 <_strtod_l+0x578>)
 800790c:	a819      	add	r0, sp, #100	; 0x64
 800790e:	f001 fe17 	bl	8009540 <__match>
 8007912:	2800      	cmp	r0, #0
 8007914:	f43f aed5 	beq.w	80076c2 <_strtod_l+0xba>
 8007918:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	2b28      	cmp	r3, #40	; 0x28
 800791e:	d12c      	bne.n	800797a <_strtod_l+0x372>
 8007920:	4998      	ldr	r1, [pc, #608]	; (8007b84 <_strtod_l+0x57c>)
 8007922:	aa1c      	add	r2, sp, #112	; 0x70
 8007924:	a819      	add	r0, sp, #100	; 0x64
 8007926:	f001 fe1f 	bl	8009568 <__hexnan>
 800792a:	2805      	cmp	r0, #5
 800792c:	d125      	bne.n	800797a <_strtod_l+0x372>
 800792e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007930:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8007934:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007938:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800793c:	e6a5      	b.n	800768a <_strtod_l+0x82>
 800793e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8007942:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007946:	e7bc      	b.n	80078c2 <_strtod_l+0x2ba>
 8007948:	2a6e      	cmp	r2, #110	; 0x6e
 800794a:	e7dc      	b.n	8007906 <_strtod_l+0x2fe>
 800794c:	498e      	ldr	r1, [pc, #568]	; (8007b88 <_strtod_l+0x580>)
 800794e:	a819      	add	r0, sp, #100	; 0x64
 8007950:	f001 fdf6 	bl	8009540 <__match>
 8007954:	2800      	cmp	r0, #0
 8007956:	f43f aeb4 	beq.w	80076c2 <_strtod_l+0xba>
 800795a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800795c:	498b      	ldr	r1, [pc, #556]	; (8007b8c <_strtod_l+0x584>)
 800795e:	3b01      	subs	r3, #1
 8007960:	a819      	add	r0, sp, #100	; 0x64
 8007962:	9319      	str	r3, [sp, #100]	; 0x64
 8007964:	f001 fdec 	bl	8009540 <__match>
 8007968:	b910      	cbnz	r0, 8007970 <_strtod_l+0x368>
 800796a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800796c:	3301      	adds	r3, #1
 800796e:	9319      	str	r3, [sp, #100]	; 0x64
 8007970:	f04f 0800 	mov.w	r8, #0
 8007974:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007b90 <_strtod_l+0x588>
 8007978:	e687      	b.n	800768a <_strtod_l+0x82>
 800797a:	4886      	ldr	r0, [pc, #536]	; (8007b94 <_strtod_l+0x58c>)
 800797c:	f002 fdc0 	bl	800a500 <nan>
 8007980:	4680      	mov	r8, r0
 8007982:	4689      	mov	r9, r1
 8007984:	e681      	b.n	800768a <_strtod_l+0x82>
 8007986:	9b04      	ldr	r3, [sp, #16]
 8007988:	f1bb 0f00 	cmp.w	fp, #0
 800798c:	bf08      	it	eq
 800798e:	46a3      	moveq	fp, r4
 8007990:	1aeb      	subs	r3, r5, r3
 8007992:	2c10      	cmp	r4, #16
 8007994:	9806      	ldr	r0, [sp, #24]
 8007996:	4626      	mov	r6, r4
 8007998:	9307      	str	r3, [sp, #28]
 800799a:	bfa8      	it	ge
 800799c:	2610      	movge	r6, #16
 800799e:	f7f8 fd21 	bl	80003e4 <__aeabi_ui2d>
 80079a2:	2c09      	cmp	r4, #9
 80079a4:	4680      	mov	r8, r0
 80079a6:	4689      	mov	r9, r1
 80079a8:	dd13      	ble.n	80079d2 <_strtod_l+0x3ca>
 80079aa:	4b7b      	ldr	r3, [pc, #492]	; (8007b98 <_strtod_l+0x590>)
 80079ac:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80079b0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80079b4:	f7f8 fd90 	bl	80004d8 <__aeabi_dmul>
 80079b8:	4680      	mov	r8, r0
 80079ba:	9805      	ldr	r0, [sp, #20]
 80079bc:	4689      	mov	r9, r1
 80079be:	f7f8 fd11 	bl	80003e4 <__aeabi_ui2d>
 80079c2:	4602      	mov	r2, r0
 80079c4:	460b      	mov	r3, r1
 80079c6:	4640      	mov	r0, r8
 80079c8:	4649      	mov	r1, r9
 80079ca:	f7f8 fbcf 	bl	800016c <__adddf3>
 80079ce:	4680      	mov	r8, r0
 80079d0:	4689      	mov	r9, r1
 80079d2:	2c0f      	cmp	r4, #15
 80079d4:	dc36      	bgt.n	8007a44 <_strtod_l+0x43c>
 80079d6:	9b07      	ldr	r3, [sp, #28]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	f43f ae56 	beq.w	800768a <_strtod_l+0x82>
 80079de:	dd22      	ble.n	8007a26 <_strtod_l+0x41e>
 80079e0:	2b16      	cmp	r3, #22
 80079e2:	dc09      	bgt.n	80079f8 <_strtod_l+0x3f0>
 80079e4:	496c      	ldr	r1, [pc, #432]	; (8007b98 <_strtod_l+0x590>)
 80079e6:	4642      	mov	r2, r8
 80079e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079ec:	464b      	mov	r3, r9
 80079ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079f2:	f7f8 fd71 	bl	80004d8 <__aeabi_dmul>
 80079f6:	e7c3      	b.n	8007980 <_strtod_l+0x378>
 80079f8:	9a07      	ldr	r2, [sp, #28]
 80079fa:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80079fe:	4293      	cmp	r3, r2
 8007a00:	db20      	blt.n	8007a44 <_strtod_l+0x43c>
 8007a02:	4d65      	ldr	r5, [pc, #404]	; (8007b98 <_strtod_l+0x590>)
 8007a04:	f1c4 040f 	rsb	r4, r4, #15
 8007a08:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007a0c:	4642      	mov	r2, r8
 8007a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a12:	464b      	mov	r3, r9
 8007a14:	f7f8 fd60 	bl	80004d8 <__aeabi_dmul>
 8007a18:	9b07      	ldr	r3, [sp, #28]
 8007a1a:	1b1c      	subs	r4, r3, r4
 8007a1c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a24:	e7e5      	b.n	80079f2 <_strtod_l+0x3ea>
 8007a26:	9b07      	ldr	r3, [sp, #28]
 8007a28:	3316      	adds	r3, #22
 8007a2a:	db0b      	blt.n	8007a44 <_strtod_l+0x43c>
 8007a2c:	9b04      	ldr	r3, [sp, #16]
 8007a2e:	4640      	mov	r0, r8
 8007a30:	1b5d      	subs	r5, r3, r5
 8007a32:	4b59      	ldr	r3, [pc, #356]	; (8007b98 <_strtod_l+0x590>)
 8007a34:	4649      	mov	r1, r9
 8007a36:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007a3a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a3e:	f7f8 fe75 	bl	800072c <__aeabi_ddiv>
 8007a42:	e79d      	b.n	8007980 <_strtod_l+0x378>
 8007a44:	9b07      	ldr	r3, [sp, #28]
 8007a46:	1ba6      	subs	r6, r4, r6
 8007a48:	441e      	add	r6, r3
 8007a4a:	2e00      	cmp	r6, #0
 8007a4c:	dd74      	ble.n	8007b38 <_strtod_l+0x530>
 8007a4e:	f016 030f 	ands.w	r3, r6, #15
 8007a52:	d00a      	beq.n	8007a6a <_strtod_l+0x462>
 8007a54:	4950      	ldr	r1, [pc, #320]	; (8007b98 <_strtod_l+0x590>)
 8007a56:	4642      	mov	r2, r8
 8007a58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a60:	464b      	mov	r3, r9
 8007a62:	f7f8 fd39 	bl	80004d8 <__aeabi_dmul>
 8007a66:	4680      	mov	r8, r0
 8007a68:	4689      	mov	r9, r1
 8007a6a:	f036 060f 	bics.w	r6, r6, #15
 8007a6e:	d052      	beq.n	8007b16 <_strtod_l+0x50e>
 8007a70:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8007a74:	dd27      	ble.n	8007ac6 <_strtod_l+0x4be>
 8007a76:	f04f 0b00 	mov.w	fp, #0
 8007a7a:	f8cd b010 	str.w	fp, [sp, #16]
 8007a7e:	f8cd b020 	str.w	fp, [sp, #32]
 8007a82:	f8cd b018 	str.w	fp, [sp, #24]
 8007a86:	2322      	movs	r3, #34	; 0x22
 8007a88:	f04f 0800 	mov.w	r8, #0
 8007a8c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007b90 <_strtod_l+0x588>
 8007a90:	f8ca 3000 	str.w	r3, [sl]
 8007a94:	9b08      	ldr	r3, [sp, #32]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f43f adf7 	beq.w	800768a <_strtod_l+0x82>
 8007a9c:	4650      	mov	r0, sl
 8007a9e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007aa0:	f001 fe6a 	bl	8009778 <_Bfree>
 8007aa4:	4650      	mov	r0, sl
 8007aa6:	9906      	ldr	r1, [sp, #24]
 8007aa8:	f001 fe66 	bl	8009778 <_Bfree>
 8007aac:	4650      	mov	r0, sl
 8007aae:	9904      	ldr	r1, [sp, #16]
 8007ab0:	f001 fe62 	bl	8009778 <_Bfree>
 8007ab4:	4650      	mov	r0, sl
 8007ab6:	9908      	ldr	r1, [sp, #32]
 8007ab8:	f001 fe5e 	bl	8009778 <_Bfree>
 8007abc:	4659      	mov	r1, fp
 8007abe:	4650      	mov	r0, sl
 8007ac0:	f001 fe5a 	bl	8009778 <_Bfree>
 8007ac4:	e5e1      	b.n	800768a <_strtod_l+0x82>
 8007ac6:	4b35      	ldr	r3, [pc, #212]	; (8007b9c <_strtod_l+0x594>)
 8007ac8:	4640      	mov	r0, r8
 8007aca:	9305      	str	r3, [sp, #20]
 8007acc:	2300      	movs	r3, #0
 8007ace:	4649      	mov	r1, r9
 8007ad0:	461f      	mov	r7, r3
 8007ad2:	1136      	asrs	r6, r6, #4
 8007ad4:	2e01      	cmp	r6, #1
 8007ad6:	dc21      	bgt.n	8007b1c <_strtod_l+0x514>
 8007ad8:	b10b      	cbz	r3, 8007ade <_strtod_l+0x4d6>
 8007ada:	4680      	mov	r8, r0
 8007adc:	4689      	mov	r9, r1
 8007ade:	4b2f      	ldr	r3, [pc, #188]	; (8007b9c <_strtod_l+0x594>)
 8007ae0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007ae4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007ae8:	4642      	mov	r2, r8
 8007aea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007aee:	464b      	mov	r3, r9
 8007af0:	f7f8 fcf2 	bl	80004d8 <__aeabi_dmul>
 8007af4:	4b26      	ldr	r3, [pc, #152]	; (8007b90 <_strtod_l+0x588>)
 8007af6:	460a      	mov	r2, r1
 8007af8:	400b      	ands	r3, r1
 8007afa:	4929      	ldr	r1, [pc, #164]	; (8007ba0 <_strtod_l+0x598>)
 8007afc:	4680      	mov	r8, r0
 8007afe:	428b      	cmp	r3, r1
 8007b00:	d8b9      	bhi.n	8007a76 <_strtod_l+0x46e>
 8007b02:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007b06:	428b      	cmp	r3, r1
 8007b08:	bf86      	itte	hi
 8007b0a:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8007b0e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007ba4 <_strtod_l+0x59c>
 8007b12:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007b16:	2300      	movs	r3, #0
 8007b18:	9305      	str	r3, [sp, #20]
 8007b1a:	e07f      	b.n	8007c1c <_strtod_l+0x614>
 8007b1c:	07f2      	lsls	r2, r6, #31
 8007b1e:	d505      	bpl.n	8007b2c <_strtod_l+0x524>
 8007b20:	9b05      	ldr	r3, [sp, #20]
 8007b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b26:	f7f8 fcd7 	bl	80004d8 <__aeabi_dmul>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	9a05      	ldr	r2, [sp, #20]
 8007b2e:	3701      	adds	r7, #1
 8007b30:	3208      	adds	r2, #8
 8007b32:	1076      	asrs	r6, r6, #1
 8007b34:	9205      	str	r2, [sp, #20]
 8007b36:	e7cd      	b.n	8007ad4 <_strtod_l+0x4cc>
 8007b38:	d0ed      	beq.n	8007b16 <_strtod_l+0x50e>
 8007b3a:	4276      	negs	r6, r6
 8007b3c:	f016 020f 	ands.w	r2, r6, #15
 8007b40:	d00a      	beq.n	8007b58 <_strtod_l+0x550>
 8007b42:	4b15      	ldr	r3, [pc, #84]	; (8007b98 <_strtod_l+0x590>)
 8007b44:	4640      	mov	r0, r8
 8007b46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b4a:	4649      	mov	r1, r9
 8007b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b50:	f7f8 fdec 	bl	800072c <__aeabi_ddiv>
 8007b54:	4680      	mov	r8, r0
 8007b56:	4689      	mov	r9, r1
 8007b58:	1136      	asrs	r6, r6, #4
 8007b5a:	d0dc      	beq.n	8007b16 <_strtod_l+0x50e>
 8007b5c:	2e1f      	cmp	r6, #31
 8007b5e:	dd23      	ble.n	8007ba8 <_strtod_l+0x5a0>
 8007b60:	f04f 0b00 	mov.w	fp, #0
 8007b64:	f8cd b010 	str.w	fp, [sp, #16]
 8007b68:	f8cd b020 	str.w	fp, [sp, #32]
 8007b6c:	f8cd b018 	str.w	fp, [sp, #24]
 8007b70:	2322      	movs	r3, #34	; 0x22
 8007b72:	f04f 0800 	mov.w	r8, #0
 8007b76:	f04f 0900 	mov.w	r9, #0
 8007b7a:	f8ca 3000 	str.w	r3, [sl]
 8007b7e:	e789      	b.n	8007a94 <_strtod_l+0x48c>
 8007b80:	0800b49d 	.word	0x0800b49d
 8007b84:	0800b4e0 	.word	0x0800b4e0
 8007b88:	0800b495 	.word	0x0800b495
 8007b8c:	0800b624 	.word	0x0800b624
 8007b90:	7ff00000 	.word	0x7ff00000
 8007b94:	0800b8d0 	.word	0x0800b8d0
 8007b98:	0800b7b0 	.word	0x0800b7b0
 8007b9c:	0800b788 	.word	0x0800b788
 8007ba0:	7ca00000 	.word	0x7ca00000
 8007ba4:	7fefffff 	.word	0x7fefffff
 8007ba8:	f016 0310 	ands.w	r3, r6, #16
 8007bac:	bf18      	it	ne
 8007bae:	236a      	movne	r3, #106	; 0x6a
 8007bb0:	4640      	mov	r0, r8
 8007bb2:	9305      	str	r3, [sp, #20]
 8007bb4:	4649      	mov	r1, r9
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	4fb0      	ldr	r7, [pc, #704]	; (8007e7c <_strtod_l+0x874>)
 8007bba:	07f2      	lsls	r2, r6, #31
 8007bbc:	d504      	bpl.n	8007bc8 <_strtod_l+0x5c0>
 8007bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bc2:	f7f8 fc89 	bl	80004d8 <__aeabi_dmul>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	1076      	asrs	r6, r6, #1
 8007bca:	f107 0708 	add.w	r7, r7, #8
 8007bce:	d1f4      	bne.n	8007bba <_strtod_l+0x5b2>
 8007bd0:	b10b      	cbz	r3, 8007bd6 <_strtod_l+0x5ce>
 8007bd2:	4680      	mov	r8, r0
 8007bd4:	4689      	mov	r9, r1
 8007bd6:	9b05      	ldr	r3, [sp, #20]
 8007bd8:	b1c3      	cbz	r3, 8007c0c <_strtod_l+0x604>
 8007bda:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007bde:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	4649      	mov	r1, r9
 8007be6:	dd11      	ble.n	8007c0c <_strtod_l+0x604>
 8007be8:	2b1f      	cmp	r3, #31
 8007bea:	f340 8127 	ble.w	8007e3c <_strtod_l+0x834>
 8007bee:	2b34      	cmp	r3, #52	; 0x34
 8007bf0:	bfd8      	it	le
 8007bf2:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007bf6:	f04f 0800 	mov.w	r8, #0
 8007bfa:	bfcf      	iteee	gt
 8007bfc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007c00:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007c04:	fa03 f202 	lslle.w	r2, r3, r2
 8007c08:	ea02 0901 	andle.w	r9, r2, r1
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	2300      	movs	r3, #0
 8007c10:	4640      	mov	r0, r8
 8007c12:	4649      	mov	r1, r9
 8007c14:	f7f8 fec8 	bl	80009a8 <__aeabi_dcmpeq>
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	d1a1      	bne.n	8007b60 <_strtod_l+0x558>
 8007c1c:	9b06      	ldr	r3, [sp, #24]
 8007c1e:	465a      	mov	r2, fp
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	4650      	mov	r0, sl
 8007c24:	4623      	mov	r3, r4
 8007c26:	9908      	ldr	r1, [sp, #32]
 8007c28:	f001 fe0e 	bl	8009848 <__s2b>
 8007c2c:	9008      	str	r0, [sp, #32]
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f43f af21 	beq.w	8007a76 <_strtod_l+0x46e>
 8007c34:	9b04      	ldr	r3, [sp, #16]
 8007c36:	f04f 0b00 	mov.w	fp, #0
 8007c3a:	1b5d      	subs	r5, r3, r5
 8007c3c:	9b07      	ldr	r3, [sp, #28]
 8007c3e:	f8cd b010 	str.w	fp, [sp, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	bfb4      	ite	lt
 8007c46:	462b      	movlt	r3, r5
 8007c48:	2300      	movge	r3, #0
 8007c4a:	930e      	str	r3, [sp, #56]	; 0x38
 8007c4c:	9b07      	ldr	r3, [sp, #28]
 8007c4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007c52:	9314      	str	r3, [sp, #80]	; 0x50
 8007c54:	9b08      	ldr	r3, [sp, #32]
 8007c56:	4650      	mov	r0, sl
 8007c58:	6859      	ldr	r1, [r3, #4]
 8007c5a:	f001 fd4d 	bl	80096f8 <_Balloc>
 8007c5e:	9006      	str	r0, [sp, #24]
 8007c60:	2800      	cmp	r0, #0
 8007c62:	f43f af10 	beq.w	8007a86 <_strtod_l+0x47e>
 8007c66:	9b08      	ldr	r3, [sp, #32]
 8007c68:	300c      	adds	r0, #12
 8007c6a:	691a      	ldr	r2, [r3, #16]
 8007c6c:	f103 010c 	add.w	r1, r3, #12
 8007c70:	3202      	adds	r2, #2
 8007c72:	0092      	lsls	r2, r2, #2
 8007c74:	f7fe fdfe 	bl	8006874 <memcpy>
 8007c78:	ab1c      	add	r3, sp, #112	; 0x70
 8007c7a:	9301      	str	r3, [sp, #4]
 8007c7c:	ab1b      	add	r3, sp, #108	; 0x6c
 8007c7e:	9300      	str	r3, [sp, #0]
 8007c80:	4642      	mov	r2, r8
 8007c82:	464b      	mov	r3, r9
 8007c84:	4650      	mov	r0, sl
 8007c86:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8007c8a:	f002 f91f 	bl	8009ecc <__d2b>
 8007c8e:	901a      	str	r0, [sp, #104]	; 0x68
 8007c90:	2800      	cmp	r0, #0
 8007c92:	f43f aef8 	beq.w	8007a86 <_strtod_l+0x47e>
 8007c96:	2101      	movs	r1, #1
 8007c98:	4650      	mov	r0, sl
 8007c9a:	f001 fe6d 	bl	8009978 <__i2b>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	9004      	str	r0, [sp, #16]
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	f43f aeef 	beq.w	8007a86 <_strtod_l+0x47e>
 8007ca8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007caa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007cac:	2d00      	cmp	r5, #0
 8007cae:	bfab      	itete	ge
 8007cb0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007cb2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8007cb4:	18ee      	addge	r6, r5, r3
 8007cb6:	1b5c      	sublt	r4, r3, r5
 8007cb8:	9b05      	ldr	r3, [sp, #20]
 8007cba:	bfa8      	it	ge
 8007cbc:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8007cbe:	eba5 0503 	sub.w	r5, r5, r3
 8007cc2:	4415      	add	r5, r2
 8007cc4:	4b6e      	ldr	r3, [pc, #440]	; (8007e80 <_strtod_l+0x878>)
 8007cc6:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8007cca:	bfb8      	it	lt
 8007ccc:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007cce:	429d      	cmp	r5, r3
 8007cd0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007cd4:	f280 80c4 	bge.w	8007e60 <_strtod_l+0x858>
 8007cd8:	1b5b      	subs	r3, r3, r5
 8007cda:	2b1f      	cmp	r3, #31
 8007cdc:	f04f 0701 	mov.w	r7, #1
 8007ce0:	eba2 0203 	sub.w	r2, r2, r3
 8007ce4:	f300 80b1 	bgt.w	8007e4a <_strtod_l+0x842>
 8007ce8:	2500      	movs	r5, #0
 8007cea:	fa07 f303 	lsl.w	r3, r7, r3
 8007cee:	930f      	str	r3, [sp, #60]	; 0x3c
 8007cf0:	18b7      	adds	r7, r6, r2
 8007cf2:	9b05      	ldr	r3, [sp, #20]
 8007cf4:	42be      	cmp	r6, r7
 8007cf6:	4414      	add	r4, r2
 8007cf8:	441c      	add	r4, r3
 8007cfa:	4633      	mov	r3, r6
 8007cfc:	bfa8      	it	ge
 8007cfe:	463b      	movge	r3, r7
 8007d00:	42a3      	cmp	r3, r4
 8007d02:	bfa8      	it	ge
 8007d04:	4623      	movge	r3, r4
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	bfc2      	ittt	gt
 8007d0a:	1aff      	subgt	r7, r7, r3
 8007d0c:	1ae4      	subgt	r4, r4, r3
 8007d0e:	1af6      	subgt	r6, r6, r3
 8007d10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	dd17      	ble.n	8007d46 <_strtod_l+0x73e>
 8007d16:	461a      	mov	r2, r3
 8007d18:	4650      	mov	r0, sl
 8007d1a:	9904      	ldr	r1, [sp, #16]
 8007d1c:	f001 feea 	bl	8009af4 <__pow5mult>
 8007d20:	9004      	str	r0, [sp, #16]
 8007d22:	2800      	cmp	r0, #0
 8007d24:	f43f aeaf 	beq.w	8007a86 <_strtod_l+0x47e>
 8007d28:	4601      	mov	r1, r0
 8007d2a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007d2c:	4650      	mov	r0, sl
 8007d2e:	f001 fe39 	bl	80099a4 <__multiply>
 8007d32:	9009      	str	r0, [sp, #36]	; 0x24
 8007d34:	2800      	cmp	r0, #0
 8007d36:	f43f aea6 	beq.w	8007a86 <_strtod_l+0x47e>
 8007d3a:	4650      	mov	r0, sl
 8007d3c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d3e:	f001 fd1b 	bl	8009778 <_Bfree>
 8007d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d44:	931a      	str	r3, [sp, #104]	; 0x68
 8007d46:	2f00      	cmp	r7, #0
 8007d48:	f300 808e 	bgt.w	8007e68 <_strtod_l+0x860>
 8007d4c:	9b07      	ldr	r3, [sp, #28]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	dd08      	ble.n	8007d64 <_strtod_l+0x75c>
 8007d52:	4650      	mov	r0, sl
 8007d54:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d56:	9906      	ldr	r1, [sp, #24]
 8007d58:	f001 fecc 	bl	8009af4 <__pow5mult>
 8007d5c:	9006      	str	r0, [sp, #24]
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f43f ae91 	beq.w	8007a86 <_strtod_l+0x47e>
 8007d64:	2c00      	cmp	r4, #0
 8007d66:	dd08      	ble.n	8007d7a <_strtod_l+0x772>
 8007d68:	4622      	mov	r2, r4
 8007d6a:	4650      	mov	r0, sl
 8007d6c:	9906      	ldr	r1, [sp, #24]
 8007d6e:	f001 ff1b 	bl	8009ba8 <__lshift>
 8007d72:	9006      	str	r0, [sp, #24]
 8007d74:	2800      	cmp	r0, #0
 8007d76:	f43f ae86 	beq.w	8007a86 <_strtod_l+0x47e>
 8007d7a:	2e00      	cmp	r6, #0
 8007d7c:	dd08      	ble.n	8007d90 <_strtod_l+0x788>
 8007d7e:	4632      	mov	r2, r6
 8007d80:	4650      	mov	r0, sl
 8007d82:	9904      	ldr	r1, [sp, #16]
 8007d84:	f001 ff10 	bl	8009ba8 <__lshift>
 8007d88:	9004      	str	r0, [sp, #16]
 8007d8a:	2800      	cmp	r0, #0
 8007d8c:	f43f ae7b 	beq.w	8007a86 <_strtod_l+0x47e>
 8007d90:	4650      	mov	r0, sl
 8007d92:	9a06      	ldr	r2, [sp, #24]
 8007d94:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d96:	f001 ff93 	bl	8009cc0 <__mdiff>
 8007d9a:	4683      	mov	fp, r0
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	f43f ae72 	beq.w	8007a86 <_strtod_l+0x47e>
 8007da2:	2400      	movs	r4, #0
 8007da4:	68c3      	ldr	r3, [r0, #12]
 8007da6:	9904      	ldr	r1, [sp, #16]
 8007da8:	60c4      	str	r4, [r0, #12]
 8007daa:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dac:	f001 ff6c 	bl	8009c88 <__mcmp>
 8007db0:	42a0      	cmp	r0, r4
 8007db2:	da6b      	bge.n	8007e8c <_strtod_l+0x884>
 8007db4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007db6:	ea53 0308 	orrs.w	r3, r3, r8
 8007dba:	f040 8091 	bne.w	8007ee0 <_strtod_l+0x8d8>
 8007dbe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	f040 808c 	bne.w	8007ee0 <_strtod_l+0x8d8>
 8007dc8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007dcc:	0d1b      	lsrs	r3, r3, #20
 8007dce:	051b      	lsls	r3, r3, #20
 8007dd0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007dd4:	f240 8084 	bls.w	8007ee0 <_strtod_l+0x8d8>
 8007dd8:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007ddc:	b91b      	cbnz	r3, 8007de6 <_strtod_l+0x7de>
 8007dde:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	dd7c      	ble.n	8007ee0 <_strtod_l+0x8d8>
 8007de6:	4659      	mov	r1, fp
 8007de8:	2201      	movs	r2, #1
 8007dea:	4650      	mov	r0, sl
 8007dec:	f001 fedc 	bl	8009ba8 <__lshift>
 8007df0:	9904      	ldr	r1, [sp, #16]
 8007df2:	4683      	mov	fp, r0
 8007df4:	f001 ff48 	bl	8009c88 <__mcmp>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	dd71      	ble.n	8007ee0 <_strtod_l+0x8d8>
 8007dfc:	9905      	ldr	r1, [sp, #20]
 8007dfe:	464b      	mov	r3, r9
 8007e00:	4a20      	ldr	r2, [pc, #128]	; (8007e84 <_strtod_l+0x87c>)
 8007e02:	2900      	cmp	r1, #0
 8007e04:	f000 808c 	beq.w	8007f20 <_strtod_l+0x918>
 8007e08:	ea02 0109 	and.w	r1, r2, r9
 8007e0c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007e10:	f300 8086 	bgt.w	8007f20 <_strtod_l+0x918>
 8007e14:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007e18:	f77f aeaa 	ble.w	8007b70 <_strtod_l+0x568>
 8007e1c:	4640      	mov	r0, r8
 8007e1e:	4649      	mov	r1, r9
 8007e20:	4b19      	ldr	r3, [pc, #100]	; (8007e88 <_strtod_l+0x880>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	f7f8 fb58 	bl	80004d8 <__aeabi_dmul>
 8007e28:	460b      	mov	r3, r1
 8007e2a:	4303      	orrs	r3, r0
 8007e2c:	bf08      	it	eq
 8007e2e:	2322      	moveq	r3, #34	; 0x22
 8007e30:	4680      	mov	r8, r0
 8007e32:	4689      	mov	r9, r1
 8007e34:	bf08      	it	eq
 8007e36:	f8ca 3000 	streq.w	r3, [sl]
 8007e3a:	e62f      	b.n	8007a9c <_strtod_l+0x494>
 8007e3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e40:	fa02 f303 	lsl.w	r3, r2, r3
 8007e44:	ea03 0808 	and.w	r8, r3, r8
 8007e48:	e6e0      	b.n	8007c0c <_strtod_l+0x604>
 8007e4a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007e4e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007e52:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8007e56:	35e2      	adds	r5, #226	; 0xe2
 8007e58:	fa07 f505 	lsl.w	r5, r7, r5
 8007e5c:	970f      	str	r7, [sp, #60]	; 0x3c
 8007e5e:	e747      	b.n	8007cf0 <_strtod_l+0x6e8>
 8007e60:	2301      	movs	r3, #1
 8007e62:	2500      	movs	r5, #0
 8007e64:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e66:	e743      	b.n	8007cf0 <_strtod_l+0x6e8>
 8007e68:	463a      	mov	r2, r7
 8007e6a:	4650      	mov	r0, sl
 8007e6c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007e6e:	f001 fe9b 	bl	8009ba8 <__lshift>
 8007e72:	901a      	str	r0, [sp, #104]	; 0x68
 8007e74:	2800      	cmp	r0, #0
 8007e76:	f47f af69 	bne.w	8007d4c <_strtod_l+0x744>
 8007e7a:	e604      	b.n	8007a86 <_strtod_l+0x47e>
 8007e7c:	0800b4f8 	.word	0x0800b4f8
 8007e80:	fffffc02 	.word	0xfffffc02
 8007e84:	7ff00000 	.word	0x7ff00000
 8007e88:	39500000 	.word	0x39500000
 8007e8c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007e90:	d165      	bne.n	8007f5e <_strtod_l+0x956>
 8007e92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e98:	b35a      	cbz	r2, 8007ef2 <_strtod_l+0x8ea>
 8007e9a:	4a99      	ldr	r2, [pc, #612]	; (8008100 <_strtod_l+0xaf8>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d12b      	bne.n	8007ef8 <_strtod_l+0x8f0>
 8007ea0:	9b05      	ldr	r3, [sp, #20]
 8007ea2:	4641      	mov	r1, r8
 8007ea4:	b303      	cbz	r3, 8007ee8 <_strtod_l+0x8e0>
 8007ea6:	464a      	mov	r2, r9
 8007ea8:	4b96      	ldr	r3, [pc, #600]	; (8008104 <_strtod_l+0xafc>)
 8007eaa:	4013      	ands	r3, r2
 8007eac:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007eb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007eb4:	d81b      	bhi.n	8007eee <_strtod_l+0x8e6>
 8007eb6:	0d1b      	lsrs	r3, r3, #20
 8007eb8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec0:	4299      	cmp	r1, r3
 8007ec2:	d119      	bne.n	8007ef8 <_strtod_l+0x8f0>
 8007ec4:	4b90      	ldr	r3, [pc, #576]	; (8008108 <_strtod_l+0xb00>)
 8007ec6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d102      	bne.n	8007ed2 <_strtod_l+0x8ca>
 8007ecc:	3101      	adds	r1, #1
 8007ece:	f43f adda 	beq.w	8007a86 <_strtod_l+0x47e>
 8007ed2:	f04f 0800 	mov.w	r8, #0
 8007ed6:	4b8b      	ldr	r3, [pc, #556]	; (8008104 <_strtod_l+0xafc>)
 8007ed8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eda:	401a      	ands	r2, r3
 8007edc:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007ee0:	9b05      	ldr	r3, [sp, #20]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d19a      	bne.n	8007e1c <_strtod_l+0x814>
 8007ee6:	e5d9      	b.n	8007a9c <_strtod_l+0x494>
 8007ee8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007eec:	e7e8      	b.n	8007ec0 <_strtod_l+0x8b8>
 8007eee:	4613      	mov	r3, r2
 8007ef0:	e7e6      	b.n	8007ec0 <_strtod_l+0x8b8>
 8007ef2:	ea53 0308 	orrs.w	r3, r3, r8
 8007ef6:	d081      	beq.n	8007dfc <_strtod_l+0x7f4>
 8007ef8:	b1e5      	cbz	r5, 8007f34 <_strtod_l+0x92c>
 8007efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007efc:	421d      	tst	r5, r3
 8007efe:	d0ef      	beq.n	8007ee0 <_strtod_l+0x8d8>
 8007f00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f02:	4640      	mov	r0, r8
 8007f04:	4649      	mov	r1, r9
 8007f06:	9a05      	ldr	r2, [sp, #20]
 8007f08:	b1c3      	cbz	r3, 8007f3c <_strtod_l+0x934>
 8007f0a:	f7ff fb5b 	bl	80075c4 <sulp>
 8007f0e:	4602      	mov	r2, r0
 8007f10:	460b      	mov	r3, r1
 8007f12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f16:	f7f8 f929 	bl	800016c <__adddf3>
 8007f1a:	4680      	mov	r8, r0
 8007f1c:	4689      	mov	r9, r1
 8007f1e:	e7df      	b.n	8007ee0 <_strtod_l+0x8d8>
 8007f20:	4013      	ands	r3, r2
 8007f22:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007f26:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007f2a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007f2e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007f32:	e7d5      	b.n	8007ee0 <_strtod_l+0x8d8>
 8007f34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f36:	ea13 0f08 	tst.w	r3, r8
 8007f3a:	e7e0      	b.n	8007efe <_strtod_l+0x8f6>
 8007f3c:	f7ff fb42 	bl	80075c4 <sulp>
 8007f40:	4602      	mov	r2, r0
 8007f42:	460b      	mov	r3, r1
 8007f44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f48:	f7f8 f90e 	bl	8000168 <__aeabi_dsub>
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	2300      	movs	r3, #0
 8007f50:	4680      	mov	r8, r0
 8007f52:	4689      	mov	r9, r1
 8007f54:	f7f8 fd28 	bl	80009a8 <__aeabi_dcmpeq>
 8007f58:	2800      	cmp	r0, #0
 8007f5a:	d0c1      	beq.n	8007ee0 <_strtod_l+0x8d8>
 8007f5c:	e608      	b.n	8007b70 <_strtod_l+0x568>
 8007f5e:	4658      	mov	r0, fp
 8007f60:	9904      	ldr	r1, [sp, #16]
 8007f62:	f002 f80f 	bl	8009f84 <__ratio>
 8007f66:	2200      	movs	r2, #0
 8007f68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	460f      	mov	r7, r1
 8007f70:	f7f8 fd2e 	bl	80009d0 <__aeabi_dcmple>
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d070      	beq.n	800805a <_strtod_l+0xa52>
 8007f78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d042      	beq.n	8008004 <_strtod_l+0x9fc>
 8007f7e:	2600      	movs	r6, #0
 8007f80:	4f62      	ldr	r7, [pc, #392]	; (800810c <_strtod_l+0xb04>)
 8007f82:	4d62      	ldr	r5, [pc, #392]	; (800810c <_strtod_l+0xb04>)
 8007f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f8a:	0d1b      	lsrs	r3, r3, #20
 8007f8c:	051b      	lsls	r3, r3, #20
 8007f8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f92:	4b5f      	ldr	r3, [pc, #380]	; (8008110 <_strtod_l+0xb08>)
 8007f94:	429a      	cmp	r2, r3
 8007f96:	f040 80c3 	bne.w	8008120 <_strtod_l+0xb18>
 8007f9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f9c:	4640      	mov	r0, r8
 8007f9e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	f001 ff18 	bl	8009dd8 <__ulp>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	460b      	mov	r3, r1
 8007fac:	4630      	mov	r0, r6
 8007fae:	4639      	mov	r1, r7
 8007fb0:	f7f8 fa92 	bl	80004d8 <__aeabi_dmul>
 8007fb4:	4642      	mov	r2, r8
 8007fb6:	464b      	mov	r3, r9
 8007fb8:	f7f8 f8d8 	bl	800016c <__adddf3>
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	4951      	ldr	r1, [pc, #324]	; (8008104 <_strtod_l+0xafc>)
 8007fc0:	4a54      	ldr	r2, [pc, #336]	; (8008114 <_strtod_l+0xb0c>)
 8007fc2:	4019      	ands	r1, r3
 8007fc4:	4291      	cmp	r1, r2
 8007fc6:	4680      	mov	r8, r0
 8007fc8:	d95d      	bls.n	8008086 <_strtod_l+0xa7e>
 8007fca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fcc:	4b4e      	ldr	r3, [pc, #312]	; (8008108 <_strtod_l+0xb00>)
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d103      	bne.n	8007fda <_strtod_l+0x9d2>
 8007fd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	f43f ad56 	beq.w	8007a86 <_strtod_l+0x47e>
 8007fda:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8007fde:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008108 <_strtod_l+0xb00>
 8007fe2:	4650      	mov	r0, sl
 8007fe4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007fe6:	f001 fbc7 	bl	8009778 <_Bfree>
 8007fea:	4650      	mov	r0, sl
 8007fec:	9906      	ldr	r1, [sp, #24]
 8007fee:	f001 fbc3 	bl	8009778 <_Bfree>
 8007ff2:	4650      	mov	r0, sl
 8007ff4:	9904      	ldr	r1, [sp, #16]
 8007ff6:	f001 fbbf 	bl	8009778 <_Bfree>
 8007ffa:	4659      	mov	r1, fp
 8007ffc:	4650      	mov	r0, sl
 8007ffe:	f001 fbbb 	bl	8009778 <_Bfree>
 8008002:	e627      	b.n	8007c54 <_strtod_l+0x64c>
 8008004:	f1b8 0f00 	cmp.w	r8, #0
 8008008:	d119      	bne.n	800803e <_strtod_l+0xa36>
 800800a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800800c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008010:	b9e3      	cbnz	r3, 800804c <_strtod_l+0xa44>
 8008012:	2200      	movs	r2, #0
 8008014:	4630      	mov	r0, r6
 8008016:	4639      	mov	r1, r7
 8008018:	4b3c      	ldr	r3, [pc, #240]	; (800810c <_strtod_l+0xb04>)
 800801a:	f7f8 fccf 	bl	80009bc <__aeabi_dcmplt>
 800801e:	b9c8      	cbnz	r0, 8008054 <_strtod_l+0xa4c>
 8008020:	2200      	movs	r2, #0
 8008022:	4630      	mov	r0, r6
 8008024:	4639      	mov	r1, r7
 8008026:	4b3c      	ldr	r3, [pc, #240]	; (8008118 <_strtod_l+0xb10>)
 8008028:	f7f8 fa56 	bl	80004d8 <__aeabi_dmul>
 800802c:	4604      	mov	r4, r0
 800802e:	460d      	mov	r5, r1
 8008030:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008034:	9416      	str	r4, [sp, #88]	; 0x58
 8008036:	9317      	str	r3, [sp, #92]	; 0x5c
 8008038:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800803c:	e7a2      	b.n	8007f84 <_strtod_l+0x97c>
 800803e:	f1b8 0f01 	cmp.w	r8, #1
 8008042:	d103      	bne.n	800804c <_strtod_l+0xa44>
 8008044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008046:	2b00      	cmp	r3, #0
 8008048:	f43f ad92 	beq.w	8007b70 <_strtod_l+0x568>
 800804c:	2600      	movs	r6, #0
 800804e:	2400      	movs	r4, #0
 8008050:	4f32      	ldr	r7, [pc, #200]	; (800811c <_strtod_l+0xb14>)
 8008052:	e796      	b.n	8007f82 <_strtod_l+0x97a>
 8008054:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008056:	4d30      	ldr	r5, [pc, #192]	; (8008118 <_strtod_l+0xb10>)
 8008058:	e7ea      	b.n	8008030 <_strtod_l+0xa28>
 800805a:	4b2f      	ldr	r3, [pc, #188]	; (8008118 <_strtod_l+0xb10>)
 800805c:	2200      	movs	r2, #0
 800805e:	4630      	mov	r0, r6
 8008060:	4639      	mov	r1, r7
 8008062:	f7f8 fa39 	bl	80004d8 <__aeabi_dmul>
 8008066:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008068:	4604      	mov	r4, r0
 800806a:	460d      	mov	r5, r1
 800806c:	b933      	cbnz	r3, 800807c <_strtod_l+0xa74>
 800806e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008072:	9010      	str	r0, [sp, #64]	; 0x40
 8008074:	9311      	str	r3, [sp, #68]	; 0x44
 8008076:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800807a:	e783      	b.n	8007f84 <_strtod_l+0x97c>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008084:	e7f7      	b.n	8008076 <_strtod_l+0xa6e>
 8008086:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800808a:	9b05      	ldr	r3, [sp, #20]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d1a8      	bne.n	8007fe2 <_strtod_l+0x9da>
 8008090:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008094:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008096:	0d1b      	lsrs	r3, r3, #20
 8008098:	051b      	lsls	r3, r3, #20
 800809a:	429a      	cmp	r2, r3
 800809c:	d1a1      	bne.n	8007fe2 <_strtod_l+0x9da>
 800809e:	4620      	mov	r0, r4
 80080a0:	4629      	mov	r1, r5
 80080a2:	f7f8 fd61 	bl	8000b68 <__aeabi_d2lz>
 80080a6:	f7f8 f9e9 	bl	800047c <__aeabi_l2d>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4620      	mov	r0, r4
 80080b0:	4629      	mov	r1, r5
 80080b2:	f7f8 f859 	bl	8000168 <__aeabi_dsub>
 80080b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080bc:	ea43 0308 	orr.w	r3, r3, r8
 80080c0:	4313      	orrs	r3, r2
 80080c2:	4604      	mov	r4, r0
 80080c4:	460d      	mov	r5, r1
 80080c6:	d066      	beq.n	8008196 <_strtod_l+0xb8e>
 80080c8:	a309      	add	r3, pc, #36	; (adr r3, 80080f0 <_strtod_l+0xae8>)
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	f7f8 fc75 	bl	80009bc <__aeabi_dcmplt>
 80080d2:	2800      	cmp	r0, #0
 80080d4:	f47f ace2 	bne.w	8007a9c <_strtod_l+0x494>
 80080d8:	a307      	add	r3, pc, #28	; (adr r3, 80080f8 <_strtod_l+0xaf0>)
 80080da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080de:	4620      	mov	r0, r4
 80080e0:	4629      	mov	r1, r5
 80080e2:	f7f8 fc89 	bl	80009f8 <__aeabi_dcmpgt>
 80080e6:	2800      	cmp	r0, #0
 80080e8:	f43f af7b 	beq.w	8007fe2 <_strtod_l+0x9da>
 80080ec:	e4d6      	b.n	8007a9c <_strtod_l+0x494>
 80080ee:	bf00      	nop
 80080f0:	94a03595 	.word	0x94a03595
 80080f4:	3fdfffff 	.word	0x3fdfffff
 80080f8:	35afe535 	.word	0x35afe535
 80080fc:	3fe00000 	.word	0x3fe00000
 8008100:	000fffff 	.word	0x000fffff
 8008104:	7ff00000 	.word	0x7ff00000
 8008108:	7fefffff 	.word	0x7fefffff
 800810c:	3ff00000 	.word	0x3ff00000
 8008110:	7fe00000 	.word	0x7fe00000
 8008114:	7c9fffff 	.word	0x7c9fffff
 8008118:	3fe00000 	.word	0x3fe00000
 800811c:	bff00000 	.word	0xbff00000
 8008120:	9b05      	ldr	r3, [sp, #20]
 8008122:	b313      	cbz	r3, 800816a <_strtod_l+0xb62>
 8008124:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008126:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800812a:	d81e      	bhi.n	800816a <_strtod_l+0xb62>
 800812c:	a326      	add	r3, pc, #152	; (adr r3, 80081c8 <_strtod_l+0xbc0>)
 800812e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008132:	4620      	mov	r0, r4
 8008134:	4629      	mov	r1, r5
 8008136:	f7f8 fc4b 	bl	80009d0 <__aeabi_dcmple>
 800813a:	b190      	cbz	r0, 8008162 <_strtod_l+0xb5a>
 800813c:	4629      	mov	r1, r5
 800813e:	4620      	mov	r0, r4
 8008140:	f7f8 fca2 	bl	8000a88 <__aeabi_d2uiz>
 8008144:	2801      	cmp	r0, #1
 8008146:	bf38      	it	cc
 8008148:	2001      	movcc	r0, #1
 800814a:	f7f8 f94b 	bl	80003e4 <__aeabi_ui2d>
 800814e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008150:	4604      	mov	r4, r0
 8008152:	460d      	mov	r5, r1
 8008154:	b9d3      	cbnz	r3, 800818c <_strtod_l+0xb84>
 8008156:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800815a:	9012      	str	r0, [sp, #72]	; 0x48
 800815c:	9313      	str	r3, [sp, #76]	; 0x4c
 800815e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008162:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008164:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008168:	1a9f      	subs	r7, r3, r2
 800816a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800816e:	f001 fe33 	bl	8009dd8 <__ulp>
 8008172:	4602      	mov	r2, r0
 8008174:	460b      	mov	r3, r1
 8008176:	4630      	mov	r0, r6
 8008178:	4639      	mov	r1, r7
 800817a:	f7f8 f9ad 	bl	80004d8 <__aeabi_dmul>
 800817e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008182:	f7f7 fff3 	bl	800016c <__adddf3>
 8008186:	4680      	mov	r8, r0
 8008188:	4689      	mov	r9, r1
 800818a:	e77e      	b.n	800808a <_strtod_l+0xa82>
 800818c:	4602      	mov	r2, r0
 800818e:	460b      	mov	r3, r1
 8008190:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008194:	e7e3      	b.n	800815e <_strtod_l+0xb56>
 8008196:	a30e      	add	r3, pc, #56	; (adr r3, 80081d0 <_strtod_l+0xbc8>)
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	f7f8 fc0e 	bl	80009bc <__aeabi_dcmplt>
 80081a0:	e7a1      	b.n	80080e6 <_strtod_l+0xade>
 80081a2:	2300      	movs	r3, #0
 80081a4:	930a      	str	r3, [sp, #40]	; 0x28
 80081a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80081a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80081aa:	6013      	str	r3, [r2, #0]
 80081ac:	f7ff ba71 	b.w	8007692 <_strtod_l+0x8a>
 80081b0:	2a65      	cmp	r2, #101	; 0x65
 80081b2:	f43f ab63 	beq.w	800787c <_strtod_l+0x274>
 80081b6:	2a45      	cmp	r2, #69	; 0x45
 80081b8:	f43f ab60 	beq.w	800787c <_strtod_l+0x274>
 80081bc:	2301      	movs	r3, #1
 80081be:	f7ff bb95 	b.w	80078ec <_strtod_l+0x2e4>
 80081c2:	bf00      	nop
 80081c4:	f3af 8000 	nop.w
 80081c8:	ffc00000 	.word	0xffc00000
 80081cc:	41dfffff 	.word	0x41dfffff
 80081d0:	94a03595 	.word	0x94a03595
 80081d4:	3fcfffff 	.word	0x3fcfffff

080081d8 <_strtod_r>:
 80081d8:	4b01      	ldr	r3, [pc, #4]	; (80081e0 <_strtod_r+0x8>)
 80081da:	f7ff ba15 	b.w	8007608 <_strtod_l>
 80081de:	bf00      	nop
 80081e0:	2000007c 	.word	0x2000007c

080081e4 <_strtol_l.constprop.0>:
 80081e4:	2b01      	cmp	r3, #1
 80081e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081ea:	4680      	mov	r8, r0
 80081ec:	d001      	beq.n	80081f2 <_strtol_l.constprop.0+0xe>
 80081ee:	2b24      	cmp	r3, #36	; 0x24
 80081f0:	d906      	bls.n	8008200 <_strtol_l.constprop.0+0x1c>
 80081f2:	f7fe fb15 	bl	8006820 <__errno>
 80081f6:	2316      	movs	r3, #22
 80081f8:	6003      	str	r3, [r0, #0]
 80081fa:	2000      	movs	r0, #0
 80081fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008200:	460d      	mov	r5, r1
 8008202:	4f35      	ldr	r7, [pc, #212]	; (80082d8 <_strtol_l.constprop.0+0xf4>)
 8008204:	4628      	mov	r0, r5
 8008206:	f815 4b01 	ldrb.w	r4, [r5], #1
 800820a:	5de6      	ldrb	r6, [r4, r7]
 800820c:	f016 0608 	ands.w	r6, r6, #8
 8008210:	d1f8      	bne.n	8008204 <_strtol_l.constprop.0+0x20>
 8008212:	2c2d      	cmp	r4, #45	; 0x2d
 8008214:	d12f      	bne.n	8008276 <_strtol_l.constprop.0+0x92>
 8008216:	2601      	movs	r6, #1
 8008218:	782c      	ldrb	r4, [r5, #0]
 800821a:	1c85      	adds	r5, r0, #2
 800821c:	2b00      	cmp	r3, #0
 800821e:	d057      	beq.n	80082d0 <_strtol_l.constprop.0+0xec>
 8008220:	2b10      	cmp	r3, #16
 8008222:	d109      	bne.n	8008238 <_strtol_l.constprop.0+0x54>
 8008224:	2c30      	cmp	r4, #48	; 0x30
 8008226:	d107      	bne.n	8008238 <_strtol_l.constprop.0+0x54>
 8008228:	7828      	ldrb	r0, [r5, #0]
 800822a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800822e:	2858      	cmp	r0, #88	; 0x58
 8008230:	d149      	bne.n	80082c6 <_strtol_l.constprop.0+0xe2>
 8008232:	2310      	movs	r3, #16
 8008234:	786c      	ldrb	r4, [r5, #1]
 8008236:	3502      	adds	r5, #2
 8008238:	2700      	movs	r7, #0
 800823a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800823e:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8008242:	fbbe f9f3 	udiv	r9, lr, r3
 8008246:	4638      	mov	r0, r7
 8008248:	fb03 ea19 	mls	sl, r3, r9, lr
 800824c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008250:	f1bc 0f09 	cmp.w	ip, #9
 8008254:	d814      	bhi.n	8008280 <_strtol_l.constprop.0+0x9c>
 8008256:	4664      	mov	r4, ip
 8008258:	42a3      	cmp	r3, r4
 800825a:	dd22      	ble.n	80082a2 <_strtol_l.constprop.0+0xbe>
 800825c:	2f00      	cmp	r7, #0
 800825e:	db1d      	blt.n	800829c <_strtol_l.constprop.0+0xb8>
 8008260:	4581      	cmp	r9, r0
 8008262:	d31b      	bcc.n	800829c <_strtol_l.constprop.0+0xb8>
 8008264:	d101      	bne.n	800826a <_strtol_l.constprop.0+0x86>
 8008266:	45a2      	cmp	sl, r4
 8008268:	db18      	blt.n	800829c <_strtol_l.constprop.0+0xb8>
 800826a:	2701      	movs	r7, #1
 800826c:	fb00 4003 	mla	r0, r0, r3, r4
 8008270:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008274:	e7ea      	b.n	800824c <_strtol_l.constprop.0+0x68>
 8008276:	2c2b      	cmp	r4, #43	; 0x2b
 8008278:	bf04      	itt	eq
 800827a:	782c      	ldrbeq	r4, [r5, #0]
 800827c:	1c85      	addeq	r5, r0, #2
 800827e:	e7cd      	b.n	800821c <_strtol_l.constprop.0+0x38>
 8008280:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008284:	f1bc 0f19 	cmp.w	ip, #25
 8008288:	d801      	bhi.n	800828e <_strtol_l.constprop.0+0xaa>
 800828a:	3c37      	subs	r4, #55	; 0x37
 800828c:	e7e4      	b.n	8008258 <_strtol_l.constprop.0+0x74>
 800828e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008292:	f1bc 0f19 	cmp.w	ip, #25
 8008296:	d804      	bhi.n	80082a2 <_strtol_l.constprop.0+0xbe>
 8008298:	3c57      	subs	r4, #87	; 0x57
 800829a:	e7dd      	b.n	8008258 <_strtol_l.constprop.0+0x74>
 800829c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80082a0:	e7e6      	b.n	8008270 <_strtol_l.constprop.0+0x8c>
 80082a2:	2f00      	cmp	r7, #0
 80082a4:	da07      	bge.n	80082b6 <_strtol_l.constprop.0+0xd2>
 80082a6:	2322      	movs	r3, #34	; 0x22
 80082a8:	4670      	mov	r0, lr
 80082aa:	f8c8 3000 	str.w	r3, [r8]
 80082ae:	2a00      	cmp	r2, #0
 80082b0:	d0a4      	beq.n	80081fc <_strtol_l.constprop.0+0x18>
 80082b2:	1e69      	subs	r1, r5, #1
 80082b4:	e005      	b.n	80082c2 <_strtol_l.constprop.0+0xde>
 80082b6:	b106      	cbz	r6, 80082ba <_strtol_l.constprop.0+0xd6>
 80082b8:	4240      	negs	r0, r0
 80082ba:	2a00      	cmp	r2, #0
 80082bc:	d09e      	beq.n	80081fc <_strtol_l.constprop.0+0x18>
 80082be:	2f00      	cmp	r7, #0
 80082c0:	d1f7      	bne.n	80082b2 <_strtol_l.constprop.0+0xce>
 80082c2:	6011      	str	r1, [r2, #0]
 80082c4:	e79a      	b.n	80081fc <_strtol_l.constprop.0+0x18>
 80082c6:	2430      	movs	r4, #48	; 0x30
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1b5      	bne.n	8008238 <_strtol_l.constprop.0+0x54>
 80082cc:	2308      	movs	r3, #8
 80082ce:	e7b3      	b.n	8008238 <_strtol_l.constprop.0+0x54>
 80082d0:	2c30      	cmp	r4, #48	; 0x30
 80082d2:	d0a9      	beq.n	8008228 <_strtol_l.constprop.0+0x44>
 80082d4:	230a      	movs	r3, #10
 80082d6:	e7af      	b.n	8008238 <_strtol_l.constprop.0+0x54>
 80082d8:	0800b521 	.word	0x0800b521

080082dc <_strtol_r>:
 80082dc:	f7ff bf82 	b.w	80081e4 <_strtol_l.constprop.0>

080082e0 <quorem>:
 80082e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e4:	6903      	ldr	r3, [r0, #16]
 80082e6:	690c      	ldr	r4, [r1, #16]
 80082e8:	4607      	mov	r7, r0
 80082ea:	42a3      	cmp	r3, r4
 80082ec:	f2c0 8082 	blt.w	80083f4 <quorem+0x114>
 80082f0:	3c01      	subs	r4, #1
 80082f2:	f100 0514 	add.w	r5, r0, #20
 80082f6:	f101 0814 	add.w	r8, r1, #20
 80082fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082fe:	9301      	str	r3, [sp, #4]
 8008300:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008308:	3301      	adds	r3, #1
 800830a:	429a      	cmp	r2, r3
 800830c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008310:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008314:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008318:	d331      	bcc.n	800837e <quorem+0x9e>
 800831a:	f04f 0e00 	mov.w	lr, #0
 800831e:	4640      	mov	r0, r8
 8008320:	46ac      	mov	ip, r5
 8008322:	46f2      	mov	sl, lr
 8008324:	f850 2b04 	ldr.w	r2, [r0], #4
 8008328:	b293      	uxth	r3, r2
 800832a:	fb06 e303 	mla	r3, r6, r3, lr
 800832e:	0c12      	lsrs	r2, r2, #16
 8008330:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008334:	b29b      	uxth	r3, r3
 8008336:	fb06 e202 	mla	r2, r6, r2, lr
 800833a:	ebaa 0303 	sub.w	r3, sl, r3
 800833e:	f8dc a000 	ldr.w	sl, [ip]
 8008342:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008346:	fa1f fa8a 	uxth.w	sl, sl
 800834a:	4453      	add	r3, sl
 800834c:	f8dc a000 	ldr.w	sl, [ip]
 8008350:	b292      	uxth	r2, r2
 8008352:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008356:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800835a:	b29b      	uxth	r3, r3
 800835c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008360:	4581      	cmp	r9, r0
 8008362:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008366:	f84c 3b04 	str.w	r3, [ip], #4
 800836a:	d2db      	bcs.n	8008324 <quorem+0x44>
 800836c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008370:	b92b      	cbnz	r3, 800837e <quorem+0x9e>
 8008372:	9b01      	ldr	r3, [sp, #4]
 8008374:	3b04      	subs	r3, #4
 8008376:	429d      	cmp	r5, r3
 8008378:	461a      	mov	r2, r3
 800837a:	d32f      	bcc.n	80083dc <quorem+0xfc>
 800837c:	613c      	str	r4, [r7, #16]
 800837e:	4638      	mov	r0, r7
 8008380:	f001 fc82 	bl	8009c88 <__mcmp>
 8008384:	2800      	cmp	r0, #0
 8008386:	db25      	blt.n	80083d4 <quorem+0xf4>
 8008388:	4628      	mov	r0, r5
 800838a:	f04f 0c00 	mov.w	ip, #0
 800838e:	3601      	adds	r6, #1
 8008390:	f858 1b04 	ldr.w	r1, [r8], #4
 8008394:	f8d0 e000 	ldr.w	lr, [r0]
 8008398:	b28b      	uxth	r3, r1
 800839a:	ebac 0303 	sub.w	r3, ip, r3
 800839e:	fa1f f28e 	uxth.w	r2, lr
 80083a2:	4413      	add	r3, r2
 80083a4:	0c0a      	lsrs	r2, r1, #16
 80083a6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80083aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083b4:	45c1      	cmp	r9, r8
 80083b6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80083ba:	f840 3b04 	str.w	r3, [r0], #4
 80083be:	d2e7      	bcs.n	8008390 <quorem+0xb0>
 80083c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083c8:	b922      	cbnz	r2, 80083d4 <quorem+0xf4>
 80083ca:	3b04      	subs	r3, #4
 80083cc:	429d      	cmp	r5, r3
 80083ce:	461a      	mov	r2, r3
 80083d0:	d30a      	bcc.n	80083e8 <quorem+0x108>
 80083d2:	613c      	str	r4, [r7, #16]
 80083d4:	4630      	mov	r0, r6
 80083d6:	b003      	add	sp, #12
 80083d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083dc:	6812      	ldr	r2, [r2, #0]
 80083de:	3b04      	subs	r3, #4
 80083e0:	2a00      	cmp	r2, #0
 80083e2:	d1cb      	bne.n	800837c <quorem+0x9c>
 80083e4:	3c01      	subs	r4, #1
 80083e6:	e7c6      	b.n	8008376 <quorem+0x96>
 80083e8:	6812      	ldr	r2, [r2, #0]
 80083ea:	3b04      	subs	r3, #4
 80083ec:	2a00      	cmp	r2, #0
 80083ee:	d1f0      	bne.n	80083d2 <quorem+0xf2>
 80083f0:	3c01      	subs	r4, #1
 80083f2:	e7eb      	b.n	80083cc <quorem+0xec>
 80083f4:	2000      	movs	r0, #0
 80083f6:	e7ee      	b.n	80083d6 <quorem+0xf6>

080083f8 <_dtoa_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	4616      	mov	r6, r2
 80083fe:	461f      	mov	r7, r3
 8008400:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008402:	b099      	sub	sp, #100	; 0x64
 8008404:	4605      	mov	r5, r0
 8008406:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800840a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800840e:	b974      	cbnz	r4, 800842e <_dtoa_r+0x36>
 8008410:	2010      	movs	r0, #16
 8008412:	f001 f949 	bl	80096a8 <malloc>
 8008416:	4602      	mov	r2, r0
 8008418:	6268      	str	r0, [r5, #36]	; 0x24
 800841a:	b920      	cbnz	r0, 8008426 <_dtoa_r+0x2e>
 800841c:	21ea      	movs	r1, #234	; 0xea
 800841e:	4ba8      	ldr	r3, [pc, #672]	; (80086c0 <_dtoa_r+0x2c8>)
 8008420:	48a8      	ldr	r0, [pc, #672]	; (80086c4 <_dtoa_r+0x2cc>)
 8008422:	f002 f8a5 	bl	800a570 <__assert_func>
 8008426:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800842a:	6004      	str	r4, [r0, #0]
 800842c:	60c4      	str	r4, [r0, #12]
 800842e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008430:	6819      	ldr	r1, [r3, #0]
 8008432:	b151      	cbz	r1, 800844a <_dtoa_r+0x52>
 8008434:	685a      	ldr	r2, [r3, #4]
 8008436:	2301      	movs	r3, #1
 8008438:	4093      	lsls	r3, r2
 800843a:	604a      	str	r2, [r1, #4]
 800843c:	608b      	str	r3, [r1, #8]
 800843e:	4628      	mov	r0, r5
 8008440:	f001 f99a 	bl	8009778 <_Bfree>
 8008444:	2200      	movs	r2, #0
 8008446:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008448:	601a      	str	r2, [r3, #0]
 800844a:	1e3b      	subs	r3, r7, #0
 800844c:	bfaf      	iteee	ge
 800844e:	2300      	movge	r3, #0
 8008450:	2201      	movlt	r2, #1
 8008452:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008456:	9305      	strlt	r3, [sp, #20]
 8008458:	bfa8      	it	ge
 800845a:	f8c8 3000 	strge.w	r3, [r8]
 800845e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008462:	4b99      	ldr	r3, [pc, #612]	; (80086c8 <_dtoa_r+0x2d0>)
 8008464:	bfb8      	it	lt
 8008466:	f8c8 2000 	strlt.w	r2, [r8]
 800846a:	ea33 0309 	bics.w	r3, r3, r9
 800846e:	d119      	bne.n	80084a4 <_dtoa_r+0xac>
 8008470:	f242 730f 	movw	r3, #9999	; 0x270f
 8008474:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008476:	6013      	str	r3, [r2, #0]
 8008478:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800847c:	4333      	orrs	r3, r6
 800847e:	f000 857f 	beq.w	8008f80 <_dtoa_r+0xb88>
 8008482:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008484:	b953      	cbnz	r3, 800849c <_dtoa_r+0xa4>
 8008486:	4b91      	ldr	r3, [pc, #580]	; (80086cc <_dtoa_r+0x2d4>)
 8008488:	e022      	b.n	80084d0 <_dtoa_r+0xd8>
 800848a:	4b91      	ldr	r3, [pc, #580]	; (80086d0 <_dtoa_r+0x2d8>)
 800848c:	9303      	str	r3, [sp, #12]
 800848e:	3308      	adds	r3, #8
 8008490:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008492:	6013      	str	r3, [r2, #0]
 8008494:	9803      	ldr	r0, [sp, #12]
 8008496:	b019      	add	sp, #100	; 0x64
 8008498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800849c:	4b8b      	ldr	r3, [pc, #556]	; (80086cc <_dtoa_r+0x2d4>)
 800849e:	9303      	str	r3, [sp, #12]
 80084a0:	3303      	adds	r3, #3
 80084a2:	e7f5      	b.n	8008490 <_dtoa_r+0x98>
 80084a4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80084a8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80084ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084b0:	2200      	movs	r2, #0
 80084b2:	2300      	movs	r3, #0
 80084b4:	f7f8 fa78 	bl	80009a8 <__aeabi_dcmpeq>
 80084b8:	4680      	mov	r8, r0
 80084ba:	b158      	cbz	r0, 80084d4 <_dtoa_r+0xdc>
 80084bc:	2301      	movs	r3, #1
 80084be:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80084c0:	6013      	str	r3, [r2, #0]
 80084c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f000 8558 	beq.w	8008f7a <_dtoa_r+0xb82>
 80084ca:	4882      	ldr	r0, [pc, #520]	; (80086d4 <_dtoa_r+0x2dc>)
 80084cc:	6018      	str	r0, [r3, #0]
 80084ce:	1e43      	subs	r3, r0, #1
 80084d0:	9303      	str	r3, [sp, #12]
 80084d2:	e7df      	b.n	8008494 <_dtoa_r+0x9c>
 80084d4:	ab16      	add	r3, sp, #88	; 0x58
 80084d6:	9301      	str	r3, [sp, #4]
 80084d8:	ab17      	add	r3, sp, #92	; 0x5c
 80084da:	9300      	str	r3, [sp, #0]
 80084dc:	4628      	mov	r0, r5
 80084de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084e2:	f001 fcf3 	bl	8009ecc <__d2b>
 80084e6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80084ea:	4683      	mov	fp, r0
 80084ec:	2c00      	cmp	r4, #0
 80084ee:	d07f      	beq.n	80085f0 <_dtoa_r+0x1f8>
 80084f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80084f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084f6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80084fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084fe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008502:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008506:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800850a:	2200      	movs	r2, #0
 800850c:	4b72      	ldr	r3, [pc, #456]	; (80086d8 <_dtoa_r+0x2e0>)
 800850e:	f7f7 fe2b 	bl	8000168 <__aeabi_dsub>
 8008512:	a365      	add	r3, pc, #404	; (adr r3, 80086a8 <_dtoa_r+0x2b0>)
 8008514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008518:	f7f7 ffde 	bl	80004d8 <__aeabi_dmul>
 800851c:	a364      	add	r3, pc, #400	; (adr r3, 80086b0 <_dtoa_r+0x2b8>)
 800851e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008522:	f7f7 fe23 	bl	800016c <__adddf3>
 8008526:	4606      	mov	r6, r0
 8008528:	4620      	mov	r0, r4
 800852a:	460f      	mov	r7, r1
 800852c:	f7f7 ff6a 	bl	8000404 <__aeabi_i2d>
 8008530:	a361      	add	r3, pc, #388	; (adr r3, 80086b8 <_dtoa_r+0x2c0>)
 8008532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008536:	f7f7 ffcf 	bl	80004d8 <__aeabi_dmul>
 800853a:	4602      	mov	r2, r0
 800853c:	460b      	mov	r3, r1
 800853e:	4630      	mov	r0, r6
 8008540:	4639      	mov	r1, r7
 8008542:	f7f7 fe13 	bl	800016c <__adddf3>
 8008546:	4606      	mov	r6, r0
 8008548:	460f      	mov	r7, r1
 800854a:	f7f8 fa75 	bl	8000a38 <__aeabi_d2iz>
 800854e:	2200      	movs	r2, #0
 8008550:	4682      	mov	sl, r0
 8008552:	2300      	movs	r3, #0
 8008554:	4630      	mov	r0, r6
 8008556:	4639      	mov	r1, r7
 8008558:	f7f8 fa30 	bl	80009bc <__aeabi_dcmplt>
 800855c:	b148      	cbz	r0, 8008572 <_dtoa_r+0x17a>
 800855e:	4650      	mov	r0, sl
 8008560:	f7f7 ff50 	bl	8000404 <__aeabi_i2d>
 8008564:	4632      	mov	r2, r6
 8008566:	463b      	mov	r3, r7
 8008568:	f7f8 fa1e 	bl	80009a8 <__aeabi_dcmpeq>
 800856c:	b908      	cbnz	r0, 8008572 <_dtoa_r+0x17a>
 800856e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008572:	f1ba 0f16 	cmp.w	sl, #22
 8008576:	d858      	bhi.n	800862a <_dtoa_r+0x232>
 8008578:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800857c:	4b57      	ldr	r3, [pc, #348]	; (80086dc <_dtoa_r+0x2e4>)
 800857e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008586:	f7f8 fa19 	bl	80009bc <__aeabi_dcmplt>
 800858a:	2800      	cmp	r0, #0
 800858c:	d04f      	beq.n	800862e <_dtoa_r+0x236>
 800858e:	2300      	movs	r3, #0
 8008590:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008594:	930f      	str	r3, [sp, #60]	; 0x3c
 8008596:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008598:	1b1c      	subs	r4, r3, r4
 800859a:	1e63      	subs	r3, r4, #1
 800859c:	9309      	str	r3, [sp, #36]	; 0x24
 800859e:	bf49      	itett	mi
 80085a0:	f1c4 0301 	rsbmi	r3, r4, #1
 80085a4:	2300      	movpl	r3, #0
 80085a6:	9306      	strmi	r3, [sp, #24]
 80085a8:	2300      	movmi	r3, #0
 80085aa:	bf54      	ite	pl
 80085ac:	9306      	strpl	r3, [sp, #24]
 80085ae:	9309      	strmi	r3, [sp, #36]	; 0x24
 80085b0:	f1ba 0f00 	cmp.w	sl, #0
 80085b4:	db3d      	blt.n	8008632 <_dtoa_r+0x23a>
 80085b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085b8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80085bc:	4453      	add	r3, sl
 80085be:	9309      	str	r3, [sp, #36]	; 0x24
 80085c0:	2300      	movs	r3, #0
 80085c2:	930a      	str	r3, [sp, #40]	; 0x28
 80085c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085c6:	2b09      	cmp	r3, #9
 80085c8:	f200 808c 	bhi.w	80086e4 <_dtoa_r+0x2ec>
 80085cc:	2b05      	cmp	r3, #5
 80085ce:	bfc4      	itt	gt
 80085d0:	3b04      	subgt	r3, #4
 80085d2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80085d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085d6:	bfc8      	it	gt
 80085d8:	2400      	movgt	r4, #0
 80085da:	f1a3 0302 	sub.w	r3, r3, #2
 80085de:	bfd8      	it	le
 80085e0:	2401      	movle	r4, #1
 80085e2:	2b03      	cmp	r3, #3
 80085e4:	f200 808a 	bhi.w	80086fc <_dtoa_r+0x304>
 80085e8:	e8df f003 	tbb	[pc, r3]
 80085ec:	5b4d4f2d 	.word	0x5b4d4f2d
 80085f0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80085f4:	441c      	add	r4, r3
 80085f6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80085fa:	2b20      	cmp	r3, #32
 80085fc:	bfc3      	ittte	gt
 80085fe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008602:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008606:	fa09 f303 	lslgt.w	r3, r9, r3
 800860a:	f1c3 0320 	rsble	r3, r3, #32
 800860e:	bfc6      	itte	gt
 8008610:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008614:	4318      	orrgt	r0, r3
 8008616:	fa06 f003 	lslle.w	r0, r6, r3
 800861a:	f7f7 fee3 	bl	80003e4 <__aeabi_ui2d>
 800861e:	2301      	movs	r3, #1
 8008620:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008624:	3c01      	subs	r4, #1
 8008626:	9313      	str	r3, [sp, #76]	; 0x4c
 8008628:	e76f      	b.n	800850a <_dtoa_r+0x112>
 800862a:	2301      	movs	r3, #1
 800862c:	e7b2      	b.n	8008594 <_dtoa_r+0x19c>
 800862e:	900f      	str	r0, [sp, #60]	; 0x3c
 8008630:	e7b1      	b.n	8008596 <_dtoa_r+0x19e>
 8008632:	9b06      	ldr	r3, [sp, #24]
 8008634:	eba3 030a 	sub.w	r3, r3, sl
 8008638:	9306      	str	r3, [sp, #24]
 800863a:	f1ca 0300 	rsb	r3, sl, #0
 800863e:	930a      	str	r3, [sp, #40]	; 0x28
 8008640:	2300      	movs	r3, #0
 8008642:	930e      	str	r3, [sp, #56]	; 0x38
 8008644:	e7be      	b.n	80085c4 <_dtoa_r+0x1cc>
 8008646:	2300      	movs	r3, #0
 8008648:	930b      	str	r3, [sp, #44]	; 0x2c
 800864a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800864c:	2b00      	cmp	r3, #0
 800864e:	dc58      	bgt.n	8008702 <_dtoa_r+0x30a>
 8008650:	f04f 0901 	mov.w	r9, #1
 8008654:	464b      	mov	r3, r9
 8008656:	f8cd 9020 	str.w	r9, [sp, #32]
 800865a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800865e:	2200      	movs	r2, #0
 8008660:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008662:	6042      	str	r2, [r0, #4]
 8008664:	2204      	movs	r2, #4
 8008666:	f102 0614 	add.w	r6, r2, #20
 800866a:	429e      	cmp	r6, r3
 800866c:	6841      	ldr	r1, [r0, #4]
 800866e:	d94e      	bls.n	800870e <_dtoa_r+0x316>
 8008670:	4628      	mov	r0, r5
 8008672:	f001 f841 	bl	80096f8 <_Balloc>
 8008676:	9003      	str	r0, [sp, #12]
 8008678:	2800      	cmp	r0, #0
 800867a:	d14c      	bne.n	8008716 <_dtoa_r+0x31e>
 800867c:	4602      	mov	r2, r0
 800867e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008682:	4b17      	ldr	r3, [pc, #92]	; (80086e0 <_dtoa_r+0x2e8>)
 8008684:	e6cc      	b.n	8008420 <_dtoa_r+0x28>
 8008686:	2301      	movs	r3, #1
 8008688:	e7de      	b.n	8008648 <_dtoa_r+0x250>
 800868a:	2300      	movs	r3, #0
 800868c:	930b      	str	r3, [sp, #44]	; 0x2c
 800868e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008690:	eb0a 0903 	add.w	r9, sl, r3
 8008694:	f109 0301 	add.w	r3, r9, #1
 8008698:	2b01      	cmp	r3, #1
 800869a:	9308      	str	r3, [sp, #32]
 800869c:	bfb8      	it	lt
 800869e:	2301      	movlt	r3, #1
 80086a0:	e7dd      	b.n	800865e <_dtoa_r+0x266>
 80086a2:	2301      	movs	r3, #1
 80086a4:	e7f2      	b.n	800868c <_dtoa_r+0x294>
 80086a6:	bf00      	nop
 80086a8:	636f4361 	.word	0x636f4361
 80086ac:	3fd287a7 	.word	0x3fd287a7
 80086b0:	8b60c8b3 	.word	0x8b60c8b3
 80086b4:	3fc68a28 	.word	0x3fc68a28
 80086b8:	509f79fb 	.word	0x509f79fb
 80086bc:	3fd34413 	.word	0x3fd34413
 80086c0:	0800b62e 	.word	0x0800b62e
 80086c4:	0800b645 	.word	0x0800b645
 80086c8:	7ff00000 	.word	0x7ff00000
 80086cc:	0800b62a 	.word	0x0800b62a
 80086d0:	0800b621 	.word	0x0800b621
 80086d4:	0800b4a1 	.word	0x0800b4a1
 80086d8:	3ff80000 	.word	0x3ff80000
 80086dc:	0800b7b0 	.word	0x0800b7b0
 80086e0:	0800b6a0 	.word	0x0800b6a0
 80086e4:	2401      	movs	r4, #1
 80086e6:	2300      	movs	r3, #0
 80086e8:	940b      	str	r4, [sp, #44]	; 0x2c
 80086ea:	9322      	str	r3, [sp, #136]	; 0x88
 80086ec:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80086f0:	2200      	movs	r2, #0
 80086f2:	2312      	movs	r3, #18
 80086f4:	f8cd 9020 	str.w	r9, [sp, #32]
 80086f8:	9223      	str	r2, [sp, #140]	; 0x8c
 80086fa:	e7b0      	b.n	800865e <_dtoa_r+0x266>
 80086fc:	2301      	movs	r3, #1
 80086fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8008700:	e7f4      	b.n	80086ec <_dtoa_r+0x2f4>
 8008702:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8008706:	464b      	mov	r3, r9
 8008708:	f8cd 9020 	str.w	r9, [sp, #32]
 800870c:	e7a7      	b.n	800865e <_dtoa_r+0x266>
 800870e:	3101      	adds	r1, #1
 8008710:	6041      	str	r1, [r0, #4]
 8008712:	0052      	lsls	r2, r2, #1
 8008714:	e7a7      	b.n	8008666 <_dtoa_r+0x26e>
 8008716:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008718:	9a03      	ldr	r2, [sp, #12]
 800871a:	601a      	str	r2, [r3, #0]
 800871c:	9b08      	ldr	r3, [sp, #32]
 800871e:	2b0e      	cmp	r3, #14
 8008720:	f200 80a8 	bhi.w	8008874 <_dtoa_r+0x47c>
 8008724:	2c00      	cmp	r4, #0
 8008726:	f000 80a5 	beq.w	8008874 <_dtoa_r+0x47c>
 800872a:	f1ba 0f00 	cmp.w	sl, #0
 800872e:	dd34      	ble.n	800879a <_dtoa_r+0x3a2>
 8008730:	4a9a      	ldr	r2, [pc, #616]	; (800899c <_dtoa_r+0x5a4>)
 8008732:	f00a 030f 	and.w	r3, sl, #15
 8008736:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800873a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800873e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008742:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008746:	ea4f 142a 	mov.w	r4, sl, asr #4
 800874a:	d016      	beq.n	800877a <_dtoa_r+0x382>
 800874c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008750:	4b93      	ldr	r3, [pc, #588]	; (80089a0 <_dtoa_r+0x5a8>)
 8008752:	2703      	movs	r7, #3
 8008754:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008758:	f7f7 ffe8 	bl	800072c <__aeabi_ddiv>
 800875c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008760:	f004 040f 	and.w	r4, r4, #15
 8008764:	4e8e      	ldr	r6, [pc, #568]	; (80089a0 <_dtoa_r+0x5a8>)
 8008766:	b954      	cbnz	r4, 800877e <_dtoa_r+0x386>
 8008768:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800876c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008770:	f7f7 ffdc 	bl	800072c <__aeabi_ddiv>
 8008774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008778:	e029      	b.n	80087ce <_dtoa_r+0x3d6>
 800877a:	2702      	movs	r7, #2
 800877c:	e7f2      	b.n	8008764 <_dtoa_r+0x36c>
 800877e:	07e1      	lsls	r1, r4, #31
 8008780:	d508      	bpl.n	8008794 <_dtoa_r+0x39c>
 8008782:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008786:	e9d6 2300 	ldrd	r2, r3, [r6]
 800878a:	f7f7 fea5 	bl	80004d8 <__aeabi_dmul>
 800878e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008792:	3701      	adds	r7, #1
 8008794:	1064      	asrs	r4, r4, #1
 8008796:	3608      	adds	r6, #8
 8008798:	e7e5      	b.n	8008766 <_dtoa_r+0x36e>
 800879a:	f000 80a5 	beq.w	80088e8 <_dtoa_r+0x4f0>
 800879e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087a2:	f1ca 0400 	rsb	r4, sl, #0
 80087a6:	4b7d      	ldr	r3, [pc, #500]	; (800899c <_dtoa_r+0x5a4>)
 80087a8:	f004 020f 	and.w	r2, r4, #15
 80087ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b4:	f7f7 fe90 	bl	80004d8 <__aeabi_dmul>
 80087b8:	2702      	movs	r7, #2
 80087ba:	2300      	movs	r3, #0
 80087bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087c0:	4e77      	ldr	r6, [pc, #476]	; (80089a0 <_dtoa_r+0x5a8>)
 80087c2:	1124      	asrs	r4, r4, #4
 80087c4:	2c00      	cmp	r4, #0
 80087c6:	f040 8084 	bne.w	80088d2 <_dtoa_r+0x4da>
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1d2      	bne.n	8008774 <_dtoa_r+0x37c>
 80087ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 808b 	beq.w	80088ec <_dtoa_r+0x4f4>
 80087d6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80087da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80087de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80087e2:	2200      	movs	r2, #0
 80087e4:	4b6f      	ldr	r3, [pc, #444]	; (80089a4 <_dtoa_r+0x5ac>)
 80087e6:	f7f8 f8e9 	bl	80009bc <__aeabi_dcmplt>
 80087ea:	2800      	cmp	r0, #0
 80087ec:	d07e      	beq.n	80088ec <_dtoa_r+0x4f4>
 80087ee:	9b08      	ldr	r3, [sp, #32]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d07b      	beq.n	80088ec <_dtoa_r+0x4f4>
 80087f4:	f1b9 0f00 	cmp.w	r9, #0
 80087f8:	dd38      	ble.n	800886c <_dtoa_r+0x474>
 80087fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80087fe:	2200      	movs	r2, #0
 8008800:	4b69      	ldr	r3, [pc, #420]	; (80089a8 <_dtoa_r+0x5b0>)
 8008802:	f7f7 fe69 	bl	80004d8 <__aeabi_dmul>
 8008806:	464c      	mov	r4, r9
 8008808:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800880c:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 8008810:	3701      	adds	r7, #1
 8008812:	4638      	mov	r0, r7
 8008814:	f7f7 fdf6 	bl	8000404 <__aeabi_i2d>
 8008818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800881c:	f7f7 fe5c 	bl	80004d8 <__aeabi_dmul>
 8008820:	2200      	movs	r2, #0
 8008822:	4b62      	ldr	r3, [pc, #392]	; (80089ac <_dtoa_r+0x5b4>)
 8008824:	f7f7 fca2 	bl	800016c <__adddf3>
 8008828:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800882c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008830:	9611      	str	r6, [sp, #68]	; 0x44
 8008832:	2c00      	cmp	r4, #0
 8008834:	d15d      	bne.n	80088f2 <_dtoa_r+0x4fa>
 8008836:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800883a:	2200      	movs	r2, #0
 800883c:	4b5c      	ldr	r3, [pc, #368]	; (80089b0 <_dtoa_r+0x5b8>)
 800883e:	f7f7 fc93 	bl	8000168 <__aeabi_dsub>
 8008842:	4602      	mov	r2, r0
 8008844:	460b      	mov	r3, r1
 8008846:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800884a:	4633      	mov	r3, r6
 800884c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800884e:	f7f8 f8d3 	bl	80009f8 <__aeabi_dcmpgt>
 8008852:	2800      	cmp	r0, #0
 8008854:	f040 829c 	bne.w	8008d90 <_dtoa_r+0x998>
 8008858:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800885c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800885e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008862:	f7f8 f8ab 	bl	80009bc <__aeabi_dcmplt>
 8008866:	2800      	cmp	r0, #0
 8008868:	f040 8290 	bne.w	8008d8c <_dtoa_r+0x994>
 800886c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008870:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008874:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008876:	2b00      	cmp	r3, #0
 8008878:	f2c0 8152 	blt.w	8008b20 <_dtoa_r+0x728>
 800887c:	f1ba 0f0e 	cmp.w	sl, #14
 8008880:	f300 814e 	bgt.w	8008b20 <_dtoa_r+0x728>
 8008884:	4b45      	ldr	r3, [pc, #276]	; (800899c <_dtoa_r+0x5a4>)
 8008886:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800888a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800888e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008892:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008894:	2b00      	cmp	r3, #0
 8008896:	f280 80db 	bge.w	8008a50 <_dtoa_r+0x658>
 800889a:	9b08      	ldr	r3, [sp, #32]
 800889c:	2b00      	cmp	r3, #0
 800889e:	f300 80d7 	bgt.w	8008a50 <_dtoa_r+0x658>
 80088a2:	f040 8272 	bne.w	8008d8a <_dtoa_r+0x992>
 80088a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088aa:	2200      	movs	r2, #0
 80088ac:	4b40      	ldr	r3, [pc, #256]	; (80089b0 <_dtoa_r+0x5b8>)
 80088ae:	f7f7 fe13 	bl	80004d8 <__aeabi_dmul>
 80088b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088b6:	f7f8 f895 	bl	80009e4 <__aeabi_dcmpge>
 80088ba:	9c08      	ldr	r4, [sp, #32]
 80088bc:	4626      	mov	r6, r4
 80088be:	2800      	cmp	r0, #0
 80088c0:	f040 8248 	bne.w	8008d54 <_dtoa_r+0x95c>
 80088c4:	2331      	movs	r3, #49	; 0x31
 80088c6:	9f03      	ldr	r7, [sp, #12]
 80088c8:	f10a 0a01 	add.w	sl, sl, #1
 80088cc:	f807 3b01 	strb.w	r3, [r7], #1
 80088d0:	e244      	b.n	8008d5c <_dtoa_r+0x964>
 80088d2:	07e2      	lsls	r2, r4, #31
 80088d4:	d505      	bpl.n	80088e2 <_dtoa_r+0x4ea>
 80088d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80088da:	f7f7 fdfd 	bl	80004d8 <__aeabi_dmul>
 80088de:	2301      	movs	r3, #1
 80088e0:	3701      	adds	r7, #1
 80088e2:	1064      	asrs	r4, r4, #1
 80088e4:	3608      	adds	r6, #8
 80088e6:	e76d      	b.n	80087c4 <_dtoa_r+0x3cc>
 80088e8:	2702      	movs	r7, #2
 80088ea:	e770      	b.n	80087ce <_dtoa_r+0x3d6>
 80088ec:	46d0      	mov	r8, sl
 80088ee:	9c08      	ldr	r4, [sp, #32]
 80088f0:	e78f      	b.n	8008812 <_dtoa_r+0x41a>
 80088f2:	9903      	ldr	r1, [sp, #12]
 80088f4:	4b29      	ldr	r3, [pc, #164]	; (800899c <_dtoa_r+0x5a4>)
 80088f6:	4421      	add	r1, r4
 80088f8:	9112      	str	r1, [sp, #72]	; 0x48
 80088fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008900:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008904:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008908:	2900      	cmp	r1, #0
 800890a:	d055      	beq.n	80089b8 <_dtoa_r+0x5c0>
 800890c:	2000      	movs	r0, #0
 800890e:	4929      	ldr	r1, [pc, #164]	; (80089b4 <_dtoa_r+0x5bc>)
 8008910:	f7f7 ff0c 	bl	800072c <__aeabi_ddiv>
 8008914:	463b      	mov	r3, r7
 8008916:	4632      	mov	r2, r6
 8008918:	f7f7 fc26 	bl	8000168 <__aeabi_dsub>
 800891c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008920:	9f03      	ldr	r7, [sp, #12]
 8008922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008926:	f7f8 f887 	bl	8000a38 <__aeabi_d2iz>
 800892a:	4604      	mov	r4, r0
 800892c:	f7f7 fd6a 	bl	8000404 <__aeabi_i2d>
 8008930:	4602      	mov	r2, r0
 8008932:	460b      	mov	r3, r1
 8008934:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008938:	f7f7 fc16 	bl	8000168 <__aeabi_dsub>
 800893c:	4602      	mov	r2, r0
 800893e:	460b      	mov	r3, r1
 8008940:	3430      	adds	r4, #48	; 0x30
 8008942:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008946:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800894a:	f807 4b01 	strb.w	r4, [r7], #1
 800894e:	f7f8 f835 	bl	80009bc <__aeabi_dcmplt>
 8008952:	2800      	cmp	r0, #0
 8008954:	d174      	bne.n	8008a40 <_dtoa_r+0x648>
 8008956:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800895a:	2000      	movs	r0, #0
 800895c:	4911      	ldr	r1, [pc, #68]	; (80089a4 <_dtoa_r+0x5ac>)
 800895e:	f7f7 fc03 	bl	8000168 <__aeabi_dsub>
 8008962:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008966:	f7f8 f829 	bl	80009bc <__aeabi_dcmplt>
 800896a:	2800      	cmp	r0, #0
 800896c:	f040 80b7 	bne.w	8008ade <_dtoa_r+0x6e6>
 8008970:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008972:	429f      	cmp	r7, r3
 8008974:	f43f af7a 	beq.w	800886c <_dtoa_r+0x474>
 8008978:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800897c:	2200      	movs	r2, #0
 800897e:	4b0a      	ldr	r3, [pc, #40]	; (80089a8 <_dtoa_r+0x5b0>)
 8008980:	f7f7 fdaa 	bl	80004d8 <__aeabi_dmul>
 8008984:	2200      	movs	r2, #0
 8008986:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800898a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800898e:	4b06      	ldr	r3, [pc, #24]	; (80089a8 <_dtoa_r+0x5b0>)
 8008990:	f7f7 fda2 	bl	80004d8 <__aeabi_dmul>
 8008994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008998:	e7c3      	b.n	8008922 <_dtoa_r+0x52a>
 800899a:	bf00      	nop
 800899c:	0800b7b0 	.word	0x0800b7b0
 80089a0:	0800b788 	.word	0x0800b788
 80089a4:	3ff00000 	.word	0x3ff00000
 80089a8:	40240000 	.word	0x40240000
 80089ac:	401c0000 	.word	0x401c0000
 80089b0:	40140000 	.word	0x40140000
 80089b4:	3fe00000 	.word	0x3fe00000
 80089b8:	4630      	mov	r0, r6
 80089ba:	4639      	mov	r1, r7
 80089bc:	f7f7 fd8c 	bl	80004d8 <__aeabi_dmul>
 80089c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80089c6:	9c03      	ldr	r4, [sp, #12]
 80089c8:	9314      	str	r3, [sp, #80]	; 0x50
 80089ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089ce:	f7f8 f833 	bl	8000a38 <__aeabi_d2iz>
 80089d2:	9015      	str	r0, [sp, #84]	; 0x54
 80089d4:	f7f7 fd16 	bl	8000404 <__aeabi_i2d>
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089e0:	f7f7 fbc2 	bl	8000168 <__aeabi_dsub>
 80089e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089e6:	4606      	mov	r6, r0
 80089e8:	3330      	adds	r3, #48	; 0x30
 80089ea:	f804 3b01 	strb.w	r3, [r4], #1
 80089ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089f0:	460f      	mov	r7, r1
 80089f2:	429c      	cmp	r4, r3
 80089f4:	f04f 0200 	mov.w	r2, #0
 80089f8:	d124      	bne.n	8008a44 <_dtoa_r+0x64c>
 80089fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80089fe:	4bb0      	ldr	r3, [pc, #704]	; (8008cc0 <_dtoa_r+0x8c8>)
 8008a00:	f7f7 fbb4 	bl	800016c <__adddf3>
 8008a04:	4602      	mov	r2, r0
 8008a06:	460b      	mov	r3, r1
 8008a08:	4630      	mov	r0, r6
 8008a0a:	4639      	mov	r1, r7
 8008a0c:	f7f7 fff4 	bl	80009f8 <__aeabi_dcmpgt>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d163      	bne.n	8008adc <_dtoa_r+0x6e4>
 8008a14:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008a18:	2000      	movs	r0, #0
 8008a1a:	49a9      	ldr	r1, [pc, #676]	; (8008cc0 <_dtoa_r+0x8c8>)
 8008a1c:	f7f7 fba4 	bl	8000168 <__aeabi_dsub>
 8008a20:	4602      	mov	r2, r0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4630      	mov	r0, r6
 8008a26:	4639      	mov	r1, r7
 8008a28:	f7f7 ffc8 	bl	80009bc <__aeabi_dcmplt>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	f43f af1d 	beq.w	800886c <_dtoa_r+0x474>
 8008a32:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008a34:	1e7b      	subs	r3, r7, #1
 8008a36:	9314      	str	r3, [sp, #80]	; 0x50
 8008a38:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008a3c:	2b30      	cmp	r3, #48	; 0x30
 8008a3e:	d0f8      	beq.n	8008a32 <_dtoa_r+0x63a>
 8008a40:	46c2      	mov	sl, r8
 8008a42:	e03b      	b.n	8008abc <_dtoa_r+0x6c4>
 8008a44:	4b9f      	ldr	r3, [pc, #636]	; (8008cc4 <_dtoa_r+0x8cc>)
 8008a46:	f7f7 fd47 	bl	80004d8 <__aeabi_dmul>
 8008a4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a4e:	e7bc      	b.n	80089ca <_dtoa_r+0x5d2>
 8008a50:	9f03      	ldr	r7, [sp, #12]
 8008a52:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008a56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a5a:	4640      	mov	r0, r8
 8008a5c:	4649      	mov	r1, r9
 8008a5e:	f7f7 fe65 	bl	800072c <__aeabi_ddiv>
 8008a62:	f7f7 ffe9 	bl	8000a38 <__aeabi_d2iz>
 8008a66:	4604      	mov	r4, r0
 8008a68:	f7f7 fccc 	bl	8000404 <__aeabi_i2d>
 8008a6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a70:	f7f7 fd32 	bl	80004d8 <__aeabi_dmul>
 8008a74:	4602      	mov	r2, r0
 8008a76:	460b      	mov	r3, r1
 8008a78:	4640      	mov	r0, r8
 8008a7a:	4649      	mov	r1, r9
 8008a7c:	f7f7 fb74 	bl	8000168 <__aeabi_dsub>
 8008a80:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008a84:	f807 6b01 	strb.w	r6, [r7], #1
 8008a88:	9e03      	ldr	r6, [sp, #12]
 8008a8a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8008a8e:	1bbe      	subs	r6, r7, r6
 8008a90:	45b4      	cmp	ip, r6
 8008a92:	4602      	mov	r2, r0
 8008a94:	460b      	mov	r3, r1
 8008a96:	d136      	bne.n	8008b06 <_dtoa_r+0x70e>
 8008a98:	f7f7 fb68 	bl	800016c <__adddf3>
 8008a9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008aa0:	4680      	mov	r8, r0
 8008aa2:	4689      	mov	r9, r1
 8008aa4:	f7f7 ffa8 	bl	80009f8 <__aeabi_dcmpgt>
 8008aa8:	bb58      	cbnz	r0, 8008b02 <_dtoa_r+0x70a>
 8008aaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008aae:	4640      	mov	r0, r8
 8008ab0:	4649      	mov	r1, r9
 8008ab2:	f7f7 ff79 	bl	80009a8 <__aeabi_dcmpeq>
 8008ab6:	b108      	cbz	r0, 8008abc <_dtoa_r+0x6c4>
 8008ab8:	07e1      	lsls	r1, r4, #31
 8008aba:	d422      	bmi.n	8008b02 <_dtoa_r+0x70a>
 8008abc:	4628      	mov	r0, r5
 8008abe:	4659      	mov	r1, fp
 8008ac0:	f000 fe5a 	bl	8009778 <_Bfree>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	703b      	strb	r3, [r7, #0]
 8008ac8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008aca:	f10a 0001 	add.w	r0, sl, #1
 8008ace:	6018      	str	r0, [r3, #0]
 8008ad0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f43f acde 	beq.w	8008494 <_dtoa_r+0x9c>
 8008ad8:	601f      	str	r7, [r3, #0]
 8008ada:	e4db      	b.n	8008494 <_dtoa_r+0x9c>
 8008adc:	4627      	mov	r7, r4
 8008ade:	463b      	mov	r3, r7
 8008ae0:	461f      	mov	r7, r3
 8008ae2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ae6:	2a39      	cmp	r2, #57	; 0x39
 8008ae8:	d107      	bne.n	8008afa <_dtoa_r+0x702>
 8008aea:	9a03      	ldr	r2, [sp, #12]
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d1f7      	bne.n	8008ae0 <_dtoa_r+0x6e8>
 8008af0:	2230      	movs	r2, #48	; 0x30
 8008af2:	9903      	ldr	r1, [sp, #12]
 8008af4:	f108 0801 	add.w	r8, r8, #1
 8008af8:	700a      	strb	r2, [r1, #0]
 8008afa:	781a      	ldrb	r2, [r3, #0]
 8008afc:	3201      	adds	r2, #1
 8008afe:	701a      	strb	r2, [r3, #0]
 8008b00:	e79e      	b.n	8008a40 <_dtoa_r+0x648>
 8008b02:	46d0      	mov	r8, sl
 8008b04:	e7eb      	b.n	8008ade <_dtoa_r+0x6e6>
 8008b06:	2200      	movs	r2, #0
 8008b08:	4b6e      	ldr	r3, [pc, #440]	; (8008cc4 <_dtoa_r+0x8cc>)
 8008b0a:	f7f7 fce5 	bl	80004d8 <__aeabi_dmul>
 8008b0e:	2200      	movs	r2, #0
 8008b10:	2300      	movs	r3, #0
 8008b12:	4680      	mov	r8, r0
 8008b14:	4689      	mov	r9, r1
 8008b16:	f7f7 ff47 	bl	80009a8 <__aeabi_dcmpeq>
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	d09b      	beq.n	8008a56 <_dtoa_r+0x65e>
 8008b1e:	e7cd      	b.n	8008abc <_dtoa_r+0x6c4>
 8008b20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b22:	2a00      	cmp	r2, #0
 8008b24:	f000 80d0 	beq.w	8008cc8 <_dtoa_r+0x8d0>
 8008b28:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b2a:	2a01      	cmp	r2, #1
 8008b2c:	f300 80ae 	bgt.w	8008c8c <_dtoa_r+0x894>
 8008b30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008b32:	2a00      	cmp	r2, #0
 8008b34:	f000 80a6 	beq.w	8008c84 <_dtoa_r+0x88c>
 8008b38:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008b3c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008b3e:	9f06      	ldr	r7, [sp, #24]
 8008b40:	9a06      	ldr	r2, [sp, #24]
 8008b42:	2101      	movs	r1, #1
 8008b44:	441a      	add	r2, r3
 8008b46:	9206      	str	r2, [sp, #24]
 8008b48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b4a:	4628      	mov	r0, r5
 8008b4c:	441a      	add	r2, r3
 8008b4e:	9209      	str	r2, [sp, #36]	; 0x24
 8008b50:	f000 ff12 	bl	8009978 <__i2b>
 8008b54:	4606      	mov	r6, r0
 8008b56:	2f00      	cmp	r7, #0
 8008b58:	dd0c      	ble.n	8008b74 <_dtoa_r+0x77c>
 8008b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	dd09      	ble.n	8008b74 <_dtoa_r+0x77c>
 8008b60:	42bb      	cmp	r3, r7
 8008b62:	bfa8      	it	ge
 8008b64:	463b      	movge	r3, r7
 8008b66:	9a06      	ldr	r2, [sp, #24]
 8008b68:	1aff      	subs	r7, r7, r3
 8008b6a:	1ad2      	subs	r2, r2, r3
 8008b6c:	9206      	str	r2, [sp, #24]
 8008b6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	9309      	str	r3, [sp, #36]	; 0x24
 8008b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b76:	b1f3      	cbz	r3, 8008bb6 <_dtoa_r+0x7be>
 8008b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	f000 80a8 	beq.w	8008cd0 <_dtoa_r+0x8d8>
 8008b80:	2c00      	cmp	r4, #0
 8008b82:	dd10      	ble.n	8008ba6 <_dtoa_r+0x7ae>
 8008b84:	4631      	mov	r1, r6
 8008b86:	4622      	mov	r2, r4
 8008b88:	4628      	mov	r0, r5
 8008b8a:	f000 ffb3 	bl	8009af4 <__pow5mult>
 8008b8e:	465a      	mov	r2, fp
 8008b90:	4601      	mov	r1, r0
 8008b92:	4606      	mov	r6, r0
 8008b94:	4628      	mov	r0, r5
 8008b96:	f000 ff05 	bl	80099a4 <__multiply>
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	4659      	mov	r1, fp
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	f000 fdea 	bl	8009778 <_Bfree>
 8008ba4:	46c3      	mov	fp, r8
 8008ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ba8:	1b1a      	subs	r2, r3, r4
 8008baa:	d004      	beq.n	8008bb6 <_dtoa_r+0x7be>
 8008bac:	4659      	mov	r1, fp
 8008bae:	4628      	mov	r0, r5
 8008bb0:	f000 ffa0 	bl	8009af4 <__pow5mult>
 8008bb4:	4683      	mov	fp, r0
 8008bb6:	2101      	movs	r1, #1
 8008bb8:	4628      	mov	r0, r5
 8008bba:	f000 fedd 	bl	8009978 <__i2b>
 8008bbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bc0:	4604      	mov	r4, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f340 8086 	ble.w	8008cd4 <_dtoa_r+0x8dc>
 8008bc8:	461a      	mov	r2, r3
 8008bca:	4601      	mov	r1, r0
 8008bcc:	4628      	mov	r0, r5
 8008bce:	f000 ff91 	bl	8009af4 <__pow5mult>
 8008bd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bd4:	4604      	mov	r4, r0
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	dd7f      	ble.n	8008cda <_dtoa_r+0x8e2>
 8008bda:	f04f 0800 	mov.w	r8, #0
 8008bde:	6923      	ldr	r3, [r4, #16]
 8008be0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008be4:	6918      	ldr	r0, [r3, #16]
 8008be6:	f000 fe79 	bl	80098dc <__hi0bits>
 8008bea:	f1c0 0020 	rsb	r0, r0, #32
 8008bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bf0:	4418      	add	r0, r3
 8008bf2:	f010 001f 	ands.w	r0, r0, #31
 8008bf6:	f000 8092 	beq.w	8008d1e <_dtoa_r+0x926>
 8008bfa:	f1c0 0320 	rsb	r3, r0, #32
 8008bfe:	2b04      	cmp	r3, #4
 8008c00:	f340 808a 	ble.w	8008d18 <_dtoa_r+0x920>
 8008c04:	f1c0 001c 	rsb	r0, r0, #28
 8008c08:	9b06      	ldr	r3, [sp, #24]
 8008c0a:	4407      	add	r7, r0
 8008c0c:	4403      	add	r3, r0
 8008c0e:	9306      	str	r3, [sp, #24]
 8008c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c12:	4403      	add	r3, r0
 8008c14:	9309      	str	r3, [sp, #36]	; 0x24
 8008c16:	9b06      	ldr	r3, [sp, #24]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	dd05      	ble.n	8008c28 <_dtoa_r+0x830>
 8008c1c:	4659      	mov	r1, fp
 8008c1e:	461a      	mov	r2, r3
 8008c20:	4628      	mov	r0, r5
 8008c22:	f000 ffc1 	bl	8009ba8 <__lshift>
 8008c26:	4683      	mov	fp, r0
 8008c28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	dd05      	ble.n	8008c3a <_dtoa_r+0x842>
 8008c2e:	4621      	mov	r1, r4
 8008c30:	461a      	mov	r2, r3
 8008c32:	4628      	mov	r0, r5
 8008c34:	f000 ffb8 	bl	8009ba8 <__lshift>
 8008c38:	4604      	mov	r4, r0
 8008c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d070      	beq.n	8008d22 <_dtoa_r+0x92a>
 8008c40:	4621      	mov	r1, r4
 8008c42:	4658      	mov	r0, fp
 8008c44:	f001 f820 	bl	8009c88 <__mcmp>
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	da6a      	bge.n	8008d22 <_dtoa_r+0x92a>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4659      	mov	r1, fp
 8008c50:	220a      	movs	r2, #10
 8008c52:	4628      	mov	r0, r5
 8008c54:	f000 fdb2 	bl	80097bc <__multadd>
 8008c58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c5a:	4683      	mov	fp, r0
 8008c5c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f000 8194 	beq.w	8008f8e <_dtoa_r+0xb96>
 8008c66:	4631      	mov	r1, r6
 8008c68:	2300      	movs	r3, #0
 8008c6a:	220a      	movs	r2, #10
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f000 fda5 	bl	80097bc <__multadd>
 8008c72:	f1b9 0f00 	cmp.w	r9, #0
 8008c76:	4606      	mov	r6, r0
 8008c78:	f300 8093 	bgt.w	8008da2 <_dtoa_r+0x9aa>
 8008c7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	dc57      	bgt.n	8008d32 <_dtoa_r+0x93a>
 8008c82:	e08e      	b.n	8008da2 <_dtoa_r+0x9aa>
 8008c84:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c8a:	e757      	b.n	8008b3c <_dtoa_r+0x744>
 8008c8c:	9b08      	ldr	r3, [sp, #32]
 8008c8e:	1e5c      	subs	r4, r3, #1
 8008c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c92:	42a3      	cmp	r3, r4
 8008c94:	bfb7      	itett	lt
 8008c96:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008c98:	1b1c      	subge	r4, r3, r4
 8008c9a:	1ae2      	sublt	r2, r4, r3
 8008c9c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008c9e:	bfbe      	ittt	lt
 8008ca0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008ca2:	189b      	addlt	r3, r3, r2
 8008ca4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008ca6:	9b08      	ldr	r3, [sp, #32]
 8008ca8:	bfb8      	it	lt
 8008caa:	2400      	movlt	r4, #0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	bfbb      	ittet	lt
 8008cb0:	9b06      	ldrlt	r3, [sp, #24]
 8008cb2:	9a08      	ldrlt	r2, [sp, #32]
 8008cb4:	9f06      	ldrge	r7, [sp, #24]
 8008cb6:	1a9f      	sublt	r7, r3, r2
 8008cb8:	bfac      	ite	ge
 8008cba:	9b08      	ldrge	r3, [sp, #32]
 8008cbc:	2300      	movlt	r3, #0
 8008cbe:	e73f      	b.n	8008b40 <_dtoa_r+0x748>
 8008cc0:	3fe00000 	.word	0x3fe00000
 8008cc4:	40240000 	.word	0x40240000
 8008cc8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008cca:	9f06      	ldr	r7, [sp, #24]
 8008ccc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008cce:	e742      	b.n	8008b56 <_dtoa_r+0x75e>
 8008cd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cd2:	e76b      	b.n	8008bac <_dtoa_r+0x7b4>
 8008cd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	dc19      	bgt.n	8008d0e <_dtoa_r+0x916>
 8008cda:	9b04      	ldr	r3, [sp, #16]
 8008cdc:	b9bb      	cbnz	r3, 8008d0e <_dtoa_r+0x916>
 8008cde:	9b05      	ldr	r3, [sp, #20]
 8008ce0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ce4:	b99b      	cbnz	r3, 8008d0e <_dtoa_r+0x916>
 8008ce6:	9b05      	ldr	r3, [sp, #20]
 8008ce8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cec:	0d1b      	lsrs	r3, r3, #20
 8008cee:	051b      	lsls	r3, r3, #20
 8008cf0:	b183      	cbz	r3, 8008d14 <_dtoa_r+0x91c>
 8008cf2:	f04f 0801 	mov.w	r8, #1
 8008cf6:	9b06      	ldr	r3, [sp, #24]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	9306      	str	r3, [sp, #24]
 8008cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cfe:	3301      	adds	r3, #1
 8008d00:	9309      	str	r3, [sp, #36]	; 0x24
 8008d02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f47f af6a 	bne.w	8008bde <_dtoa_r+0x7e6>
 8008d0a:	2001      	movs	r0, #1
 8008d0c:	e76f      	b.n	8008bee <_dtoa_r+0x7f6>
 8008d0e:	f04f 0800 	mov.w	r8, #0
 8008d12:	e7f6      	b.n	8008d02 <_dtoa_r+0x90a>
 8008d14:	4698      	mov	r8, r3
 8008d16:	e7f4      	b.n	8008d02 <_dtoa_r+0x90a>
 8008d18:	f43f af7d 	beq.w	8008c16 <_dtoa_r+0x81e>
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	301c      	adds	r0, #28
 8008d20:	e772      	b.n	8008c08 <_dtoa_r+0x810>
 8008d22:	9b08      	ldr	r3, [sp, #32]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dc36      	bgt.n	8008d96 <_dtoa_r+0x99e>
 8008d28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	dd33      	ble.n	8008d96 <_dtoa_r+0x99e>
 8008d2e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d32:	f1b9 0f00 	cmp.w	r9, #0
 8008d36:	d10d      	bne.n	8008d54 <_dtoa_r+0x95c>
 8008d38:	4621      	mov	r1, r4
 8008d3a:	464b      	mov	r3, r9
 8008d3c:	2205      	movs	r2, #5
 8008d3e:	4628      	mov	r0, r5
 8008d40:	f000 fd3c 	bl	80097bc <__multadd>
 8008d44:	4601      	mov	r1, r0
 8008d46:	4604      	mov	r4, r0
 8008d48:	4658      	mov	r0, fp
 8008d4a:	f000 ff9d 	bl	8009c88 <__mcmp>
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	f73f adb8 	bgt.w	80088c4 <_dtoa_r+0x4cc>
 8008d54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d56:	9f03      	ldr	r7, [sp, #12]
 8008d58:	ea6f 0a03 	mvn.w	sl, r3
 8008d5c:	f04f 0800 	mov.w	r8, #0
 8008d60:	4621      	mov	r1, r4
 8008d62:	4628      	mov	r0, r5
 8008d64:	f000 fd08 	bl	8009778 <_Bfree>
 8008d68:	2e00      	cmp	r6, #0
 8008d6a:	f43f aea7 	beq.w	8008abc <_dtoa_r+0x6c4>
 8008d6e:	f1b8 0f00 	cmp.w	r8, #0
 8008d72:	d005      	beq.n	8008d80 <_dtoa_r+0x988>
 8008d74:	45b0      	cmp	r8, r6
 8008d76:	d003      	beq.n	8008d80 <_dtoa_r+0x988>
 8008d78:	4641      	mov	r1, r8
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	f000 fcfc 	bl	8009778 <_Bfree>
 8008d80:	4631      	mov	r1, r6
 8008d82:	4628      	mov	r0, r5
 8008d84:	f000 fcf8 	bl	8009778 <_Bfree>
 8008d88:	e698      	b.n	8008abc <_dtoa_r+0x6c4>
 8008d8a:	2400      	movs	r4, #0
 8008d8c:	4626      	mov	r6, r4
 8008d8e:	e7e1      	b.n	8008d54 <_dtoa_r+0x95c>
 8008d90:	46c2      	mov	sl, r8
 8008d92:	4626      	mov	r6, r4
 8008d94:	e596      	b.n	80088c4 <_dtoa_r+0x4cc>
 8008d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f000 80fd 	beq.w	8008f9c <_dtoa_r+0xba4>
 8008da2:	2f00      	cmp	r7, #0
 8008da4:	dd05      	ble.n	8008db2 <_dtoa_r+0x9ba>
 8008da6:	4631      	mov	r1, r6
 8008da8:	463a      	mov	r2, r7
 8008daa:	4628      	mov	r0, r5
 8008dac:	f000 fefc 	bl	8009ba8 <__lshift>
 8008db0:	4606      	mov	r6, r0
 8008db2:	f1b8 0f00 	cmp.w	r8, #0
 8008db6:	d05c      	beq.n	8008e72 <_dtoa_r+0xa7a>
 8008db8:	4628      	mov	r0, r5
 8008dba:	6871      	ldr	r1, [r6, #4]
 8008dbc:	f000 fc9c 	bl	80096f8 <_Balloc>
 8008dc0:	4607      	mov	r7, r0
 8008dc2:	b928      	cbnz	r0, 8008dd0 <_dtoa_r+0x9d8>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008dca:	4b7f      	ldr	r3, [pc, #508]	; (8008fc8 <_dtoa_r+0xbd0>)
 8008dcc:	f7ff bb28 	b.w	8008420 <_dtoa_r+0x28>
 8008dd0:	6932      	ldr	r2, [r6, #16]
 8008dd2:	f106 010c 	add.w	r1, r6, #12
 8008dd6:	3202      	adds	r2, #2
 8008dd8:	0092      	lsls	r2, r2, #2
 8008dda:	300c      	adds	r0, #12
 8008ddc:	f7fd fd4a 	bl	8006874 <memcpy>
 8008de0:	2201      	movs	r2, #1
 8008de2:	4639      	mov	r1, r7
 8008de4:	4628      	mov	r0, r5
 8008de6:	f000 fedf 	bl	8009ba8 <__lshift>
 8008dea:	46b0      	mov	r8, r6
 8008dec:	4606      	mov	r6, r0
 8008dee:	9b03      	ldr	r3, [sp, #12]
 8008df0:	3301      	adds	r3, #1
 8008df2:	9308      	str	r3, [sp, #32]
 8008df4:	9b03      	ldr	r3, [sp, #12]
 8008df6:	444b      	add	r3, r9
 8008df8:	930a      	str	r3, [sp, #40]	; 0x28
 8008dfa:	9b04      	ldr	r3, [sp, #16]
 8008dfc:	f003 0301 	and.w	r3, r3, #1
 8008e00:	9309      	str	r3, [sp, #36]	; 0x24
 8008e02:	9b08      	ldr	r3, [sp, #32]
 8008e04:	4621      	mov	r1, r4
 8008e06:	3b01      	subs	r3, #1
 8008e08:	4658      	mov	r0, fp
 8008e0a:	9304      	str	r3, [sp, #16]
 8008e0c:	f7ff fa68 	bl	80082e0 <quorem>
 8008e10:	4603      	mov	r3, r0
 8008e12:	4641      	mov	r1, r8
 8008e14:	3330      	adds	r3, #48	; 0x30
 8008e16:	9006      	str	r0, [sp, #24]
 8008e18:	4658      	mov	r0, fp
 8008e1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e1c:	f000 ff34 	bl	8009c88 <__mcmp>
 8008e20:	4632      	mov	r2, r6
 8008e22:	4681      	mov	r9, r0
 8008e24:	4621      	mov	r1, r4
 8008e26:	4628      	mov	r0, r5
 8008e28:	f000 ff4a 	bl	8009cc0 <__mdiff>
 8008e2c:	68c2      	ldr	r2, [r0, #12]
 8008e2e:	4607      	mov	r7, r0
 8008e30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e32:	bb02      	cbnz	r2, 8008e76 <_dtoa_r+0xa7e>
 8008e34:	4601      	mov	r1, r0
 8008e36:	4658      	mov	r0, fp
 8008e38:	f000 ff26 	bl	8009c88 <__mcmp>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e40:	4639      	mov	r1, r7
 8008e42:	4628      	mov	r0, r5
 8008e44:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008e48:	f000 fc96 	bl	8009778 <_Bfree>
 8008e4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e50:	9f08      	ldr	r7, [sp, #32]
 8008e52:	ea43 0102 	orr.w	r1, r3, r2
 8008e56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e58:	430b      	orrs	r3, r1
 8008e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e5c:	d10d      	bne.n	8008e7a <_dtoa_r+0xa82>
 8008e5e:	2b39      	cmp	r3, #57	; 0x39
 8008e60:	d029      	beq.n	8008eb6 <_dtoa_r+0xabe>
 8008e62:	f1b9 0f00 	cmp.w	r9, #0
 8008e66:	dd01      	ble.n	8008e6c <_dtoa_r+0xa74>
 8008e68:	9b06      	ldr	r3, [sp, #24]
 8008e6a:	3331      	adds	r3, #49	; 0x31
 8008e6c:	9a04      	ldr	r2, [sp, #16]
 8008e6e:	7013      	strb	r3, [r2, #0]
 8008e70:	e776      	b.n	8008d60 <_dtoa_r+0x968>
 8008e72:	4630      	mov	r0, r6
 8008e74:	e7b9      	b.n	8008dea <_dtoa_r+0x9f2>
 8008e76:	2201      	movs	r2, #1
 8008e78:	e7e2      	b.n	8008e40 <_dtoa_r+0xa48>
 8008e7a:	f1b9 0f00 	cmp.w	r9, #0
 8008e7e:	db06      	blt.n	8008e8e <_dtoa_r+0xa96>
 8008e80:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008e82:	ea41 0909 	orr.w	r9, r1, r9
 8008e86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e88:	ea59 0101 	orrs.w	r1, r9, r1
 8008e8c:	d120      	bne.n	8008ed0 <_dtoa_r+0xad8>
 8008e8e:	2a00      	cmp	r2, #0
 8008e90:	ddec      	ble.n	8008e6c <_dtoa_r+0xa74>
 8008e92:	4659      	mov	r1, fp
 8008e94:	2201      	movs	r2, #1
 8008e96:	4628      	mov	r0, r5
 8008e98:	9308      	str	r3, [sp, #32]
 8008e9a:	f000 fe85 	bl	8009ba8 <__lshift>
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4683      	mov	fp, r0
 8008ea2:	f000 fef1 	bl	8009c88 <__mcmp>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	9b08      	ldr	r3, [sp, #32]
 8008eaa:	dc02      	bgt.n	8008eb2 <_dtoa_r+0xaba>
 8008eac:	d1de      	bne.n	8008e6c <_dtoa_r+0xa74>
 8008eae:	07da      	lsls	r2, r3, #31
 8008eb0:	d5dc      	bpl.n	8008e6c <_dtoa_r+0xa74>
 8008eb2:	2b39      	cmp	r3, #57	; 0x39
 8008eb4:	d1d8      	bne.n	8008e68 <_dtoa_r+0xa70>
 8008eb6:	2339      	movs	r3, #57	; 0x39
 8008eb8:	9a04      	ldr	r2, [sp, #16]
 8008eba:	7013      	strb	r3, [r2, #0]
 8008ebc:	463b      	mov	r3, r7
 8008ebe:	461f      	mov	r7, r3
 8008ec0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	2a39      	cmp	r2, #57	; 0x39
 8008ec8:	d050      	beq.n	8008f6c <_dtoa_r+0xb74>
 8008eca:	3201      	adds	r2, #1
 8008ecc:	701a      	strb	r2, [r3, #0]
 8008ece:	e747      	b.n	8008d60 <_dtoa_r+0x968>
 8008ed0:	2a00      	cmp	r2, #0
 8008ed2:	dd03      	ble.n	8008edc <_dtoa_r+0xae4>
 8008ed4:	2b39      	cmp	r3, #57	; 0x39
 8008ed6:	d0ee      	beq.n	8008eb6 <_dtoa_r+0xabe>
 8008ed8:	3301      	adds	r3, #1
 8008eda:	e7c7      	b.n	8008e6c <_dtoa_r+0xa74>
 8008edc:	9a08      	ldr	r2, [sp, #32]
 8008ede:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008ee0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ee4:	428a      	cmp	r2, r1
 8008ee6:	d02a      	beq.n	8008f3e <_dtoa_r+0xb46>
 8008ee8:	4659      	mov	r1, fp
 8008eea:	2300      	movs	r3, #0
 8008eec:	220a      	movs	r2, #10
 8008eee:	4628      	mov	r0, r5
 8008ef0:	f000 fc64 	bl	80097bc <__multadd>
 8008ef4:	45b0      	cmp	r8, r6
 8008ef6:	4683      	mov	fp, r0
 8008ef8:	f04f 0300 	mov.w	r3, #0
 8008efc:	f04f 020a 	mov.w	r2, #10
 8008f00:	4641      	mov	r1, r8
 8008f02:	4628      	mov	r0, r5
 8008f04:	d107      	bne.n	8008f16 <_dtoa_r+0xb1e>
 8008f06:	f000 fc59 	bl	80097bc <__multadd>
 8008f0a:	4680      	mov	r8, r0
 8008f0c:	4606      	mov	r6, r0
 8008f0e:	9b08      	ldr	r3, [sp, #32]
 8008f10:	3301      	adds	r3, #1
 8008f12:	9308      	str	r3, [sp, #32]
 8008f14:	e775      	b.n	8008e02 <_dtoa_r+0xa0a>
 8008f16:	f000 fc51 	bl	80097bc <__multadd>
 8008f1a:	4631      	mov	r1, r6
 8008f1c:	4680      	mov	r8, r0
 8008f1e:	2300      	movs	r3, #0
 8008f20:	220a      	movs	r2, #10
 8008f22:	4628      	mov	r0, r5
 8008f24:	f000 fc4a 	bl	80097bc <__multadd>
 8008f28:	4606      	mov	r6, r0
 8008f2a:	e7f0      	b.n	8008f0e <_dtoa_r+0xb16>
 8008f2c:	f1b9 0f00 	cmp.w	r9, #0
 8008f30:	bfcc      	ite	gt
 8008f32:	464f      	movgt	r7, r9
 8008f34:	2701      	movle	r7, #1
 8008f36:	f04f 0800 	mov.w	r8, #0
 8008f3a:	9a03      	ldr	r2, [sp, #12]
 8008f3c:	4417      	add	r7, r2
 8008f3e:	4659      	mov	r1, fp
 8008f40:	2201      	movs	r2, #1
 8008f42:	4628      	mov	r0, r5
 8008f44:	9308      	str	r3, [sp, #32]
 8008f46:	f000 fe2f 	bl	8009ba8 <__lshift>
 8008f4a:	4621      	mov	r1, r4
 8008f4c:	4683      	mov	fp, r0
 8008f4e:	f000 fe9b 	bl	8009c88 <__mcmp>
 8008f52:	2800      	cmp	r0, #0
 8008f54:	dcb2      	bgt.n	8008ebc <_dtoa_r+0xac4>
 8008f56:	d102      	bne.n	8008f5e <_dtoa_r+0xb66>
 8008f58:	9b08      	ldr	r3, [sp, #32]
 8008f5a:	07db      	lsls	r3, r3, #31
 8008f5c:	d4ae      	bmi.n	8008ebc <_dtoa_r+0xac4>
 8008f5e:	463b      	mov	r3, r7
 8008f60:	461f      	mov	r7, r3
 8008f62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f66:	2a30      	cmp	r2, #48	; 0x30
 8008f68:	d0fa      	beq.n	8008f60 <_dtoa_r+0xb68>
 8008f6a:	e6f9      	b.n	8008d60 <_dtoa_r+0x968>
 8008f6c:	9a03      	ldr	r2, [sp, #12]
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d1a5      	bne.n	8008ebe <_dtoa_r+0xac6>
 8008f72:	2331      	movs	r3, #49	; 0x31
 8008f74:	f10a 0a01 	add.w	sl, sl, #1
 8008f78:	e779      	b.n	8008e6e <_dtoa_r+0xa76>
 8008f7a:	4b14      	ldr	r3, [pc, #80]	; (8008fcc <_dtoa_r+0xbd4>)
 8008f7c:	f7ff baa8 	b.w	80084d0 <_dtoa_r+0xd8>
 8008f80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f47f aa81 	bne.w	800848a <_dtoa_r+0x92>
 8008f88:	4b11      	ldr	r3, [pc, #68]	; (8008fd0 <_dtoa_r+0xbd8>)
 8008f8a:	f7ff baa1 	b.w	80084d0 <_dtoa_r+0xd8>
 8008f8e:	f1b9 0f00 	cmp.w	r9, #0
 8008f92:	dc03      	bgt.n	8008f9c <_dtoa_r+0xba4>
 8008f94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f96:	2b02      	cmp	r3, #2
 8008f98:	f73f aecb 	bgt.w	8008d32 <_dtoa_r+0x93a>
 8008f9c:	9f03      	ldr	r7, [sp, #12]
 8008f9e:	4621      	mov	r1, r4
 8008fa0:	4658      	mov	r0, fp
 8008fa2:	f7ff f99d 	bl	80082e0 <quorem>
 8008fa6:	9a03      	ldr	r2, [sp, #12]
 8008fa8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008fac:	f807 3b01 	strb.w	r3, [r7], #1
 8008fb0:	1aba      	subs	r2, r7, r2
 8008fb2:	4591      	cmp	r9, r2
 8008fb4:	ddba      	ble.n	8008f2c <_dtoa_r+0xb34>
 8008fb6:	4659      	mov	r1, fp
 8008fb8:	2300      	movs	r3, #0
 8008fba:	220a      	movs	r2, #10
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	f000 fbfd 	bl	80097bc <__multadd>
 8008fc2:	4683      	mov	fp, r0
 8008fc4:	e7eb      	b.n	8008f9e <_dtoa_r+0xba6>
 8008fc6:	bf00      	nop
 8008fc8:	0800b6a0 	.word	0x0800b6a0
 8008fcc:	0800b4a0 	.word	0x0800b4a0
 8008fd0:	0800b621 	.word	0x0800b621

08008fd4 <rshift>:
 8008fd4:	6903      	ldr	r3, [r0, #16]
 8008fd6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008fda:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008fde:	f100 0414 	add.w	r4, r0, #20
 8008fe2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008fe6:	dd46      	ble.n	8009076 <rshift+0xa2>
 8008fe8:	f011 011f 	ands.w	r1, r1, #31
 8008fec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008ff0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008ff4:	d10c      	bne.n	8009010 <rshift+0x3c>
 8008ff6:	4629      	mov	r1, r5
 8008ff8:	f100 0710 	add.w	r7, r0, #16
 8008ffc:	42b1      	cmp	r1, r6
 8008ffe:	d335      	bcc.n	800906c <rshift+0x98>
 8009000:	1a9b      	subs	r3, r3, r2
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	1eea      	subs	r2, r5, #3
 8009006:	4296      	cmp	r6, r2
 8009008:	bf38      	it	cc
 800900a:	2300      	movcc	r3, #0
 800900c:	4423      	add	r3, r4
 800900e:	e015      	b.n	800903c <rshift+0x68>
 8009010:	46a1      	mov	r9, r4
 8009012:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009016:	f1c1 0820 	rsb	r8, r1, #32
 800901a:	40cf      	lsrs	r7, r1
 800901c:	f105 0e04 	add.w	lr, r5, #4
 8009020:	4576      	cmp	r6, lr
 8009022:	46f4      	mov	ip, lr
 8009024:	d816      	bhi.n	8009054 <rshift+0x80>
 8009026:	1a9a      	subs	r2, r3, r2
 8009028:	0092      	lsls	r2, r2, #2
 800902a:	3a04      	subs	r2, #4
 800902c:	3501      	adds	r5, #1
 800902e:	42ae      	cmp	r6, r5
 8009030:	bf38      	it	cc
 8009032:	2200      	movcc	r2, #0
 8009034:	18a3      	adds	r3, r4, r2
 8009036:	50a7      	str	r7, [r4, r2]
 8009038:	b107      	cbz	r7, 800903c <rshift+0x68>
 800903a:	3304      	adds	r3, #4
 800903c:	42a3      	cmp	r3, r4
 800903e:	eba3 0204 	sub.w	r2, r3, r4
 8009042:	bf08      	it	eq
 8009044:	2300      	moveq	r3, #0
 8009046:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800904a:	6102      	str	r2, [r0, #16]
 800904c:	bf08      	it	eq
 800904e:	6143      	streq	r3, [r0, #20]
 8009050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009054:	f8dc c000 	ldr.w	ip, [ip]
 8009058:	fa0c fc08 	lsl.w	ip, ip, r8
 800905c:	ea4c 0707 	orr.w	r7, ip, r7
 8009060:	f849 7b04 	str.w	r7, [r9], #4
 8009064:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009068:	40cf      	lsrs	r7, r1
 800906a:	e7d9      	b.n	8009020 <rshift+0x4c>
 800906c:	f851 cb04 	ldr.w	ip, [r1], #4
 8009070:	f847 cf04 	str.w	ip, [r7, #4]!
 8009074:	e7c2      	b.n	8008ffc <rshift+0x28>
 8009076:	4623      	mov	r3, r4
 8009078:	e7e0      	b.n	800903c <rshift+0x68>

0800907a <__hexdig_fun>:
 800907a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800907e:	2b09      	cmp	r3, #9
 8009080:	d802      	bhi.n	8009088 <__hexdig_fun+0xe>
 8009082:	3820      	subs	r0, #32
 8009084:	b2c0      	uxtb	r0, r0
 8009086:	4770      	bx	lr
 8009088:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800908c:	2b05      	cmp	r3, #5
 800908e:	d801      	bhi.n	8009094 <__hexdig_fun+0x1a>
 8009090:	3847      	subs	r0, #71	; 0x47
 8009092:	e7f7      	b.n	8009084 <__hexdig_fun+0xa>
 8009094:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009098:	2b05      	cmp	r3, #5
 800909a:	d801      	bhi.n	80090a0 <__hexdig_fun+0x26>
 800909c:	3827      	subs	r0, #39	; 0x27
 800909e:	e7f1      	b.n	8009084 <__hexdig_fun+0xa>
 80090a0:	2000      	movs	r0, #0
 80090a2:	4770      	bx	lr

080090a4 <__gethex>:
 80090a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a8:	b08b      	sub	sp, #44	; 0x2c
 80090aa:	9305      	str	r3, [sp, #20]
 80090ac:	4bb2      	ldr	r3, [pc, #712]	; (8009378 <__gethex+0x2d4>)
 80090ae:	9002      	str	r0, [sp, #8]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	468b      	mov	fp, r1
 80090b4:	4618      	mov	r0, r3
 80090b6:	4690      	mov	r8, r2
 80090b8:	9303      	str	r3, [sp, #12]
 80090ba:	f7f7 f849 	bl	8000150 <strlen>
 80090be:	4682      	mov	sl, r0
 80090c0:	9b03      	ldr	r3, [sp, #12]
 80090c2:	f8db 2000 	ldr.w	r2, [fp]
 80090c6:	4403      	add	r3, r0
 80090c8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80090cc:	9306      	str	r3, [sp, #24]
 80090ce:	1c93      	adds	r3, r2, #2
 80090d0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80090d4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80090d8:	32fe      	adds	r2, #254	; 0xfe
 80090da:	18d1      	adds	r1, r2, r3
 80090dc:	461f      	mov	r7, r3
 80090de:	f813 0b01 	ldrb.w	r0, [r3], #1
 80090e2:	9101      	str	r1, [sp, #4]
 80090e4:	2830      	cmp	r0, #48	; 0x30
 80090e6:	d0f8      	beq.n	80090da <__gethex+0x36>
 80090e8:	f7ff ffc7 	bl	800907a <__hexdig_fun>
 80090ec:	4604      	mov	r4, r0
 80090ee:	2800      	cmp	r0, #0
 80090f0:	d13a      	bne.n	8009168 <__gethex+0xc4>
 80090f2:	4652      	mov	r2, sl
 80090f4:	4638      	mov	r0, r7
 80090f6:	9903      	ldr	r1, [sp, #12]
 80090f8:	f001 fa18 	bl	800a52c <strncmp>
 80090fc:	4605      	mov	r5, r0
 80090fe:	2800      	cmp	r0, #0
 8009100:	d166      	bne.n	80091d0 <__gethex+0x12c>
 8009102:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009106:	eb07 060a 	add.w	r6, r7, sl
 800910a:	f7ff ffb6 	bl	800907a <__hexdig_fun>
 800910e:	2800      	cmp	r0, #0
 8009110:	d060      	beq.n	80091d4 <__gethex+0x130>
 8009112:	4633      	mov	r3, r6
 8009114:	7818      	ldrb	r0, [r3, #0]
 8009116:	461f      	mov	r7, r3
 8009118:	2830      	cmp	r0, #48	; 0x30
 800911a:	f103 0301 	add.w	r3, r3, #1
 800911e:	d0f9      	beq.n	8009114 <__gethex+0x70>
 8009120:	f7ff ffab 	bl	800907a <__hexdig_fun>
 8009124:	2301      	movs	r3, #1
 8009126:	fab0 f480 	clz	r4, r0
 800912a:	4635      	mov	r5, r6
 800912c:	0964      	lsrs	r4, r4, #5
 800912e:	9301      	str	r3, [sp, #4]
 8009130:	463a      	mov	r2, r7
 8009132:	4616      	mov	r6, r2
 8009134:	7830      	ldrb	r0, [r6, #0]
 8009136:	3201      	adds	r2, #1
 8009138:	f7ff ff9f 	bl	800907a <__hexdig_fun>
 800913c:	2800      	cmp	r0, #0
 800913e:	d1f8      	bne.n	8009132 <__gethex+0x8e>
 8009140:	4652      	mov	r2, sl
 8009142:	4630      	mov	r0, r6
 8009144:	9903      	ldr	r1, [sp, #12]
 8009146:	f001 f9f1 	bl	800a52c <strncmp>
 800914a:	b980      	cbnz	r0, 800916e <__gethex+0xca>
 800914c:	b94d      	cbnz	r5, 8009162 <__gethex+0xbe>
 800914e:	eb06 050a 	add.w	r5, r6, sl
 8009152:	462a      	mov	r2, r5
 8009154:	4616      	mov	r6, r2
 8009156:	7830      	ldrb	r0, [r6, #0]
 8009158:	3201      	adds	r2, #1
 800915a:	f7ff ff8e 	bl	800907a <__hexdig_fun>
 800915e:	2800      	cmp	r0, #0
 8009160:	d1f8      	bne.n	8009154 <__gethex+0xb0>
 8009162:	1bad      	subs	r5, r5, r6
 8009164:	00ad      	lsls	r5, r5, #2
 8009166:	e004      	b.n	8009172 <__gethex+0xce>
 8009168:	2400      	movs	r4, #0
 800916a:	4625      	mov	r5, r4
 800916c:	e7e0      	b.n	8009130 <__gethex+0x8c>
 800916e:	2d00      	cmp	r5, #0
 8009170:	d1f7      	bne.n	8009162 <__gethex+0xbe>
 8009172:	7833      	ldrb	r3, [r6, #0]
 8009174:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009178:	2b50      	cmp	r3, #80	; 0x50
 800917a:	d139      	bne.n	80091f0 <__gethex+0x14c>
 800917c:	7873      	ldrb	r3, [r6, #1]
 800917e:	2b2b      	cmp	r3, #43	; 0x2b
 8009180:	d02a      	beq.n	80091d8 <__gethex+0x134>
 8009182:	2b2d      	cmp	r3, #45	; 0x2d
 8009184:	d02c      	beq.n	80091e0 <__gethex+0x13c>
 8009186:	f04f 0900 	mov.w	r9, #0
 800918a:	1c71      	adds	r1, r6, #1
 800918c:	7808      	ldrb	r0, [r1, #0]
 800918e:	f7ff ff74 	bl	800907a <__hexdig_fun>
 8009192:	1e43      	subs	r3, r0, #1
 8009194:	b2db      	uxtb	r3, r3
 8009196:	2b18      	cmp	r3, #24
 8009198:	d82a      	bhi.n	80091f0 <__gethex+0x14c>
 800919a:	f1a0 0210 	sub.w	r2, r0, #16
 800919e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80091a2:	f7ff ff6a 	bl	800907a <__hexdig_fun>
 80091a6:	1e43      	subs	r3, r0, #1
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	2b18      	cmp	r3, #24
 80091ac:	d91b      	bls.n	80091e6 <__gethex+0x142>
 80091ae:	f1b9 0f00 	cmp.w	r9, #0
 80091b2:	d000      	beq.n	80091b6 <__gethex+0x112>
 80091b4:	4252      	negs	r2, r2
 80091b6:	4415      	add	r5, r2
 80091b8:	f8cb 1000 	str.w	r1, [fp]
 80091bc:	b1d4      	cbz	r4, 80091f4 <__gethex+0x150>
 80091be:	9b01      	ldr	r3, [sp, #4]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	bf14      	ite	ne
 80091c4:	2700      	movne	r7, #0
 80091c6:	2706      	moveq	r7, #6
 80091c8:	4638      	mov	r0, r7
 80091ca:	b00b      	add	sp, #44	; 0x2c
 80091cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091d0:	463e      	mov	r6, r7
 80091d2:	4625      	mov	r5, r4
 80091d4:	2401      	movs	r4, #1
 80091d6:	e7cc      	b.n	8009172 <__gethex+0xce>
 80091d8:	f04f 0900 	mov.w	r9, #0
 80091dc:	1cb1      	adds	r1, r6, #2
 80091de:	e7d5      	b.n	800918c <__gethex+0xe8>
 80091e0:	f04f 0901 	mov.w	r9, #1
 80091e4:	e7fa      	b.n	80091dc <__gethex+0x138>
 80091e6:	230a      	movs	r3, #10
 80091e8:	fb03 0202 	mla	r2, r3, r2, r0
 80091ec:	3a10      	subs	r2, #16
 80091ee:	e7d6      	b.n	800919e <__gethex+0xfa>
 80091f0:	4631      	mov	r1, r6
 80091f2:	e7e1      	b.n	80091b8 <__gethex+0x114>
 80091f4:	4621      	mov	r1, r4
 80091f6:	1bf3      	subs	r3, r6, r7
 80091f8:	3b01      	subs	r3, #1
 80091fa:	2b07      	cmp	r3, #7
 80091fc:	dc0a      	bgt.n	8009214 <__gethex+0x170>
 80091fe:	9802      	ldr	r0, [sp, #8]
 8009200:	f000 fa7a 	bl	80096f8 <_Balloc>
 8009204:	4604      	mov	r4, r0
 8009206:	b940      	cbnz	r0, 800921a <__gethex+0x176>
 8009208:	4602      	mov	r2, r0
 800920a:	21de      	movs	r1, #222	; 0xde
 800920c:	4b5b      	ldr	r3, [pc, #364]	; (800937c <__gethex+0x2d8>)
 800920e:	485c      	ldr	r0, [pc, #368]	; (8009380 <__gethex+0x2dc>)
 8009210:	f001 f9ae 	bl	800a570 <__assert_func>
 8009214:	3101      	adds	r1, #1
 8009216:	105b      	asrs	r3, r3, #1
 8009218:	e7ef      	b.n	80091fa <__gethex+0x156>
 800921a:	f04f 0b00 	mov.w	fp, #0
 800921e:	f100 0914 	add.w	r9, r0, #20
 8009222:	f1ca 0301 	rsb	r3, sl, #1
 8009226:	f8cd 9010 	str.w	r9, [sp, #16]
 800922a:	f8cd b004 	str.w	fp, [sp, #4]
 800922e:	9308      	str	r3, [sp, #32]
 8009230:	42b7      	cmp	r7, r6
 8009232:	d33f      	bcc.n	80092b4 <__gethex+0x210>
 8009234:	9f04      	ldr	r7, [sp, #16]
 8009236:	9b01      	ldr	r3, [sp, #4]
 8009238:	f847 3b04 	str.w	r3, [r7], #4
 800923c:	eba7 0709 	sub.w	r7, r7, r9
 8009240:	10bf      	asrs	r7, r7, #2
 8009242:	6127      	str	r7, [r4, #16]
 8009244:	4618      	mov	r0, r3
 8009246:	f000 fb49 	bl	80098dc <__hi0bits>
 800924a:	017f      	lsls	r7, r7, #5
 800924c:	f8d8 6000 	ldr.w	r6, [r8]
 8009250:	1a3f      	subs	r7, r7, r0
 8009252:	42b7      	cmp	r7, r6
 8009254:	dd62      	ble.n	800931c <__gethex+0x278>
 8009256:	1bbf      	subs	r7, r7, r6
 8009258:	4639      	mov	r1, r7
 800925a:	4620      	mov	r0, r4
 800925c:	f000 fee3 	bl	800a026 <__any_on>
 8009260:	4682      	mov	sl, r0
 8009262:	b1a8      	cbz	r0, 8009290 <__gethex+0x1ec>
 8009264:	f04f 0a01 	mov.w	sl, #1
 8009268:	1e7b      	subs	r3, r7, #1
 800926a:	1159      	asrs	r1, r3, #5
 800926c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009270:	f003 021f 	and.w	r2, r3, #31
 8009274:	fa0a f202 	lsl.w	r2, sl, r2
 8009278:	420a      	tst	r2, r1
 800927a:	d009      	beq.n	8009290 <__gethex+0x1ec>
 800927c:	4553      	cmp	r3, sl
 800927e:	dd05      	ble.n	800928c <__gethex+0x1e8>
 8009280:	4620      	mov	r0, r4
 8009282:	1eb9      	subs	r1, r7, #2
 8009284:	f000 fecf 	bl	800a026 <__any_on>
 8009288:	2800      	cmp	r0, #0
 800928a:	d144      	bne.n	8009316 <__gethex+0x272>
 800928c:	f04f 0a02 	mov.w	sl, #2
 8009290:	4639      	mov	r1, r7
 8009292:	4620      	mov	r0, r4
 8009294:	f7ff fe9e 	bl	8008fd4 <rshift>
 8009298:	443d      	add	r5, r7
 800929a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800929e:	42ab      	cmp	r3, r5
 80092a0:	da4a      	bge.n	8009338 <__gethex+0x294>
 80092a2:	4621      	mov	r1, r4
 80092a4:	9802      	ldr	r0, [sp, #8]
 80092a6:	f000 fa67 	bl	8009778 <_Bfree>
 80092aa:	2300      	movs	r3, #0
 80092ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80092ae:	27a3      	movs	r7, #163	; 0xa3
 80092b0:	6013      	str	r3, [r2, #0]
 80092b2:	e789      	b.n	80091c8 <__gethex+0x124>
 80092b4:	1e73      	subs	r3, r6, #1
 80092b6:	9a06      	ldr	r2, [sp, #24]
 80092b8:	9307      	str	r3, [sp, #28]
 80092ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80092be:	4293      	cmp	r3, r2
 80092c0:	d019      	beq.n	80092f6 <__gethex+0x252>
 80092c2:	f1bb 0f20 	cmp.w	fp, #32
 80092c6:	d107      	bne.n	80092d8 <__gethex+0x234>
 80092c8:	9b04      	ldr	r3, [sp, #16]
 80092ca:	9a01      	ldr	r2, [sp, #4]
 80092cc:	f843 2b04 	str.w	r2, [r3], #4
 80092d0:	9304      	str	r3, [sp, #16]
 80092d2:	2300      	movs	r3, #0
 80092d4:	469b      	mov	fp, r3
 80092d6:	9301      	str	r3, [sp, #4]
 80092d8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80092dc:	f7ff fecd 	bl	800907a <__hexdig_fun>
 80092e0:	9b01      	ldr	r3, [sp, #4]
 80092e2:	f000 000f 	and.w	r0, r0, #15
 80092e6:	fa00 f00b 	lsl.w	r0, r0, fp
 80092ea:	4303      	orrs	r3, r0
 80092ec:	9301      	str	r3, [sp, #4]
 80092ee:	f10b 0b04 	add.w	fp, fp, #4
 80092f2:	9b07      	ldr	r3, [sp, #28]
 80092f4:	e00d      	b.n	8009312 <__gethex+0x26e>
 80092f6:	9a08      	ldr	r2, [sp, #32]
 80092f8:	1e73      	subs	r3, r6, #1
 80092fa:	4413      	add	r3, r2
 80092fc:	42bb      	cmp	r3, r7
 80092fe:	d3e0      	bcc.n	80092c2 <__gethex+0x21e>
 8009300:	4618      	mov	r0, r3
 8009302:	4652      	mov	r2, sl
 8009304:	9903      	ldr	r1, [sp, #12]
 8009306:	9309      	str	r3, [sp, #36]	; 0x24
 8009308:	f001 f910 	bl	800a52c <strncmp>
 800930c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800930e:	2800      	cmp	r0, #0
 8009310:	d1d7      	bne.n	80092c2 <__gethex+0x21e>
 8009312:	461e      	mov	r6, r3
 8009314:	e78c      	b.n	8009230 <__gethex+0x18c>
 8009316:	f04f 0a03 	mov.w	sl, #3
 800931a:	e7b9      	b.n	8009290 <__gethex+0x1ec>
 800931c:	da09      	bge.n	8009332 <__gethex+0x28e>
 800931e:	1bf7      	subs	r7, r6, r7
 8009320:	4621      	mov	r1, r4
 8009322:	463a      	mov	r2, r7
 8009324:	9802      	ldr	r0, [sp, #8]
 8009326:	f000 fc3f 	bl	8009ba8 <__lshift>
 800932a:	4604      	mov	r4, r0
 800932c:	1bed      	subs	r5, r5, r7
 800932e:	f100 0914 	add.w	r9, r0, #20
 8009332:	f04f 0a00 	mov.w	sl, #0
 8009336:	e7b0      	b.n	800929a <__gethex+0x1f6>
 8009338:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800933c:	42a8      	cmp	r0, r5
 800933e:	dd72      	ble.n	8009426 <__gethex+0x382>
 8009340:	1b45      	subs	r5, r0, r5
 8009342:	42ae      	cmp	r6, r5
 8009344:	dc35      	bgt.n	80093b2 <__gethex+0x30e>
 8009346:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800934a:	2b02      	cmp	r3, #2
 800934c:	d029      	beq.n	80093a2 <__gethex+0x2fe>
 800934e:	2b03      	cmp	r3, #3
 8009350:	d02b      	beq.n	80093aa <__gethex+0x306>
 8009352:	2b01      	cmp	r3, #1
 8009354:	d11c      	bne.n	8009390 <__gethex+0x2ec>
 8009356:	42ae      	cmp	r6, r5
 8009358:	d11a      	bne.n	8009390 <__gethex+0x2ec>
 800935a:	2e01      	cmp	r6, #1
 800935c:	d112      	bne.n	8009384 <__gethex+0x2e0>
 800935e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009362:	9a05      	ldr	r2, [sp, #20]
 8009364:	2762      	movs	r7, #98	; 0x62
 8009366:	6013      	str	r3, [r2, #0]
 8009368:	2301      	movs	r3, #1
 800936a:	6123      	str	r3, [r4, #16]
 800936c:	f8c9 3000 	str.w	r3, [r9]
 8009370:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009372:	601c      	str	r4, [r3, #0]
 8009374:	e728      	b.n	80091c8 <__gethex+0x124>
 8009376:	bf00      	nop
 8009378:	0800b718 	.word	0x0800b718
 800937c:	0800b6a0 	.word	0x0800b6a0
 8009380:	0800b6b1 	.word	0x0800b6b1
 8009384:	4620      	mov	r0, r4
 8009386:	1e71      	subs	r1, r6, #1
 8009388:	f000 fe4d 	bl	800a026 <__any_on>
 800938c:	2800      	cmp	r0, #0
 800938e:	d1e6      	bne.n	800935e <__gethex+0x2ba>
 8009390:	4621      	mov	r1, r4
 8009392:	9802      	ldr	r0, [sp, #8]
 8009394:	f000 f9f0 	bl	8009778 <_Bfree>
 8009398:	2300      	movs	r3, #0
 800939a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800939c:	2750      	movs	r7, #80	; 0x50
 800939e:	6013      	str	r3, [r2, #0]
 80093a0:	e712      	b.n	80091c8 <__gethex+0x124>
 80093a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d1f3      	bne.n	8009390 <__gethex+0x2ec>
 80093a8:	e7d9      	b.n	800935e <__gethex+0x2ba>
 80093aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d1d6      	bne.n	800935e <__gethex+0x2ba>
 80093b0:	e7ee      	b.n	8009390 <__gethex+0x2ec>
 80093b2:	1e6f      	subs	r7, r5, #1
 80093b4:	f1ba 0f00 	cmp.w	sl, #0
 80093b8:	d132      	bne.n	8009420 <__gethex+0x37c>
 80093ba:	b127      	cbz	r7, 80093c6 <__gethex+0x322>
 80093bc:	4639      	mov	r1, r7
 80093be:	4620      	mov	r0, r4
 80093c0:	f000 fe31 	bl	800a026 <__any_on>
 80093c4:	4682      	mov	sl, r0
 80093c6:	2101      	movs	r1, #1
 80093c8:	117b      	asrs	r3, r7, #5
 80093ca:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80093ce:	f007 071f 	and.w	r7, r7, #31
 80093d2:	fa01 f707 	lsl.w	r7, r1, r7
 80093d6:	421f      	tst	r7, r3
 80093d8:	f04f 0702 	mov.w	r7, #2
 80093dc:	4629      	mov	r1, r5
 80093de:	4620      	mov	r0, r4
 80093e0:	bf18      	it	ne
 80093e2:	f04a 0a02 	orrne.w	sl, sl, #2
 80093e6:	1b76      	subs	r6, r6, r5
 80093e8:	f7ff fdf4 	bl	8008fd4 <rshift>
 80093ec:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80093f0:	f1ba 0f00 	cmp.w	sl, #0
 80093f4:	d048      	beq.n	8009488 <__gethex+0x3e4>
 80093f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	d015      	beq.n	800942a <__gethex+0x386>
 80093fe:	2b03      	cmp	r3, #3
 8009400:	d017      	beq.n	8009432 <__gethex+0x38e>
 8009402:	2b01      	cmp	r3, #1
 8009404:	d109      	bne.n	800941a <__gethex+0x376>
 8009406:	f01a 0f02 	tst.w	sl, #2
 800940a:	d006      	beq.n	800941a <__gethex+0x376>
 800940c:	f8d9 0000 	ldr.w	r0, [r9]
 8009410:	ea4a 0a00 	orr.w	sl, sl, r0
 8009414:	f01a 0f01 	tst.w	sl, #1
 8009418:	d10e      	bne.n	8009438 <__gethex+0x394>
 800941a:	f047 0710 	orr.w	r7, r7, #16
 800941e:	e033      	b.n	8009488 <__gethex+0x3e4>
 8009420:	f04f 0a01 	mov.w	sl, #1
 8009424:	e7cf      	b.n	80093c6 <__gethex+0x322>
 8009426:	2701      	movs	r7, #1
 8009428:	e7e2      	b.n	80093f0 <__gethex+0x34c>
 800942a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800942c:	f1c3 0301 	rsb	r3, r3, #1
 8009430:	9315      	str	r3, [sp, #84]	; 0x54
 8009432:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009434:	2b00      	cmp	r3, #0
 8009436:	d0f0      	beq.n	800941a <__gethex+0x376>
 8009438:	f04f 0c00 	mov.w	ip, #0
 800943c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009440:	f104 0314 	add.w	r3, r4, #20
 8009444:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009448:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800944c:	4618      	mov	r0, r3
 800944e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009452:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009456:	d01c      	beq.n	8009492 <__gethex+0x3ee>
 8009458:	3201      	adds	r2, #1
 800945a:	6002      	str	r2, [r0, #0]
 800945c:	2f02      	cmp	r7, #2
 800945e:	f104 0314 	add.w	r3, r4, #20
 8009462:	d13d      	bne.n	80094e0 <__gethex+0x43c>
 8009464:	f8d8 2000 	ldr.w	r2, [r8]
 8009468:	3a01      	subs	r2, #1
 800946a:	42b2      	cmp	r2, r6
 800946c:	d10a      	bne.n	8009484 <__gethex+0x3e0>
 800946e:	2201      	movs	r2, #1
 8009470:	1171      	asrs	r1, r6, #5
 8009472:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009476:	f006 061f 	and.w	r6, r6, #31
 800947a:	fa02 f606 	lsl.w	r6, r2, r6
 800947e:	421e      	tst	r6, r3
 8009480:	bf18      	it	ne
 8009482:	4617      	movne	r7, r2
 8009484:	f047 0720 	orr.w	r7, r7, #32
 8009488:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800948a:	601c      	str	r4, [r3, #0]
 800948c:	9b05      	ldr	r3, [sp, #20]
 800948e:	601d      	str	r5, [r3, #0]
 8009490:	e69a      	b.n	80091c8 <__gethex+0x124>
 8009492:	4299      	cmp	r1, r3
 8009494:	f843 cc04 	str.w	ip, [r3, #-4]
 8009498:	d8d8      	bhi.n	800944c <__gethex+0x3a8>
 800949a:	68a3      	ldr	r3, [r4, #8]
 800949c:	459b      	cmp	fp, r3
 800949e:	db17      	blt.n	80094d0 <__gethex+0x42c>
 80094a0:	6861      	ldr	r1, [r4, #4]
 80094a2:	9802      	ldr	r0, [sp, #8]
 80094a4:	3101      	adds	r1, #1
 80094a6:	f000 f927 	bl	80096f8 <_Balloc>
 80094aa:	4681      	mov	r9, r0
 80094ac:	b918      	cbnz	r0, 80094b6 <__gethex+0x412>
 80094ae:	4602      	mov	r2, r0
 80094b0:	2184      	movs	r1, #132	; 0x84
 80094b2:	4b19      	ldr	r3, [pc, #100]	; (8009518 <__gethex+0x474>)
 80094b4:	e6ab      	b.n	800920e <__gethex+0x16a>
 80094b6:	6922      	ldr	r2, [r4, #16]
 80094b8:	f104 010c 	add.w	r1, r4, #12
 80094bc:	3202      	adds	r2, #2
 80094be:	0092      	lsls	r2, r2, #2
 80094c0:	300c      	adds	r0, #12
 80094c2:	f7fd f9d7 	bl	8006874 <memcpy>
 80094c6:	4621      	mov	r1, r4
 80094c8:	9802      	ldr	r0, [sp, #8]
 80094ca:	f000 f955 	bl	8009778 <_Bfree>
 80094ce:	464c      	mov	r4, r9
 80094d0:	6923      	ldr	r3, [r4, #16]
 80094d2:	1c5a      	adds	r2, r3, #1
 80094d4:	6122      	str	r2, [r4, #16]
 80094d6:	2201      	movs	r2, #1
 80094d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094dc:	615a      	str	r2, [r3, #20]
 80094de:	e7bd      	b.n	800945c <__gethex+0x3b8>
 80094e0:	6922      	ldr	r2, [r4, #16]
 80094e2:	455a      	cmp	r2, fp
 80094e4:	dd0b      	ble.n	80094fe <__gethex+0x45a>
 80094e6:	2101      	movs	r1, #1
 80094e8:	4620      	mov	r0, r4
 80094ea:	f7ff fd73 	bl	8008fd4 <rshift>
 80094ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094f2:	3501      	adds	r5, #1
 80094f4:	42ab      	cmp	r3, r5
 80094f6:	f6ff aed4 	blt.w	80092a2 <__gethex+0x1fe>
 80094fa:	2701      	movs	r7, #1
 80094fc:	e7c2      	b.n	8009484 <__gethex+0x3e0>
 80094fe:	f016 061f 	ands.w	r6, r6, #31
 8009502:	d0fa      	beq.n	80094fa <__gethex+0x456>
 8009504:	4453      	add	r3, sl
 8009506:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800950a:	f000 f9e7 	bl	80098dc <__hi0bits>
 800950e:	f1c6 0620 	rsb	r6, r6, #32
 8009512:	42b0      	cmp	r0, r6
 8009514:	dbe7      	blt.n	80094e6 <__gethex+0x442>
 8009516:	e7f0      	b.n	80094fa <__gethex+0x456>
 8009518:	0800b6a0 	.word	0x0800b6a0

0800951c <L_shift>:
 800951c:	f1c2 0208 	rsb	r2, r2, #8
 8009520:	0092      	lsls	r2, r2, #2
 8009522:	b570      	push	{r4, r5, r6, lr}
 8009524:	f1c2 0620 	rsb	r6, r2, #32
 8009528:	6843      	ldr	r3, [r0, #4]
 800952a:	6804      	ldr	r4, [r0, #0]
 800952c:	fa03 f506 	lsl.w	r5, r3, r6
 8009530:	432c      	orrs	r4, r5
 8009532:	40d3      	lsrs	r3, r2
 8009534:	6004      	str	r4, [r0, #0]
 8009536:	f840 3f04 	str.w	r3, [r0, #4]!
 800953a:	4288      	cmp	r0, r1
 800953c:	d3f4      	bcc.n	8009528 <L_shift+0xc>
 800953e:	bd70      	pop	{r4, r5, r6, pc}

08009540 <__match>:
 8009540:	b530      	push	{r4, r5, lr}
 8009542:	6803      	ldr	r3, [r0, #0]
 8009544:	3301      	adds	r3, #1
 8009546:	f811 4b01 	ldrb.w	r4, [r1], #1
 800954a:	b914      	cbnz	r4, 8009552 <__match+0x12>
 800954c:	6003      	str	r3, [r0, #0]
 800954e:	2001      	movs	r0, #1
 8009550:	bd30      	pop	{r4, r5, pc}
 8009552:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009556:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800955a:	2d19      	cmp	r5, #25
 800955c:	bf98      	it	ls
 800955e:	3220      	addls	r2, #32
 8009560:	42a2      	cmp	r2, r4
 8009562:	d0f0      	beq.n	8009546 <__match+0x6>
 8009564:	2000      	movs	r0, #0
 8009566:	e7f3      	b.n	8009550 <__match+0x10>

08009568 <__hexnan>:
 8009568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800956c:	2500      	movs	r5, #0
 800956e:	680b      	ldr	r3, [r1, #0]
 8009570:	4682      	mov	sl, r0
 8009572:	115e      	asrs	r6, r3, #5
 8009574:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009578:	f013 031f 	ands.w	r3, r3, #31
 800957c:	bf18      	it	ne
 800957e:	3604      	addne	r6, #4
 8009580:	1f37      	subs	r7, r6, #4
 8009582:	46b9      	mov	r9, r7
 8009584:	463c      	mov	r4, r7
 8009586:	46ab      	mov	fp, r5
 8009588:	b087      	sub	sp, #28
 800958a:	4690      	mov	r8, r2
 800958c:	6802      	ldr	r2, [r0, #0]
 800958e:	9301      	str	r3, [sp, #4]
 8009590:	f846 5c04 	str.w	r5, [r6, #-4]
 8009594:	9502      	str	r5, [sp, #8]
 8009596:	7851      	ldrb	r1, [r2, #1]
 8009598:	1c53      	adds	r3, r2, #1
 800959a:	9303      	str	r3, [sp, #12]
 800959c:	b341      	cbz	r1, 80095f0 <__hexnan+0x88>
 800959e:	4608      	mov	r0, r1
 80095a0:	9205      	str	r2, [sp, #20]
 80095a2:	9104      	str	r1, [sp, #16]
 80095a4:	f7ff fd69 	bl	800907a <__hexdig_fun>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	d14f      	bne.n	800964c <__hexnan+0xe4>
 80095ac:	9904      	ldr	r1, [sp, #16]
 80095ae:	9a05      	ldr	r2, [sp, #20]
 80095b0:	2920      	cmp	r1, #32
 80095b2:	d818      	bhi.n	80095e6 <__hexnan+0x7e>
 80095b4:	9b02      	ldr	r3, [sp, #8]
 80095b6:	459b      	cmp	fp, r3
 80095b8:	dd13      	ble.n	80095e2 <__hexnan+0x7a>
 80095ba:	454c      	cmp	r4, r9
 80095bc:	d206      	bcs.n	80095cc <__hexnan+0x64>
 80095be:	2d07      	cmp	r5, #7
 80095c0:	dc04      	bgt.n	80095cc <__hexnan+0x64>
 80095c2:	462a      	mov	r2, r5
 80095c4:	4649      	mov	r1, r9
 80095c6:	4620      	mov	r0, r4
 80095c8:	f7ff ffa8 	bl	800951c <L_shift>
 80095cc:	4544      	cmp	r4, r8
 80095ce:	d950      	bls.n	8009672 <__hexnan+0x10a>
 80095d0:	2300      	movs	r3, #0
 80095d2:	f1a4 0904 	sub.w	r9, r4, #4
 80095d6:	f844 3c04 	str.w	r3, [r4, #-4]
 80095da:	461d      	mov	r5, r3
 80095dc:	464c      	mov	r4, r9
 80095de:	f8cd b008 	str.w	fp, [sp, #8]
 80095e2:	9a03      	ldr	r2, [sp, #12]
 80095e4:	e7d7      	b.n	8009596 <__hexnan+0x2e>
 80095e6:	2929      	cmp	r1, #41	; 0x29
 80095e8:	d156      	bne.n	8009698 <__hexnan+0x130>
 80095ea:	3202      	adds	r2, #2
 80095ec:	f8ca 2000 	str.w	r2, [sl]
 80095f0:	f1bb 0f00 	cmp.w	fp, #0
 80095f4:	d050      	beq.n	8009698 <__hexnan+0x130>
 80095f6:	454c      	cmp	r4, r9
 80095f8:	d206      	bcs.n	8009608 <__hexnan+0xa0>
 80095fa:	2d07      	cmp	r5, #7
 80095fc:	dc04      	bgt.n	8009608 <__hexnan+0xa0>
 80095fe:	462a      	mov	r2, r5
 8009600:	4649      	mov	r1, r9
 8009602:	4620      	mov	r0, r4
 8009604:	f7ff ff8a 	bl	800951c <L_shift>
 8009608:	4544      	cmp	r4, r8
 800960a:	d934      	bls.n	8009676 <__hexnan+0x10e>
 800960c:	4623      	mov	r3, r4
 800960e:	f1a8 0204 	sub.w	r2, r8, #4
 8009612:	f853 1b04 	ldr.w	r1, [r3], #4
 8009616:	429f      	cmp	r7, r3
 8009618:	f842 1f04 	str.w	r1, [r2, #4]!
 800961c:	d2f9      	bcs.n	8009612 <__hexnan+0xaa>
 800961e:	1b3b      	subs	r3, r7, r4
 8009620:	f023 0303 	bic.w	r3, r3, #3
 8009624:	3304      	adds	r3, #4
 8009626:	3401      	adds	r4, #1
 8009628:	3e03      	subs	r6, #3
 800962a:	42b4      	cmp	r4, r6
 800962c:	bf88      	it	hi
 800962e:	2304      	movhi	r3, #4
 8009630:	2200      	movs	r2, #0
 8009632:	4443      	add	r3, r8
 8009634:	f843 2b04 	str.w	r2, [r3], #4
 8009638:	429f      	cmp	r7, r3
 800963a:	d2fb      	bcs.n	8009634 <__hexnan+0xcc>
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	b91b      	cbnz	r3, 8009648 <__hexnan+0xe0>
 8009640:	4547      	cmp	r7, r8
 8009642:	d127      	bne.n	8009694 <__hexnan+0x12c>
 8009644:	2301      	movs	r3, #1
 8009646:	603b      	str	r3, [r7, #0]
 8009648:	2005      	movs	r0, #5
 800964a:	e026      	b.n	800969a <__hexnan+0x132>
 800964c:	3501      	adds	r5, #1
 800964e:	2d08      	cmp	r5, #8
 8009650:	f10b 0b01 	add.w	fp, fp, #1
 8009654:	dd06      	ble.n	8009664 <__hexnan+0xfc>
 8009656:	4544      	cmp	r4, r8
 8009658:	d9c3      	bls.n	80095e2 <__hexnan+0x7a>
 800965a:	2300      	movs	r3, #0
 800965c:	2501      	movs	r5, #1
 800965e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009662:	3c04      	subs	r4, #4
 8009664:	6822      	ldr	r2, [r4, #0]
 8009666:	f000 000f 	and.w	r0, r0, #15
 800966a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800966e:	6022      	str	r2, [r4, #0]
 8009670:	e7b7      	b.n	80095e2 <__hexnan+0x7a>
 8009672:	2508      	movs	r5, #8
 8009674:	e7b5      	b.n	80095e2 <__hexnan+0x7a>
 8009676:	9b01      	ldr	r3, [sp, #4]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d0df      	beq.n	800963c <__hexnan+0xd4>
 800967c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009680:	f1c3 0320 	rsb	r3, r3, #32
 8009684:	fa22 f303 	lsr.w	r3, r2, r3
 8009688:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800968c:	401a      	ands	r2, r3
 800968e:	f846 2c04 	str.w	r2, [r6, #-4]
 8009692:	e7d3      	b.n	800963c <__hexnan+0xd4>
 8009694:	3f04      	subs	r7, #4
 8009696:	e7d1      	b.n	800963c <__hexnan+0xd4>
 8009698:	2004      	movs	r0, #4
 800969a:	b007      	add	sp, #28
 800969c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080096a0 <_localeconv_r>:
 80096a0:	4800      	ldr	r0, [pc, #0]	; (80096a4 <_localeconv_r+0x4>)
 80096a2:	4770      	bx	lr
 80096a4:	2000016c 	.word	0x2000016c

080096a8 <malloc>:
 80096a8:	4b02      	ldr	r3, [pc, #8]	; (80096b4 <malloc+0xc>)
 80096aa:	4601      	mov	r1, r0
 80096ac:	6818      	ldr	r0, [r3, #0]
 80096ae:	f000 bd57 	b.w	800a160 <_malloc_r>
 80096b2:	bf00      	nop
 80096b4:	20000014 	.word	0x20000014

080096b8 <__ascii_mbtowc>:
 80096b8:	b082      	sub	sp, #8
 80096ba:	b901      	cbnz	r1, 80096be <__ascii_mbtowc+0x6>
 80096bc:	a901      	add	r1, sp, #4
 80096be:	b142      	cbz	r2, 80096d2 <__ascii_mbtowc+0x1a>
 80096c0:	b14b      	cbz	r3, 80096d6 <__ascii_mbtowc+0x1e>
 80096c2:	7813      	ldrb	r3, [r2, #0]
 80096c4:	600b      	str	r3, [r1, #0]
 80096c6:	7812      	ldrb	r2, [r2, #0]
 80096c8:	1e10      	subs	r0, r2, #0
 80096ca:	bf18      	it	ne
 80096cc:	2001      	movne	r0, #1
 80096ce:	b002      	add	sp, #8
 80096d0:	4770      	bx	lr
 80096d2:	4610      	mov	r0, r2
 80096d4:	e7fb      	b.n	80096ce <__ascii_mbtowc+0x16>
 80096d6:	f06f 0001 	mvn.w	r0, #1
 80096da:	e7f8      	b.n	80096ce <__ascii_mbtowc+0x16>

080096dc <memchr>:
 80096dc:	4603      	mov	r3, r0
 80096de:	b510      	push	{r4, lr}
 80096e0:	b2c9      	uxtb	r1, r1
 80096e2:	4402      	add	r2, r0
 80096e4:	4293      	cmp	r3, r2
 80096e6:	4618      	mov	r0, r3
 80096e8:	d101      	bne.n	80096ee <memchr+0x12>
 80096ea:	2000      	movs	r0, #0
 80096ec:	e003      	b.n	80096f6 <memchr+0x1a>
 80096ee:	7804      	ldrb	r4, [r0, #0]
 80096f0:	3301      	adds	r3, #1
 80096f2:	428c      	cmp	r4, r1
 80096f4:	d1f6      	bne.n	80096e4 <memchr+0x8>
 80096f6:	bd10      	pop	{r4, pc}

080096f8 <_Balloc>:
 80096f8:	b570      	push	{r4, r5, r6, lr}
 80096fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096fc:	4604      	mov	r4, r0
 80096fe:	460d      	mov	r5, r1
 8009700:	b976      	cbnz	r6, 8009720 <_Balloc+0x28>
 8009702:	2010      	movs	r0, #16
 8009704:	f7ff ffd0 	bl	80096a8 <malloc>
 8009708:	4602      	mov	r2, r0
 800970a:	6260      	str	r0, [r4, #36]	; 0x24
 800970c:	b920      	cbnz	r0, 8009718 <_Balloc+0x20>
 800970e:	2166      	movs	r1, #102	; 0x66
 8009710:	4b17      	ldr	r3, [pc, #92]	; (8009770 <_Balloc+0x78>)
 8009712:	4818      	ldr	r0, [pc, #96]	; (8009774 <_Balloc+0x7c>)
 8009714:	f000 ff2c 	bl	800a570 <__assert_func>
 8009718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800971c:	6006      	str	r6, [r0, #0]
 800971e:	60c6      	str	r6, [r0, #12]
 8009720:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009722:	68f3      	ldr	r3, [r6, #12]
 8009724:	b183      	cbz	r3, 8009748 <_Balloc+0x50>
 8009726:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800972e:	b9b8      	cbnz	r0, 8009760 <_Balloc+0x68>
 8009730:	2101      	movs	r1, #1
 8009732:	fa01 f605 	lsl.w	r6, r1, r5
 8009736:	1d72      	adds	r2, r6, #5
 8009738:	4620      	mov	r0, r4
 800973a:	0092      	lsls	r2, r2, #2
 800973c:	f000 fc94 	bl	800a068 <_calloc_r>
 8009740:	b160      	cbz	r0, 800975c <_Balloc+0x64>
 8009742:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009746:	e00e      	b.n	8009766 <_Balloc+0x6e>
 8009748:	2221      	movs	r2, #33	; 0x21
 800974a:	2104      	movs	r1, #4
 800974c:	4620      	mov	r0, r4
 800974e:	f000 fc8b 	bl	800a068 <_calloc_r>
 8009752:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009754:	60f0      	str	r0, [r6, #12]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1e4      	bne.n	8009726 <_Balloc+0x2e>
 800975c:	2000      	movs	r0, #0
 800975e:	bd70      	pop	{r4, r5, r6, pc}
 8009760:	6802      	ldr	r2, [r0, #0]
 8009762:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009766:	2300      	movs	r3, #0
 8009768:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800976c:	e7f7      	b.n	800975e <_Balloc+0x66>
 800976e:	bf00      	nop
 8009770:	0800b62e 	.word	0x0800b62e
 8009774:	0800b72c 	.word	0x0800b72c

08009778 <_Bfree>:
 8009778:	b570      	push	{r4, r5, r6, lr}
 800977a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800977c:	4605      	mov	r5, r0
 800977e:	460c      	mov	r4, r1
 8009780:	b976      	cbnz	r6, 80097a0 <_Bfree+0x28>
 8009782:	2010      	movs	r0, #16
 8009784:	f7ff ff90 	bl	80096a8 <malloc>
 8009788:	4602      	mov	r2, r0
 800978a:	6268      	str	r0, [r5, #36]	; 0x24
 800978c:	b920      	cbnz	r0, 8009798 <_Bfree+0x20>
 800978e:	218a      	movs	r1, #138	; 0x8a
 8009790:	4b08      	ldr	r3, [pc, #32]	; (80097b4 <_Bfree+0x3c>)
 8009792:	4809      	ldr	r0, [pc, #36]	; (80097b8 <_Bfree+0x40>)
 8009794:	f000 feec 	bl	800a570 <__assert_func>
 8009798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800979c:	6006      	str	r6, [r0, #0]
 800979e:	60c6      	str	r6, [r0, #12]
 80097a0:	b13c      	cbz	r4, 80097b2 <_Bfree+0x3a>
 80097a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80097a4:	6862      	ldr	r2, [r4, #4]
 80097a6:	68db      	ldr	r3, [r3, #12]
 80097a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097ac:	6021      	str	r1, [r4, #0]
 80097ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80097b2:	bd70      	pop	{r4, r5, r6, pc}
 80097b4:	0800b62e 	.word	0x0800b62e
 80097b8:	0800b72c 	.word	0x0800b72c

080097bc <__multadd>:
 80097bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097c0:	4607      	mov	r7, r0
 80097c2:	460c      	mov	r4, r1
 80097c4:	461e      	mov	r6, r3
 80097c6:	2000      	movs	r0, #0
 80097c8:	690d      	ldr	r5, [r1, #16]
 80097ca:	f101 0c14 	add.w	ip, r1, #20
 80097ce:	f8dc 3000 	ldr.w	r3, [ip]
 80097d2:	3001      	adds	r0, #1
 80097d4:	b299      	uxth	r1, r3
 80097d6:	fb02 6101 	mla	r1, r2, r1, r6
 80097da:	0c1e      	lsrs	r6, r3, #16
 80097dc:	0c0b      	lsrs	r3, r1, #16
 80097de:	fb02 3306 	mla	r3, r2, r6, r3
 80097e2:	b289      	uxth	r1, r1
 80097e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80097e8:	4285      	cmp	r5, r0
 80097ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097ee:	f84c 1b04 	str.w	r1, [ip], #4
 80097f2:	dcec      	bgt.n	80097ce <__multadd+0x12>
 80097f4:	b30e      	cbz	r6, 800983a <__multadd+0x7e>
 80097f6:	68a3      	ldr	r3, [r4, #8]
 80097f8:	42ab      	cmp	r3, r5
 80097fa:	dc19      	bgt.n	8009830 <__multadd+0x74>
 80097fc:	6861      	ldr	r1, [r4, #4]
 80097fe:	4638      	mov	r0, r7
 8009800:	3101      	adds	r1, #1
 8009802:	f7ff ff79 	bl	80096f8 <_Balloc>
 8009806:	4680      	mov	r8, r0
 8009808:	b928      	cbnz	r0, 8009816 <__multadd+0x5a>
 800980a:	4602      	mov	r2, r0
 800980c:	21b5      	movs	r1, #181	; 0xb5
 800980e:	4b0c      	ldr	r3, [pc, #48]	; (8009840 <__multadd+0x84>)
 8009810:	480c      	ldr	r0, [pc, #48]	; (8009844 <__multadd+0x88>)
 8009812:	f000 fead 	bl	800a570 <__assert_func>
 8009816:	6922      	ldr	r2, [r4, #16]
 8009818:	f104 010c 	add.w	r1, r4, #12
 800981c:	3202      	adds	r2, #2
 800981e:	0092      	lsls	r2, r2, #2
 8009820:	300c      	adds	r0, #12
 8009822:	f7fd f827 	bl	8006874 <memcpy>
 8009826:	4621      	mov	r1, r4
 8009828:	4638      	mov	r0, r7
 800982a:	f7ff ffa5 	bl	8009778 <_Bfree>
 800982e:	4644      	mov	r4, r8
 8009830:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009834:	3501      	adds	r5, #1
 8009836:	615e      	str	r6, [r3, #20]
 8009838:	6125      	str	r5, [r4, #16]
 800983a:	4620      	mov	r0, r4
 800983c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009840:	0800b6a0 	.word	0x0800b6a0
 8009844:	0800b72c 	.word	0x0800b72c

08009848 <__s2b>:
 8009848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800984c:	4615      	mov	r5, r2
 800984e:	2209      	movs	r2, #9
 8009850:	461f      	mov	r7, r3
 8009852:	3308      	adds	r3, #8
 8009854:	460c      	mov	r4, r1
 8009856:	fb93 f3f2 	sdiv	r3, r3, r2
 800985a:	4606      	mov	r6, r0
 800985c:	2201      	movs	r2, #1
 800985e:	2100      	movs	r1, #0
 8009860:	429a      	cmp	r2, r3
 8009862:	db09      	blt.n	8009878 <__s2b+0x30>
 8009864:	4630      	mov	r0, r6
 8009866:	f7ff ff47 	bl	80096f8 <_Balloc>
 800986a:	b940      	cbnz	r0, 800987e <__s2b+0x36>
 800986c:	4602      	mov	r2, r0
 800986e:	21ce      	movs	r1, #206	; 0xce
 8009870:	4b18      	ldr	r3, [pc, #96]	; (80098d4 <__s2b+0x8c>)
 8009872:	4819      	ldr	r0, [pc, #100]	; (80098d8 <__s2b+0x90>)
 8009874:	f000 fe7c 	bl	800a570 <__assert_func>
 8009878:	0052      	lsls	r2, r2, #1
 800987a:	3101      	adds	r1, #1
 800987c:	e7f0      	b.n	8009860 <__s2b+0x18>
 800987e:	9b08      	ldr	r3, [sp, #32]
 8009880:	2d09      	cmp	r5, #9
 8009882:	6143      	str	r3, [r0, #20]
 8009884:	f04f 0301 	mov.w	r3, #1
 8009888:	6103      	str	r3, [r0, #16]
 800988a:	dd16      	ble.n	80098ba <__s2b+0x72>
 800988c:	f104 0909 	add.w	r9, r4, #9
 8009890:	46c8      	mov	r8, r9
 8009892:	442c      	add	r4, r5
 8009894:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009898:	4601      	mov	r1, r0
 800989a:	220a      	movs	r2, #10
 800989c:	4630      	mov	r0, r6
 800989e:	3b30      	subs	r3, #48	; 0x30
 80098a0:	f7ff ff8c 	bl	80097bc <__multadd>
 80098a4:	45a0      	cmp	r8, r4
 80098a6:	d1f5      	bne.n	8009894 <__s2b+0x4c>
 80098a8:	f1a5 0408 	sub.w	r4, r5, #8
 80098ac:	444c      	add	r4, r9
 80098ae:	1b2d      	subs	r5, r5, r4
 80098b0:	1963      	adds	r3, r4, r5
 80098b2:	42bb      	cmp	r3, r7
 80098b4:	db04      	blt.n	80098c0 <__s2b+0x78>
 80098b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ba:	2509      	movs	r5, #9
 80098bc:	340a      	adds	r4, #10
 80098be:	e7f6      	b.n	80098ae <__s2b+0x66>
 80098c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098c4:	4601      	mov	r1, r0
 80098c6:	220a      	movs	r2, #10
 80098c8:	4630      	mov	r0, r6
 80098ca:	3b30      	subs	r3, #48	; 0x30
 80098cc:	f7ff ff76 	bl	80097bc <__multadd>
 80098d0:	e7ee      	b.n	80098b0 <__s2b+0x68>
 80098d2:	bf00      	nop
 80098d4:	0800b6a0 	.word	0x0800b6a0
 80098d8:	0800b72c 	.word	0x0800b72c

080098dc <__hi0bits>:
 80098dc:	0c02      	lsrs	r2, r0, #16
 80098de:	0412      	lsls	r2, r2, #16
 80098e0:	4603      	mov	r3, r0
 80098e2:	b9ca      	cbnz	r2, 8009918 <__hi0bits+0x3c>
 80098e4:	0403      	lsls	r3, r0, #16
 80098e6:	2010      	movs	r0, #16
 80098e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80098ec:	bf04      	itt	eq
 80098ee:	021b      	lsleq	r3, r3, #8
 80098f0:	3008      	addeq	r0, #8
 80098f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80098f6:	bf04      	itt	eq
 80098f8:	011b      	lsleq	r3, r3, #4
 80098fa:	3004      	addeq	r0, #4
 80098fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009900:	bf04      	itt	eq
 8009902:	009b      	lsleq	r3, r3, #2
 8009904:	3002      	addeq	r0, #2
 8009906:	2b00      	cmp	r3, #0
 8009908:	db05      	blt.n	8009916 <__hi0bits+0x3a>
 800990a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800990e:	f100 0001 	add.w	r0, r0, #1
 8009912:	bf08      	it	eq
 8009914:	2020      	moveq	r0, #32
 8009916:	4770      	bx	lr
 8009918:	2000      	movs	r0, #0
 800991a:	e7e5      	b.n	80098e8 <__hi0bits+0xc>

0800991c <__lo0bits>:
 800991c:	6803      	ldr	r3, [r0, #0]
 800991e:	4602      	mov	r2, r0
 8009920:	f013 0007 	ands.w	r0, r3, #7
 8009924:	d00b      	beq.n	800993e <__lo0bits+0x22>
 8009926:	07d9      	lsls	r1, r3, #31
 8009928:	d421      	bmi.n	800996e <__lo0bits+0x52>
 800992a:	0798      	lsls	r0, r3, #30
 800992c:	bf49      	itett	mi
 800992e:	085b      	lsrmi	r3, r3, #1
 8009930:	089b      	lsrpl	r3, r3, #2
 8009932:	2001      	movmi	r0, #1
 8009934:	6013      	strmi	r3, [r2, #0]
 8009936:	bf5c      	itt	pl
 8009938:	2002      	movpl	r0, #2
 800993a:	6013      	strpl	r3, [r2, #0]
 800993c:	4770      	bx	lr
 800993e:	b299      	uxth	r1, r3
 8009940:	b909      	cbnz	r1, 8009946 <__lo0bits+0x2a>
 8009942:	2010      	movs	r0, #16
 8009944:	0c1b      	lsrs	r3, r3, #16
 8009946:	b2d9      	uxtb	r1, r3
 8009948:	b909      	cbnz	r1, 800994e <__lo0bits+0x32>
 800994a:	3008      	adds	r0, #8
 800994c:	0a1b      	lsrs	r3, r3, #8
 800994e:	0719      	lsls	r1, r3, #28
 8009950:	bf04      	itt	eq
 8009952:	091b      	lsreq	r3, r3, #4
 8009954:	3004      	addeq	r0, #4
 8009956:	0799      	lsls	r1, r3, #30
 8009958:	bf04      	itt	eq
 800995a:	089b      	lsreq	r3, r3, #2
 800995c:	3002      	addeq	r0, #2
 800995e:	07d9      	lsls	r1, r3, #31
 8009960:	d403      	bmi.n	800996a <__lo0bits+0x4e>
 8009962:	085b      	lsrs	r3, r3, #1
 8009964:	f100 0001 	add.w	r0, r0, #1
 8009968:	d003      	beq.n	8009972 <__lo0bits+0x56>
 800996a:	6013      	str	r3, [r2, #0]
 800996c:	4770      	bx	lr
 800996e:	2000      	movs	r0, #0
 8009970:	4770      	bx	lr
 8009972:	2020      	movs	r0, #32
 8009974:	4770      	bx	lr
	...

08009978 <__i2b>:
 8009978:	b510      	push	{r4, lr}
 800997a:	460c      	mov	r4, r1
 800997c:	2101      	movs	r1, #1
 800997e:	f7ff febb 	bl	80096f8 <_Balloc>
 8009982:	4602      	mov	r2, r0
 8009984:	b928      	cbnz	r0, 8009992 <__i2b+0x1a>
 8009986:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800998a:	4b04      	ldr	r3, [pc, #16]	; (800999c <__i2b+0x24>)
 800998c:	4804      	ldr	r0, [pc, #16]	; (80099a0 <__i2b+0x28>)
 800998e:	f000 fdef 	bl	800a570 <__assert_func>
 8009992:	2301      	movs	r3, #1
 8009994:	6144      	str	r4, [r0, #20]
 8009996:	6103      	str	r3, [r0, #16]
 8009998:	bd10      	pop	{r4, pc}
 800999a:	bf00      	nop
 800999c:	0800b6a0 	.word	0x0800b6a0
 80099a0:	0800b72c 	.word	0x0800b72c

080099a4 <__multiply>:
 80099a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a8:	4691      	mov	r9, r2
 80099aa:	690a      	ldr	r2, [r1, #16]
 80099ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099b0:	460c      	mov	r4, r1
 80099b2:	429a      	cmp	r2, r3
 80099b4:	bfbe      	ittt	lt
 80099b6:	460b      	movlt	r3, r1
 80099b8:	464c      	movlt	r4, r9
 80099ba:	4699      	movlt	r9, r3
 80099bc:	6927      	ldr	r7, [r4, #16]
 80099be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80099c2:	68a3      	ldr	r3, [r4, #8]
 80099c4:	6861      	ldr	r1, [r4, #4]
 80099c6:	eb07 060a 	add.w	r6, r7, sl
 80099ca:	42b3      	cmp	r3, r6
 80099cc:	b085      	sub	sp, #20
 80099ce:	bfb8      	it	lt
 80099d0:	3101      	addlt	r1, #1
 80099d2:	f7ff fe91 	bl	80096f8 <_Balloc>
 80099d6:	b930      	cbnz	r0, 80099e6 <__multiply+0x42>
 80099d8:	4602      	mov	r2, r0
 80099da:	f240 115d 	movw	r1, #349	; 0x15d
 80099de:	4b43      	ldr	r3, [pc, #268]	; (8009aec <__multiply+0x148>)
 80099e0:	4843      	ldr	r0, [pc, #268]	; (8009af0 <__multiply+0x14c>)
 80099e2:	f000 fdc5 	bl	800a570 <__assert_func>
 80099e6:	f100 0514 	add.w	r5, r0, #20
 80099ea:	462b      	mov	r3, r5
 80099ec:	2200      	movs	r2, #0
 80099ee:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099f2:	4543      	cmp	r3, r8
 80099f4:	d321      	bcc.n	8009a3a <__multiply+0x96>
 80099f6:	f104 0314 	add.w	r3, r4, #20
 80099fa:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099fe:	f109 0314 	add.w	r3, r9, #20
 8009a02:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009a06:	9202      	str	r2, [sp, #8]
 8009a08:	1b3a      	subs	r2, r7, r4
 8009a0a:	3a15      	subs	r2, #21
 8009a0c:	f022 0203 	bic.w	r2, r2, #3
 8009a10:	3204      	adds	r2, #4
 8009a12:	f104 0115 	add.w	r1, r4, #21
 8009a16:	428f      	cmp	r7, r1
 8009a18:	bf38      	it	cc
 8009a1a:	2204      	movcc	r2, #4
 8009a1c:	9201      	str	r2, [sp, #4]
 8009a1e:	9a02      	ldr	r2, [sp, #8]
 8009a20:	9303      	str	r3, [sp, #12]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d80c      	bhi.n	8009a40 <__multiply+0x9c>
 8009a26:	2e00      	cmp	r6, #0
 8009a28:	dd03      	ble.n	8009a32 <__multiply+0x8e>
 8009a2a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d059      	beq.n	8009ae6 <__multiply+0x142>
 8009a32:	6106      	str	r6, [r0, #16]
 8009a34:	b005      	add	sp, #20
 8009a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a3a:	f843 2b04 	str.w	r2, [r3], #4
 8009a3e:	e7d8      	b.n	80099f2 <__multiply+0x4e>
 8009a40:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a44:	f1ba 0f00 	cmp.w	sl, #0
 8009a48:	d023      	beq.n	8009a92 <__multiply+0xee>
 8009a4a:	46a9      	mov	r9, r5
 8009a4c:	f04f 0c00 	mov.w	ip, #0
 8009a50:	f104 0e14 	add.w	lr, r4, #20
 8009a54:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a58:	f8d9 1000 	ldr.w	r1, [r9]
 8009a5c:	fa1f fb82 	uxth.w	fp, r2
 8009a60:	b289      	uxth	r1, r1
 8009a62:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a66:	4461      	add	r1, ip
 8009a68:	f8d9 c000 	ldr.w	ip, [r9]
 8009a6c:	0c12      	lsrs	r2, r2, #16
 8009a6e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009a72:	fb0a c202 	mla	r2, sl, r2, ip
 8009a76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a7a:	b289      	uxth	r1, r1
 8009a7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a80:	4577      	cmp	r7, lr
 8009a82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a86:	f849 1b04 	str.w	r1, [r9], #4
 8009a8a:	d8e3      	bhi.n	8009a54 <__multiply+0xb0>
 8009a8c:	9a01      	ldr	r2, [sp, #4]
 8009a8e:	f845 c002 	str.w	ip, [r5, r2]
 8009a92:	9a03      	ldr	r2, [sp, #12]
 8009a94:	3304      	adds	r3, #4
 8009a96:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a9a:	f1b9 0f00 	cmp.w	r9, #0
 8009a9e:	d020      	beq.n	8009ae2 <__multiply+0x13e>
 8009aa0:	46ae      	mov	lr, r5
 8009aa2:	f04f 0a00 	mov.w	sl, #0
 8009aa6:	6829      	ldr	r1, [r5, #0]
 8009aa8:	f104 0c14 	add.w	ip, r4, #20
 8009aac:	f8bc b000 	ldrh.w	fp, [ip]
 8009ab0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009ab4:	b289      	uxth	r1, r1
 8009ab6:	fb09 220b 	mla	r2, r9, fp, r2
 8009aba:	4492      	add	sl, r2
 8009abc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009ac0:	f84e 1b04 	str.w	r1, [lr], #4
 8009ac4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ac8:	f8be 1000 	ldrh.w	r1, [lr]
 8009acc:	0c12      	lsrs	r2, r2, #16
 8009ace:	fb09 1102 	mla	r1, r9, r2, r1
 8009ad2:	4567      	cmp	r7, ip
 8009ad4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ad8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009adc:	d8e6      	bhi.n	8009aac <__multiply+0x108>
 8009ade:	9a01      	ldr	r2, [sp, #4]
 8009ae0:	50a9      	str	r1, [r5, r2]
 8009ae2:	3504      	adds	r5, #4
 8009ae4:	e79b      	b.n	8009a1e <__multiply+0x7a>
 8009ae6:	3e01      	subs	r6, #1
 8009ae8:	e79d      	b.n	8009a26 <__multiply+0x82>
 8009aea:	bf00      	nop
 8009aec:	0800b6a0 	.word	0x0800b6a0
 8009af0:	0800b72c 	.word	0x0800b72c

08009af4 <__pow5mult>:
 8009af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af8:	4615      	mov	r5, r2
 8009afa:	f012 0203 	ands.w	r2, r2, #3
 8009afe:	4606      	mov	r6, r0
 8009b00:	460f      	mov	r7, r1
 8009b02:	d007      	beq.n	8009b14 <__pow5mult+0x20>
 8009b04:	4c25      	ldr	r4, [pc, #148]	; (8009b9c <__pow5mult+0xa8>)
 8009b06:	3a01      	subs	r2, #1
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b0e:	f7ff fe55 	bl	80097bc <__multadd>
 8009b12:	4607      	mov	r7, r0
 8009b14:	10ad      	asrs	r5, r5, #2
 8009b16:	d03d      	beq.n	8009b94 <__pow5mult+0xa0>
 8009b18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009b1a:	b97c      	cbnz	r4, 8009b3c <__pow5mult+0x48>
 8009b1c:	2010      	movs	r0, #16
 8009b1e:	f7ff fdc3 	bl	80096a8 <malloc>
 8009b22:	4602      	mov	r2, r0
 8009b24:	6270      	str	r0, [r6, #36]	; 0x24
 8009b26:	b928      	cbnz	r0, 8009b34 <__pow5mult+0x40>
 8009b28:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009b2c:	4b1c      	ldr	r3, [pc, #112]	; (8009ba0 <__pow5mult+0xac>)
 8009b2e:	481d      	ldr	r0, [pc, #116]	; (8009ba4 <__pow5mult+0xb0>)
 8009b30:	f000 fd1e 	bl	800a570 <__assert_func>
 8009b34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b38:	6004      	str	r4, [r0, #0]
 8009b3a:	60c4      	str	r4, [r0, #12]
 8009b3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009b40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b44:	b94c      	cbnz	r4, 8009b5a <__pow5mult+0x66>
 8009b46:	f240 2171 	movw	r1, #625	; 0x271
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7ff ff14 	bl	8009978 <__i2b>
 8009b50:	2300      	movs	r3, #0
 8009b52:	4604      	mov	r4, r0
 8009b54:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b58:	6003      	str	r3, [r0, #0]
 8009b5a:	f04f 0900 	mov.w	r9, #0
 8009b5e:	07eb      	lsls	r3, r5, #31
 8009b60:	d50a      	bpl.n	8009b78 <__pow5mult+0x84>
 8009b62:	4639      	mov	r1, r7
 8009b64:	4622      	mov	r2, r4
 8009b66:	4630      	mov	r0, r6
 8009b68:	f7ff ff1c 	bl	80099a4 <__multiply>
 8009b6c:	4680      	mov	r8, r0
 8009b6e:	4639      	mov	r1, r7
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7ff fe01 	bl	8009778 <_Bfree>
 8009b76:	4647      	mov	r7, r8
 8009b78:	106d      	asrs	r5, r5, #1
 8009b7a:	d00b      	beq.n	8009b94 <__pow5mult+0xa0>
 8009b7c:	6820      	ldr	r0, [r4, #0]
 8009b7e:	b938      	cbnz	r0, 8009b90 <__pow5mult+0x9c>
 8009b80:	4622      	mov	r2, r4
 8009b82:	4621      	mov	r1, r4
 8009b84:	4630      	mov	r0, r6
 8009b86:	f7ff ff0d 	bl	80099a4 <__multiply>
 8009b8a:	6020      	str	r0, [r4, #0]
 8009b8c:	f8c0 9000 	str.w	r9, [r0]
 8009b90:	4604      	mov	r4, r0
 8009b92:	e7e4      	b.n	8009b5e <__pow5mult+0x6a>
 8009b94:	4638      	mov	r0, r7
 8009b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b9a:	bf00      	nop
 8009b9c:	0800b878 	.word	0x0800b878
 8009ba0:	0800b62e 	.word	0x0800b62e
 8009ba4:	0800b72c 	.word	0x0800b72c

08009ba8 <__lshift>:
 8009ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bac:	460c      	mov	r4, r1
 8009bae:	4607      	mov	r7, r0
 8009bb0:	4691      	mov	r9, r2
 8009bb2:	6923      	ldr	r3, [r4, #16]
 8009bb4:	6849      	ldr	r1, [r1, #4]
 8009bb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bba:	68a3      	ldr	r3, [r4, #8]
 8009bbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bc0:	f108 0601 	add.w	r6, r8, #1
 8009bc4:	42b3      	cmp	r3, r6
 8009bc6:	db0b      	blt.n	8009be0 <__lshift+0x38>
 8009bc8:	4638      	mov	r0, r7
 8009bca:	f7ff fd95 	bl	80096f8 <_Balloc>
 8009bce:	4605      	mov	r5, r0
 8009bd0:	b948      	cbnz	r0, 8009be6 <__lshift+0x3e>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009bd8:	4b29      	ldr	r3, [pc, #164]	; (8009c80 <__lshift+0xd8>)
 8009bda:	482a      	ldr	r0, [pc, #168]	; (8009c84 <__lshift+0xdc>)
 8009bdc:	f000 fcc8 	bl	800a570 <__assert_func>
 8009be0:	3101      	adds	r1, #1
 8009be2:	005b      	lsls	r3, r3, #1
 8009be4:	e7ee      	b.n	8009bc4 <__lshift+0x1c>
 8009be6:	2300      	movs	r3, #0
 8009be8:	f100 0114 	add.w	r1, r0, #20
 8009bec:	f100 0210 	add.w	r2, r0, #16
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	4553      	cmp	r3, sl
 8009bf4:	db37      	blt.n	8009c66 <__lshift+0xbe>
 8009bf6:	6920      	ldr	r0, [r4, #16]
 8009bf8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bfc:	f104 0314 	add.w	r3, r4, #20
 8009c00:	f019 091f 	ands.w	r9, r9, #31
 8009c04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c08:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c0c:	d02f      	beq.n	8009c6e <__lshift+0xc6>
 8009c0e:	468a      	mov	sl, r1
 8009c10:	f04f 0c00 	mov.w	ip, #0
 8009c14:	f1c9 0e20 	rsb	lr, r9, #32
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	fa02 f209 	lsl.w	r2, r2, r9
 8009c1e:	ea42 020c 	orr.w	r2, r2, ip
 8009c22:	f84a 2b04 	str.w	r2, [sl], #4
 8009c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c2a:	4298      	cmp	r0, r3
 8009c2c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009c30:	d8f2      	bhi.n	8009c18 <__lshift+0x70>
 8009c32:	1b03      	subs	r3, r0, r4
 8009c34:	3b15      	subs	r3, #21
 8009c36:	f023 0303 	bic.w	r3, r3, #3
 8009c3a:	3304      	adds	r3, #4
 8009c3c:	f104 0215 	add.w	r2, r4, #21
 8009c40:	4290      	cmp	r0, r2
 8009c42:	bf38      	it	cc
 8009c44:	2304      	movcc	r3, #4
 8009c46:	f841 c003 	str.w	ip, [r1, r3]
 8009c4a:	f1bc 0f00 	cmp.w	ip, #0
 8009c4e:	d001      	beq.n	8009c54 <__lshift+0xac>
 8009c50:	f108 0602 	add.w	r6, r8, #2
 8009c54:	3e01      	subs	r6, #1
 8009c56:	4638      	mov	r0, r7
 8009c58:	4621      	mov	r1, r4
 8009c5a:	612e      	str	r6, [r5, #16]
 8009c5c:	f7ff fd8c 	bl	8009778 <_Bfree>
 8009c60:	4628      	mov	r0, r5
 8009c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c66:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	e7c1      	b.n	8009bf2 <__lshift+0x4a>
 8009c6e:	3904      	subs	r1, #4
 8009c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c74:	4298      	cmp	r0, r3
 8009c76:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c7a:	d8f9      	bhi.n	8009c70 <__lshift+0xc8>
 8009c7c:	e7ea      	b.n	8009c54 <__lshift+0xac>
 8009c7e:	bf00      	nop
 8009c80:	0800b6a0 	.word	0x0800b6a0
 8009c84:	0800b72c 	.word	0x0800b72c

08009c88 <__mcmp>:
 8009c88:	4603      	mov	r3, r0
 8009c8a:	690a      	ldr	r2, [r1, #16]
 8009c8c:	6900      	ldr	r0, [r0, #16]
 8009c8e:	b530      	push	{r4, r5, lr}
 8009c90:	1a80      	subs	r0, r0, r2
 8009c92:	d10d      	bne.n	8009cb0 <__mcmp+0x28>
 8009c94:	3314      	adds	r3, #20
 8009c96:	3114      	adds	r1, #20
 8009c98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009c9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009ca0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009ca4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ca8:	4295      	cmp	r5, r2
 8009caa:	d002      	beq.n	8009cb2 <__mcmp+0x2a>
 8009cac:	d304      	bcc.n	8009cb8 <__mcmp+0x30>
 8009cae:	2001      	movs	r0, #1
 8009cb0:	bd30      	pop	{r4, r5, pc}
 8009cb2:	42a3      	cmp	r3, r4
 8009cb4:	d3f4      	bcc.n	8009ca0 <__mcmp+0x18>
 8009cb6:	e7fb      	b.n	8009cb0 <__mcmp+0x28>
 8009cb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cbc:	e7f8      	b.n	8009cb0 <__mcmp+0x28>
	...

08009cc0 <__mdiff>:
 8009cc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc4:	460d      	mov	r5, r1
 8009cc6:	4607      	mov	r7, r0
 8009cc8:	4611      	mov	r1, r2
 8009cca:	4628      	mov	r0, r5
 8009ccc:	4614      	mov	r4, r2
 8009cce:	f7ff ffdb 	bl	8009c88 <__mcmp>
 8009cd2:	1e06      	subs	r6, r0, #0
 8009cd4:	d111      	bne.n	8009cfa <__mdiff+0x3a>
 8009cd6:	4631      	mov	r1, r6
 8009cd8:	4638      	mov	r0, r7
 8009cda:	f7ff fd0d 	bl	80096f8 <_Balloc>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	b928      	cbnz	r0, 8009cee <__mdiff+0x2e>
 8009ce2:	f240 2132 	movw	r1, #562	; 0x232
 8009ce6:	4b3a      	ldr	r3, [pc, #232]	; (8009dd0 <__mdiff+0x110>)
 8009ce8:	483a      	ldr	r0, [pc, #232]	; (8009dd4 <__mdiff+0x114>)
 8009cea:	f000 fc41 	bl	800a570 <__assert_func>
 8009cee:	2301      	movs	r3, #1
 8009cf0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009cf4:	4610      	mov	r0, r2
 8009cf6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cfa:	bfa4      	itt	ge
 8009cfc:	4623      	movge	r3, r4
 8009cfe:	462c      	movge	r4, r5
 8009d00:	4638      	mov	r0, r7
 8009d02:	6861      	ldr	r1, [r4, #4]
 8009d04:	bfa6      	itte	ge
 8009d06:	461d      	movge	r5, r3
 8009d08:	2600      	movge	r6, #0
 8009d0a:	2601      	movlt	r6, #1
 8009d0c:	f7ff fcf4 	bl	80096f8 <_Balloc>
 8009d10:	4602      	mov	r2, r0
 8009d12:	b918      	cbnz	r0, 8009d1c <__mdiff+0x5c>
 8009d14:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009d18:	4b2d      	ldr	r3, [pc, #180]	; (8009dd0 <__mdiff+0x110>)
 8009d1a:	e7e5      	b.n	8009ce8 <__mdiff+0x28>
 8009d1c:	f102 0814 	add.w	r8, r2, #20
 8009d20:	46c2      	mov	sl, r8
 8009d22:	f04f 0c00 	mov.w	ip, #0
 8009d26:	6927      	ldr	r7, [r4, #16]
 8009d28:	60c6      	str	r6, [r0, #12]
 8009d2a:	692e      	ldr	r6, [r5, #16]
 8009d2c:	f104 0014 	add.w	r0, r4, #20
 8009d30:	f105 0914 	add.w	r9, r5, #20
 8009d34:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009d38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d3c:	3410      	adds	r4, #16
 8009d3e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8009d42:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d46:	fa1f f18b 	uxth.w	r1, fp
 8009d4a:	448c      	add	ip, r1
 8009d4c:	b299      	uxth	r1, r3
 8009d4e:	0c1b      	lsrs	r3, r3, #16
 8009d50:	ebac 0101 	sub.w	r1, ip, r1
 8009d54:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d58:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009d5c:	b289      	uxth	r1, r1
 8009d5e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009d62:	454e      	cmp	r6, r9
 8009d64:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009d68:	f84a 3b04 	str.w	r3, [sl], #4
 8009d6c:	d8e7      	bhi.n	8009d3e <__mdiff+0x7e>
 8009d6e:	1b73      	subs	r3, r6, r5
 8009d70:	3b15      	subs	r3, #21
 8009d72:	f023 0303 	bic.w	r3, r3, #3
 8009d76:	3515      	adds	r5, #21
 8009d78:	3304      	adds	r3, #4
 8009d7a:	42ae      	cmp	r6, r5
 8009d7c:	bf38      	it	cc
 8009d7e:	2304      	movcc	r3, #4
 8009d80:	4418      	add	r0, r3
 8009d82:	4443      	add	r3, r8
 8009d84:	461e      	mov	r6, r3
 8009d86:	4605      	mov	r5, r0
 8009d88:	4575      	cmp	r5, lr
 8009d8a:	d30e      	bcc.n	8009daa <__mdiff+0xea>
 8009d8c:	f10e 0103 	add.w	r1, lr, #3
 8009d90:	1a09      	subs	r1, r1, r0
 8009d92:	f021 0103 	bic.w	r1, r1, #3
 8009d96:	3803      	subs	r0, #3
 8009d98:	4586      	cmp	lr, r0
 8009d9a:	bf38      	it	cc
 8009d9c:	2100      	movcc	r1, #0
 8009d9e:	4419      	add	r1, r3
 8009da0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009da4:	b18b      	cbz	r3, 8009dca <__mdiff+0x10a>
 8009da6:	6117      	str	r7, [r2, #16]
 8009da8:	e7a4      	b.n	8009cf4 <__mdiff+0x34>
 8009daa:	f855 8b04 	ldr.w	r8, [r5], #4
 8009dae:	fa1f f188 	uxth.w	r1, r8
 8009db2:	4461      	add	r1, ip
 8009db4:	140c      	asrs	r4, r1, #16
 8009db6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009dba:	b289      	uxth	r1, r1
 8009dbc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009dc0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009dc4:	f846 1b04 	str.w	r1, [r6], #4
 8009dc8:	e7de      	b.n	8009d88 <__mdiff+0xc8>
 8009dca:	3f01      	subs	r7, #1
 8009dcc:	e7e8      	b.n	8009da0 <__mdiff+0xe0>
 8009dce:	bf00      	nop
 8009dd0:	0800b6a0 	.word	0x0800b6a0
 8009dd4:	0800b72c 	.word	0x0800b72c

08009dd8 <__ulp>:
 8009dd8:	4b11      	ldr	r3, [pc, #68]	; (8009e20 <__ulp+0x48>)
 8009dda:	400b      	ands	r3, r1
 8009ddc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	dd02      	ble.n	8009dea <__ulp+0x12>
 8009de4:	2000      	movs	r0, #0
 8009de6:	4619      	mov	r1, r3
 8009de8:	4770      	bx	lr
 8009dea:	425b      	negs	r3, r3
 8009dec:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009df0:	f04f 0000 	mov.w	r0, #0
 8009df4:	f04f 0100 	mov.w	r1, #0
 8009df8:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009dfc:	da04      	bge.n	8009e08 <__ulp+0x30>
 8009dfe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009e02:	fa43 f102 	asr.w	r1, r3, r2
 8009e06:	4770      	bx	lr
 8009e08:	f1a2 0314 	sub.w	r3, r2, #20
 8009e0c:	2b1e      	cmp	r3, #30
 8009e0e:	bfd6      	itet	le
 8009e10:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009e14:	2301      	movgt	r3, #1
 8009e16:	fa22 f303 	lsrle.w	r3, r2, r3
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	4770      	bx	lr
 8009e1e:	bf00      	nop
 8009e20:	7ff00000 	.word	0x7ff00000

08009e24 <__b2d>:
 8009e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e28:	6907      	ldr	r7, [r0, #16]
 8009e2a:	f100 0914 	add.w	r9, r0, #20
 8009e2e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009e32:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009e36:	f1a7 0804 	sub.w	r8, r7, #4
 8009e3a:	4630      	mov	r0, r6
 8009e3c:	f7ff fd4e 	bl	80098dc <__hi0bits>
 8009e40:	f1c0 0320 	rsb	r3, r0, #32
 8009e44:	280a      	cmp	r0, #10
 8009e46:	600b      	str	r3, [r1, #0]
 8009e48:	491f      	ldr	r1, [pc, #124]	; (8009ec8 <__b2d+0xa4>)
 8009e4a:	dc17      	bgt.n	8009e7c <__b2d+0x58>
 8009e4c:	45c1      	cmp	r9, r8
 8009e4e:	bf28      	it	cs
 8009e50:	2200      	movcs	r2, #0
 8009e52:	f1c0 0c0b 	rsb	ip, r0, #11
 8009e56:	fa26 f30c 	lsr.w	r3, r6, ip
 8009e5a:	bf38      	it	cc
 8009e5c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009e60:	ea43 0501 	orr.w	r5, r3, r1
 8009e64:	f100 0315 	add.w	r3, r0, #21
 8009e68:	fa06 f303 	lsl.w	r3, r6, r3
 8009e6c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009e70:	ea43 0402 	orr.w	r4, r3, r2
 8009e74:	4620      	mov	r0, r4
 8009e76:	4629      	mov	r1, r5
 8009e78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e7c:	45c1      	cmp	r9, r8
 8009e7e:	bf2e      	itee	cs
 8009e80:	2200      	movcs	r2, #0
 8009e82:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009e86:	f1a7 0808 	subcc.w	r8, r7, #8
 8009e8a:	f1b0 030b 	subs.w	r3, r0, #11
 8009e8e:	d016      	beq.n	8009ebe <__b2d+0x9a>
 8009e90:	f1c3 0720 	rsb	r7, r3, #32
 8009e94:	fa22 f107 	lsr.w	r1, r2, r7
 8009e98:	45c8      	cmp	r8, r9
 8009e9a:	fa06 f603 	lsl.w	r6, r6, r3
 8009e9e:	ea46 0601 	orr.w	r6, r6, r1
 8009ea2:	bf94      	ite	ls
 8009ea4:	2100      	movls	r1, #0
 8009ea6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009eaa:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009eae:	fa02 f003 	lsl.w	r0, r2, r3
 8009eb2:	40f9      	lsrs	r1, r7
 8009eb4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009eb8:	ea40 0401 	orr.w	r4, r0, r1
 8009ebc:	e7da      	b.n	8009e74 <__b2d+0x50>
 8009ebe:	4614      	mov	r4, r2
 8009ec0:	ea46 0501 	orr.w	r5, r6, r1
 8009ec4:	e7d6      	b.n	8009e74 <__b2d+0x50>
 8009ec6:	bf00      	nop
 8009ec8:	3ff00000 	.word	0x3ff00000

08009ecc <__d2b>:
 8009ecc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009ed0:	2101      	movs	r1, #1
 8009ed2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009ed6:	4690      	mov	r8, r2
 8009ed8:	461d      	mov	r5, r3
 8009eda:	f7ff fc0d 	bl	80096f8 <_Balloc>
 8009ede:	4604      	mov	r4, r0
 8009ee0:	b930      	cbnz	r0, 8009ef0 <__d2b+0x24>
 8009ee2:	4602      	mov	r2, r0
 8009ee4:	f240 310a 	movw	r1, #778	; 0x30a
 8009ee8:	4b24      	ldr	r3, [pc, #144]	; (8009f7c <__d2b+0xb0>)
 8009eea:	4825      	ldr	r0, [pc, #148]	; (8009f80 <__d2b+0xb4>)
 8009eec:	f000 fb40 	bl	800a570 <__assert_func>
 8009ef0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009ef4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009ef8:	bb2d      	cbnz	r5, 8009f46 <__d2b+0x7a>
 8009efa:	9301      	str	r3, [sp, #4]
 8009efc:	f1b8 0300 	subs.w	r3, r8, #0
 8009f00:	d026      	beq.n	8009f50 <__d2b+0x84>
 8009f02:	4668      	mov	r0, sp
 8009f04:	9300      	str	r3, [sp, #0]
 8009f06:	f7ff fd09 	bl	800991c <__lo0bits>
 8009f0a:	9900      	ldr	r1, [sp, #0]
 8009f0c:	b1f0      	cbz	r0, 8009f4c <__d2b+0x80>
 8009f0e:	9a01      	ldr	r2, [sp, #4]
 8009f10:	f1c0 0320 	rsb	r3, r0, #32
 8009f14:	fa02 f303 	lsl.w	r3, r2, r3
 8009f18:	430b      	orrs	r3, r1
 8009f1a:	40c2      	lsrs	r2, r0
 8009f1c:	6163      	str	r3, [r4, #20]
 8009f1e:	9201      	str	r2, [sp, #4]
 8009f20:	9b01      	ldr	r3, [sp, #4]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bf14      	ite	ne
 8009f26:	2102      	movne	r1, #2
 8009f28:	2101      	moveq	r1, #1
 8009f2a:	61a3      	str	r3, [r4, #24]
 8009f2c:	6121      	str	r1, [r4, #16]
 8009f2e:	b1c5      	cbz	r5, 8009f62 <__d2b+0x96>
 8009f30:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f34:	4405      	add	r5, r0
 8009f36:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f3a:	603d      	str	r5, [r7, #0]
 8009f3c:	6030      	str	r0, [r6, #0]
 8009f3e:	4620      	mov	r0, r4
 8009f40:	b002      	add	sp, #8
 8009f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f4a:	e7d6      	b.n	8009efa <__d2b+0x2e>
 8009f4c:	6161      	str	r1, [r4, #20]
 8009f4e:	e7e7      	b.n	8009f20 <__d2b+0x54>
 8009f50:	a801      	add	r0, sp, #4
 8009f52:	f7ff fce3 	bl	800991c <__lo0bits>
 8009f56:	2101      	movs	r1, #1
 8009f58:	9b01      	ldr	r3, [sp, #4]
 8009f5a:	6121      	str	r1, [r4, #16]
 8009f5c:	6163      	str	r3, [r4, #20]
 8009f5e:	3020      	adds	r0, #32
 8009f60:	e7e5      	b.n	8009f2e <__d2b+0x62>
 8009f62:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009f66:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f6a:	6038      	str	r0, [r7, #0]
 8009f6c:	6918      	ldr	r0, [r3, #16]
 8009f6e:	f7ff fcb5 	bl	80098dc <__hi0bits>
 8009f72:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009f76:	6031      	str	r1, [r6, #0]
 8009f78:	e7e1      	b.n	8009f3e <__d2b+0x72>
 8009f7a:	bf00      	nop
 8009f7c:	0800b6a0 	.word	0x0800b6a0
 8009f80:	0800b72c 	.word	0x0800b72c

08009f84 <__ratio>:
 8009f84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f88:	4688      	mov	r8, r1
 8009f8a:	4669      	mov	r1, sp
 8009f8c:	4681      	mov	r9, r0
 8009f8e:	f7ff ff49 	bl	8009e24 <__b2d>
 8009f92:	460f      	mov	r7, r1
 8009f94:	4604      	mov	r4, r0
 8009f96:	460d      	mov	r5, r1
 8009f98:	4640      	mov	r0, r8
 8009f9a:	a901      	add	r1, sp, #4
 8009f9c:	f7ff ff42 	bl	8009e24 <__b2d>
 8009fa0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009fa4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009fa8:	468b      	mov	fp, r1
 8009faa:	eba3 0c02 	sub.w	ip, r3, r2
 8009fae:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009fb2:	1a9b      	subs	r3, r3, r2
 8009fb4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	bfd5      	itete	le
 8009fbc:	460a      	movle	r2, r1
 8009fbe:	462a      	movgt	r2, r5
 8009fc0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009fc4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009fc8:	bfd8      	it	le
 8009fca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009fce:	465b      	mov	r3, fp
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	f7f6 fba9 	bl	800072c <__aeabi_ddiv>
 8009fda:	b003      	add	sp, #12
 8009fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fe0 <__copybits>:
 8009fe0:	3901      	subs	r1, #1
 8009fe2:	b570      	push	{r4, r5, r6, lr}
 8009fe4:	1149      	asrs	r1, r1, #5
 8009fe6:	6914      	ldr	r4, [r2, #16]
 8009fe8:	3101      	adds	r1, #1
 8009fea:	f102 0314 	add.w	r3, r2, #20
 8009fee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009ff2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009ff6:	1f05      	subs	r5, r0, #4
 8009ff8:	42a3      	cmp	r3, r4
 8009ffa:	d30c      	bcc.n	800a016 <__copybits+0x36>
 8009ffc:	1aa3      	subs	r3, r4, r2
 8009ffe:	3b11      	subs	r3, #17
 800a000:	f023 0303 	bic.w	r3, r3, #3
 800a004:	3211      	adds	r2, #17
 800a006:	42a2      	cmp	r2, r4
 800a008:	bf88      	it	hi
 800a00a:	2300      	movhi	r3, #0
 800a00c:	4418      	add	r0, r3
 800a00e:	2300      	movs	r3, #0
 800a010:	4288      	cmp	r0, r1
 800a012:	d305      	bcc.n	800a020 <__copybits+0x40>
 800a014:	bd70      	pop	{r4, r5, r6, pc}
 800a016:	f853 6b04 	ldr.w	r6, [r3], #4
 800a01a:	f845 6f04 	str.w	r6, [r5, #4]!
 800a01e:	e7eb      	b.n	8009ff8 <__copybits+0x18>
 800a020:	f840 3b04 	str.w	r3, [r0], #4
 800a024:	e7f4      	b.n	800a010 <__copybits+0x30>

0800a026 <__any_on>:
 800a026:	f100 0214 	add.w	r2, r0, #20
 800a02a:	6900      	ldr	r0, [r0, #16]
 800a02c:	114b      	asrs	r3, r1, #5
 800a02e:	4298      	cmp	r0, r3
 800a030:	b510      	push	{r4, lr}
 800a032:	db11      	blt.n	800a058 <__any_on+0x32>
 800a034:	dd0a      	ble.n	800a04c <__any_on+0x26>
 800a036:	f011 011f 	ands.w	r1, r1, #31
 800a03a:	d007      	beq.n	800a04c <__any_on+0x26>
 800a03c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a040:	fa24 f001 	lsr.w	r0, r4, r1
 800a044:	fa00 f101 	lsl.w	r1, r0, r1
 800a048:	428c      	cmp	r4, r1
 800a04a:	d10b      	bne.n	800a064 <__any_on+0x3e>
 800a04c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a050:	4293      	cmp	r3, r2
 800a052:	d803      	bhi.n	800a05c <__any_on+0x36>
 800a054:	2000      	movs	r0, #0
 800a056:	bd10      	pop	{r4, pc}
 800a058:	4603      	mov	r3, r0
 800a05a:	e7f7      	b.n	800a04c <__any_on+0x26>
 800a05c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a060:	2900      	cmp	r1, #0
 800a062:	d0f5      	beq.n	800a050 <__any_on+0x2a>
 800a064:	2001      	movs	r0, #1
 800a066:	e7f6      	b.n	800a056 <__any_on+0x30>

0800a068 <_calloc_r>:
 800a068:	b570      	push	{r4, r5, r6, lr}
 800a06a:	fba1 5402 	umull	r5, r4, r1, r2
 800a06e:	b934      	cbnz	r4, 800a07e <_calloc_r+0x16>
 800a070:	4629      	mov	r1, r5
 800a072:	f000 f875 	bl	800a160 <_malloc_r>
 800a076:	4606      	mov	r6, r0
 800a078:	b928      	cbnz	r0, 800a086 <_calloc_r+0x1e>
 800a07a:	4630      	mov	r0, r6
 800a07c:	bd70      	pop	{r4, r5, r6, pc}
 800a07e:	220c      	movs	r2, #12
 800a080:	2600      	movs	r6, #0
 800a082:	6002      	str	r2, [r0, #0]
 800a084:	e7f9      	b.n	800a07a <_calloc_r+0x12>
 800a086:	462a      	mov	r2, r5
 800a088:	4621      	mov	r1, r4
 800a08a:	f7fc fc01 	bl	8006890 <memset>
 800a08e:	e7f4      	b.n	800a07a <_calloc_r+0x12>

0800a090 <_free_r>:
 800a090:	b538      	push	{r3, r4, r5, lr}
 800a092:	4605      	mov	r5, r0
 800a094:	2900      	cmp	r1, #0
 800a096:	d040      	beq.n	800a11a <_free_r+0x8a>
 800a098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a09c:	1f0c      	subs	r4, r1, #4
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	bfb8      	it	lt
 800a0a2:	18e4      	addlt	r4, r4, r3
 800a0a4:	f000 faae 	bl	800a604 <__malloc_lock>
 800a0a8:	4a1c      	ldr	r2, [pc, #112]	; (800a11c <_free_r+0x8c>)
 800a0aa:	6813      	ldr	r3, [r2, #0]
 800a0ac:	b933      	cbnz	r3, 800a0bc <_free_r+0x2c>
 800a0ae:	6063      	str	r3, [r4, #4]
 800a0b0:	6014      	str	r4, [r2, #0]
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0b8:	f000 baaa 	b.w	800a610 <__malloc_unlock>
 800a0bc:	42a3      	cmp	r3, r4
 800a0be:	d908      	bls.n	800a0d2 <_free_r+0x42>
 800a0c0:	6820      	ldr	r0, [r4, #0]
 800a0c2:	1821      	adds	r1, r4, r0
 800a0c4:	428b      	cmp	r3, r1
 800a0c6:	bf01      	itttt	eq
 800a0c8:	6819      	ldreq	r1, [r3, #0]
 800a0ca:	685b      	ldreq	r3, [r3, #4]
 800a0cc:	1809      	addeq	r1, r1, r0
 800a0ce:	6021      	streq	r1, [r4, #0]
 800a0d0:	e7ed      	b.n	800a0ae <_free_r+0x1e>
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	b10b      	cbz	r3, 800a0dc <_free_r+0x4c>
 800a0d8:	42a3      	cmp	r3, r4
 800a0da:	d9fa      	bls.n	800a0d2 <_free_r+0x42>
 800a0dc:	6811      	ldr	r1, [r2, #0]
 800a0de:	1850      	adds	r0, r2, r1
 800a0e0:	42a0      	cmp	r0, r4
 800a0e2:	d10b      	bne.n	800a0fc <_free_r+0x6c>
 800a0e4:	6820      	ldr	r0, [r4, #0]
 800a0e6:	4401      	add	r1, r0
 800a0e8:	1850      	adds	r0, r2, r1
 800a0ea:	4283      	cmp	r3, r0
 800a0ec:	6011      	str	r1, [r2, #0]
 800a0ee:	d1e0      	bne.n	800a0b2 <_free_r+0x22>
 800a0f0:	6818      	ldr	r0, [r3, #0]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	4401      	add	r1, r0
 800a0f6:	6011      	str	r1, [r2, #0]
 800a0f8:	6053      	str	r3, [r2, #4]
 800a0fa:	e7da      	b.n	800a0b2 <_free_r+0x22>
 800a0fc:	d902      	bls.n	800a104 <_free_r+0x74>
 800a0fe:	230c      	movs	r3, #12
 800a100:	602b      	str	r3, [r5, #0]
 800a102:	e7d6      	b.n	800a0b2 <_free_r+0x22>
 800a104:	6820      	ldr	r0, [r4, #0]
 800a106:	1821      	adds	r1, r4, r0
 800a108:	428b      	cmp	r3, r1
 800a10a:	bf01      	itttt	eq
 800a10c:	6819      	ldreq	r1, [r3, #0]
 800a10e:	685b      	ldreq	r3, [r3, #4]
 800a110:	1809      	addeq	r1, r1, r0
 800a112:	6021      	streq	r1, [r4, #0]
 800a114:	6063      	str	r3, [r4, #4]
 800a116:	6054      	str	r4, [r2, #4]
 800a118:	e7cb      	b.n	800a0b2 <_free_r+0x22>
 800a11a:	bd38      	pop	{r3, r4, r5, pc}
 800a11c:	20000254 	.word	0x20000254

0800a120 <sbrk_aligned>:
 800a120:	b570      	push	{r4, r5, r6, lr}
 800a122:	4e0e      	ldr	r6, [pc, #56]	; (800a15c <sbrk_aligned+0x3c>)
 800a124:	460c      	mov	r4, r1
 800a126:	6831      	ldr	r1, [r6, #0]
 800a128:	4605      	mov	r5, r0
 800a12a:	b911      	cbnz	r1, 800a132 <sbrk_aligned+0x12>
 800a12c:	f000 f9ee 	bl	800a50c <_sbrk_r>
 800a130:	6030      	str	r0, [r6, #0]
 800a132:	4621      	mov	r1, r4
 800a134:	4628      	mov	r0, r5
 800a136:	f000 f9e9 	bl	800a50c <_sbrk_r>
 800a13a:	1c43      	adds	r3, r0, #1
 800a13c:	d00a      	beq.n	800a154 <sbrk_aligned+0x34>
 800a13e:	1cc4      	adds	r4, r0, #3
 800a140:	f024 0403 	bic.w	r4, r4, #3
 800a144:	42a0      	cmp	r0, r4
 800a146:	d007      	beq.n	800a158 <sbrk_aligned+0x38>
 800a148:	1a21      	subs	r1, r4, r0
 800a14a:	4628      	mov	r0, r5
 800a14c:	f000 f9de 	bl	800a50c <_sbrk_r>
 800a150:	3001      	adds	r0, #1
 800a152:	d101      	bne.n	800a158 <sbrk_aligned+0x38>
 800a154:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a158:	4620      	mov	r0, r4
 800a15a:	bd70      	pop	{r4, r5, r6, pc}
 800a15c:	20000258 	.word	0x20000258

0800a160 <_malloc_r>:
 800a160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a164:	1ccd      	adds	r5, r1, #3
 800a166:	f025 0503 	bic.w	r5, r5, #3
 800a16a:	3508      	adds	r5, #8
 800a16c:	2d0c      	cmp	r5, #12
 800a16e:	bf38      	it	cc
 800a170:	250c      	movcc	r5, #12
 800a172:	2d00      	cmp	r5, #0
 800a174:	4607      	mov	r7, r0
 800a176:	db01      	blt.n	800a17c <_malloc_r+0x1c>
 800a178:	42a9      	cmp	r1, r5
 800a17a:	d905      	bls.n	800a188 <_malloc_r+0x28>
 800a17c:	230c      	movs	r3, #12
 800a17e:	2600      	movs	r6, #0
 800a180:	603b      	str	r3, [r7, #0]
 800a182:	4630      	mov	r0, r6
 800a184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a188:	4e2e      	ldr	r6, [pc, #184]	; (800a244 <_malloc_r+0xe4>)
 800a18a:	f000 fa3b 	bl	800a604 <__malloc_lock>
 800a18e:	6833      	ldr	r3, [r6, #0]
 800a190:	461c      	mov	r4, r3
 800a192:	bb34      	cbnz	r4, 800a1e2 <_malloc_r+0x82>
 800a194:	4629      	mov	r1, r5
 800a196:	4638      	mov	r0, r7
 800a198:	f7ff ffc2 	bl	800a120 <sbrk_aligned>
 800a19c:	1c43      	adds	r3, r0, #1
 800a19e:	4604      	mov	r4, r0
 800a1a0:	d14d      	bne.n	800a23e <_malloc_r+0xde>
 800a1a2:	6834      	ldr	r4, [r6, #0]
 800a1a4:	4626      	mov	r6, r4
 800a1a6:	2e00      	cmp	r6, #0
 800a1a8:	d140      	bne.n	800a22c <_malloc_r+0xcc>
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	4631      	mov	r1, r6
 800a1ae:	4638      	mov	r0, r7
 800a1b0:	eb04 0803 	add.w	r8, r4, r3
 800a1b4:	f000 f9aa 	bl	800a50c <_sbrk_r>
 800a1b8:	4580      	cmp	r8, r0
 800a1ba:	d13a      	bne.n	800a232 <_malloc_r+0xd2>
 800a1bc:	6821      	ldr	r1, [r4, #0]
 800a1be:	3503      	adds	r5, #3
 800a1c0:	1a6d      	subs	r5, r5, r1
 800a1c2:	f025 0503 	bic.w	r5, r5, #3
 800a1c6:	3508      	adds	r5, #8
 800a1c8:	2d0c      	cmp	r5, #12
 800a1ca:	bf38      	it	cc
 800a1cc:	250c      	movcc	r5, #12
 800a1ce:	4638      	mov	r0, r7
 800a1d0:	4629      	mov	r1, r5
 800a1d2:	f7ff ffa5 	bl	800a120 <sbrk_aligned>
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	d02b      	beq.n	800a232 <_malloc_r+0xd2>
 800a1da:	6823      	ldr	r3, [r4, #0]
 800a1dc:	442b      	add	r3, r5
 800a1de:	6023      	str	r3, [r4, #0]
 800a1e0:	e00e      	b.n	800a200 <_malloc_r+0xa0>
 800a1e2:	6822      	ldr	r2, [r4, #0]
 800a1e4:	1b52      	subs	r2, r2, r5
 800a1e6:	d41e      	bmi.n	800a226 <_malloc_r+0xc6>
 800a1e8:	2a0b      	cmp	r2, #11
 800a1ea:	d916      	bls.n	800a21a <_malloc_r+0xba>
 800a1ec:	1961      	adds	r1, r4, r5
 800a1ee:	42a3      	cmp	r3, r4
 800a1f0:	6025      	str	r5, [r4, #0]
 800a1f2:	bf18      	it	ne
 800a1f4:	6059      	strne	r1, [r3, #4]
 800a1f6:	6863      	ldr	r3, [r4, #4]
 800a1f8:	bf08      	it	eq
 800a1fa:	6031      	streq	r1, [r6, #0]
 800a1fc:	5162      	str	r2, [r4, r5]
 800a1fe:	604b      	str	r3, [r1, #4]
 800a200:	4638      	mov	r0, r7
 800a202:	f104 060b 	add.w	r6, r4, #11
 800a206:	f000 fa03 	bl	800a610 <__malloc_unlock>
 800a20a:	f026 0607 	bic.w	r6, r6, #7
 800a20e:	1d23      	adds	r3, r4, #4
 800a210:	1af2      	subs	r2, r6, r3
 800a212:	d0b6      	beq.n	800a182 <_malloc_r+0x22>
 800a214:	1b9b      	subs	r3, r3, r6
 800a216:	50a3      	str	r3, [r4, r2]
 800a218:	e7b3      	b.n	800a182 <_malloc_r+0x22>
 800a21a:	6862      	ldr	r2, [r4, #4]
 800a21c:	42a3      	cmp	r3, r4
 800a21e:	bf0c      	ite	eq
 800a220:	6032      	streq	r2, [r6, #0]
 800a222:	605a      	strne	r2, [r3, #4]
 800a224:	e7ec      	b.n	800a200 <_malloc_r+0xa0>
 800a226:	4623      	mov	r3, r4
 800a228:	6864      	ldr	r4, [r4, #4]
 800a22a:	e7b2      	b.n	800a192 <_malloc_r+0x32>
 800a22c:	4634      	mov	r4, r6
 800a22e:	6876      	ldr	r6, [r6, #4]
 800a230:	e7b9      	b.n	800a1a6 <_malloc_r+0x46>
 800a232:	230c      	movs	r3, #12
 800a234:	4638      	mov	r0, r7
 800a236:	603b      	str	r3, [r7, #0]
 800a238:	f000 f9ea 	bl	800a610 <__malloc_unlock>
 800a23c:	e7a1      	b.n	800a182 <_malloc_r+0x22>
 800a23e:	6025      	str	r5, [r4, #0]
 800a240:	e7de      	b.n	800a200 <_malloc_r+0xa0>
 800a242:	bf00      	nop
 800a244:	20000254 	.word	0x20000254

0800a248 <__ssputs_r>:
 800a248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a24c:	688e      	ldr	r6, [r1, #8]
 800a24e:	4682      	mov	sl, r0
 800a250:	429e      	cmp	r6, r3
 800a252:	460c      	mov	r4, r1
 800a254:	4690      	mov	r8, r2
 800a256:	461f      	mov	r7, r3
 800a258:	d838      	bhi.n	800a2cc <__ssputs_r+0x84>
 800a25a:	898a      	ldrh	r2, [r1, #12]
 800a25c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a260:	d032      	beq.n	800a2c8 <__ssputs_r+0x80>
 800a262:	6825      	ldr	r5, [r4, #0]
 800a264:	6909      	ldr	r1, [r1, #16]
 800a266:	3301      	adds	r3, #1
 800a268:	eba5 0901 	sub.w	r9, r5, r1
 800a26c:	6965      	ldr	r5, [r4, #20]
 800a26e:	444b      	add	r3, r9
 800a270:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a274:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a278:	106d      	asrs	r5, r5, #1
 800a27a:	429d      	cmp	r5, r3
 800a27c:	bf38      	it	cc
 800a27e:	461d      	movcc	r5, r3
 800a280:	0553      	lsls	r3, r2, #21
 800a282:	d531      	bpl.n	800a2e8 <__ssputs_r+0xa0>
 800a284:	4629      	mov	r1, r5
 800a286:	f7ff ff6b 	bl	800a160 <_malloc_r>
 800a28a:	4606      	mov	r6, r0
 800a28c:	b950      	cbnz	r0, 800a2a4 <__ssputs_r+0x5c>
 800a28e:	230c      	movs	r3, #12
 800a290:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a294:	f8ca 3000 	str.w	r3, [sl]
 800a298:	89a3      	ldrh	r3, [r4, #12]
 800a29a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a29e:	81a3      	strh	r3, [r4, #12]
 800a2a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a4:	464a      	mov	r2, r9
 800a2a6:	6921      	ldr	r1, [r4, #16]
 800a2a8:	f7fc fae4 	bl	8006874 <memcpy>
 800a2ac:	89a3      	ldrh	r3, [r4, #12]
 800a2ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a2b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a2b6:	81a3      	strh	r3, [r4, #12]
 800a2b8:	6126      	str	r6, [r4, #16]
 800a2ba:	444e      	add	r6, r9
 800a2bc:	6026      	str	r6, [r4, #0]
 800a2be:	463e      	mov	r6, r7
 800a2c0:	6165      	str	r5, [r4, #20]
 800a2c2:	eba5 0509 	sub.w	r5, r5, r9
 800a2c6:	60a5      	str	r5, [r4, #8]
 800a2c8:	42be      	cmp	r6, r7
 800a2ca:	d900      	bls.n	800a2ce <__ssputs_r+0x86>
 800a2cc:	463e      	mov	r6, r7
 800a2ce:	4632      	mov	r2, r6
 800a2d0:	4641      	mov	r1, r8
 800a2d2:	6820      	ldr	r0, [r4, #0]
 800a2d4:	f000 f97c 	bl	800a5d0 <memmove>
 800a2d8:	68a3      	ldr	r3, [r4, #8]
 800a2da:	2000      	movs	r0, #0
 800a2dc:	1b9b      	subs	r3, r3, r6
 800a2de:	60a3      	str	r3, [r4, #8]
 800a2e0:	6823      	ldr	r3, [r4, #0]
 800a2e2:	4433      	add	r3, r6
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	e7db      	b.n	800a2a0 <__ssputs_r+0x58>
 800a2e8:	462a      	mov	r2, r5
 800a2ea:	f000 f997 	bl	800a61c <_realloc_r>
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	d1e1      	bne.n	800a2b8 <__ssputs_r+0x70>
 800a2f4:	4650      	mov	r0, sl
 800a2f6:	6921      	ldr	r1, [r4, #16]
 800a2f8:	f7ff feca 	bl	800a090 <_free_r>
 800a2fc:	e7c7      	b.n	800a28e <__ssputs_r+0x46>
	...

0800a300 <_svfiprintf_r>:
 800a300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a304:	4698      	mov	r8, r3
 800a306:	898b      	ldrh	r3, [r1, #12]
 800a308:	4607      	mov	r7, r0
 800a30a:	061b      	lsls	r3, r3, #24
 800a30c:	460d      	mov	r5, r1
 800a30e:	4614      	mov	r4, r2
 800a310:	b09d      	sub	sp, #116	; 0x74
 800a312:	d50e      	bpl.n	800a332 <_svfiprintf_r+0x32>
 800a314:	690b      	ldr	r3, [r1, #16]
 800a316:	b963      	cbnz	r3, 800a332 <_svfiprintf_r+0x32>
 800a318:	2140      	movs	r1, #64	; 0x40
 800a31a:	f7ff ff21 	bl	800a160 <_malloc_r>
 800a31e:	6028      	str	r0, [r5, #0]
 800a320:	6128      	str	r0, [r5, #16]
 800a322:	b920      	cbnz	r0, 800a32e <_svfiprintf_r+0x2e>
 800a324:	230c      	movs	r3, #12
 800a326:	603b      	str	r3, [r7, #0]
 800a328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a32c:	e0d1      	b.n	800a4d2 <_svfiprintf_r+0x1d2>
 800a32e:	2340      	movs	r3, #64	; 0x40
 800a330:	616b      	str	r3, [r5, #20]
 800a332:	2300      	movs	r3, #0
 800a334:	9309      	str	r3, [sp, #36]	; 0x24
 800a336:	2320      	movs	r3, #32
 800a338:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a33c:	2330      	movs	r3, #48	; 0x30
 800a33e:	f04f 0901 	mov.w	r9, #1
 800a342:	f8cd 800c 	str.w	r8, [sp, #12]
 800a346:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a4ec <_svfiprintf_r+0x1ec>
 800a34a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a34e:	4623      	mov	r3, r4
 800a350:	469a      	mov	sl, r3
 800a352:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a356:	b10a      	cbz	r2, 800a35c <_svfiprintf_r+0x5c>
 800a358:	2a25      	cmp	r2, #37	; 0x25
 800a35a:	d1f9      	bne.n	800a350 <_svfiprintf_r+0x50>
 800a35c:	ebba 0b04 	subs.w	fp, sl, r4
 800a360:	d00b      	beq.n	800a37a <_svfiprintf_r+0x7a>
 800a362:	465b      	mov	r3, fp
 800a364:	4622      	mov	r2, r4
 800a366:	4629      	mov	r1, r5
 800a368:	4638      	mov	r0, r7
 800a36a:	f7ff ff6d 	bl	800a248 <__ssputs_r>
 800a36e:	3001      	adds	r0, #1
 800a370:	f000 80aa 	beq.w	800a4c8 <_svfiprintf_r+0x1c8>
 800a374:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a376:	445a      	add	r2, fp
 800a378:	9209      	str	r2, [sp, #36]	; 0x24
 800a37a:	f89a 3000 	ldrb.w	r3, [sl]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	f000 80a2 	beq.w	800a4c8 <_svfiprintf_r+0x1c8>
 800a384:	2300      	movs	r3, #0
 800a386:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a38a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a38e:	f10a 0a01 	add.w	sl, sl, #1
 800a392:	9304      	str	r3, [sp, #16]
 800a394:	9307      	str	r3, [sp, #28]
 800a396:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a39a:	931a      	str	r3, [sp, #104]	; 0x68
 800a39c:	4654      	mov	r4, sl
 800a39e:	2205      	movs	r2, #5
 800a3a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a4:	4851      	ldr	r0, [pc, #324]	; (800a4ec <_svfiprintf_r+0x1ec>)
 800a3a6:	f7ff f999 	bl	80096dc <memchr>
 800a3aa:	9a04      	ldr	r2, [sp, #16]
 800a3ac:	b9d8      	cbnz	r0, 800a3e6 <_svfiprintf_r+0xe6>
 800a3ae:	06d0      	lsls	r0, r2, #27
 800a3b0:	bf44      	itt	mi
 800a3b2:	2320      	movmi	r3, #32
 800a3b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3b8:	0711      	lsls	r1, r2, #28
 800a3ba:	bf44      	itt	mi
 800a3bc:	232b      	movmi	r3, #43	; 0x2b
 800a3be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a3c6:	2b2a      	cmp	r3, #42	; 0x2a
 800a3c8:	d015      	beq.n	800a3f6 <_svfiprintf_r+0xf6>
 800a3ca:	4654      	mov	r4, sl
 800a3cc:	2000      	movs	r0, #0
 800a3ce:	f04f 0c0a 	mov.w	ip, #10
 800a3d2:	9a07      	ldr	r2, [sp, #28]
 800a3d4:	4621      	mov	r1, r4
 800a3d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3da:	3b30      	subs	r3, #48	; 0x30
 800a3dc:	2b09      	cmp	r3, #9
 800a3de:	d94e      	bls.n	800a47e <_svfiprintf_r+0x17e>
 800a3e0:	b1b0      	cbz	r0, 800a410 <_svfiprintf_r+0x110>
 800a3e2:	9207      	str	r2, [sp, #28]
 800a3e4:	e014      	b.n	800a410 <_svfiprintf_r+0x110>
 800a3e6:	eba0 0308 	sub.w	r3, r0, r8
 800a3ea:	fa09 f303 	lsl.w	r3, r9, r3
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	46a2      	mov	sl, r4
 800a3f2:	9304      	str	r3, [sp, #16]
 800a3f4:	e7d2      	b.n	800a39c <_svfiprintf_r+0x9c>
 800a3f6:	9b03      	ldr	r3, [sp, #12]
 800a3f8:	1d19      	adds	r1, r3, #4
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	9103      	str	r1, [sp, #12]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	bfbb      	ittet	lt
 800a402:	425b      	neglt	r3, r3
 800a404:	f042 0202 	orrlt.w	r2, r2, #2
 800a408:	9307      	strge	r3, [sp, #28]
 800a40a:	9307      	strlt	r3, [sp, #28]
 800a40c:	bfb8      	it	lt
 800a40e:	9204      	strlt	r2, [sp, #16]
 800a410:	7823      	ldrb	r3, [r4, #0]
 800a412:	2b2e      	cmp	r3, #46	; 0x2e
 800a414:	d10c      	bne.n	800a430 <_svfiprintf_r+0x130>
 800a416:	7863      	ldrb	r3, [r4, #1]
 800a418:	2b2a      	cmp	r3, #42	; 0x2a
 800a41a:	d135      	bne.n	800a488 <_svfiprintf_r+0x188>
 800a41c:	9b03      	ldr	r3, [sp, #12]
 800a41e:	3402      	adds	r4, #2
 800a420:	1d1a      	adds	r2, r3, #4
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	9203      	str	r2, [sp, #12]
 800a426:	2b00      	cmp	r3, #0
 800a428:	bfb8      	it	lt
 800a42a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a42e:	9305      	str	r3, [sp, #20]
 800a430:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a4f0 <_svfiprintf_r+0x1f0>
 800a434:	2203      	movs	r2, #3
 800a436:	4650      	mov	r0, sl
 800a438:	7821      	ldrb	r1, [r4, #0]
 800a43a:	f7ff f94f 	bl	80096dc <memchr>
 800a43e:	b140      	cbz	r0, 800a452 <_svfiprintf_r+0x152>
 800a440:	2340      	movs	r3, #64	; 0x40
 800a442:	eba0 000a 	sub.w	r0, r0, sl
 800a446:	fa03 f000 	lsl.w	r0, r3, r0
 800a44a:	9b04      	ldr	r3, [sp, #16]
 800a44c:	3401      	adds	r4, #1
 800a44e:	4303      	orrs	r3, r0
 800a450:	9304      	str	r3, [sp, #16]
 800a452:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a456:	2206      	movs	r2, #6
 800a458:	4826      	ldr	r0, [pc, #152]	; (800a4f4 <_svfiprintf_r+0x1f4>)
 800a45a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a45e:	f7ff f93d 	bl	80096dc <memchr>
 800a462:	2800      	cmp	r0, #0
 800a464:	d038      	beq.n	800a4d8 <_svfiprintf_r+0x1d8>
 800a466:	4b24      	ldr	r3, [pc, #144]	; (800a4f8 <_svfiprintf_r+0x1f8>)
 800a468:	bb1b      	cbnz	r3, 800a4b2 <_svfiprintf_r+0x1b2>
 800a46a:	9b03      	ldr	r3, [sp, #12]
 800a46c:	3307      	adds	r3, #7
 800a46e:	f023 0307 	bic.w	r3, r3, #7
 800a472:	3308      	adds	r3, #8
 800a474:	9303      	str	r3, [sp, #12]
 800a476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a478:	4433      	add	r3, r6
 800a47a:	9309      	str	r3, [sp, #36]	; 0x24
 800a47c:	e767      	b.n	800a34e <_svfiprintf_r+0x4e>
 800a47e:	460c      	mov	r4, r1
 800a480:	2001      	movs	r0, #1
 800a482:	fb0c 3202 	mla	r2, ip, r2, r3
 800a486:	e7a5      	b.n	800a3d4 <_svfiprintf_r+0xd4>
 800a488:	2300      	movs	r3, #0
 800a48a:	f04f 0c0a 	mov.w	ip, #10
 800a48e:	4619      	mov	r1, r3
 800a490:	3401      	adds	r4, #1
 800a492:	9305      	str	r3, [sp, #20]
 800a494:	4620      	mov	r0, r4
 800a496:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a49a:	3a30      	subs	r2, #48	; 0x30
 800a49c:	2a09      	cmp	r2, #9
 800a49e:	d903      	bls.n	800a4a8 <_svfiprintf_r+0x1a8>
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d0c5      	beq.n	800a430 <_svfiprintf_r+0x130>
 800a4a4:	9105      	str	r1, [sp, #20]
 800a4a6:	e7c3      	b.n	800a430 <_svfiprintf_r+0x130>
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4b0:	e7f0      	b.n	800a494 <_svfiprintf_r+0x194>
 800a4b2:	ab03      	add	r3, sp, #12
 800a4b4:	9300      	str	r3, [sp, #0]
 800a4b6:	462a      	mov	r2, r5
 800a4b8:	4638      	mov	r0, r7
 800a4ba:	4b10      	ldr	r3, [pc, #64]	; (800a4fc <_svfiprintf_r+0x1fc>)
 800a4bc:	a904      	add	r1, sp, #16
 800a4be:	f7fc fa8d 	bl	80069dc <_printf_float>
 800a4c2:	1c42      	adds	r2, r0, #1
 800a4c4:	4606      	mov	r6, r0
 800a4c6:	d1d6      	bne.n	800a476 <_svfiprintf_r+0x176>
 800a4c8:	89ab      	ldrh	r3, [r5, #12]
 800a4ca:	065b      	lsls	r3, r3, #25
 800a4cc:	f53f af2c 	bmi.w	800a328 <_svfiprintf_r+0x28>
 800a4d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a4d2:	b01d      	add	sp, #116	; 0x74
 800a4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d8:	ab03      	add	r3, sp, #12
 800a4da:	9300      	str	r3, [sp, #0]
 800a4dc:	462a      	mov	r2, r5
 800a4de:	4638      	mov	r0, r7
 800a4e0:	4b06      	ldr	r3, [pc, #24]	; (800a4fc <_svfiprintf_r+0x1fc>)
 800a4e2:	a904      	add	r1, sp, #16
 800a4e4:	f7fc fd16 	bl	8006f14 <_printf_i>
 800a4e8:	e7eb      	b.n	800a4c2 <_svfiprintf_r+0x1c2>
 800a4ea:	bf00      	nop
 800a4ec:	0800b884 	.word	0x0800b884
 800a4f0:	0800b88a 	.word	0x0800b88a
 800a4f4:	0800b88e 	.word	0x0800b88e
 800a4f8:	080069dd 	.word	0x080069dd
 800a4fc:	0800a249 	.word	0x0800a249

0800a500 <nan>:
 800a500:	2000      	movs	r0, #0
 800a502:	4901      	ldr	r1, [pc, #4]	; (800a508 <nan+0x8>)
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	7ff80000 	.word	0x7ff80000

0800a50c <_sbrk_r>:
 800a50c:	b538      	push	{r3, r4, r5, lr}
 800a50e:	2300      	movs	r3, #0
 800a510:	4d05      	ldr	r5, [pc, #20]	; (800a528 <_sbrk_r+0x1c>)
 800a512:	4604      	mov	r4, r0
 800a514:	4608      	mov	r0, r1
 800a516:	602b      	str	r3, [r5, #0]
 800a518:	f7fc f832 	bl	8006580 <_sbrk>
 800a51c:	1c43      	adds	r3, r0, #1
 800a51e:	d102      	bne.n	800a526 <_sbrk_r+0x1a>
 800a520:	682b      	ldr	r3, [r5, #0]
 800a522:	b103      	cbz	r3, 800a526 <_sbrk_r+0x1a>
 800a524:	6023      	str	r3, [r4, #0]
 800a526:	bd38      	pop	{r3, r4, r5, pc}
 800a528:	2000025c 	.word	0x2000025c

0800a52c <strncmp>:
 800a52c:	4603      	mov	r3, r0
 800a52e:	b510      	push	{r4, lr}
 800a530:	b172      	cbz	r2, 800a550 <strncmp+0x24>
 800a532:	3901      	subs	r1, #1
 800a534:	1884      	adds	r4, r0, r2
 800a536:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a53a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a53e:	4290      	cmp	r0, r2
 800a540:	d101      	bne.n	800a546 <strncmp+0x1a>
 800a542:	42a3      	cmp	r3, r4
 800a544:	d101      	bne.n	800a54a <strncmp+0x1e>
 800a546:	1a80      	subs	r0, r0, r2
 800a548:	bd10      	pop	{r4, pc}
 800a54a:	2800      	cmp	r0, #0
 800a54c:	d1f3      	bne.n	800a536 <strncmp+0xa>
 800a54e:	e7fa      	b.n	800a546 <strncmp+0x1a>
 800a550:	4610      	mov	r0, r2
 800a552:	e7f9      	b.n	800a548 <strncmp+0x1c>

0800a554 <__ascii_wctomb>:
 800a554:	4603      	mov	r3, r0
 800a556:	4608      	mov	r0, r1
 800a558:	b141      	cbz	r1, 800a56c <__ascii_wctomb+0x18>
 800a55a:	2aff      	cmp	r2, #255	; 0xff
 800a55c:	d904      	bls.n	800a568 <__ascii_wctomb+0x14>
 800a55e:	228a      	movs	r2, #138	; 0x8a
 800a560:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a564:	601a      	str	r2, [r3, #0]
 800a566:	4770      	bx	lr
 800a568:	2001      	movs	r0, #1
 800a56a:	700a      	strb	r2, [r1, #0]
 800a56c:	4770      	bx	lr
	...

0800a570 <__assert_func>:
 800a570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a572:	4614      	mov	r4, r2
 800a574:	461a      	mov	r2, r3
 800a576:	4b09      	ldr	r3, [pc, #36]	; (800a59c <__assert_func+0x2c>)
 800a578:	4605      	mov	r5, r0
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68d8      	ldr	r0, [r3, #12]
 800a57e:	b14c      	cbz	r4, 800a594 <__assert_func+0x24>
 800a580:	4b07      	ldr	r3, [pc, #28]	; (800a5a0 <__assert_func+0x30>)
 800a582:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a586:	9100      	str	r1, [sp, #0]
 800a588:	462b      	mov	r3, r5
 800a58a:	4906      	ldr	r1, [pc, #24]	; (800a5a4 <__assert_func+0x34>)
 800a58c:	f000 f80e 	bl	800a5ac <fiprintf>
 800a590:	f000 fa8a 	bl	800aaa8 <abort>
 800a594:	4b04      	ldr	r3, [pc, #16]	; (800a5a8 <__assert_func+0x38>)
 800a596:	461c      	mov	r4, r3
 800a598:	e7f3      	b.n	800a582 <__assert_func+0x12>
 800a59a:	bf00      	nop
 800a59c:	20000014 	.word	0x20000014
 800a5a0:	0800b895 	.word	0x0800b895
 800a5a4:	0800b8a2 	.word	0x0800b8a2
 800a5a8:	0800b8d0 	.word	0x0800b8d0

0800a5ac <fiprintf>:
 800a5ac:	b40e      	push	{r1, r2, r3}
 800a5ae:	b503      	push	{r0, r1, lr}
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	ab03      	add	r3, sp, #12
 800a5b4:	4805      	ldr	r0, [pc, #20]	; (800a5cc <fiprintf+0x20>)
 800a5b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ba:	6800      	ldr	r0, [r0, #0]
 800a5bc:	9301      	str	r3, [sp, #4]
 800a5be:	f000 f883 	bl	800a6c8 <_vfiprintf_r>
 800a5c2:	b002      	add	sp, #8
 800a5c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5c8:	b003      	add	sp, #12
 800a5ca:	4770      	bx	lr
 800a5cc:	20000014 	.word	0x20000014

0800a5d0 <memmove>:
 800a5d0:	4288      	cmp	r0, r1
 800a5d2:	b510      	push	{r4, lr}
 800a5d4:	eb01 0402 	add.w	r4, r1, r2
 800a5d8:	d902      	bls.n	800a5e0 <memmove+0x10>
 800a5da:	4284      	cmp	r4, r0
 800a5dc:	4623      	mov	r3, r4
 800a5de:	d807      	bhi.n	800a5f0 <memmove+0x20>
 800a5e0:	1e43      	subs	r3, r0, #1
 800a5e2:	42a1      	cmp	r1, r4
 800a5e4:	d008      	beq.n	800a5f8 <memmove+0x28>
 800a5e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ee:	e7f8      	b.n	800a5e2 <memmove+0x12>
 800a5f0:	4601      	mov	r1, r0
 800a5f2:	4402      	add	r2, r0
 800a5f4:	428a      	cmp	r2, r1
 800a5f6:	d100      	bne.n	800a5fa <memmove+0x2a>
 800a5f8:	bd10      	pop	{r4, pc}
 800a5fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a602:	e7f7      	b.n	800a5f4 <memmove+0x24>

0800a604 <__malloc_lock>:
 800a604:	4801      	ldr	r0, [pc, #4]	; (800a60c <__malloc_lock+0x8>)
 800a606:	f000 bc0b 	b.w	800ae20 <__retarget_lock_acquire_recursive>
 800a60a:	bf00      	nop
 800a60c:	20000260 	.word	0x20000260

0800a610 <__malloc_unlock>:
 800a610:	4801      	ldr	r0, [pc, #4]	; (800a618 <__malloc_unlock+0x8>)
 800a612:	f000 bc06 	b.w	800ae22 <__retarget_lock_release_recursive>
 800a616:	bf00      	nop
 800a618:	20000260 	.word	0x20000260

0800a61c <_realloc_r>:
 800a61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a620:	4680      	mov	r8, r0
 800a622:	4614      	mov	r4, r2
 800a624:	460e      	mov	r6, r1
 800a626:	b921      	cbnz	r1, 800a632 <_realloc_r+0x16>
 800a628:	4611      	mov	r1, r2
 800a62a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a62e:	f7ff bd97 	b.w	800a160 <_malloc_r>
 800a632:	b92a      	cbnz	r2, 800a640 <_realloc_r+0x24>
 800a634:	f7ff fd2c 	bl	800a090 <_free_r>
 800a638:	4625      	mov	r5, r4
 800a63a:	4628      	mov	r0, r5
 800a63c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a640:	f000 fc56 	bl	800aef0 <_malloc_usable_size_r>
 800a644:	4284      	cmp	r4, r0
 800a646:	4607      	mov	r7, r0
 800a648:	d802      	bhi.n	800a650 <_realloc_r+0x34>
 800a64a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a64e:	d812      	bhi.n	800a676 <_realloc_r+0x5a>
 800a650:	4621      	mov	r1, r4
 800a652:	4640      	mov	r0, r8
 800a654:	f7ff fd84 	bl	800a160 <_malloc_r>
 800a658:	4605      	mov	r5, r0
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d0ed      	beq.n	800a63a <_realloc_r+0x1e>
 800a65e:	42bc      	cmp	r4, r7
 800a660:	4622      	mov	r2, r4
 800a662:	4631      	mov	r1, r6
 800a664:	bf28      	it	cs
 800a666:	463a      	movcs	r2, r7
 800a668:	f7fc f904 	bl	8006874 <memcpy>
 800a66c:	4631      	mov	r1, r6
 800a66e:	4640      	mov	r0, r8
 800a670:	f7ff fd0e 	bl	800a090 <_free_r>
 800a674:	e7e1      	b.n	800a63a <_realloc_r+0x1e>
 800a676:	4635      	mov	r5, r6
 800a678:	e7df      	b.n	800a63a <_realloc_r+0x1e>

0800a67a <__sfputc_r>:
 800a67a:	6893      	ldr	r3, [r2, #8]
 800a67c:	b410      	push	{r4}
 800a67e:	3b01      	subs	r3, #1
 800a680:	2b00      	cmp	r3, #0
 800a682:	6093      	str	r3, [r2, #8]
 800a684:	da07      	bge.n	800a696 <__sfputc_r+0x1c>
 800a686:	6994      	ldr	r4, [r2, #24]
 800a688:	42a3      	cmp	r3, r4
 800a68a:	db01      	blt.n	800a690 <__sfputc_r+0x16>
 800a68c:	290a      	cmp	r1, #10
 800a68e:	d102      	bne.n	800a696 <__sfputc_r+0x1c>
 800a690:	bc10      	pop	{r4}
 800a692:	f000 b949 	b.w	800a928 <__swbuf_r>
 800a696:	6813      	ldr	r3, [r2, #0]
 800a698:	1c58      	adds	r0, r3, #1
 800a69a:	6010      	str	r0, [r2, #0]
 800a69c:	7019      	strb	r1, [r3, #0]
 800a69e:	4608      	mov	r0, r1
 800a6a0:	bc10      	pop	{r4}
 800a6a2:	4770      	bx	lr

0800a6a4 <__sfputs_r>:
 800a6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6a6:	4606      	mov	r6, r0
 800a6a8:	460f      	mov	r7, r1
 800a6aa:	4614      	mov	r4, r2
 800a6ac:	18d5      	adds	r5, r2, r3
 800a6ae:	42ac      	cmp	r4, r5
 800a6b0:	d101      	bne.n	800a6b6 <__sfputs_r+0x12>
 800a6b2:	2000      	movs	r0, #0
 800a6b4:	e007      	b.n	800a6c6 <__sfputs_r+0x22>
 800a6b6:	463a      	mov	r2, r7
 800a6b8:	4630      	mov	r0, r6
 800a6ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6be:	f7ff ffdc 	bl	800a67a <__sfputc_r>
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	d1f3      	bne.n	800a6ae <__sfputs_r+0xa>
 800a6c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a6c8 <_vfiprintf_r>:
 800a6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6cc:	460d      	mov	r5, r1
 800a6ce:	4614      	mov	r4, r2
 800a6d0:	4698      	mov	r8, r3
 800a6d2:	4606      	mov	r6, r0
 800a6d4:	b09d      	sub	sp, #116	; 0x74
 800a6d6:	b118      	cbz	r0, 800a6e0 <_vfiprintf_r+0x18>
 800a6d8:	6983      	ldr	r3, [r0, #24]
 800a6da:	b90b      	cbnz	r3, 800a6e0 <_vfiprintf_r+0x18>
 800a6dc:	f000 fb02 	bl	800ace4 <__sinit>
 800a6e0:	4b89      	ldr	r3, [pc, #548]	; (800a908 <_vfiprintf_r+0x240>)
 800a6e2:	429d      	cmp	r5, r3
 800a6e4:	d11b      	bne.n	800a71e <_vfiprintf_r+0x56>
 800a6e6:	6875      	ldr	r5, [r6, #4]
 800a6e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6ea:	07d9      	lsls	r1, r3, #31
 800a6ec:	d405      	bmi.n	800a6fa <_vfiprintf_r+0x32>
 800a6ee:	89ab      	ldrh	r3, [r5, #12]
 800a6f0:	059a      	lsls	r2, r3, #22
 800a6f2:	d402      	bmi.n	800a6fa <_vfiprintf_r+0x32>
 800a6f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6f6:	f000 fb93 	bl	800ae20 <__retarget_lock_acquire_recursive>
 800a6fa:	89ab      	ldrh	r3, [r5, #12]
 800a6fc:	071b      	lsls	r3, r3, #28
 800a6fe:	d501      	bpl.n	800a704 <_vfiprintf_r+0x3c>
 800a700:	692b      	ldr	r3, [r5, #16]
 800a702:	b9eb      	cbnz	r3, 800a740 <_vfiprintf_r+0x78>
 800a704:	4629      	mov	r1, r5
 800a706:	4630      	mov	r0, r6
 800a708:	f000 f960 	bl	800a9cc <__swsetup_r>
 800a70c:	b1c0      	cbz	r0, 800a740 <_vfiprintf_r+0x78>
 800a70e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a710:	07dc      	lsls	r4, r3, #31
 800a712:	d50e      	bpl.n	800a732 <_vfiprintf_r+0x6a>
 800a714:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a718:	b01d      	add	sp, #116	; 0x74
 800a71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a71e:	4b7b      	ldr	r3, [pc, #492]	; (800a90c <_vfiprintf_r+0x244>)
 800a720:	429d      	cmp	r5, r3
 800a722:	d101      	bne.n	800a728 <_vfiprintf_r+0x60>
 800a724:	68b5      	ldr	r5, [r6, #8]
 800a726:	e7df      	b.n	800a6e8 <_vfiprintf_r+0x20>
 800a728:	4b79      	ldr	r3, [pc, #484]	; (800a910 <_vfiprintf_r+0x248>)
 800a72a:	429d      	cmp	r5, r3
 800a72c:	bf08      	it	eq
 800a72e:	68f5      	ldreq	r5, [r6, #12]
 800a730:	e7da      	b.n	800a6e8 <_vfiprintf_r+0x20>
 800a732:	89ab      	ldrh	r3, [r5, #12]
 800a734:	0598      	lsls	r0, r3, #22
 800a736:	d4ed      	bmi.n	800a714 <_vfiprintf_r+0x4c>
 800a738:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a73a:	f000 fb72 	bl	800ae22 <__retarget_lock_release_recursive>
 800a73e:	e7e9      	b.n	800a714 <_vfiprintf_r+0x4c>
 800a740:	2300      	movs	r3, #0
 800a742:	9309      	str	r3, [sp, #36]	; 0x24
 800a744:	2320      	movs	r3, #32
 800a746:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a74a:	2330      	movs	r3, #48	; 0x30
 800a74c:	f04f 0901 	mov.w	r9, #1
 800a750:	f8cd 800c 	str.w	r8, [sp, #12]
 800a754:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a914 <_vfiprintf_r+0x24c>
 800a758:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a75c:	4623      	mov	r3, r4
 800a75e:	469a      	mov	sl, r3
 800a760:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a764:	b10a      	cbz	r2, 800a76a <_vfiprintf_r+0xa2>
 800a766:	2a25      	cmp	r2, #37	; 0x25
 800a768:	d1f9      	bne.n	800a75e <_vfiprintf_r+0x96>
 800a76a:	ebba 0b04 	subs.w	fp, sl, r4
 800a76e:	d00b      	beq.n	800a788 <_vfiprintf_r+0xc0>
 800a770:	465b      	mov	r3, fp
 800a772:	4622      	mov	r2, r4
 800a774:	4629      	mov	r1, r5
 800a776:	4630      	mov	r0, r6
 800a778:	f7ff ff94 	bl	800a6a4 <__sfputs_r>
 800a77c:	3001      	adds	r0, #1
 800a77e:	f000 80aa 	beq.w	800a8d6 <_vfiprintf_r+0x20e>
 800a782:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a784:	445a      	add	r2, fp
 800a786:	9209      	str	r2, [sp, #36]	; 0x24
 800a788:	f89a 3000 	ldrb.w	r3, [sl]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	f000 80a2 	beq.w	800a8d6 <_vfiprintf_r+0x20e>
 800a792:	2300      	movs	r3, #0
 800a794:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a798:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a79c:	f10a 0a01 	add.w	sl, sl, #1
 800a7a0:	9304      	str	r3, [sp, #16]
 800a7a2:	9307      	str	r3, [sp, #28]
 800a7a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a7a8:	931a      	str	r3, [sp, #104]	; 0x68
 800a7aa:	4654      	mov	r4, sl
 800a7ac:	2205      	movs	r2, #5
 800a7ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7b2:	4858      	ldr	r0, [pc, #352]	; (800a914 <_vfiprintf_r+0x24c>)
 800a7b4:	f7fe ff92 	bl	80096dc <memchr>
 800a7b8:	9a04      	ldr	r2, [sp, #16]
 800a7ba:	b9d8      	cbnz	r0, 800a7f4 <_vfiprintf_r+0x12c>
 800a7bc:	06d1      	lsls	r1, r2, #27
 800a7be:	bf44      	itt	mi
 800a7c0:	2320      	movmi	r3, #32
 800a7c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7c6:	0713      	lsls	r3, r2, #28
 800a7c8:	bf44      	itt	mi
 800a7ca:	232b      	movmi	r3, #43	; 0x2b
 800a7cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a7d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a7d4:	2b2a      	cmp	r3, #42	; 0x2a
 800a7d6:	d015      	beq.n	800a804 <_vfiprintf_r+0x13c>
 800a7d8:	4654      	mov	r4, sl
 800a7da:	2000      	movs	r0, #0
 800a7dc:	f04f 0c0a 	mov.w	ip, #10
 800a7e0:	9a07      	ldr	r2, [sp, #28]
 800a7e2:	4621      	mov	r1, r4
 800a7e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7e8:	3b30      	subs	r3, #48	; 0x30
 800a7ea:	2b09      	cmp	r3, #9
 800a7ec:	d94e      	bls.n	800a88c <_vfiprintf_r+0x1c4>
 800a7ee:	b1b0      	cbz	r0, 800a81e <_vfiprintf_r+0x156>
 800a7f0:	9207      	str	r2, [sp, #28]
 800a7f2:	e014      	b.n	800a81e <_vfiprintf_r+0x156>
 800a7f4:	eba0 0308 	sub.w	r3, r0, r8
 800a7f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	46a2      	mov	sl, r4
 800a800:	9304      	str	r3, [sp, #16]
 800a802:	e7d2      	b.n	800a7aa <_vfiprintf_r+0xe2>
 800a804:	9b03      	ldr	r3, [sp, #12]
 800a806:	1d19      	adds	r1, r3, #4
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	9103      	str	r1, [sp, #12]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	bfbb      	ittet	lt
 800a810:	425b      	neglt	r3, r3
 800a812:	f042 0202 	orrlt.w	r2, r2, #2
 800a816:	9307      	strge	r3, [sp, #28]
 800a818:	9307      	strlt	r3, [sp, #28]
 800a81a:	bfb8      	it	lt
 800a81c:	9204      	strlt	r2, [sp, #16]
 800a81e:	7823      	ldrb	r3, [r4, #0]
 800a820:	2b2e      	cmp	r3, #46	; 0x2e
 800a822:	d10c      	bne.n	800a83e <_vfiprintf_r+0x176>
 800a824:	7863      	ldrb	r3, [r4, #1]
 800a826:	2b2a      	cmp	r3, #42	; 0x2a
 800a828:	d135      	bne.n	800a896 <_vfiprintf_r+0x1ce>
 800a82a:	9b03      	ldr	r3, [sp, #12]
 800a82c:	3402      	adds	r4, #2
 800a82e:	1d1a      	adds	r2, r3, #4
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	9203      	str	r2, [sp, #12]
 800a834:	2b00      	cmp	r3, #0
 800a836:	bfb8      	it	lt
 800a838:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a83c:	9305      	str	r3, [sp, #20]
 800a83e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a918 <_vfiprintf_r+0x250>
 800a842:	2203      	movs	r2, #3
 800a844:	4650      	mov	r0, sl
 800a846:	7821      	ldrb	r1, [r4, #0]
 800a848:	f7fe ff48 	bl	80096dc <memchr>
 800a84c:	b140      	cbz	r0, 800a860 <_vfiprintf_r+0x198>
 800a84e:	2340      	movs	r3, #64	; 0x40
 800a850:	eba0 000a 	sub.w	r0, r0, sl
 800a854:	fa03 f000 	lsl.w	r0, r3, r0
 800a858:	9b04      	ldr	r3, [sp, #16]
 800a85a:	3401      	adds	r4, #1
 800a85c:	4303      	orrs	r3, r0
 800a85e:	9304      	str	r3, [sp, #16]
 800a860:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a864:	2206      	movs	r2, #6
 800a866:	482d      	ldr	r0, [pc, #180]	; (800a91c <_vfiprintf_r+0x254>)
 800a868:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a86c:	f7fe ff36 	bl	80096dc <memchr>
 800a870:	2800      	cmp	r0, #0
 800a872:	d03f      	beq.n	800a8f4 <_vfiprintf_r+0x22c>
 800a874:	4b2a      	ldr	r3, [pc, #168]	; (800a920 <_vfiprintf_r+0x258>)
 800a876:	bb1b      	cbnz	r3, 800a8c0 <_vfiprintf_r+0x1f8>
 800a878:	9b03      	ldr	r3, [sp, #12]
 800a87a:	3307      	adds	r3, #7
 800a87c:	f023 0307 	bic.w	r3, r3, #7
 800a880:	3308      	adds	r3, #8
 800a882:	9303      	str	r3, [sp, #12]
 800a884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a886:	443b      	add	r3, r7
 800a888:	9309      	str	r3, [sp, #36]	; 0x24
 800a88a:	e767      	b.n	800a75c <_vfiprintf_r+0x94>
 800a88c:	460c      	mov	r4, r1
 800a88e:	2001      	movs	r0, #1
 800a890:	fb0c 3202 	mla	r2, ip, r2, r3
 800a894:	e7a5      	b.n	800a7e2 <_vfiprintf_r+0x11a>
 800a896:	2300      	movs	r3, #0
 800a898:	f04f 0c0a 	mov.w	ip, #10
 800a89c:	4619      	mov	r1, r3
 800a89e:	3401      	adds	r4, #1
 800a8a0:	9305      	str	r3, [sp, #20]
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a8a8:	3a30      	subs	r2, #48	; 0x30
 800a8aa:	2a09      	cmp	r2, #9
 800a8ac:	d903      	bls.n	800a8b6 <_vfiprintf_r+0x1ee>
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d0c5      	beq.n	800a83e <_vfiprintf_r+0x176>
 800a8b2:	9105      	str	r1, [sp, #20]
 800a8b4:	e7c3      	b.n	800a83e <_vfiprintf_r+0x176>
 800a8b6:	4604      	mov	r4, r0
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a8be:	e7f0      	b.n	800a8a2 <_vfiprintf_r+0x1da>
 800a8c0:	ab03      	add	r3, sp, #12
 800a8c2:	9300      	str	r3, [sp, #0]
 800a8c4:	462a      	mov	r2, r5
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	4b16      	ldr	r3, [pc, #88]	; (800a924 <_vfiprintf_r+0x25c>)
 800a8ca:	a904      	add	r1, sp, #16
 800a8cc:	f7fc f886 	bl	80069dc <_printf_float>
 800a8d0:	4607      	mov	r7, r0
 800a8d2:	1c78      	adds	r0, r7, #1
 800a8d4:	d1d6      	bne.n	800a884 <_vfiprintf_r+0x1bc>
 800a8d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8d8:	07d9      	lsls	r1, r3, #31
 800a8da:	d405      	bmi.n	800a8e8 <_vfiprintf_r+0x220>
 800a8dc:	89ab      	ldrh	r3, [r5, #12]
 800a8de:	059a      	lsls	r2, r3, #22
 800a8e0:	d402      	bmi.n	800a8e8 <_vfiprintf_r+0x220>
 800a8e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8e4:	f000 fa9d 	bl	800ae22 <__retarget_lock_release_recursive>
 800a8e8:	89ab      	ldrh	r3, [r5, #12]
 800a8ea:	065b      	lsls	r3, r3, #25
 800a8ec:	f53f af12 	bmi.w	800a714 <_vfiprintf_r+0x4c>
 800a8f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8f2:	e711      	b.n	800a718 <_vfiprintf_r+0x50>
 800a8f4:	ab03      	add	r3, sp, #12
 800a8f6:	9300      	str	r3, [sp, #0]
 800a8f8:	462a      	mov	r2, r5
 800a8fa:	4630      	mov	r0, r6
 800a8fc:	4b09      	ldr	r3, [pc, #36]	; (800a924 <_vfiprintf_r+0x25c>)
 800a8fe:	a904      	add	r1, sp, #16
 800a900:	f7fc fb08 	bl	8006f14 <_printf_i>
 800a904:	e7e4      	b.n	800a8d0 <_vfiprintf_r+0x208>
 800a906:	bf00      	nop
 800a908:	0800b8f4 	.word	0x0800b8f4
 800a90c:	0800b914 	.word	0x0800b914
 800a910:	0800b8d4 	.word	0x0800b8d4
 800a914:	0800b884 	.word	0x0800b884
 800a918:	0800b88a 	.word	0x0800b88a
 800a91c:	0800b88e 	.word	0x0800b88e
 800a920:	080069dd 	.word	0x080069dd
 800a924:	0800a6a5 	.word	0x0800a6a5

0800a928 <__swbuf_r>:
 800a928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a92a:	460e      	mov	r6, r1
 800a92c:	4614      	mov	r4, r2
 800a92e:	4605      	mov	r5, r0
 800a930:	b118      	cbz	r0, 800a93a <__swbuf_r+0x12>
 800a932:	6983      	ldr	r3, [r0, #24]
 800a934:	b90b      	cbnz	r3, 800a93a <__swbuf_r+0x12>
 800a936:	f000 f9d5 	bl	800ace4 <__sinit>
 800a93a:	4b21      	ldr	r3, [pc, #132]	; (800a9c0 <__swbuf_r+0x98>)
 800a93c:	429c      	cmp	r4, r3
 800a93e:	d12b      	bne.n	800a998 <__swbuf_r+0x70>
 800a940:	686c      	ldr	r4, [r5, #4]
 800a942:	69a3      	ldr	r3, [r4, #24]
 800a944:	60a3      	str	r3, [r4, #8]
 800a946:	89a3      	ldrh	r3, [r4, #12]
 800a948:	071a      	lsls	r2, r3, #28
 800a94a:	d52f      	bpl.n	800a9ac <__swbuf_r+0x84>
 800a94c:	6923      	ldr	r3, [r4, #16]
 800a94e:	b36b      	cbz	r3, 800a9ac <__swbuf_r+0x84>
 800a950:	6923      	ldr	r3, [r4, #16]
 800a952:	6820      	ldr	r0, [r4, #0]
 800a954:	b2f6      	uxtb	r6, r6
 800a956:	1ac0      	subs	r0, r0, r3
 800a958:	6963      	ldr	r3, [r4, #20]
 800a95a:	4637      	mov	r7, r6
 800a95c:	4283      	cmp	r3, r0
 800a95e:	dc04      	bgt.n	800a96a <__swbuf_r+0x42>
 800a960:	4621      	mov	r1, r4
 800a962:	4628      	mov	r0, r5
 800a964:	f000 f92a 	bl	800abbc <_fflush_r>
 800a968:	bb30      	cbnz	r0, 800a9b8 <__swbuf_r+0x90>
 800a96a:	68a3      	ldr	r3, [r4, #8]
 800a96c:	3001      	adds	r0, #1
 800a96e:	3b01      	subs	r3, #1
 800a970:	60a3      	str	r3, [r4, #8]
 800a972:	6823      	ldr	r3, [r4, #0]
 800a974:	1c5a      	adds	r2, r3, #1
 800a976:	6022      	str	r2, [r4, #0]
 800a978:	701e      	strb	r6, [r3, #0]
 800a97a:	6963      	ldr	r3, [r4, #20]
 800a97c:	4283      	cmp	r3, r0
 800a97e:	d004      	beq.n	800a98a <__swbuf_r+0x62>
 800a980:	89a3      	ldrh	r3, [r4, #12]
 800a982:	07db      	lsls	r3, r3, #31
 800a984:	d506      	bpl.n	800a994 <__swbuf_r+0x6c>
 800a986:	2e0a      	cmp	r6, #10
 800a988:	d104      	bne.n	800a994 <__swbuf_r+0x6c>
 800a98a:	4621      	mov	r1, r4
 800a98c:	4628      	mov	r0, r5
 800a98e:	f000 f915 	bl	800abbc <_fflush_r>
 800a992:	b988      	cbnz	r0, 800a9b8 <__swbuf_r+0x90>
 800a994:	4638      	mov	r0, r7
 800a996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a998:	4b0a      	ldr	r3, [pc, #40]	; (800a9c4 <__swbuf_r+0x9c>)
 800a99a:	429c      	cmp	r4, r3
 800a99c:	d101      	bne.n	800a9a2 <__swbuf_r+0x7a>
 800a99e:	68ac      	ldr	r4, [r5, #8]
 800a9a0:	e7cf      	b.n	800a942 <__swbuf_r+0x1a>
 800a9a2:	4b09      	ldr	r3, [pc, #36]	; (800a9c8 <__swbuf_r+0xa0>)
 800a9a4:	429c      	cmp	r4, r3
 800a9a6:	bf08      	it	eq
 800a9a8:	68ec      	ldreq	r4, [r5, #12]
 800a9aa:	e7ca      	b.n	800a942 <__swbuf_r+0x1a>
 800a9ac:	4621      	mov	r1, r4
 800a9ae:	4628      	mov	r0, r5
 800a9b0:	f000 f80c 	bl	800a9cc <__swsetup_r>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	d0cb      	beq.n	800a950 <__swbuf_r+0x28>
 800a9b8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a9bc:	e7ea      	b.n	800a994 <__swbuf_r+0x6c>
 800a9be:	bf00      	nop
 800a9c0:	0800b8f4 	.word	0x0800b8f4
 800a9c4:	0800b914 	.word	0x0800b914
 800a9c8:	0800b8d4 	.word	0x0800b8d4

0800a9cc <__swsetup_r>:
 800a9cc:	4b32      	ldr	r3, [pc, #200]	; (800aa98 <__swsetup_r+0xcc>)
 800a9ce:	b570      	push	{r4, r5, r6, lr}
 800a9d0:	681d      	ldr	r5, [r3, #0]
 800a9d2:	4606      	mov	r6, r0
 800a9d4:	460c      	mov	r4, r1
 800a9d6:	b125      	cbz	r5, 800a9e2 <__swsetup_r+0x16>
 800a9d8:	69ab      	ldr	r3, [r5, #24]
 800a9da:	b913      	cbnz	r3, 800a9e2 <__swsetup_r+0x16>
 800a9dc:	4628      	mov	r0, r5
 800a9de:	f000 f981 	bl	800ace4 <__sinit>
 800a9e2:	4b2e      	ldr	r3, [pc, #184]	; (800aa9c <__swsetup_r+0xd0>)
 800a9e4:	429c      	cmp	r4, r3
 800a9e6:	d10f      	bne.n	800aa08 <__swsetup_r+0x3c>
 800a9e8:	686c      	ldr	r4, [r5, #4]
 800a9ea:	89a3      	ldrh	r3, [r4, #12]
 800a9ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9f0:	0719      	lsls	r1, r3, #28
 800a9f2:	d42c      	bmi.n	800aa4e <__swsetup_r+0x82>
 800a9f4:	06dd      	lsls	r5, r3, #27
 800a9f6:	d411      	bmi.n	800aa1c <__swsetup_r+0x50>
 800a9f8:	2309      	movs	r3, #9
 800a9fa:	6033      	str	r3, [r6, #0]
 800a9fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aa00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa04:	81a3      	strh	r3, [r4, #12]
 800aa06:	e03e      	b.n	800aa86 <__swsetup_r+0xba>
 800aa08:	4b25      	ldr	r3, [pc, #148]	; (800aaa0 <__swsetup_r+0xd4>)
 800aa0a:	429c      	cmp	r4, r3
 800aa0c:	d101      	bne.n	800aa12 <__swsetup_r+0x46>
 800aa0e:	68ac      	ldr	r4, [r5, #8]
 800aa10:	e7eb      	b.n	800a9ea <__swsetup_r+0x1e>
 800aa12:	4b24      	ldr	r3, [pc, #144]	; (800aaa4 <__swsetup_r+0xd8>)
 800aa14:	429c      	cmp	r4, r3
 800aa16:	bf08      	it	eq
 800aa18:	68ec      	ldreq	r4, [r5, #12]
 800aa1a:	e7e6      	b.n	800a9ea <__swsetup_r+0x1e>
 800aa1c:	0758      	lsls	r0, r3, #29
 800aa1e:	d512      	bpl.n	800aa46 <__swsetup_r+0x7a>
 800aa20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa22:	b141      	cbz	r1, 800aa36 <__swsetup_r+0x6a>
 800aa24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa28:	4299      	cmp	r1, r3
 800aa2a:	d002      	beq.n	800aa32 <__swsetup_r+0x66>
 800aa2c:	4630      	mov	r0, r6
 800aa2e:	f7ff fb2f 	bl	800a090 <_free_r>
 800aa32:	2300      	movs	r3, #0
 800aa34:	6363      	str	r3, [r4, #52]	; 0x34
 800aa36:	89a3      	ldrh	r3, [r4, #12]
 800aa38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aa3c:	81a3      	strh	r3, [r4, #12]
 800aa3e:	2300      	movs	r3, #0
 800aa40:	6063      	str	r3, [r4, #4]
 800aa42:	6923      	ldr	r3, [r4, #16]
 800aa44:	6023      	str	r3, [r4, #0]
 800aa46:	89a3      	ldrh	r3, [r4, #12]
 800aa48:	f043 0308 	orr.w	r3, r3, #8
 800aa4c:	81a3      	strh	r3, [r4, #12]
 800aa4e:	6923      	ldr	r3, [r4, #16]
 800aa50:	b94b      	cbnz	r3, 800aa66 <__swsetup_r+0x9a>
 800aa52:	89a3      	ldrh	r3, [r4, #12]
 800aa54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa5c:	d003      	beq.n	800aa66 <__swsetup_r+0x9a>
 800aa5e:	4621      	mov	r1, r4
 800aa60:	4630      	mov	r0, r6
 800aa62:	f000 fa05 	bl	800ae70 <__smakebuf_r>
 800aa66:	89a0      	ldrh	r0, [r4, #12]
 800aa68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa6c:	f010 0301 	ands.w	r3, r0, #1
 800aa70:	d00a      	beq.n	800aa88 <__swsetup_r+0xbc>
 800aa72:	2300      	movs	r3, #0
 800aa74:	60a3      	str	r3, [r4, #8]
 800aa76:	6963      	ldr	r3, [r4, #20]
 800aa78:	425b      	negs	r3, r3
 800aa7a:	61a3      	str	r3, [r4, #24]
 800aa7c:	6923      	ldr	r3, [r4, #16]
 800aa7e:	b943      	cbnz	r3, 800aa92 <__swsetup_r+0xc6>
 800aa80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa84:	d1ba      	bne.n	800a9fc <__swsetup_r+0x30>
 800aa86:	bd70      	pop	{r4, r5, r6, pc}
 800aa88:	0781      	lsls	r1, r0, #30
 800aa8a:	bf58      	it	pl
 800aa8c:	6963      	ldrpl	r3, [r4, #20]
 800aa8e:	60a3      	str	r3, [r4, #8]
 800aa90:	e7f4      	b.n	800aa7c <__swsetup_r+0xb0>
 800aa92:	2000      	movs	r0, #0
 800aa94:	e7f7      	b.n	800aa86 <__swsetup_r+0xba>
 800aa96:	bf00      	nop
 800aa98:	20000014 	.word	0x20000014
 800aa9c:	0800b8f4 	.word	0x0800b8f4
 800aaa0:	0800b914 	.word	0x0800b914
 800aaa4:	0800b8d4 	.word	0x0800b8d4

0800aaa8 <abort>:
 800aaa8:	2006      	movs	r0, #6
 800aaaa:	b508      	push	{r3, lr}
 800aaac:	f000 fa50 	bl	800af50 <raise>
 800aab0:	2001      	movs	r0, #1
 800aab2:	f7fb fd22 	bl	80064fa <_exit>
	...

0800aab8 <__sflush_r>:
 800aab8:	898a      	ldrh	r2, [r1, #12]
 800aaba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aabc:	4605      	mov	r5, r0
 800aabe:	0710      	lsls	r0, r2, #28
 800aac0:	460c      	mov	r4, r1
 800aac2:	d457      	bmi.n	800ab74 <__sflush_r+0xbc>
 800aac4:	684b      	ldr	r3, [r1, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	dc04      	bgt.n	800aad4 <__sflush_r+0x1c>
 800aaca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aacc:	2b00      	cmp	r3, #0
 800aace:	dc01      	bgt.n	800aad4 <__sflush_r+0x1c>
 800aad0:	2000      	movs	r0, #0
 800aad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aad4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aad6:	2e00      	cmp	r6, #0
 800aad8:	d0fa      	beq.n	800aad0 <__sflush_r+0x18>
 800aada:	2300      	movs	r3, #0
 800aadc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aae0:	682f      	ldr	r7, [r5, #0]
 800aae2:	602b      	str	r3, [r5, #0]
 800aae4:	d032      	beq.n	800ab4c <__sflush_r+0x94>
 800aae6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aae8:	89a3      	ldrh	r3, [r4, #12]
 800aaea:	075a      	lsls	r2, r3, #29
 800aaec:	d505      	bpl.n	800aafa <__sflush_r+0x42>
 800aaee:	6863      	ldr	r3, [r4, #4]
 800aaf0:	1ac0      	subs	r0, r0, r3
 800aaf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aaf4:	b10b      	cbz	r3, 800aafa <__sflush_r+0x42>
 800aaf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aaf8:	1ac0      	subs	r0, r0, r3
 800aafa:	2300      	movs	r3, #0
 800aafc:	4602      	mov	r2, r0
 800aafe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ab00:	4628      	mov	r0, r5
 800ab02:	6a21      	ldr	r1, [r4, #32]
 800ab04:	47b0      	blx	r6
 800ab06:	1c43      	adds	r3, r0, #1
 800ab08:	89a3      	ldrh	r3, [r4, #12]
 800ab0a:	d106      	bne.n	800ab1a <__sflush_r+0x62>
 800ab0c:	6829      	ldr	r1, [r5, #0]
 800ab0e:	291d      	cmp	r1, #29
 800ab10:	d82c      	bhi.n	800ab6c <__sflush_r+0xb4>
 800ab12:	4a29      	ldr	r2, [pc, #164]	; (800abb8 <__sflush_r+0x100>)
 800ab14:	40ca      	lsrs	r2, r1
 800ab16:	07d6      	lsls	r6, r2, #31
 800ab18:	d528      	bpl.n	800ab6c <__sflush_r+0xb4>
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	6062      	str	r2, [r4, #4]
 800ab1e:	6922      	ldr	r2, [r4, #16]
 800ab20:	04d9      	lsls	r1, r3, #19
 800ab22:	6022      	str	r2, [r4, #0]
 800ab24:	d504      	bpl.n	800ab30 <__sflush_r+0x78>
 800ab26:	1c42      	adds	r2, r0, #1
 800ab28:	d101      	bne.n	800ab2e <__sflush_r+0x76>
 800ab2a:	682b      	ldr	r3, [r5, #0]
 800ab2c:	b903      	cbnz	r3, 800ab30 <__sflush_r+0x78>
 800ab2e:	6560      	str	r0, [r4, #84]	; 0x54
 800ab30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab32:	602f      	str	r7, [r5, #0]
 800ab34:	2900      	cmp	r1, #0
 800ab36:	d0cb      	beq.n	800aad0 <__sflush_r+0x18>
 800ab38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab3c:	4299      	cmp	r1, r3
 800ab3e:	d002      	beq.n	800ab46 <__sflush_r+0x8e>
 800ab40:	4628      	mov	r0, r5
 800ab42:	f7ff faa5 	bl	800a090 <_free_r>
 800ab46:	2000      	movs	r0, #0
 800ab48:	6360      	str	r0, [r4, #52]	; 0x34
 800ab4a:	e7c2      	b.n	800aad2 <__sflush_r+0x1a>
 800ab4c:	6a21      	ldr	r1, [r4, #32]
 800ab4e:	2301      	movs	r3, #1
 800ab50:	4628      	mov	r0, r5
 800ab52:	47b0      	blx	r6
 800ab54:	1c41      	adds	r1, r0, #1
 800ab56:	d1c7      	bne.n	800aae8 <__sflush_r+0x30>
 800ab58:	682b      	ldr	r3, [r5, #0]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d0c4      	beq.n	800aae8 <__sflush_r+0x30>
 800ab5e:	2b1d      	cmp	r3, #29
 800ab60:	d001      	beq.n	800ab66 <__sflush_r+0xae>
 800ab62:	2b16      	cmp	r3, #22
 800ab64:	d101      	bne.n	800ab6a <__sflush_r+0xb2>
 800ab66:	602f      	str	r7, [r5, #0]
 800ab68:	e7b2      	b.n	800aad0 <__sflush_r+0x18>
 800ab6a:	89a3      	ldrh	r3, [r4, #12]
 800ab6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab70:	81a3      	strh	r3, [r4, #12]
 800ab72:	e7ae      	b.n	800aad2 <__sflush_r+0x1a>
 800ab74:	690f      	ldr	r7, [r1, #16]
 800ab76:	2f00      	cmp	r7, #0
 800ab78:	d0aa      	beq.n	800aad0 <__sflush_r+0x18>
 800ab7a:	0793      	lsls	r3, r2, #30
 800ab7c:	bf18      	it	ne
 800ab7e:	2300      	movne	r3, #0
 800ab80:	680e      	ldr	r6, [r1, #0]
 800ab82:	bf08      	it	eq
 800ab84:	694b      	ldreq	r3, [r1, #20]
 800ab86:	1bf6      	subs	r6, r6, r7
 800ab88:	600f      	str	r7, [r1, #0]
 800ab8a:	608b      	str	r3, [r1, #8]
 800ab8c:	2e00      	cmp	r6, #0
 800ab8e:	dd9f      	ble.n	800aad0 <__sflush_r+0x18>
 800ab90:	4633      	mov	r3, r6
 800ab92:	463a      	mov	r2, r7
 800ab94:	4628      	mov	r0, r5
 800ab96:	6a21      	ldr	r1, [r4, #32]
 800ab98:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ab9c:	47e0      	blx	ip
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	dc06      	bgt.n	800abb0 <__sflush_r+0xf8>
 800aba2:	89a3      	ldrh	r3, [r4, #12]
 800aba4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aba8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abac:	81a3      	strh	r3, [r4, #12]
 800abae:	e790      	b.n	800aad2 <__sflush_r+0x1a>
 800abb0:	4407      	add	r7, r0
 800abb2:	1a36      	subs	r6, r6, r0
 800abb4:	e7ea      	b.n	800ab8c <__sflush_r+0xd4>
 800abb6:	bf00      	nop
 800abb8:	20400001 	.word	0x20400001

0800abbc <_fflush_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	690b      	ldr	r3, [r1, #16]
 800abc0:	4605      	mov	r5, r0
 800abc2:	460c      	mov	r4, r1
 800abc4:	b913      	cbnz	r3, 800abcc <_fflush_r+0x10>
 800abc6:	2500      	movs	r5, #0
 800abc8:	4628      	mov	r0, r5
 800abca:	bd38      	pop	{r3, r4, r5, pc}
 800abcc:	b118      	cbz	r0, 800abd6 <_fflush_r+0x1a>
 800abce:	6983      	ldr	r3, [r0, #24]
 800abd0:	b90b      	cbnz	r3, 800abd6 <_fflush_r+0x1a>
 800abd2:	f000 f887 	bl	800ace4 <__sinit>
 800abd6:	4b14      	ldr	r3, [pc, #80]	; (800ac28 <_fflush_r+0x6c>)
 800abd8:	429c      	cmp	r4, r3
 800abda:	d11b      	bne.n	800ac14 <_fflush_r+0x58>
 800abdc:	686c      	ldr	r4, [r5, #4]
 800abde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d0ef      	beq.n	800abc6 <_fflush_r+0xa>
 800abe6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800abe8:	07d0      	lsls	r0, r2, #31
 800abea:	d404      	bmi.n	800abf6 <_fflush_r+0x3a>
 800abec:	0599      	lsls	r1, r3, #22
 800abee:	d402      	bmi.n	800abf6 <_fflush_r+0x3a>
 800abf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abf2:	f000 f915 	bl	800ae20 <__retarget_lock_acquire_recursive>
 800abf6:	4628      	mov	r0, r5
 800abf8:	4621      	mov	r1, r4
 800abfa:	f7ff ff5d 	bl	800aab8 <__sflush_r>
 800abfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac00:	4605      	mov	r5, r0
 800ac02:	07da      	lsls	r2, r3, #31
 800ac04:	d4e0      	bmi.n	800abc8 <_fflush_r+0xc>
 800ac06:	89a3      	ldrh	r3, [r4, #12]
 800ac08:	059b      	lsls	r3, r3, #22
 800ac0a:	d4dd      	bmi.n	800abc8 <_fflush_r+0xc>
 800ac0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac0e:	f000 f908 	bl	800ae22 <__retarget_lock_release_recursive>
 800ac12:	e7d9      	b.n	800abc8 <_fflush_r+0xc>
 800ac14:	4b05      	ldr	r3, [pc, #20]	; (800ac2c <_fflush_r+0x70>)
 800ac16:	429c      	cmp	r4, r3
 800ac18:	d101      	bne.n	800ac1e <_fflush_r+0x62>
 800ac1a:	68ac      	ldr	r4, [r5, #8]
 800ac1c:	e7df      	b.n	800abde <_fflush_r+0x22>
 800ac1e:	4b04      	ldr	r3, [pc, #16]	; (800ac30 <_fflush_r+0x74>)
 800ac20:	429c      	cmp	r4, r3
 800ac22:	bf08      	it	eq
 800ac24:	68ec      	ldreq	r4, [r5, #12]
 800ac26:	e7da      	b.n	800abde <_fflush_r+0x22>
 800ac28:	0800b8f4 	.word	0x0800b8f4
 800ac2c:	0800b914 	.word	0x0800b914
 800ac30:	0800b8d4 	.word	0x0800b8d4

0800ac34 <std>:
 800ac34:	2300      	movs	r3, #0
 800ac36:	b510      	push	{r4, lr}
 800ac38:	4604      	mov	r4, r0
 800ac3a:	e9c0 3300 	strd	r3, r3, [r0]
 800ac3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ac42:	6083      	str	r3, [r0, #8]
 800ac44:	8181      	strh	r1, [r0, #12]
 800ac46:	6643      	str	r3, [r0, #100]	; 0x64
 800ac48:	81c2      	strh	r2, [r0, #14]
 800ac4a:	6183      	str	r3, [r0, #24]
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	2208      	movs	r2, #8
 800ac50:	305c      	adds	r0, #92	; 0x5c
 800ac52:	f7fb fe1d 	bl	8006890 <memset>
 800ac56:	4b05      	ldr	r3, [pc, #20]	; (800ac6c <std+0x38>)
 800ac58:	6224      	str	r4, [r4, #32]
 800ac5a:	6263      	str	r3, [r4, #36]	; 0x24
 800ac5c:	4b04      	ldr	r3, [pc, #16]	; (800ac70 <std+0x3c>)
 800ac5e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ac60:	4b04      	ldr	r3, [pc, #16]	; (800ac74 <std+0x40>)
 800ac62:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ac64:	4b04      	ldr	r3, [pc, #16]	; (800ac78 <std+0x44>)
 800ac66:	6323      	str	r3, [r4, #48]	; 0x30
 800ac68:	bd10      	pop	{r4, pc}
 800ac6a:	bf00      	nop
 800ac6c:	0800af89 	.word	0x0800af89
 800ac70:	0800afab 	.word	0x0800afab
 800ac74:	0800afe3 	.word	0x0800afe3
 800ac78:	0800b007 	.word	0x0800b007

0800ac7c <_cleanup_r>:
 800ac7c:	4901      	ldr	r1, [pc, #4]	; (800ac84 <_cleanup_r+0x8>)
 800ac7e:	f000 b8af 	b.w	800ade0 <_fwalk_reent>
 800ac82:	bf00      	nop
 800ac84:	0800abbd 	.word	0x0800abbd

0800ac88 <__sfmoreglue>:
 800ac88:	2268      	movs	r2, #104	; 0x68
 800ac8a:	b570      	push	{r4, r5, r6, lr}
 800ac8c:	1e4d      	subs	r5, r1, #1
 800ac8e:	4355      	muls	r5, r2
 800ac90:	460e      	mov	r6, r1
 800ac92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ac96:	f7ff fa63 	bl	800a160 <_malloc_r>
 800ac9a:	4604      	mov	r4, r0
 800ac9c:	b140      	cbz	r0, 800acb0 <__sfmoreglue+0x28>
 800ac9e:	2100      	movs	r1, #0
 800aca0:	e9c0 1600 	strd	r1, r6, [r0]
 800aca4:	300c      	adds	r0, #12
 800aca6:	60a0      	str	r0, [r4, #8]
 800aca8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800acac:	f7fb fdf0 	bl	8006890 <memset>
 800acb0:	4620      	mov	r0, r4
 800acb2:	bd70      	pop	{r4, r5, r6, pc}

0800acb4 <__sfp_lock_acquire>:
 800acb4:	4801      	ldr	r0, [pc, #4]	; (800acbc <__sfp_lock_acquire+0x8>)
 800acb6:	f000 b8b3 	b.w	800ae20 <__retarget_lock_acquire_recursive>
 800acba:	bf00      	nop
 800acbc:	20000261 	.word	0x20000261

0800acc0 <__sfp_lock_release>:
 800acc0:	4801      	ldr	r0, [pc, #4]	; (800acc8 <__sfp_lock_release+0x8>)
 800acc2:	f000 b8ae 	b.w	800ae22 <__retarget_lock_release_recursive>
 800acc6:	bf00      	nop
 800acc8:	20000261 	.word	0x20000261

0800accc <__sinit_lock_acquire>:
 800accc:	4801      	ldr	r0, [pc, #4]	; (800acd4 <__sinit_lock_acquire+0x8>)
 800acce:	f000 b8a7 	b.w	800ae20 <__retarget_lock_acquire_recursive>
 800acd2:	bf00      	nop
 800acd4:	20000262 	.word	0x20000262

0800acd8 <__sinit_lock_release>:
 800acd8:	4801      	ldr	r0, [pc, #4]	; (800ace0 <__sinit_lock_release+0x8>)
 800acda:	f000 b8a2 	b.w	800ae22 <__retarget_lock_release_recursive>
 800acde:	bf00      	nop
 800ace0:	20000262 	.word	0x20000262

0800ace4 <__sinit>:
 800ace4:	b510      	push	{r4, lr}
 800ace6:	4604      	mov	r4, r0
 800ace8:	f7ff fff0 	bl	800accc <__sinit_lock_acquire>
 800acec:	69a3      	ldr	r3, [r4, #24]
 800acee:	b11b      	cbz	r3, 800acf8 <__sinit+0x14>
 800acf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800acf4:	f7ff bff0 	b.w	800acd8 <__sinit_lock_release>
 800acf8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800acfc:	6523      	str	r3, [r4, #80]	; 0x50
 800acfe:	4b13      	ldr	r3, [pc, #76]	; (800ad4c <__sinit+0x68>)
 800ad00:	4a13      	ldr	r2, [pc, #76]	; (800ad50 <__sinit+0x6c>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	62a2      	str	r2, [r4, #40]	; 0x28
 800ad06:	42a3      	cmp	r3, r4
 800ad08:	bf08      	it	eq
 800ad0a:	2301      	moveq	r3, #1
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	bf08      	it	eq
 800ad10:	61a3      	streq	r3, [r4, #24]
 800ad12:	f000 f81f 	bl	800ad54 <__sfp>
 800ad16:	6060      	str	r0, [r4, #4]
 800ad18:	4620      	mov	r0, r4
 800ad1a:	f000 f81b 	bl	800ad54 <__sfp>
 800ad1e:	60a0      	str	r0, [r4, #8]
 800ad20:	4620      	mov	r0, r4
 800ad22:	f000 f817 	bl	800ad54 <__sfp>
 800ad26:	2200      	movs	r2, #0
 800ad28:	2104      	movs	r1, #4
 800ad2a:	60e0      	str	r0, [r4, #12]
 800ad2c:	6860      	ldr	r0, [r4, #4]
 800ad2e:	f7ff ff81 	bl	800ac34 <std>
 800ad32:	2201      	movs	r2, #1
 800ad34:	2109      	movs	r1, #9
 800ad36:	68a0      	ldr	r0, [r4, #8]
 800ad38:	f7ff ff7c 	bl	800ac34 <std>
 800ad3c:	2202      	movs	r2, #2
 800ad3e:	2112      	movs	r1, #18
 800ad40:	68e0      	ldr	r0, [r4, #12]
 800ad42:	f7ff ff77 	bl	800ac34 <std>
 800ad46:	2301      	movs	r3, #1
 800ad48:	61a3      	str	r3, [r4, #24]
 800ad4a:	e7d1      	b.n	800acf0 <__sinit+0xc>
 800ad4c:	0800b48c 	.word	0x0800b48c
 800ad50:	0800ac7d 	.word	0x0800ac7d

0800ad54 <__sfp>:
 800ad54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad56:	4607      	mov	r7, r0
 800ad58:	f7ff ffac 	bl	800acb4 <__sfp_lock_acquire>
 800ad5c:	4b1e      	ldr	r3, [pc, #120]	; (800add8 <__sfp+0x84>)
 800ad5e:	681e      	ldr	r6, [r3, #0]
 800ad60:	69b3      	ldr	r3, [r6, #24]
 800ad62:	b913      	cbnz	r3, 800ad6a <__sfp+0x16>
 800ad64:	4630      	mov	r0, r6
 800ad66:	f7ff ffbd 	bl	800ace4 <__sinit>
 800ad6a:	3648      	adds	r6, #72	; 0x48
 800ad6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ad70:	3b01      	subs	r3, #1
 800ad72:	d503      	bpl.n	800ad7c <__sfp+0x28>
 800ad74:	6833      	ldr	r3, [r6, #0]
 800ad76:	b30b      	cbz	r3, 800adbc <__sfp+0x68>
 800ad78:	6836      	ldr	r6, [r6, #0]
 800ad7a:	e7f7      	b.n	800ad6c <__sfp+0x18>
 800ad7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ad80:	b9d5      	cbnz	r5, 800adb8 <__sfp+0x64>
 800ad82:	4b16      	ldr	r3, [pc, #88]	; (800addc <__sfp+0x88>)
 800ad84:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad88:	60e3      	str	r3, [r4, #12]
 800ad8a:	6665      	str	r5, [r4, #100]	; 0x64
 800ad8c:	f000 f847 	bl	800ae1e <__retarget_lock_init_recursive>
 800ad90:	f7ff ff96 	bl	800acc0 <__sfp_lock_release>
 800ad94:	2208      	movs	r2, #8
 800ad96:	4629      	mov	r1, r5
 800ad98:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ad9c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ada0:	6025      	str	r5, [r4, #0]
 800ada2:	61a5      	str	r5, [r4, #24]
 800ada4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ada8:	f7fb fd72 	bl	8006890 <memset>
 800adac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800adb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800adb4:	4620      	mov	r0, r4
 800adb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adb8:	3468      	adds	r4, #104	; 0x68
 800adba:	e7d9      	b.n	800ad70 <__sfp+0x1c>
 800adbc:	2104      	movs	r1, #4
 800adbe:	4638      	mov	r0, r7
 800adc0:	f7ff ff62 	bl	800ac88 <__sfmoreglue>
 800adc4:	4604      	mov	r4, r0
 800adc6:	6030      	str	r0, [r6, #0]
 800adc8:	2800      	cmp	r0, #0
 800adca:	d1d5      	bne.n	800ad78 <__sfp+0x24>
 800adcc:	f7ff ff78 	bl	800acc0 <__sfp_lock_release>
 800add0:	230c      	movs	r3, #12
 800add2:	603b      	str	r3, [r7, #0]
 800add4:	e7ee      	b.n	800adb4 <__sfp+0x60>
 800add6:	bf00      	nop
 800add8:	0800b48c 	.word	0x0800b48c
 800addc:	ffff0001 	.word	0xffff0001

0800ade0 <_fwalk_reent>:
 800ade0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ade4:	4606      	mov	r6, r0
 800ade6:	4688      	mov	r8, r1
 800ade8:	2700      	movs	r7, #0
 800adea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800adee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800adf2:	f1b9 0901 	subs.w	r9, r9, #1
 800adf6:	d505      	bpl.n	800ae04 <_fwalk_reent+0x24>
 800adf8:	6824      	ldr	r4, [r4, #0]
 800adfa:	2c00      	cmp	r4, #0
 800adfc:	d1f7      	bne.n	800adee <_fwalk_reent+0xe>
 800adfe:	4638      	mov	r0, r7
 800ae00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae04:	89ab      	ldrh	r3, [r5, #12]
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d907      	bls.n	800ae1a <_fwalk_reent+0x3a>
 800ae0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae0e:	3301      	adds	r3, #1
 800ae10:	d003      	beq.n	800ae1a <_fwalk_reent+0x3a>
 800ae12:	4629      	mov	r1, r5
 800ae14:	4630      	mov	r0, r6
 800ae16:	47c0      	blx	r8
 800ae18:	4307      	orrs	r7, r0
 800ae1a:	3568      	adds	r5, #104	; 0x68
 800ae1c:	e7e9      	b.n	800adf2 <_fwalk_reent+0x12>

0800ae1e <__retarget_lock_init_recursive>:
 800ae1e:	4770      	bx	lr

0800ae20 <__retarget_lock_acquire_recursive>:
 800ae20:	4770      	bx	lr

0800ae22 <__retarget_lock_release_recursive>:
 800ae22:	4770      	bx	lr

0800ae24 <__swhatbuf_r>:
 800ae24:	b570      	push	{r4, r5, r6, lr}
 800ae26:	460e      	mov	r6, r1
 800ae28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae2c:	4614      	mov	r4, r2
 800ae2e:	2900      	cmp	r1, #0
 800ae30:	461d      	mov	r5, r3
 800ae32:	b096      	sub	sp, #88	; 0x58
 800ae34:	da08      	bge.n	800ae48 <__swhatbuf_r+0x24>
 800ae36:	2200      	movs	r2, #0
 800ae38:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ae3c:	602a      	str	r2, [r5, #0]
 800ae3e:	061a      	lsls	r2, r3, #24
 800ae40:	d410      	bmi.n	800ae64 <__swhatbuf_r+0x40>
 800ae42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae46:	e00e      	b.n	800ae66 <__swhatbuf_r+0x42>
 800ae48:	466a      	mov	r2, sp
 800ae4a:	f000 f903 	bl	800b054 <_fstat_r>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	dbf1      	blt.n	800ae36 <__swhatbuf_r+0x12>
 800ae52:	9a01      	ldr	r2, [sp, #4]
 800ae54:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ae58:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ae5c:	425a      	negs	r2, r3
 800ae5e:	415a      	adcs	r2, r3
 800ae60:	602a      	str	r2, [r5, #0]
 800ae62:	e7ee      	b.n	800ae42 <__swhatbuf_r+0x1e>
 800ae64:	2340      	movs	r3, #64	; 0x40
 800ae66:	2000      	movs	r0, #0
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	b016      	add	sp, #88	; 0x58
 800ae6c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ae70 <__smakebuf_r>:
 800ae70:	898b      	ldrh	r3, [r1, #12]
 800ae72:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae74:	079d      	lsls	r5, r3, #30
 800ae76:	4606      	mov	r6, r0
 800ae78:	460c      	mov	r4, r1
 800ae7a:	d507      	bpl.n	800ae8c <__smakebuf_r+0x1c>
 800ae7c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	6123      	str	r3, [r4, #16]
 800ae84:	2301      	movs	r3, #1
 800ae86:	6163      	str	r3, [r4, #20]
 800ae88:	b002      	add	sp, #8
 800ae8a:	bd70      	pop	{r4, r5, r6, pc}
 800ae8c:	466a      	mov	r2, sp
 800ae8e:	ab01      	add	r3, sp, #4
 800ae90:	f7ff ffc8 	bl	800ae24 <__swhatbuf_r>
 800ae94:	9900      	ldr	r1, [sp, #0]
 800ae96:	4605      	mov	r5, r0
 800ae98:	4630      	mov	r0, r6
 800ae9a:	f7ff f961 	bl	800a160 <_malloc_r>
 800ae9e:	b948      	cbnz	r0, 800aeb4 <__smakebuf_r+0x44>
 800aea0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aea4:	059a      	lsls	r2, r3, #22
 800aea6:	d4ef      	bmi.n	800ae88 <__smakebuf_r+0x18>
 800aea8:	f023 0303 	bic.w	r3, r3, #3
 800aeac:	f043 0302 	orr.w	r3, r3, #2
 800aeb0:	81a3      	strh	r3, [r4, #12]
 800aeb2:	e7e3      	b.n	800ae7c <__smakebuf_r+0xc>
 800aeb4:	4b0d      	ldr	r3, [pc, #52]	; (800aeec <__smakebuf_r+0x7c>)
 800aeb6:	62b3      	str	r3, [r6, #40]	; 0x28
 800aeb8:	89a3      	ldrh	r3, [r4, #12]
 800aeba:	6020      	str	r0, [r4, #0]
 800aebc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aec0:	81a3      	strh	r3, [r4, #12]
 800aec2:	9b00      	ldr	r3, [sp, #0]
 800aec4:	6120      	str	r0, [r4, #16]
 800aec6:	6163      	str	r3, [r4, #20]
 800aec8:	9b01      	ldr	r3, [sp, #4]
 800aeca:	b15b      	cbz	r3, 800aee4 <__smakebuf_r+0x74>
 800aecc:	4630      	mov	r0, r6
 800aece:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aed2:	f000 f8d1 	bl	800b078 <_isatty_r>
 800aed6:	b128      	cbz	r0, 800aee4 <__smakebuf_r+0x74>
 800aed8:	89a3      	ldrh	r3, [r4, #12]
 800aeda:	f023 0303 	bic.w	r3, r3, #3
 800aede:	f043 0301 	orr.w	r3, r3, #1
 800aee2:	81a3      	strh	r3, [r4, #12]
 800aee4:	89a0      	ldrh	r0, [r4, #12]
 800aee6:	4305      	orrs	r5, r0
 800aee8:	81a5      	strh	r5, [r4, #12]
 800aeea:	e7cd      	b.n	800ae88 <__smakebuf_r+0x18>
 800aeec:	0800ac7d 	.word	0x0800ac7d

0800aef0 <_malloc_usable_size_r>:
 800aef0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aef4:	1f18      	subs	r0, r3, #4
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	bfbc      	itt	lt
 800aefa:	580b      	ldrlt	r3, [r1, r0]
 800aefc:	18c0      	addlt	r0, r0, r3
 800aefe:	4770      	bx	lr

0800af00 <_raise_r>:
 800af00:	291f      	cmp	r1, #31
 800af02:	b538      	push	{r3, r4, r5, lr}
 800af04:	4604      	mov	r4, r0
 800af06:	460d      	mov	r5, r1
 800af08:	d904      	bls.n	800af14 <_raise_r+0x14>
 800af0a:	2316      	movs	r3, #22
 800af0c:	6003      	str	r3, [r0, #0]
 800af0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af12:	bd38      	pop	{r3, r4, r5, pc}
 800af14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af16:	b112      	cbz	r2, 800af1e <_raise_r+0x1e>
 800af18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af1c:	b94b      	cbnz	r3, 800af32 <_raise_r+0x32>
 800af1e:	4620      	mov	r0, r4
 800af20:	f000 f830 	bl	800af84 <_getpid_r>
 800af24:	462a      	mov	r2, r5
 800af26:	4601      	mov	r1, r0
 800af28:	4620      	mov	r0, r4
 800af2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af2e:	f000 b817 	b.w	800af60 <_kill_r>
 800af32:	2b01      	cmp	r3, #1
 800af34:	d00a      	beq.n	800af4c <_raise_r+0x4c>
 800af36:	1c59      	adds	r1, r3, #1
 800af38:	d103      	bne.n	800af42 <_raise_r+0x42>
 800af3a:	2316      	movs	r3, #22
 800af3c:	6003      	str	r3, [r0, #0]
 800af3e:	2001      	movs	r0, #1
 800af40:	e7e7      	b.n	800af12 <_raise_r+0x12>
 800af42:	2400      	movs	r4, #0
 800af44:	4628      	mov	r0, r5
 800af46:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af4a:	4798      	blx	r3
 800af4c:	2000      	movs	r0, #0
 800af4e:	e7e0      	b.n	800af12 <_raise_r+0x12>

0800af50 <raise>:
 800af50:	4b02      	ldr	r3, [pc, #8]	; (800af5c <raise+0xc>)
 800af52:	4601      	mov	r1, r0
 800af54:	6818      	ldr	r0, [r3, #0]
 800af56:	f7ff bfd3 	b.w	800af00 <_raise_r>
 800af5a:	bf00      	nop
 800af5c:	20000014 	.word	0x20000014

0800af60 <_kill_r>:
 800af60:	b538      	push	{r3, r4, r5, lr}
 800af62:	2300      	movs	r3, #0
 800af64:	4d06      	ldr	r5, [pc, #24]	; (800af80 <_kill_r+0x20>)
 800af66:	4604      	mov	r4, r0
 800af68:	4608      	mov	r0, r1
 800af6a:	4611      	mov	r1, r2
 800af6c:	602b      	str	r3, [r5, #0]
 800af6e:	f7fb fab4 	bl	80064da <_kill>
 800af72:	1c43      	adds	r3, r0, #1
 800af74:	d102      	bne.n	800af7c <_kill_r+0x1c>
 800af76:	682b      	ldr	r3, [r5, #0]
 800af78:	b103      	cbz	r3, 800af7c <_kill_r+0x1c>
 800af7a:	6023      	str	r3, [r4, #0]
 800af7c:	bd38      	pop	{r3, r4, r5, pc}
 800af7e:	bf00      	nop
 800af80:	2000025c 	.word	0x2000025c

0800af84 <_getpid_r>:
 800af84:	f7fb baa2 	b.w	80064cc <_getpid>

0800af88 <__sread>:
 800af88:	b510      	push	{r4, lr}
 800af8a:	460c      	mov	r4, r1
 800af8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af90:	f000 f894 	bl	800b0bc <_read_r>
 800af94:	2800      	cmp	r0, #0
 800af96:	bfab      	itete	ge
 800af98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800af9a:	89a3      	ldrhlt	r3, [r4, #12]
 800af9c:	181b      	addge	r3, r3, r0
 800af9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800afa2:	bfac      	ite	ge
 800afa4:	6563      	strge	r3, [r4, #84]	; 0x54
 800afa6:	81a3      	strhlt	r3, [r4, #12]
 800afa8:	bd10      	pop	{r4, pc}

0800afaa <__swrite>:
 800afaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afae:	461f      	mov	r7, r3
 800afb0:	898b      	ldrh	r3, [r1, #12]
 800afb2:	4605      	mov	r5, r0
 800afb4:	05db      	lsls	r3, r3, #23
 800afb6:	460c      	mov	r4, r1
 800afb8:	4616      	mov	r6, r2
 800afba:	d505      	bpl.n	800afc8 <__swrite+0x1e>
 800afbc:	2302      	movs	r3, #2
 800afbe:	2200      	movs	r2, #0
 800afc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afc4:	f000 f868 	bl	800b098 <_lseek_r>
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	4632      	mov	r2, r6
 800afcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800afd0:	81a3      	strh	r3, [r4, #12]
 800afd2:	4628      	mov	r0, r5
 800afd4:	463b      	mov	r3, r7
 800afd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afde:	f000 b817 	b.w	800b010 <_write_r>

0800afe2 <__sseek>:
 800afe2:	b510      	push	{r4, lr}
 800afe4:	460c      	mov	r4, r1
 800afe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afea:	f000 f855 	bl	800b098 <_lseek_r>
 800afee:	1c43      	adds	r3, r0, #1
 800aff0:	89a3      	ldrh	r3, [r4, #12]
 800aff2:	bf15      	itete	ne
 800aff4:	6560      	strne	r0, [r4, #84]	; 0x54
 800aff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800affa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800affe:	81a3      	strheq	r3, [r4, #12]
 800b000:	bf18      	it	ne
 800b002:	81a3      	strhne	r3, [r4, #12]
 800b004:	bd10      	pop	{r4, pc}

0800b006 <__sclose>:
 800b006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b00a:	f000 b813 	b.w	800b034 <_close_r>
	...

0800b010 <_write_r>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4604      	mov	r4, r0
 800b014:	4608      	mov	r0, r1
 800b016:	4611      	mov	r1, r2
 800b018:	2200      	movs	r2, #0
 800b01a:	4d05      	ldr	r5, [pc, #20]	; (800b030 <_write_r+0x20>)
 800b01c:	602a      	str	r2, [r5, #0]
 800b01e:	461a      	mov	r2, r3
 800b020:	f7fb fa92 	bl	8006548 <_write>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	d102      	bne.n	800b02e <_write_r+0x1e>
 800b028:	682b      	ldr	r3, [r5, #0]
 800b02a:	b103      	cbz	r3, 800b02e <_write_r+0x1e>
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	2000025c 	.word	0x2000025c

0800b034 <_close_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	2300      	movs	r3, #0
 800b038:	4d05      	ldr	r5, [pc, #20]	; (800b050 <_close_r+0x1c>)
 800b03a:	4604      	mov	r4, r0
 800b03c:	4608      	mov	r0, r1
 800b03e:	602b      	str	r3, [r5, #0]
 800b040:	f7fb faca 	bl	80065d8 <_close>
 800b044:	1c43      	adds	r3, r0, #1
 800b046:	d102      	bne.n	800b04e <_close_r+0x1a>
 800b048:	682b      	ldr	r3, [r5, #0]
 800b04a:	b103      	cbz	r3, 800b04e <_close_r+0x1a>
 800b04c:	6023      	str	r3, [r4, #0]
 800b04e:	bd38      	pop	{r3, r4, r5, pc}
 800b050:	2000025c 	.word	0x2000025c

0800b054 <_fstat_r>:
 800b054:	b538      	push	{r3, r4, r5, lr}
 800b056:	2300      	movs	r3, #0
 800b058:	4d06      	ldr	r5, [pc, #24]	; (800b074 <_fstat_r+0x20>)
 800b05a:	4604      	mov	r4, r0
 800b05c:	4608      	mov	r0, r1
 800b05e:	4611      	mov	r1, r2
 800b060:	602b      	str	r3, [r5, #0]
 800b062:	f7fb fac4 	bl	80065ee <_fstat>
 800b066:	1c43      	adds	r3, r0, #1
 800b068:	d102      	bne.n	800b070 <_fstat_r+0x1c>
 800b06a:	682b      	ldr	r3, [r5, #0]
 800b06c:	b103      	cbz	r3, 800b070 <_fstat_r+0x1c>
 800b06e:	6023      	str	r3, [r4, #0]
 800b070:	bd38      	pop	{r3, r4, r5, pc}
 800b072:	bf00      	nop
 800b074:	2000025c 	.word	0x2000025c

0800b078 <_isatty_r>:
 800b078:	b538      	push	{r3, r4, r5, lr}
 800b07a:	2300      	movs	r3, #0
 800b07c:	4d05      	ldr	r5, [pc, #20]	; (800b094 <_isatty_r+0x1c>)
 800b07e:	4604      	mov	r4, r0
 800b080:	4608      	mov	r0, r1
 800b082:	602b      	str	r3, [r5, #0]
 800b084:	f7fb fac2 	bl	800660c <_isatty>
 800b088:	1c43      	adds	r3, r0, #1
 800b08a:	d102      	bne.n	800b092 <_isatty_r+0x1a>
 800b08c:	682b      	ldr	r3, [r5, #0]
 800b08e:	b103      	cbz	r3, 800b092 <_isatty_r+0x1a>
 800b090:	6023      	str	r3, [r4, #0]
 800b092:	bd38      	pop	{r3, r4, r5, pc}
 800b094:	2000025c 	.word	0x2000025c

0800b098 <_lseek_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	4604      	mov	r4, r0
 800b09c:	4608      	mov	r0, r1
 800b09e:	4611      	mov	r1, r2
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	4d05      	ldr	r5, [pc, #20]	; (800b0b8 <_lseek_r+0x20>)
 800b0a4:	602a      	str	r2, [r5, #0]
 800b0a6:	461a      	mov	r2, r3
 800b0a8:	f7fb faba 	bl	8006620 <_lseek>
 800b0ac:	1c43      	adds	r3, r0, #1
 800b0ae:	d102      	bne.n	800b0b6 <_lseek_r+0x1e>
 800b0b0:	682b      	ldr	r3, [r5, #0]
 800b0b2:	b103      	cbz	r3, 800b0b6 <_lseek_r+0x1e>
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	bd38      	pop	{r3, r4, r5, pc}
 800b0b8:	2000025c 	.word	0x2000025c

0800b0bc <_read_r>:
 800b0bc:	b538      	push	{r3, r4, r5, lr}
 800b0be:	4604      	mov	r4, r0
 800b0c0:	4608      	mov	r0, r1
 800b0c2:	4611      	mov	r1, r2
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	4d05      	ldr	r5, [pc, #20]	; (800b0dc <_read_r+0x20>)
 800b0c8:	602a      	str	r2, [r5, #0]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	f7fb fa1f 	bl	800650e <_read>
 800b0d0:	1c43      	adds	r3, r0, #1
 800b0d2:	d102      	bne.n	800b0da <_read_r+0x1e>
 800b0d4:	682b      	ldr	r3, [r5, #0]
 800b0d6:	b103      	cbz	r3, 800b0da <_read_r+0x1e>
 800b0d8:	6023      	str	r3, [r4, #0]
 800b0da:	bd38      	pop	{r3, r4, r5, pc}
 800b0dc:	2000025c 	.word	0x2000025c

0800b0e0 <_init>:
 800b0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e2:	bf00      	nop
 800b0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0e6:	bc08      	pop	{r3}
 800b0e8:	469e      	mov	lr, r3
 800b0ea:	4770      	bx	lr

0800b0ec <_fini>:
 800b0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ee:	bf00      	nop
 800b0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f2:	bc08      	pop	{r3}
 800b0f4:	469e      	mov	lr, r3
 800b0f6:	4770      	bx	lr
