# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../final1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../final1.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "D:/vivado/Vivado/2021.2/data/xilinx_vip/include" \
"design_1_wrapper_time_synth.v" \

# Do not sort compile order
nosort
