W. Richards Adrion , Martha A. Branstad , John C. Cherniavsky, Validation, Verification, and Testing of Computer Software, ACM Computing Surveys (CSUR), v.14 n.2, p.159-192, June 1982[doi>10.1145/356876.356879]
Venkatesh Akella, An integrated framework for high-level synthesis of self-timed circuits, University of Utah, Salt Lake City, UT, 1993
Venkatesh Akella , Ganesh Gopalakrishnan, SHILPA: a high-level synthesis system for self-timed circuits, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.587-591, November 1992, Santa Clara, California, United States
R. Apt Krzysztof , Ernst-RÃ¼diger Olderog, Verification of sequential and concurrent programs, Springer-Verlag New York, Inc., New York, NY, 1991
Graham Birtwistle , P. A. Subrahmanyam, Current trends in hardware verification and automated theorem proving, Springer-Verlag New York, Inc., New York, NY, 1989
BOYER, R. AND MOORE, J.S. A Computational Logic. Academic Press, London, 1979.
BRYANT, R. E. Formal verification of memory circuits by switch-level simulation. IEEE Trans. Comput.-A~ded Des. 10, 1 (Jan. 1991), 94-102.
Randal E. Bryant , Derek L. Beatty , Carl-Johan H. Seger, Formal hardware verification by symbolic ternary trajectory evaluation, Proceedings of the 28th conference on ACM/IEEE design automation, p.397-402, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127701]
BUZZELL, C. A, ROBB, M. J., AND FUJIMOTO, R.M. Modular VME rollback hardware for time warp. In Proceedings of the SCS Multiconference on Dtstr~buted Stmulatwn 22, i (Jan. 1990), 153-156.
Paolo Camurati , Paolo Prinetto, Formal Verification of Hardware Correctness: Introduction and Survey of Current Research, Computer, v.21 n.7, p.8-19, July 1988[doi>10.1109/2.65]
CLAESEN, L. ED. Proceedings of the IMEC-IFIP Workshop on Applied Formal Methods for Correct VLSI Design, (Leuven, Belgium, Nov. 1989).
Avra Cohn, Correctness properties of the Viper block model: the second level, Current trends in hardware verification and automated theorem proving, Springer-Verlag New York, Inc., New York, NY, 1989
Richard M. Fujimoto, Time warp on a shared memory multiprocessor, Transactions of the Society for Computer Simulation International, v.6 n.3, p.211-239, Jul. 1989
Richard M. Fujimoto, Parallel discrete event simulation, Communications of the ACM, v.33 n.10, p.30-53, Oct. 1990[doi>10.1145/84537.84545]
Richard M. Fujimoto , Jya-Jang Tsai , Ganesh C. Gopalakrishnan, Design and Evaluation of the Rollback Chip: Special Purpose Hardware for Time Warp, IEEE Transactions on Computers, v.41 n.1, p.68-82, January 1992[doi>10.1109/12.123382]
GOPALA~mISHNAN, G. C. Specification and verification of pipelined hardware in HOP. In Proceedings of the Ninth International Symposzum on Computer Hardware Description Languages (Aug. 1989), 117 131.
GOPALAKRISHNAN, G. HOP: A formal model for synchronous circuits using communicating fundamental mode symbolic automata Tech. Rep. UU/CS/92/009, Dept of Computer Science, Univ. of Utah, Salt Lake City, 1992.
GOPALAKRISHNAN, G. C. AND FUJIMOTO, R. Design and verification of the rollback chip using HOP: A case study of formal methods applied to hardware design. Tech. Rep. UUCS-91-015. Dept. of Computer Science, Univ of Utah, Salt Lake City, Oct. 1991.
GORDON, M. HOL: A proof generating system for Higher Order Logic. In VLSI Specz}dcat~on, Vertficatmn and Synthesis, G Birtwistle and P. A. Subrahmanyam, Eds., Kluwer Academic, Boston, 1988, 73-128.
John V. Guttag , Ellis Horowitz , David R. Musser, Abstract data types and software validation, Communications of the ACM, v.21 n.12, p.1048-1064, Dec. 1978[doi>10.1145/359657.359666]
Anthony Hall, Seven Myths of Formal Methods, IEEE Software, v.7 n.5, p.11-19, September 1990[doi>10.1109/52.57887]
Paul Hudak, Conception, evolution, and application of functional programming languages, ACM Computing Surveys (CSUR), v.21 n.3, p.359-411, Sep. 1989[doi>10.1145/72551.72554]
HUNT JR., W.A. The mechanical verification of a microprocessor design. In HDL Descrzptmns to Guaranted Correct C~rcuit Designs. D. Borrione, Ed., Elsevier (North Holland), 1987.
Prabhat Jain , Ganesh Gopalakrishnan, Some Techniques for Efficient Symbolic Simulation-Based Verification, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.598-602, October 11-14, 1992
David R. Jefferson, Virtual time, ACM Transactions on Programming Languages and Systems (TOPLAS), v.7 n.3, p.404-425, July 1985[doi>10.1145/3916.3988]
Mandayam Srivas , Mark Bickford, Formal Verification of a Pipelined Microprocessor, IEEE Software, v.7 n.5, p.52-64, September 1990[doi>10.1109/52.57892]
WrtsE, D. Automatic formal verification of synchronous MOS VLSI designs. PhD thesis, Dept. of EE and CS, MIT, 1986.
David A. Wood , Garth A. Gibson , Randy H. Katz, Verifying a Multiprocessor Cache Controller Using Random Test Generation, IEEE Design & Test, v.7 n.4, p.13-25, July 1990[doi>10.1109/54.57906]
