

================================================================
== Vivado HLS Report for 'k2c_matmul_3'
================================================================
* Date:           Tue Apr 23 19:23:12 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5_Base_line
* Solution:       Base_line
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.326|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|        18|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      0|       0|     435|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     21|    1002|     575|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     211|
|Register         |        -|      -|     744|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     23|    1746|    1221|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      3|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |sample0_fadd_32nscud_U164  |sample0_fadd_32nscud  |        0|      2|  324|  236|
    |sample0_fmul_32nsdEe_U165  |sample0_fmul_32nsdEe  |        0|      3|  151|  144|
    |sample0_mul_64s_6bkb_U166  |sample0_mul_64s_6bkb  |        0|     16|  527|  195|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     21| 1002|  575|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |sample0_mac_muladqcK_U168  |sample0_mac_muladqcK  | i0 * i1 + i2 |
    |sample0_mul_mul_1eOg_U167  |sample0_mul_mul_1eOg  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |inneridx_fu_198_p2   |     *    |      0|  0|  33|           7|           7|
    |i_2_fu_161_p2        |     +    |      0|  0|  21|          14|           1|
    |i_3_fu_192_p2        |     +    |      0|  0|  71|           1|          64|
    |j_1_fu_241_p2        |     +    |      0|  0|  71|           1|          64|
    |k_1_fu_212_p2        |     +    |      0|  0|  71|           1|          64|
    |sum2_fu_252_p2       |     +    |      0|  0|  22|          15|          15|
    |sum3_fu_247_p2       |     +    |      0|  0|  15|           7|           7|
    |sum_fu_218_p2        |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_207_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond2_fu_187_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond3_fu_156_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_236_p2   |   icmp   |      0|  0|  29|          64|          64|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 435|         309|         485|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |C_address0   |   15|          3|   14|         42|
    |C_d0         |   15|          3|   32|         96|
    |ap_NS_fsm    |  145|         32|    1|         32|
    |i_1_reg_104  |    9|          2|   64|        128|
    |i_reg_93     |    9|          2|   14|         28|
    |j_reg_126    |    9|          2|   64|        128|
    |k_reg_115    |    9|          2|   64|        128|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  211|         46|  253|        582|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |B_addr_reg_371     |   5|   0|    5|          0|
    |B_load_1_reg_404   |  32|   0|   32|          0|
    |B_load_reg_409     |  32|   0|   32|          0|
    |C_addr_1_reg_394   |  14|   0|   14|          0|
    |C_load_reg_419     |  32|   0|   32|          0|
    |ap_CS_fsm          |  31|   0|   31|          0|
    |i_1_reg_104        |  64|   0|   64|          0|
    |i_3_reg_343        |  64|   0|   64|          0|
    |i_reg_93           |  14|   0|   14|          0|
    |inneridx_reg_348   |   7|   0|    7|          0|
    |j_1_reg_384        |  64|   0|   64|          0|
    |j_reg_126          |  64|   0|   64|          0|
    |k_1_reg_366        |  64|   0|   64|          0|
    |k_reg_115          |  64|   0|   64|          0|
    |outrowidx_reg_353  |  15|   0|   15|          0|
    |sum3_reg_389       |   7|   0|    7|          0|
    |tmp_17_reg_414     |  32|   0|   32|          0|
    |tmp_18_reg_424     |  32|   0|   32|          0|
    |tmp_2_reg_315      |  15|   0|   15|          0|
    |tmp_3_reg_320      |   7|   0|    7|          0|
    |tmp_4_reg_325      |   7|   0|    7|          0|
    |tmp_5_reg_330      |   7|   0|    7|          0|
    |tmp_reg_376        |   7|   0|    7|          0|
    |total_ele_reg_302  |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 744|   0|  744|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_matmul.3 | return value |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|B_address0  | out |    5|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|B_address1  | out |    5|  ap_memory |       B      |     array    |
|B_ce1       | out |    1|  ap_memory |       B      |     array    |
|B_q1        |  in |   32|  ap_memory |       B      |     array    |
|B_offset    |  in |   64|   ap_none  |   B_offset   |    scalar    |
|outrows     |  in |   64|   ap_none  |    outrows   |    scalar    |
|outcols     |  in |   64|   ap_none  |    outcols   |    scalar    |
|innerdim    |  in |   64|   ap_none  |   innerdim   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

