#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 26 15:08:25 2023
# Process ID: 24340
# Current directory: D:/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20804 D:\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_1' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'dist_mem_gen_1' do not match.
WARNING: [IP_Flow 19-2162] IP 'instruction_mem' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'instruction_mem' do not match.
update_compile_order -fileset sources_1
reset_run instruction_mem_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Project 1-577] IP run instruction_mem_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci

WARNING: [Project 1-576] IP 'D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci' in run instruction_mem_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Aug 26 15:12:46 2023] Launched instruction_mem_synth_1...
Run output will be captured here: D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/instruction_mem_synth_1/runme.log
[Sat Aug 26 15:12:46 2023] Launched synth_1...
Run output will be captured here: D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.dcp' for cell 'cpu/insm/my_insmem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2437.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2502.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2685.250 ; gain = 488.281
close_design
WARNING: [Vivado 12-4144] IP run instruction_mem_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -part xc7k70tfbv676-1 -name rtl_1
Command: synth_design -rtl -part xc7k70tfbv676-1 -name rtl_1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci

WARNING: [IP_Flow 19-2162] IP 'dist_mem_gen_1' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'dist_mem_gen_1' do not match.
Top: testbench
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3173.430 ; gain = 59.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v:30]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'InsMem' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [D:/Pipelined_CPU_RISCV/.Xil/Vivado-24340-LAPTOP-ZMX/realtime/instruction_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (2#1) [D:/Pipelined_CPU_RISCV/.Xil/Vivado-24340-LAPTOP-ZMX/realtime/instruction_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InsMem' (3#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (4#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v:24]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_gen' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Imm_gen' (6#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_mux' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_mux' (7#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'sr1_mux' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v:33]
INFO: [Synth 8-6155] done synthesizing module 'sr1_mux' (8#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'sr2_mux' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sr2_mux' (9#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (11#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF_mux' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v:32]
INFO: [Synth 8-6155] done synthesizing module 'RF_mux' (12#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_mux' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_mux' (13#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (14#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (15#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_ME' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_ME' (16#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v:23]
INFO: [Synth 8-6157] synthesizing module 'ME_WB' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v:23]
WARNING: [Synth 8-3848] Net WB_rf_d2 in module/entity ME_WB does not have driver. [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ME_WB' (17#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (18#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forward_Unit' [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Forward_Unit' (19#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v:23]
WARNING: [Synth 8-3848] Net ins_data in module/entity CPU does not have driver. [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:134]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (20#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:24]
WARNING: [Synth 8-85] always block has no event control specified [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v:56]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (21#1) [D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v:23]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ME_regS[1]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ME_regS[0]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[31]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[30]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[29]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[28]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[27]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[26]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[25]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[24]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[23]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[22]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[21]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[20]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[19]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[18]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[17]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[16]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[15]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[14]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[13]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[12]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[11]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[10]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[9]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[8]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[7]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[6]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[5]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[4]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[3]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[2]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[1]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[0]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[31]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[30]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[29]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[28]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[27]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[26]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[25]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[24]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[23]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[22]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[21]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[20]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[19]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[18]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[17]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[16]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[15]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[14]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[13]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[12]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[11]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[10]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[9]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[8]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[7]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[6]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[5]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[4]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[3]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[2]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[1]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port rst
WARNING: [Synth 8-3331] design ID_EX has unconnected port halt
WARNING: [Synth 8-3331] design IF_ID has unconnected port rst
WARNING: [Synth 8-3331] design DataMem has unconnected port rst
WARNING: [Synth 8-3331] design PC has unconnected port br
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3225.465 ; gain = 111.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3245.359 ; gain = 131.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3245.359 ; gain = 131.215
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.dcp' for cell 'cpu/insm/my_insmem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3245.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3366.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3366.609 ; gain = 252.465
55 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3366.609 ; gain = 252.465
set_property top CPU [current_fileset]
update_compile_order -fileset sources_1
set_property top testbench [current_fileset]
update_compile_order -fileset sources_1
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 15:23:58 2023...
