================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.2
  Build date: Thu Jun 13 16:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2013.2/Linux_x86_64/bin/vivado_hls_bin'
            for user 'amc379' on host 'amdpool-04' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Thu Dec 11 22:06:38 EST 2014
            in directory '/home/student/amc379/ece5775/final_project/sw/seam'
@I [HLS-10] Opening and resetting project '/home/student/amc379/ece5775/final_project/sw/seam/prj'.
@I [HLS-10] Adding design file 'top.cpp' to the project.
@I [HLS-10] Adding test bench file 'test.cpp' to the project.
@I [HLS-10] Adding test bench file 'opencv_top.cpp' to the project.
@I [HLS-10] Adding test bench file 'input1.bmp' to the project.
@I [HLS-10] Adding test bench file 'input4.bmp' to the project.
@I [HLS-10] Opening and resetting solution '/home/student/amc379/ece5775/final_project/sw/seam/prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-2'
@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 2ns.
   Compiling /home/student/amc379/ece5775/final_project/sw/seam/opencv_top.cpp in debug mode
   Compiling /home/student/amc379/ece5775/final_project/sw/seam/test.cpp in debug mode
   Compiling /home/student/amc379/ece5775/final_project/sw/seam/top.cpp in debug mode
   Generating csim.exe
FPGA says # of features = 91
FPGA says # of features = 84
----------hello4--------
----------hello5--------
Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0----------between--------
Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0Got here 0id1=0 (13,17), id2=78 (2,12), dist=0.864195. 
id1=1 (13,22), id2=63 (2,73), dist=0.898915. 
id1=2 (13,27), id2=51 (5,93), dist=0.711680. 
id1=3 (13,35), id2=72 (7,43), dist=0.873759. 
id1=4 (13,40), id2=18 (7,77), dist=0.683243. 
id1=5 (15,44), id2=59 (7,81), dist=0.393014. 
id1=6 (16,27), id2=63 (8,83), dist=0.801565. 
id1=7 (17,13), id2=66 (8,89), dist=0.982142. 
id1=8 (18,41), id2=63 (9,85), dist=0.971859. 
id1=9 (19,28), id2=63 (9,91), dist=0.502447. 
id1=10 (19,37), id2=17 (9,93), dist=0.633705. 
id1=11 (20,14), id2=25 (10,27), dist=0.747879. 
id1=12 (20,25), id2=63 (11,89), dist=0.908463. 
id1=13 (21,11), id2=56 (13,67), dist=0.881603. 
id1=14 (21,75), id2=78 (13,72), dist=0.947554. 
id1=15 (21,80), id2=52 (13,87), dist=0.435420. 
id1=16 (23,2), id2=17 (15,10), dist=0.879299. 
id1=17 (24,39), id2=63 (16,26), dist=0.897201. 
id1=18 (24,81), id2=60 (17,9), dist=0.963954. 
id1=19 (25,4), id2=43 (17,54), dist=0.760738. 
id1=20 (25,12), id2=45 (17,59), dist=0.709372. 
id1=21 (25,41), id2=82 (17,84), dist=0.923411. 
id1=22 (27,4), id2=31 (18,69), dist=0.972751. 
id1=23 (27,11), id2=47 (18,93), dist=0.886210. 
id1=24 (27,70), id2=65 (20,62), dist=0.967624. 
id1=25 (27,73), id2=58 (21,14), dist=0.795689. 
id1=26 (27,83), id2=70 (21,65), dist=0.596371. 
id1=27 (28,20), id2=32 (21,75), dist=0.914143. 
id1=28 (28,23), id2=58 (21,77), dist=0.585280. 
id1=29 (29,10), id2=44 (21,81), dist=0.918024. 
id1=30 (30,23), id2=69 (23,78), dist=0.972092. 
id1=31 (31,17), id2=16 (23,93), dist=0.699614. 
id1=32 (33,17), id2=46 (24,61), dist=0.791460. 
id1=33 (33,74), id2=79 (24,75), dist=0.713677. 
id1=34 (34,83), id2=80 (25,65), dist=0.622820. 
id1=35 (35,89), id2=6 (29,8), dist=0.999495. 
id1=36 (37,62), id2=49 (29,93), dist=0.984334. 
id1=37 (39,83), id2=49 (31,67), dist=0.869652. 
id1=38 (50,75), id2=3 (31,91), dist=0.136646. 
id1=39 (55,72), id2=23 (34,89), dist=0.836453. 
id1=40 (55,77), id2=41 (35,71), dist=0.963432. 
id1=41 (56,5), id2=43 (35,87), dist=0.630570. 
id1=42 (56,37), id2=20 (37,9), dist=0.697124. 
id1=43 (57,52), id2=4 (38,6), dist=0.486274. 
id1=44 (58,57), id2=20 (38,19), dist=0.647331. 
id1=45 (58,66), id2=13 (38,38), dist=0.263808. 
id1=46 (58,81), id2=18 (41,15), dist=0.581869. 
id1=47 (59,83), id2=24 (41,28), dist=0.903562. 
id1=48 (59,93), id2=4 (44,37), dist=0.318714. 
id1=49 (60,71), id2=25 (56,19), dist=0.693355. 
id1=50 (60,73), id2=25 (65,73), dist=0.924881. 
id1=51 (60,85), id2=5 (66,80), dist=0.366474. 
id1=52 (61,21), id2=25 (67,22), dist=0.889004. 
id1=53 (61,95), id2=24 (67,65), dist=0.765598. 
id1=54 (62,56), id2=42 (68,87), dist=0.895077. 
id1=55 (62,66), id2=21 (69,93), dist=0.741006. 
id1=56 (62,89), id2=52 (71,62), dist=0.888634. 
id1=57 (63,93), id2=10 (71,70), dist=0.585990. 
id1=58 (65,63), id2=33 (71,88), dist=0.936635. 
id1=59 (65,86), id2=16 (71,95), dist=0.609891. 
id1=60 (66,57), id2=46 (72,24), dist=0.781904. 
id1=61 (67,21), id2=63 (72,53), dist=0.768794. 
id1=62 (68,73), id2=21 (72,75), dist=0.492333. 
id1=63 (68,77), id2=21 (72,79), dist=0.494274. 
id1=64 (69,61), id2=28 (73,58), dist=0.909437. 
id1=65 (69,70), id2=44 (74,19), dist=0.976991. 
id1=66 (69,92), id2=69 (74,87), dist=0.945772. 
id1=67 (70,77), id2=28 (75,55), dist=0.874886. 
id1=68 (71,69), id2=27 (75,62), dist=0.972720. 
id1=69 (71,73), id2=23 (76,91), dist=0.912764. 
id1=70 (71,89), id2=32 (77,27), dist=0.908605. 
id1=71 (74,10), id2=21 (77,61), dist=0.600235. 
id1=72 (74,58), id2=33 (77,94), dist=0.781060. 
id1=73 (75,60), id2=22 (79,57), dist=0.894468. 
id1=74 (75,89), id2=38 (79,59), dist=0.374319. 
id1=75 (77,61), id2=40 (79,66), dist=0.855274. 
id1=76 (81,63), id2=40 (79,89), dist=0.459218. 
id1=77 (82,86), id2=20 (81,18), dist=0.559479. 
id1=78 (83,67), id2=37 (81,20), dist=0.821767. 
id1=79 (84,83), id2=41 (85,20), dist=0.553868. 
id1=80 (87,36), id2=43 (85,30), dist=0.813405. 
id1=81 (88,11), id2=17 (85,36), dist=0.928637. 
id1=82 (88,26), id2=57 (85,71), dist=0.929538. 
id1=83 (89,16), id2=57 (91,9), dist=0.918706. 
id1=84 (89,28), id2=63 (-147309984,12895428), dist=0.856547. 
id1=85 (90,18), id2=64 (32767,12961221), dist=0.878969. 
id1=86 (90,23), id2=63 (1,13027014), dist=0.956361. 
id1=87 (91,27), id2=17 (0,13092807), dist=0.672503. 
id1=88 (91,34), id2=64 (17,2), dist=0.993542. 
id1=89 (93,5), id2=16 (22,2), dist=0.885469. 
id1=90 (93,37), id2=6 (27,5), dist=0.884109. 
quadrant 0 :
0 has 3 matches
1 has 0 matches
2 has 0 matches
3 has 3 matches
quadrant 1 :
0 has 0 matches
1 has 0 matches
2 has 3 matches
3 has 0 matches
quadrant 2 :
0 has 2 matches
1 has 2 matches
2 has 0 matches
3 has 0 matches
quadrant 3 :
0 has 4 matches
1 has 12 matches
2 has 0 matches
3 has 0 matches

Q0 is top-left, Q1 is top-right, Q2 is bottom-left, Q3 is bottom-right.
Q0 in img1->Q0 in img2
Q1 in img1->Q2 in img2
Q2 in img1->Q0 in img2
Q3 in img1->Q1 in img2
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Importing test bench file 'input4.bmp' ... 
@I [HLS-10] Importing test bench file 'input1.bmp' ... 
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_types.h:276: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Duplicate<100, 100, 0, 0>' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'hls::sr_cast<float, int>'.
@I [XFORM-502] Unrolling small iteration loop 'Loop-1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' automatically.
@I [XFORM-502] Unrolling small iteration loop 'Loop-2' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' automatically.
@I [XFORM-502] Unrolling small iteration loop 'Loop-3' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' automatically.
@I [XFORM-502] Unrolling small iteration loop 'Loop-4' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (top.cpp:197) in function 'read_stream' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Duplicate<100, 100, 0, 0>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Duplicate<100, 100, 0, 0>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.3' in function 'hls::Duplicate<100, 100, 0, 0>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'hls::sr_cast<float, int>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-4' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (top.cpp:93) in function 'hlscomputeHarris' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.2' (top.cpp:94) in function 'hlscomputeHarris' completely.
@I [XFORM-102] Partitioning array 's.val.assign.1' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.3' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.5' automatically.
@I [XFORM-102] Automatically partitioning small array 'image1.data_stream.V' (top.cpp:225) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'grad_x.data_stream.V' (top.cpp:81) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'grad_y.data_stream.V' (top.cpp:82) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'img1_gray1.data_stream.V' (top.cpp:83) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'img1_gray2.data_stream.V' (top.cpp:84) completely based on array size.
@I [XFORM-101] Partitioning array 'kernel.val' (top.cpp:32) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pixel.val' (top.cpp:193) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'scl.val.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'image1.data_stream.V' (top.cpp:225) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'grad_x.data_stream.V' (top.cpp:81) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'grad_y.data_stream.V' (top.cpp:82) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img1_gray1.data_stream.V' (top.cpp:83) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img1_gray2.data_stream.V' (top.cpp:84) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.0' (top.cpp:32) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.1' (top.cpp:32) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.2' (top.cpp:32) in dimension 1 completely.
@I [XFORM-602] Inlining function 'hlscomputeGradient' into 'hlscomputeHarris' (top.cpp:87) automatically.
@I [XFORM-602] Inlining function 'read_stream' into 'dut' (top.cpp:227) automatically.
@I [XFORM-602] Inlining function 'write_stream' into 'dut' (top.cpp:243) automatically.
@W [XFORM-561] Updating loop lower bound from 0 to 100 for loop 'Loop-0-0' (top.cpp:85) in function 'hlscomputeHarris'.
@W [XFORM-561] Updating loop lower bound from 0 to 100 for loop 'Loop-0' (top.cpp:85) in function 'hlscomputeHarris'.
@W [XFORM-561] Updating loop upper bound from 100 to 102 for loop 'Loop-0-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 102 for loop 'Loop-0-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'.
@W [XFORM-561] Updating loop upper bound from 100 to 105 for loop 'Loop-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 105 for loop 'Loop-0' in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::sr_cast<float, int>'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'fmin'... converting 8 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'fmax'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::atan_range_redux_cordic'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::atan_range_redux_cordic'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::atan_range_redux_cordic'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (top.cpp:135) to (top.cpp:139) in function 'hlscomputeHarris'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'... converting 3 basic blocks.
@I [XFORM-11] Balancing expressions in function 'fmin'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hlscomputeHarris' (top.cpp:79)...12 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::filter2d_kernel, 0, 5, int, int, 100, 100, 3, 3>'...16 expression(s) balanced.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'k_buf_0_val_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'right_border_buf_0_val_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'right_border_buf_0_val_0_1' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'right_border_buf_0_val_0_2' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'right_border_buf_0_val_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'right_border_buf_0_val_0_1' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'right_border_buf_0_val_0_2' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'col_buf_val_0_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' intra dependency for variable 'col_buf_val_0_0_0' in region (hls_video_imgproc.h:331).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@I [HLS-111] Elapsed time: 80.65 seconds; current memory usage: 174 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@W [SYN-103] Legalizing function name 'filter_opr<filter2d_kernel,0,5,int,int,100,100,3,3>' to 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 16.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.5 seconds; current memory usage: 176 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fmin' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.28 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fmin' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'hlscomputeHarris' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.95 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'hlscomputeHarris' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 1.05 seconds; current memory usage: 184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.88 seconds; current memory usage: 185 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 185 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: dut_mul_8ns_3s_11_3|dut_mul_8ns_3s_11_3_U1.
@I [RTGEN-100] Module generated: dut_mul_8ns_3ns_11_3|dut_mul_8ns_3ns_11_3_U2.
@I [RTGEN-100] Module generated: dut_mul_8ns_2s_10_3|dut_mul_8ns_2s_10_3_U3.
@I [RTGEN-100] Module generated: dut_mul_8ns_3ns_11_3|dut_mul_8ns_3ns_11_3_U4.
@I [RTGEN-100] Module generated: dut_mul_8ns_3s_11_3|dut_mul_8ns_3s_11_3_U5.
@I [RTGEN-100] Module generated: dut_mul_8ns_2ns_10_3|dut_mul_8ns_2ns_10_3_U6.
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s'.
@I [HLS-111] Elapsed time: 0.57 seconds; current memory usage: 187 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fmin' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: dut_dcmp_64ns_64ns_1_3|dut_dcmp_64ns_64ns_1_3_U17.
@I [RTGEN-100] Finished creating RTL model for 'fmin'.
@I [HLS-111] Elapsed time: 0.7 seconds; current memory usage: 192 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'hlscomputeHarris' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: dut_faddfsub_32ns_32ns_32_8_full_dsp|dut_faddfsub_32ns_32ns_32_8_full_dsp_U20.
@I [RTGEN-100] Module generated: dut_fmul_32ns_32ns_32_5_max_dsp|dut_fmul_32ns_32ns_32_5_max_dsp_U21.
@I [RTGEN-100] Module generated: dut_fmul_32ns_32ns_32_5_max_dsp|dut_fmul_32ns_32ns_32_5_max_dsp_U22.
@I [RTGEN-100] Module generated: dut_fdiv_32ns_32ns_32_30|dut_fdiv_32ns_32ns_32_30_U23.
@I [RTGEN-100] Module generated: dut_fptosi_32ns_64_5|dut_fptosi_32ns_64_5_U24.
@I [RTGEN-100] Module generated: dut_fptosi_32ns_64_5|dut_fptosi_32ns_64_5_U25.
@I [RTGEN-100] Module generated: dut_fptrunc_64ns_32_3|dut_fptrunc_64ns_32_3_U26.
@I [RTGEN-100] Module generated: dut_fptrunc_64ns_32_3|dut_fptrunc_64ns_32_3_U27.
@I [RTGEN-100] Module generated: dut_fptrunc_64ns_32_3|dut_fptrunc_64ns_32_3_U28.
@I [RTGEN-100] Module generated: dut_fpext_32ns_64_3|dut_fpext_32ns_64_3_U29.
@I [RTGEN-100] Module generated: dut_fpext_32ns_64_3|dut_fpext_32ns_64_3_U30.
@I [RTGEN-100] Module generated: dut_fpext_32ns_64_3|dut_fpext_32ns_64_3_U31.
@I [RTGEN-100] Module generated: dut_fcmp_32ns_32ns_1_3|dut_fcmp_32ns_32ns_1_3_U32.
@I [RTGEN-100] Module generated: dut_fcmp_32ns_32ns_1_3|dut_fcmp_32ns_32ns_1_3_U33.
@I [RTGEN-100] Module generated: dut_frecip_32ns_32ns_32_17_full_dsp|dut_frecip_32ns_32ns_32_17_full_dsp_U34.
@I [RTGEN-100] Module generated: dut_dadd_64ns_64ns_64_9_full_dsp|dut_dadd_64ns_64ns_64_9_full_dsp_U35.
@I [RTGEN-100] Module generated: dut_dadd_64ns_64ns_64_9_full_dsp|dut_dadd_64ns_64ns_64_9_full_dsp_U36.
@I [RTGEN-100] Module generated: dut_dadd_64ns_64ns_64_9_full_dsp|dut_dadd_64ns_64ns_64_9_full_dsp_U37.
@I [RTGEN-100] Module generated: dut_dmul_64ns_64ns_64_9_max_dsp|dut_dmul_64ns_64ns_64_9_max_dsp_U38.
@I [RTGEN-100] Module generated: dut_dmul_64ns_64ns_64_9_max_dsp|dut_dmul_64ns_64ns_64_9_max_dsp_U39.
@I [RTGEN-100] Module generated: dut_dmul_64ns_64ns_64_9_max_dsp|dut_dmul_64ns_64ns_64_9_max_dsp_U40.
@I [RTGEN-100] Module generated: dut_ddiv_64ns_64ns_64_59|dut_ddiv_64ns_64ns_64_59_U41.
@I [RTGEN-100] Module generated: dut_dcmp_64ns_64ns_1_3|dut_dcmp_64ns_64ns_1_3_U42.
@I [RTGEN-100] Module generated: dut_dcmp_64ns_64ns_1_3|dut_dcmp_64ns_64ns_1_3_U43.
@I [RTGEN-100] Module generated: dut_dptosi_64ns_64_5|dut_dptosi_64ns_64_5_U44.
@I [RTGEN-100] Module generated: dut_dptosi_64ns_64_5|dut_dptosi_64ns_64_5_U45.
@I [RTGEN-100] Module generated: dut_sitodp_64s_64_9|dut_sitodp_64s_64_9_U46.
@I [RTGEN-100] Module generated: dut_sitodp_64ns_64_9|dut_sitodp_64ns_64_9_U47.
@I [RTGEN-100] Module generated: dut_sitodp_64s_64_9|dut_sitodp_64s_64_9_U48.
@I [RTGEN-100] Module generated: dut_dsqrt_64ns_64ns_64_57|dut_dsqrt_64ns_64ns_64_57_U49.
@I [RTGEN-100] Module generated: dut_mul_32s_7ns_32_5|dut_mul_32s_7ns_32_5_U50.
@I [RTGEN-100] Module generated: dut_mul_32s_32s_32_7|dut_mul_32s_32s_32_7_U51.
@I [RTGEN-100] Module generated: dut_mul_32s_32s_32_7|dut_mul_32s_32s_32_7_U52.
@I [RTGEN-100] Module generated: dut_mul_32s_32s_32_7|dut_mul_32s_32s_32_7_U53.
@I [RTGEN-100] Module generated: dut_mul_32s_7ns_32_5|dut_mul_32s_7ns_32_5_U54.
@I [RTGEN-100] Finished creating RTL model for 'hlscomputeHarris'.
@I [HLS-111] Elapsed time: 0.38 seconds; current memory usage: 198 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/in_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/out_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_none'.
@I [RTGEN-100] Module generated: dut_fptosi_32ns_64_5|dut_fptosi_32ns_64_5_U66.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 1.41 seconds; current memory usage: 207 MB.
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_3s_11_3_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_3ns_11_3_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_2s_10_3_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'dut_mul_8ns_2ns_10_3_MulnS_3'
@I [RTMG-278] Implementing memory 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s_k_buf_0_val_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filter_opr_filter2d_kernel_0_5_int_int_100_100_3_3_s_k_buf_0_val_1_ram' using block RAMs.
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_7ns_32_5_MulnS_4'
@I [RTMG-282] Generating pipelined core: 'dut_mul_32s_32s_32_7_MulnS_5'
@I [RTMG-279] Implementing memory 'hlscomputeHarris_gaussian5x5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'hlscomputeHarris_cordic_ctab_table_128_V_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'hlscomputeHarris_grad_x_vec_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_threshedHarris1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dut'.
@I [WVHDL-304] Generating RTL VHDL for 'dut'.
@I [WVLOG-307] Generating RTL Verilog for 'dut'.
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [HLS-112] Total elapsed time: 296.113 seconds; peak memory usage: 207 MB.
@I [LIC-101] Checked in feature [HLS]
