set_min_delay 4.0 -rise -from core_clock -through xor1 -to clk1 -fall_to port2 -probe -reset_path
