<?xml version="1.0"?>
<!DOCTYPE dc_configuration SYSTEM "dcconfig.dtd">

<!--     
        Analyze instruction fetch and ITLB behavior using event-based profiling
        Date:    3 May 2010
        Version: 1.3
        Processor: AMD family 10h
        Copyright (c) 2007-2010 Advanced Micro Devices, Inc.
                      All rights reserved.
 -->

<dc_configuration>

  <ebp name="Investigate Instruction Access" mux_period="1">

      <event select="C0" mask="00" os="T" user="T" count="250000"></event>
      <event select="80" mask="00" os="T" user="T" count="250000"></event>
      <event select="81" mask="00" os="T" user="T" count="25000"></event>
      <event select="84" mask="00" os="T" user="T" count="25000"></event>
      <event select="85" mask="03" os="T" user="T" count="25000"></event>

    <tool_tip>
      Analyze fetch and ITLB behavior
    </tool_tip>

    <description>
      Use this configuration to find instruction fetches with poor
      L1 instruction cache locality and poor ITLB behavior.
    </description>

  </ebp>

</dc_configuration>
