#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc3afc680 .scope module, "registerFile_tb" "registerFile_tb" 2 5;
 .timescale 0 0;
v0x7fffc3b16d70_0 .var "WriteMode", 0 0;
v0x7fffc3b16e30_0 .var "destination_register", 63 0;
v0x7fffc3b16ed0_0 .var "reset", 0 0;
v0x7fffc3b16fd0_0 .var "selectDestinationRegister", 4 0;
v0x7fffc3b170a0_0 .var "select_source1", 4 0;
v0x7fffc3b17140_0 .var "select_source2", 4 0;
v0x7fffc3b17210_0 .net "source_register1", 63 0, L_0x7fffc3aeb830;  1 drivers
v0x7fffc3b172e0_0 .net "source_register2", 63 0, L_0x7fffc3aeb8a0;  1 drivers
S_0x7fffc3afc800 .scope module, "R1" "registerFileModule" 2 13, 3 3 0, S_0x7fffc3afc680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "source_register1"
    .port_info 1 /OUTPUT 64 "source_register2"
    .port_info 2 /INPUT 64 "destination_register"
    .port_info 3 /INPUT 5 "select_source1"
    .port_info 4 /INPUT 5 "select_source2"
    .port_info 5 /INPUT 5 "selectDestinationRegister"
    .port_info 6 /INPUT 1 "reset"
    .port_info 7 /INPUT 1 "WriteMode"
L_0x7fffc3aeb830 .functor BUFZ 64, L_0x7fffc3b173b0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fffc3aeb8a0 .functor BUFZ 64, L_0x7fffc3b176e0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7fffc3aeba10 .array "RegisterFile", 31 0, 63 0;
v0x7fffc3aebab0_0 .net "WriteMode", 0 0, v0x7fffc3b16d70_0;  1 drivers
v0x7fffc3b16020_0 .net *"_s0", 63 0, L_0x7fffc3b173b0;  1 drivers
v0x7fffc3b160e0_0 .net *"_s10", 6 0, L_0x7fffc3b17780;  1 drivers
L_0x7f64e46e0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc3b161c0_0 .net *"_s13", 1 0, L_0x7f64e46e0060;  1 drivers
v0x7fffc3b162f0_0 .net *"_s2", 6 0, L_0x7fffc3b174b0;  1 drivers
L_0x7f64e46e0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc3b163d0_0 .net *"_s5", 1 0, L_0x7f64e46e0018;  1 drivers
v0x7fffc3b164b0_0 .net *"_s8", 63 0, L_0x7fffc3b176e0;  1 drivers
v0x7fffc3b16590_0 .net "destination_register", 63 0, v0x7fffc3b16e30_0;  1 drivers
v0x7fffc3b16670_0 .var/i "i", 31 0;
v0x7fffc3b16750_0 .net "reset", 0 0, v0x7fffc3b16ed0_0;  1 drivers
v0x7fffc3b16810_0 .net "selectDestinationRegister", 4 0, v0x7fffc3b16fd0_0;  1 drivers
v0x7fffc3b168f0_0 .net "select_source1", 4 0, v0x7fffc3b170a0_0;  1 drivers
v0x7fffc3b169d0_0 .net "select_source2", 4 0, v0x7fffc3b17140_0;  1 drivers
v0x7fffc3b16ab0_0 .net "source_register1", 63 0, L_0x7fffc3aeb830;  alias, 1 drivers
v0x7fffc3b16b90_0 .net "source_register2", 63 0, L_0x7fffc3aeb8a0;  alias, 1 drivers
E_0x7fffc3af9c10/0 .event edge, v0x7fffc3b16750_0, v0x7fffc3b16670_0, v0x7fffc3aebab0_0, v0x7fffc3b16590_0;
E_0x7fffc3af9c10/1 .event edge, v0x7fffc3b16810_0;
E_0x7fffc3af9c10 .event/or E_0x7fffc3af9c10/0, E_0x7fffc3af9c10/1;
L_0x7fffc3b173b0 .array/port v0x7fffc3aeba10, L_0x7fffc3b174b0;
L_0x7fffc3b174b0 .concat [ 5 2 0 0], v0x7fffc3b170a0_0, L_0x7f64e46e0018;
L_0x7fffc3b176e0 .array/port v0x7fffc3aeba10, L_0x7fffc3b17780;
L_0x7fffc3b17780 .concat [ 5 2 0 0], v0x7fffc3b17140_0, L_0x7f64e46e0060;
    .scope S_0x7fffc3afc800;
T_0 ;
    %wait E_0x7fffc3af9c10;
    %load/vec4 v0x7fffc3b16750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc3b16670_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffc3b16670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x7fffc3b16670_0;
    %store/vec4a v0x7fffc3aeba10, 4, 0;
    %load/vec4 v0x7fffc3b16670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc3b16670_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc3aebab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x7fffc3b16590_0;
    %load/vec4 v0x7fffc3b16810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffc3aeba10, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc3afc680;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3b16ed0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3b16ed0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffc3b170a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffc3b17140_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3b16d70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3b16d70_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffc3b16fd0_0, 0, 5;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x7fffc3b16e30_0, 0, 64;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3b16d70_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffc3b16fd0_0, 0, 5;
    %pushi/vec4 20, 0, 64;
    %store/vec4 v0x7fffc3b16e30_0, 0, 64;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc3b16ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc3b16d70_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffc3afc680;
T_2 ;
    %vpi_call 2 36 "$monitor", " source_register1 = %d\012 source_register2 = %d\012 destination_register = %d\012 select_source1 = %d\012 select_source2 = %d\012 selectDestinationRegister = %d\012 reset=%d\012 WriteMode = %d\012", v0x7fffc3b17210_0, v0x7fffc3b172e0_0, v0x7fffc3b16e30_0, v0x7fffc3b170a0_0, v0x7fffc3b17140_0, v0x7fffc3b16fd0_0, v0x7fffc3b16ed0_0, v0x7fffc3b16d70_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TB.v";
    "./register.v";
