;redcode
;assert 1
	SPL 0, <-12
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 71, @-420
	SUB 12, @-0
	SUB 3, @541
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB 10, 0
	SLT -13, 0
	SPL 0, <-54
	SLT -13, 0
	SUB @121, @5
	ADD #270, <1
	SPL <0, 80
	MOV 712, @200
	SLT 300, 90
	SLT -13, 0
	CMP 702, 15
	ADD #270, <1
	SUB #270, <1
	JMP @2, -1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SPL 0, <-12
	SPL 0, <-12
	JMN @370, @1
	SPL 0, <-12
	CMP 201, 175
	SLT 20, @12
	ADD #130, 9
	SPL 0, <-54
	SPL 0, <-54
	SPL 0, <-54
	ADD #270, <1
	ADD #130, 9
	ADD #130, 609
	SPL 0, <-12
	ADD #130, 9
	SPL 0, <-12
	SPL 0, <-12
	ADD 270, 60
