Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Sep 06 21:48:18 2020
| Host         : DESKTOP-UG71SN2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_on_fpga_control_sets_placed.rpt
| Design       : vga_on_fpga
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |              37 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              58 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------+------------------------+------------------+----------------+
|    Clock Signal   |      Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+-------------------------+------------------------+------------------+----------------+
|  Q_BUFG           |                         | I4/A1/sioc_i_1_n_0     |                1 |              1 |
|  clk100_IBUF_BUFG | I0/eqOp                 |                        |                1 |              1 |
|  I5/A2/CLK        |                         | I1/hsync0              |                1 |              1 |
|  I5/A2/CLK        |                         | I1/vsync0              |                1 |              1 |
|  Q_BUFG           | I4/A2/divider_reg[7][0] |                        |                3 |              8 |
|  Q_BUFG           |                         |                        |                5 |              9 |
|  I5/A2/CLK        |                         |                        |                4 |             10 |
|  I5/A2/CLK        | I1/vcounter_1           |                        |                3 |             10 |
|  Q_BUFG           | I4/A1/busy0             | I4/A1/data[30]_i_1_n_0 |                2 |             11 |
|  Q_BUFG           | I4/A1/E[0]              | I0/SR[0]               |                5 |             16 |
|  Q_BUFG           | I4/A1/busy0             |                        |                4 |             18 |
|  clk100_IBUF_BUFG |                         |                        |                6 |             20 |
|  Q_BUFG           | I4/A1/busy0             | I4/A1/busy[31]_i_1_n_0 |                5 |             31 |
+-------------------+-------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


