Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       10 LCs used as LUT4 only
Info:        5 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clock$SB_IO_IN (fanout 5)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x0a1c4702

Info: Device utilisation:
Info: 	         ICESTORM_LC:      17/   1280     1%
Info: 	        ICESTORM_RAM:       0/     16     0%
Info: 	               SB_IO:       6/    112     5%
Info: 	               SB_GB:       1/      8    12%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 16 cells, random placement wirelen = 280.
Info:     at initial placer iter 0, wirelen = 66
Info:     at initial placer iter 1, wirelen = 64
Info:     at initial placer iter 2, wirelen = 64
Info:     at initial placer iter 3, wirelen = 64
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SB_GB: wirelen solved = 64, spread = 64, legal = 68; time = 0.00s
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 68, spread = 94, legal = 93; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 63, spread = 83, legal = 87; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 83, spread = 83, legal = 86; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 66, spread = 86, legal = 86; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 63, spread = 83, legal = 86; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 83, spread = 83, legal = 86; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 66, spread = 82, legal = 82; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 63, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 79, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 66, spread = 82, legal = 82; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 63, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 79, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 66, spread = 82, legal = 82; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 63, spread = 79, legal = 83; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 79, spread = 79, legal = 83; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 67, spread = 83, legal = 83; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 63, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 79, spread = 79, legal = 83; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 67, spread = 83, legal = 83; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 63, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #8, type SB_GB: wirelen solved = 79, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 66, spread = 82, legal = 82; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 63, spread = 79, legal = 82; time = 0.00s
Info: HeAP Placer Time: 0.01s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 4, wirelen = 82
Info:   at iteration #5: temp = 0.000000, timing cost = 4, wirelen = 19
Info:   at iteration #10: temp = 0.000000, timing cost = 4, wirelen = 17
Info:   at iteration #15: temp = 0.000000, timing cost = 4, wirelen = 16
Info:   at iteration #19: temp = 0.000000, timing cost = 4, wirelen = 16 
Info: SA placement time 0.01s

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 300.12 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 3.69 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 1.13 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80001,  80098) |** 
Info: [ 80098,  80195) | 
Info: [ 80195,  80292) | 
Info: [ 80292,  80389) | 
Info: [ 80389,  80486) | 
Info: [ 80486,  80583) | 
Info: [ 80583,  80680) | 
Info: [ 80680,  80777) |*** 
Info: [ 80777,  80874) |*** 
Info: [ 80874,  80971) | 
Info: [ 80971,  81068) |* 
Info: [ 81068,  81165) | 
Info: [ 81165,  81262) | 
Info: [ 81262,  81359) | 
Info: [ 81359,  81456) | 
Info: [ 81456,  81553) | 
Info: [ 81553,  81650) | 
Info: [ 81650,  81747) | 
Info: [ 81747,  81844) |* 
Info: [ 81844,  81941) |** 
Info: Checksum: 0x92928f4a

Info: Routing..
Info: Setting up routing queue.
Info: Routing 54 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         59 |        2         57 |    2    57 |         0|       0.01       0.01|
Info: Routing complete.
Info: Router1 time 0.01s
checking net clock$SB_IO_IN_$glb_clk
  driver: X0/Y1/glb_netwk_1
    -> X11/Y2/lutff_global:clk
      => sink 2
    -> X12/Y2/lutff_global:clk
      => sink 4
    -> X12/Y1/lutff_global:clk
      => sink 3
  no dangling wires.
checking net line1
  undriven and unrouted
checking net outp
  undriven and unrouted
checking net line2
  undriven and unrouted
checking net $PACKER_GND_NET
  net without sinks
checking net line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I3[1]
  driver: X11/Y2/lutff_4:out
    -> X11/Y2/local_g0_4
      -> X11/Y2/lutff_7:in_3
        -> X11/Y2/lutff_7:in_2_lut
          => sink 0
  no dangling wires.
checking net line2_SB_LUT4_I2_1_O_SB_DFFS_Q_D_SB_LUT4_O_I3[1]
  driver: X11/Y2/lutff_3:out
    -> X11/Y2/local_g1_3
      -> X11/Y2/lutff_5:in_3
        -> X11/Y2/lutff_5:in_3_lut
          => sink 0
  no dangling wires.
checking net line2_SB_LUT4_I2_1_O_SB_DFFS_Q_D_SB_LUT4_O_I3[0]
  driver: X11/Y2/lutff_2:out
    -> X11/Y2/local_g3_2
      -> X11/Y2/lutff_7:in_0
        -> X11/Y2/lutff_7:in_1_lut
          => sink 1
      -> X11/Y2/lutff_5:in_0
        -> X11/Y2/lutff_5:in_2_lut
          => sink 0
  no dangling wires.
checking net $PACKER_VCC_NET
  net without sinks
checking net line2_SB_LUT4_I2_O[3]
  driver: X11/Y2/lutff_6:out
    -> X11/Y2/local_g0_6
      -> X11/Y2/lutff_1:in_3
        -> X11/Y2/lutff_1:in_3_lut
          => sink 0
  no dangling wires.
checking net reset$SB_IO_IN
  driver: X11/Y0/io_1:D_IN_0
    -> X11/Y2/sp4_v_b_9
      -> X11/Y2/sp4_h_r_9
        -> X12/Y2/local_g0_4
          -> X12/Y2/lutff_global:s_r
            => sink 4
    -> X11/Y1/local_g1_2
      -> X11/Y1/lutff_5:in_0
        -> X11/Y1/lutff_5:in_3_lut
          -> X11/Y1/lutff_5:out
            -> X11/Y2/local_g1_5
              -> X11/Y2/lutff_global:s_r
                => sink 2
            -> X12/Y1/local_g1_5
              -> X12/Y1/lutff_global:s_r
                => sink 3
  no dangling wires.
checking net reset
  undriven and unrouted
checking net clock$SB_IO_IN
  driver: X7/Y17/io_1:D_IN_0
    -> X6/Y17/span4_horz_r_2
      -> X7/Y17/local_g1_6
        -> X7/Y17/fabout
          => sink 0
  no dangling wires.
checking net line2_SB_LUT4_I2_1_O[1]
  driver: X12/Y1/lutff_3:out
    -> X11/Y2/local_g0_3
      -> X11/Y2/lutff_6:in_1
        -> X11/Y2/lutff_6:in_3_lut
          => sink 2
      -> X11/Y2/lutff_2:in_3
        -> X11/Y2/lutff_2:in_3_lut
          => sink 0
    -> X12/Y2/local_g0_3
      -> X12/Y2/lutff_6:in_3
        -> X12/Y2/lutff_6:in_3_lut
          => sink 1
  no dangling wires.
checking net overflw$SB_IO_OUT
  driver: X12/Y2/lutff_1:out
    -> X13/Y2/local_g0_1
      -> X13/Y2/io_1:D_OUT_0
        => sink 0
  no dangling wires.
checking net line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I1[1]
  driver: X12/Y2/lutff_0:out
    -> X12/Y2/local_g2_0
      -> X12/Y2/lutff_3:in_1
        -> X12/Y2/lutff_3:in_2_lut
          => sink 0
  no dangling wires.
checking net line2_SB_LUT4_I2_O[0]
  driver: X12/Y1/lutff_1:out
    -> X12/Y2/local_g1_1
      -> X12/Y2/lutff_0:in_2
        -> X12/Y2/lutff_0:in_3_lut
          => sink 2
    -> X11/Y2/local_g0_1
      -> X11/Y2/lutff_1:in_0
        -> X11/Y2/lutff_1:in_0_lut
          => sink 3
      -> X11/Y2/lutff_3:in_0
        -> X11/Y2/lutff_3:in_3_lut
          => sink 0
      -> X11/Y2/lutff_4:in_1
        -> X11/Y2/lutff_4:in_3_lut
          => sink 1
  no dangling wires.
checking net line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I1[0]
  driver: X12/Y2/lutff_6:out
    -> X12/Y2/local_g3_6
      -> X12/Y2/lutff_3:in_0
        -> X12/Y2/lutff_3:in_1_lut
          => sink 0
  no dangling wires.
checking net overflw
  undriven and unrouted
checking net line2_SB_LUT4_I2_O[2]
  driver: X11/Y2/lutff_7:out
    -> X11/Y2/local_g3_7
      -> X11/Y2/lutff_4:in_2
        -> X11/Y2/lutff_4:in_2_lut
          => sink 2
      -> X11/Y2/lutff_3:in_3
        -> X11/Y2/lutff_3:in_2_lut
          => sink 1
    -> X12/Y2/local_g1_7
      -> X12/Y2/lutff_6:in_0
        -> X12/Y2/lutff_6:in_2_lut
          => sink 3
      -> X12/Y2/lutff_0:in_0
        -> X12/Y2/lutff_0:in_2_lut
          => sink 4
      -> X12/Y2/lutff_2:in_0
        -> X12/Y2/lutff_2:in_3_lut
          => sink 0
      -> X12/Y2/lutff_1:in_1
        -> X12/Y2/lutff_1:in_3_lut
          => sink 6
    -> X11/Y2/local_g0_7
      -> X11/Y2/lutff_1:in_2
        -> X11/Y2/lutff_1:in_2_lut
          => sink 5
  no dangling wires.
checking net line2_SB_LUT4_I2_O[1]
  driver: X12/Y2/lutff_3:out
    -> X11/Y2/local_g3_3
      -> X11/Y2/lutff_2:in_0
        -> X11/Y2/lutff_2:in_2_lut
          => sink 3
      -> X11/Y2/lutff_4:in_0
        -> X11/Y2/lutff_4:in_1_lut
          => sink 2
      -> X11/Y2/lutff_3:in_1
        -> X11/Y2/lutff_3:in_1_lut
          => sink 1
      -> X11/Y2/lutff_1:in_1
        -> X11/Y2/lutff_1:in_1_lut
          => sink 6
    -> X12/Y2/local_g2_3
      -> X12/Y2/lutff_0:in_1
        -> X12/Y2/lutff_0:in_1_lut
          => sink 5
      -> X12/Y2/lutff_2:in_3
        -> X12/Y2/lutff_2:in_2_lut
          => sink 0
      -> X12/Y2/lutff_6:in_1
        -> X12/Y2/lutff_6:in_1_lut
          => sink 4
      -> X12/Y2/lutff_1:in_0
        -> X12/Y2/lutff_1:in_2_lut
          => sink 7
  no dangling wires.
checking net line2_SB_LUT4_I2_1_O[0]
  driver: X11/Y2/lutff_5:out
    -> X11/Y2/local_g2_5
      -> X11/Y2/lutff_6:in_3
        -> X11/Y2/lutff_6:in_2_lut
          => sink 5
      -> X11/Y2/lutff_2:in_1
        -> X11/Y2/lutff_2:in_1_lut
          => sink 3
      -> X11/Y2/lutff_3:in_2
        -> X11/Y2/lutff_3:in_0_lut
          => sink 1
      -> X11/Y2/lutff_4:in_3
        -> X11/Y2/lutff_4:in_0_lut
          => sink 2
    -> X12/Y2/local_g1_5
      -> X12/Y2/lutff_1:in_3
        -> X12/Y2/lutff_1:in_1_lut
          => sink 6
      -> X12/Y2/lutff_6:in_2
        -> X12/Y2/lutff_6:in_0_lut
          => sink 4
      -> X12/Y2/lutff_2:in_2
        -> X12/Y2/lutff_2:in_1_lut
          => sink 0
  no dangling wires.
checking net line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I1[2]
  driver: X11/Y2/lutff_1:out
    -> X11/Y2/local_g2_1
      -> X11/Y2/lutff_7:in_2
        -> X11/Y2/lutff_7:in_3_lut
          => sink 0
    -> X12/Y2/local_g0_1
      -> X12/Y2/lutff_3:in_2
        -> X12/Y2/lutff_3:in_3_lut
          => sink 1
  no dangling wires.
checking net clock
  undriven and unrouted
checking net line2_SB_LUT4_I1_I3[2]
  driver: X12/Y2/lutff_2:out
    -> X12/Y1/local_g0_2
      -> X12/Y1/lutff_5:in_3
        -> X12/Y1/lutff_5:in_3_lut
          => sink 0
  no dangling wires.
checking net line1$SB_IO_IN
  driver: X12/Y0/io_0:D_IN_0
    -> X12/Y1/local_g1_4
      -> X12/Y1/lutff_5:in_0
        -> X12/Y1/lutff_5:in_2_lut
          => sink 0
      -> X12/Y1/lutff_1:in_2
        -> X12/Y1/lutff_1:in_3_lut
          => sink 1
      -> X12/Y1/lutff_3:in_2
        -> X12/Y1/lutff_3:in_3_lut
          => sink 2
  no dangling wires.
checking net line2$SB_IO_IN
  driver: X12/Y0/io_1:D_IN_0
    -> X12/Y1/local_g1_2
      -> X12/Y1/lutff_3:in_0
        -> X12/Y1/lutff_3:in_2_lut
          => sink 2
      -> X12/Y1/lutff_1:in_0
        -> X12/Y1/lutff_1:in_2_lut
          => sink 1
      -> X12/Y1/lutff_5:in_2
        -> X12/Y1/lutff_5:in_1_lut
          => sink 0
  no dangling wires.
checking net outp$SB_IO_OUT
  driver: X12/Y1/lutff_5:out
    -> X13/Y1/local_g0_5
      -> X13/Y1/io_1:D_OUT_0
        => sink 0
  no dangling wires.
Info: Checksum: 0x0fa9dafd
Clock 'clock$SB_IO_IN_$glb_clk' can be driven by:
 clock$sb_io.D_IN_0 delay 0.617ns

Info: Critical path report for clock 'clock$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source line2_SB_LUT4_I2_1_O_SB_DFFS_Q_D_SB_LUT4_O_LC.O
Info:    routing  0.59  1.13 Net line2_SB_LUT4_I2_1_O[0] (11,2) -> (11,2)
Info:                          Sink line2_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  1.51 Source line2_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:    routing  0.59  2.09 Net line2_SB_LUT4_I2_O[3] (11,2) -> (11,2)
Info:                          Sink line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  2.41 Source line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  3.00 Net line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I1[2] (11,2) -> (11,2)
Info:                          Sink line2_SB_LUT4_I2_O_SB_DFFS_Q_1_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.34  3.33 Source line2_SB_LUT4_I2_O_SB_DFFS_Q_1_D_SB_LUT4_O_LC.I3
Info: 1.57 ns logic, 1.76 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source line2$sb_io.D_IN_0
Info:    routing  0.59  0.59 Net line2$SB_IO_IN (12,0) -> (12,1)
Info:                          Sink line2_SB_LUT4_I2_1_LC.I2
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  0.97 Source line2_SB_LUT4_I2_1_LC.O
Info:    routing  0.59  1.55 Net line2_SB_LUT4_I2_1_O[1] (12,1) -> (11,2)
Info:                          Sink line2_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  1.87 Source line2_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:    routing  0.59  2.46 Net line2_SB_LUT4_I2_O[3] (11,2) -> (11,2)
Info:                          Sink line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  2.77 Source line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  3.36 Net line2_SB_LUT4_I2_O_SB_DFFS_Q_D_SB_LUT4_O_I1[2] (11,2) -> (11,2)
Info:                          Sink line2_SB_LUT4_I2_O_SB_DFFS_Q_1_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.34  3.69 Source line2_SB_LUT4_I2_O_SB_DFFS_Q_1_D_SB_LUT4_O_LC.I3
Info: 1.34 ns logic, 2.35 ns routing

Info: Critical path report for cross-domain path 'posedge clock$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source line2_SB_LUT4_I1_LC.O
Info:    routing  0.59  1.13 Net outp$SB_IO_OUT (12,1) -> (13,1)
Info:                          Sink outp$sb_io.D_OUT_0
Info: 0.54 ns logic, 0.59 ns routing

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 300.12 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 3.69 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 1.13 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80001,  80095) |** 
Info: [ 80095,  80189) | 
Info: [ 80189,  80283) | 
Info: [ 80283,  80377) | 
Info: [ 80377,  80471) | 
Info: [ 80471,  80565) | 
Info: [ 80565,  80659) | 
Info: [ 80659,  80753) |* 
Info: [ 80753,  80847) |***** 
Info: [ 80847,  80941) |* 
Info: [ 80941,  81035) | 
Info: [ 81035,  81129) | 
Info: [ 81129,  81223) | 
Info: [ 81223,  81317) | 
Info: [ 81317,  81411) | 
Info: [ 81411,  81505) | 
Info: [ 81505,  81599) | 
Info: [ 81599,  81693) | 
Info: [ 81693,  81787) |* 
Info: [ 81787,  81881) |** 
1 warning, 0 errors

Info: Program finished normally.
