vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\debounce.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\Full_Add.vhf"
vhdl work "C:\Users\James\Documents\Xlink_projects\lab_final\modules\col_strobe.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\SSD_1dig.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\sel_strobeB.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\mux4SSD.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\key_detect.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\key4_dbnc.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\decoder16keyEn.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\DCM_50M.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\DCM_100M.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\CRenc4bin.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\modules\bin2BCD3en.vhd"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\addersub8.vhf"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\MUX8_generic.vhf"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\Full_AdderSub8.vhf"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\Eight_Register_Shift.vhf"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\lab6_experimen3.vhf"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\lab_KEYPAD_FINAL.vhf"
vhdl work "C:\Users\James\Desktop\Github\School\Phys301\lab_final\lab_final\test_FullAdder.vhf"
