
ExUppgift2014.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006b34  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086b34  00086b34  0000eb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20070000  00086b3c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000082e8  200709c0  00087500  000109c0  2**3
                  ALLOC
  4 .stack        00002000  20078ca8  0008f7e8  000109c0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109bc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109e5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001692d  00000000  00000000  00010a40  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b29  00000000  00000000  0002736d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008706  00000000  00000000  0002ae96  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001008  00000000  00000000  0003359c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ed0  00000000  00000000  000345a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c5a1  00000000  00000000  00035474  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00016909  00000000  00000000  00051a15  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006b220  00000000  00000000  0006831e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000030ac  00000000  00000000  000d3540  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007aca8 	.word	0x2007aca8
   80004:	000829bd 	.word	0x000829bd
   80008:	000829b9 	.word	0x000829b9
   8000c:	000829b9 	.word	0x000829b9
   80010:	000829b9 	.word	0x000829b9
   80014:	000829b9 	.word	0x000829b9
   80018:	000829b9 	.word	0x000829b9
	...
   8002c:	00080c9d 	.word	0x00080c9d
   80030:	000829b9 	.word	0x000829b9
   80034:	00000000 	.word	0x00000000
   80038:	00080d19 	.word	0x00080d19
   8003c:	00080d55 	.word	0x00080d55
   80040:	000829b9 	.word	0x000829b9
   80044:	000829b9 	.word	0x000829b9
   80048:	000829b9 	.word	0x000829b9
   8004c:	000829b9 	.word	0x000829b9
   80050:	000829b9 	.word	0x000829b9
   80054:	000829b9 	.word	0x000829b9
   80058:	000829b9 	.word	0x000829b9
   8005c:	000829b9 	.word	0x000829b9
   80060:	000829b9 	.word	0x000829b9
   80064:	000829b9 	.word	0x000829b9
   80068:	00000000 	.word	0x00000000
   8006c:	00082829 	.word	0x00082829
   80070:	0008283d 	.word	0x0008283d
   80074:	00082851 	.word	0x00082851
   80078:	00082865 	.word	0x00082865
	...
   80084:	000829b9 	.word	0x000829b9
   80088:	000829b9 	.word	0x000829b9
   8008c:	000829b9 	.word	0x000829b9
   80090:	000829b9 	.word	0x000829b9
   80094:	000829b9 	.word	0x000829b9
   80098:	000829b9 	.word	0x000829b9
   8009c:	000829b9 	.word	0x000829b9
   800a0:	000829b9 	.word	0x000829b9
   800a4:	00000000 	.word	0x00000000
   800a8:	000829b9 	.word	0x000829b9
   800ac:	000829b9 	.word	0x000829b9
   800b0:	000829b9 	.word	0x000829b9
   800b4:	000829b9 	.word	0x000829b9
   800b8:	000829b9 	.word	0x000829b9
   800bc:	000829b9 	.word	0x000829b9
   800c0:	000829b9 	.word	0x000829b9
   800c4:	000829b9 	.word	0x000829b9
   800c8:	000829b9 	.word	0x000829b9
   800cc:	000829b9 	.word	0x000829b9
   800d0:	000829b9 	.word	0x000829b9
   800d4:	000829b9 	.word	0x000829b9
   800d8:	000829b9 	.word	0x000829b9
   800dc:	000829b9 	.word	0x000829b9
   800e0:	000829b9 	.word	0x000829b9
   800e4:	000829b9 	.word	0x000829b9
   800e8:	000829b9 	.word	0x000829b9
   800ec:	000829b9 	.word	0x000829b9
   800f0:	000829b9 	.word	0x000829b9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709c0 	.word	0x200709c0
   80110:	00000000 	.word	0x00000000
   80114:	00086b3c 	.word	0x00086b3c

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4808      	ldr	r0, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4908      	ldr	r1, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	00086b3c 	.word	0x00086b3c
   80144:	200709c4 	.word	0x200709c4
   80148:	00086b3c 	.word	0x00086b3c
   8014c:	00000000 	.word	0x00000000

00080150 <ADCSetup>:
#include "global_variables.h"
#include "PWMCustom.h"

/* Setup Function for ADC */
void ADCSetup()
{
   80150:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   80152:	2025      	movs	r0, #37	; 0x25
   80154:	4b0e      	ldr	r3, [pc, #56]	; (80190 <ADCSetup+0x40>)
   80156:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Configure for maximum frequency @ 20 MHz
   80158:	4c0e      	ldr	r4, [pc, #56]	; (80194 <ADCSetup+0x44>)
   8015a:	4620      	mov	r0, r4
   8015c:	490e      	ldr	r1, [pc, #56]	; (80198 <ADCSetup+0x48>)
   8015e:	4a0f      	ldr	r2, [pc, #60]	; (8019c <ADCSetup+0x4c>)
   80160:	2300      	movs	r3, #0
   80162:	4d0f      	ldr	r5, [pc, #60]	; (801a0 <ADCSetup+0x50>)
   80164:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80166:	4620      	mov	r0, r4
   80168:	2100      	movs	r1, #0
   8016a:	460a      	mov	r2, r1
   8016c:	460b      	mov	r3, r1
   8016e:	4d0d      	ldr	r5, [pc, #52]	; (801a4 <ADCSetup+0x54>)
   80170:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// 0-4095
   80172:	4620      	mov	r0, r4
   80174:	2100      	movs	r1, #0
   80176:	4b0c      	ldr	r3, [pc, #48]	; (801a8 <ADCSetup+0x58>)
   80178:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				// trig just by software
   8017a:	4620      	mov	r0, r4
   8017c:	2100      	movs	r1, #0
   8017e:	460a      	mov	r2, r1
   80180:	4b0a      	ldr	r3, [pc, #40]	; (801ac <ADCSetup+0x5c>)
   80182:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// PB17 - AD8 for Arduino Due
   80184:	4620      	mov	r0, r4
   80186:	210a      	movs	r1, #10
   80188:	4b09      	ldr	r3, [pc, #36]	; (801b0 <ADCSetup+0x60>)
   8018a:	4798      	blx	r3
   8018c:	bd38      	pop	{r3, r4, r5, pc}
   8018e:	bf00      	nop
   80190:	00082965 	.word	0x00082965
   80194:	400c0000 	.word	0x400c0000
   80198:	0a037a00 	.word	0x0a037a00
   8019c:	01312d00 	.word	0x01312d00
   801a0:	000802e1 	.word	0x000802e1
   801a4:	00080335 	.word	0x00080335
   801a8:	00080315 	.word	0x00080315
   801ac:	00080325 	.word	0x00080325
   801b0:	0008035d 	.word	0x0008035d

000801b4 <ADCReadSensor>:
}

/* Read ADC value*/
int ADCReadSensor()
{
   801b4:	b538      	push	{r3, r4, r5, lr}
	adc_start(ADC);
   801b6:	4807      	ldr	r0, [pc, #28]	; (801d4 <ADCReadSensor+0x20>)
   801b8:	4b07      	ldr	r3, [pc, #28]	; (801d8 <ADCReadSensor+0x24>)
   801ba:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // Wait until DRDY(Data Ready) is HIGH
   801bc:	4d05      	ldr	r5, [pc, #20]	; (801d4 <ADCReadSensor+0x20>)
   801be:	4c07      	ldr	r4, [pc, #28]	; (801dc <ADCReadSensor+0x28>)
   801c0:	4628      	mov	r0, r5
   801c2:	47a0      	blx	r4
   801c4:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   801c8:	d0fa      	beq.n	801c0 <ADCReadSensor+0xc>
	return adc_get_latest_value(ADC);
   801ca:	4802      	ldr	r0, [pc, #8]	; (801d4 <ADCReadSensor+0x20>)
   801cc:	4b04      	ldr	r3, [pc, #16]	; (801e0 <ADCReadSensor+0x2c>)
   801ce:	4798      	blx	r3
}
   801d0:	bd38      	pop	{r3, r4, r5, pc}
   801d2:	bf00      	nop
   801d4:	400c0000 	.word	0x400c0000
   801d8:	00080355 	.word	0x00080355
   801dc:	00080369 	.word	0x00080369
   801e0:	00080365 	.word	0x00080365

000801e4 <ADCLinearValues>:

/* Linear ADC Value*/
int ADCLinearValues()
{
   801e4:	b510      	push	{r4, lr}
	for(int i = 0; i<4; i++){ // Remove the oldest value
		adc_filter_values[i] = adc_filter_values[i+1];
   801e6:	4c2c      	ldr	r4, [pc, #176]	; (80298 <ADCLinearValues+0xb4>)
   801e8:	6863      	ldr	r3, [r4, #4]
   801ea:	6023      	str	r3, [r4, #0]
   801ec:	68a3      	ldr	r3, [r4, #8]
   801ee:	6063      	str	r3, [r4, #4]
   801f0:	68e3      	ldr	r3, [r4, #12]
   801f2:	60a3      	str	r3, [r4, #8]
   801f4:	6923      	ldr	r3, [r4, #16]
   801f6:	60e3      	str	r3, [r4, #12]
	}
	adc_filter_values[4] = ADCReadSensor(); // Save the latest ADC value at the back of the array.
   801f8:	4b28      	ldr	r3, [pc, #160]	; (8029c <ADCLinearValues+0xb8>)
   801fa:	4798      	blx	r3
   801fc:	6120      	str	r0, [r4, #16]
   801fe:	4622      	mov	r2, r4
   80200:	3414      	adds	r4, #20
	uint32_t adc_filter_values_total = 0;
   80202:	2300      	movs	r3, #0
	for(int i = 0; i<5; i++) {// Add up all the values
		adc_filter_values_total += adc_filter_values[i];
   80204:	f852 1b04 	ldr.w	r1, [r2], #4
   80208:	440b      	add	r3, r1
	for(int i = 0; i<4; i++){ // Remove the oldest value
		adc_filter_values[i] = adc_filter_values[i+1];
	}
	adc_filter_values[4] = ADCReadSensor(); // Save the latest ADC value at the back of the array.
	uint32_t adc_filter_values_total = 0;
	for(int i = 0; i<5; i++) {// Add up all the values
   8020a:	42a2      	cmp	r2, r4
   8020c:	d1fa      	bne.n	80204 <ADCLinearValues+0x20>
		adc_filter_values_total += adc_filter_values[i];
	}
	int tempADCValue = adc_filter_values_total / 5; // Get the average
   8020e:	4a24      	ldr	r2, [pc, #144]	; (802a0 <ADCLinearValues+0xbc>)
   80210:	fba2 2303 	umull	r2, r3, r2, r3
   80214:	089b      	lsrs	r3, r3, #2

	if(tempADCValue < CENTIMETER_50){
   80216:	f240 427d 	movw	r2, #1149	; 0x47d
   8021a:	4293      	cmp	r3, r2
   8021c:	dd29      	ble.n	80272 <ADCLinearValues+0x8e>
		return 50;
		} else if(tempADCValue > CENTIMETER_50 && tempADCValue < CENTIMETER_45){
   8021e:	f2a3 427f 	subw	r2, r3, #1151	; 0x47f
   80222:	2a30      	cmp	r2, #48	; 0x30
   80224:	d927      	bls.n	80276 <ADCLinearValues+0x92>
		return 50;
		} else if(tempADCValue > CENTIMETER_45 && tempADCValue < CENTIMETER_40){
   80226:	f2a3 42b1 	subw	r2, r3, #1201	; 0x4b1
   8022a:	2a94      	cmp	r2, #148	; 0x94
   8022c:	d925      	bls.n	8027a <ADCLinearValues+0x96>
		return 45;
		} else if(tempADCValue > CENTIMETER_40 && tempADCValue < CENTIMETER_35){
   8022e:	f2a3 5247 	subw	r2, r3, #1351	; 0x547
   80232:	2a30      	cmp	r2, #48	; 0x30
   80234:	d923      	bls.n	8027e <ADCLinearValues+0x9a>
		return 40;
		} else if(tempADCValue > CENTIMETER_35 && tempADCValue < CENTIMETER_30){
   80236:	f2a3 5279 	subw	r2, r3, #1401	; 0x579
   8023a:	2a62      	cmp	r2, #98	; 0x62
   8023c:	d921      	bls.n	80282 <ADCLinearValues+0x9e>
		return 35;
		} else if(tempADCValue > CENTIMETER_30 && tempADCValue < CENTIMETER_25){
   8023e:	f2a3 52dd 	subw	r2, r3, #1501	; 0x5dd
   80242:	2ac6      	cmp	r2, #198	; 0xc6
   80244:	d91f      	bls.n	80286 <ADCLinearValues+0xa2>
		return 30;
		} else if(tempADCValue > CENTIMETER_25 && tempADCValue < CENTIMETER_20){
   80246:	f2a3 62a5 	subw	r2, r3, #1701	; 0x6a5
   8024a:	2af8      	cmp	r2, #248	; 0xf8
   8024c:	d91d      	bls.n	8028a <ADCLinearValues+0xa6>
		return 25;
		} else if(tempADCValue > CENTIMETER_20 && tempADCValue < CENTIMETER_15){
   8024e:	f2a3 729f 	subw	r2, r3, #1951	; 0x79f
   80252:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
   80256:	d91a      	bls.n	8028e <ADCLinearValues+0xaa>
		return 20;
		} else if(tempADCValue > CENTIMETER_15 && tempADCValue < CENTIMETER_10){
   80258:	f6a3 01fd 	subw	r1, r3, #2301	; 0x8fd
   8025c:	f240 427c 	movw	r2, #1148	; 0x47c
   80260:	4291      	cmp	r1, r2
   80262:	d916      	bls.n	80292 <ADCLinearValues+0xae>
		return 15;
		} else if(tempADCValue > CENTIMETER_10){
		return 10;
	}
	return CENTIMETER_DEFAULT;
   80264:	f640 507a 	movw	r0, #3450	; 0xd7a
   80268:	4283      	cmp	r3, r0
   8026a:	bfcc      	ite	gt
   8026c:	200a      	movgt	r0, #10
   8026e:	201e      	movle	r0, #30
   80270:	bd10      	pop	{r4, pc}
		adc_filter_values_total += adc_filter_values[i];
	}
	int tempADCValue = adc_filter_values_total / 5; // Get the average

	if(tempADCValue < CENTIMETER_50){
		return 50;
   80272:	2032      	movs	r0, #50	; 0x32
   80274:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_50 && tempADCValue < CENTIMETER_45){
		return 50;
   80276:	2032      	movs	r0, #50	; 0x32
   80278:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_45 && tempADCValue < CENTIMETER_40){
		return 45;
   8027a:	202d      	movs	r0, #45	; 0x2d
   8027c:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_40 && tempADCValue < CENTIMETER_35){
		return 40;
   8027e:	2028      	movs	r0, #40	; 0x28
   80280:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_35 && tempADCValue < CENTIMETER_30){
		return 35;
   80282:	2023      	movs	r0, #35	; 0x23
   80284:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_30 && tempADCValue < CENTIMETER_25){
		return 30;
   80286:	201e      	movs	r0, #30
   80288:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_25 && tempADCValue < CENTIMETER_20){
		return 25;
   8028a:	2019      	movs	r0, #25
   8028c:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_20 && tempADCValue < CENTIMETER_15){
		return 20;
   8028e:	2014      	movs	r0, #20
   80290:	bd10      	pop	{r4, pc}
		} else if(tempADCValue > CENTIMETER_15 && tempADCValue < CENTIMETER_10){
		return 15;
   80292:	200f      	movs	r0, #15
		} else if(tempADCValue > CENTIMETER_10){
		return 10;
	}
	return CENTIMETER_DEFAULT;
   80294:	bd10      	pop	{r4, pc}
   80296:	bf00      	nop
   80298:	2007012c 	.word	0x2007012c
   8029c:	000801b5 	.word	0x000801b5
   802a0:	cccccccd 	.word	0xcccccccd

000802a4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   802a4:	b9a8      	cbnz	r0, 802d2 <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   802a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802aa:	460c      	mov	r4, r1
   802ac:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   802ae:	2a00      	cmp	r2, #0
   802b0:	dd0a      	ble.n	802c8 <_read+0x24>
   802b2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   802b4:	4e08      	ldr	r6, [pc, #32]	; (802d8 <_read+0x34>)
   802b6:	4d09      	ldr	r5, [pc, #36]	; (802dc <_read+0x38>)
   802b8:	6830      	ldr	r0, [r6, #0]
   802ba:	4621      	mov	r1, r4
   802bc:	682b      	ldr	r3, [r5, #0]
   802be:	4798      	blx	r3
		ptr++;
   802c0:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   802c2:	42bc      	cmp	r4, r7
   802c4:	d1f8      	bne.n	802b8 <_read+0x14>
   802c6:	e001      	b.n	802cc <_read+0x28>
   802c8:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
   802cc:	4640      	mov	r0, r8
   802ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   802d2:	f04f 30ff 	mov.w	r0, #4294967295
   802d6:	4770      	bx	lr
   802d8:	20078ca0 	.word	0x20078ca0
   802dc:	20078c98 	.word	0x20078c98

000802e0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   802e0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   802e2:	2401      	movs	r4, #1
   802e4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   802e6:	2400      	movs	r4, #0
   802e8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   802ea:	f240 2502 	movw	r5, #514	; 0x202
   802ee:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   802f2:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   802f6:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   802fa:	6845      	ldr	r5, [r0, #4]
   802fc:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   802fe:	0052      	lsls	r2, r2, #1
   80300:	fbb1 f1f2 	udiv	r1, r1, r2
   80304:	1e4a      	subs	r2, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80306:	0212      	lsls	r2, r2, #8
   80308:	b292      	uxth	r2, r2
   8030a:	4313      	orrs	r3, r2
   8030c:	6043      	str	r3, [r0, #4]
	return 0;
}
   8030e:	4620      	mov	r0, r4
   80310:	bc30      	pop	{r4, r5}
   80312:	4770      	bx	lr

00080314 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   80314:	6843      	ldr	r3, [r0, #4]
   80316:	f023 0310 	bic.w	r3, r3, #16
   8031a:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   8031c:	6843      	ldr	r3, [r0, #4]
   8031e:	4319      	orrs	r1, r3
   80320:	6041      	str	r1, [r0, #4]
   80322:	4770      	bx	lr

00080324 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80324:	6843      	ldr	r3, [r0, #4]
   80326:	4319      	orrs	r1, r3
   80328:	01d2      	lsls	r2, r2, #7
   8032a:	b2d2      	uxtb	r2, r2
   8032c:	4311      	orrs	r1, r2
   8032e:	6041      	str	r1, [r0, #4]
   80330:	4770      	bx	lr
   80332:	bf00      	nop

00080334 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80334:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80336:	6844      	ldr	r4, [r0, #4]
   80338:	4322      	orrs	r2, r4
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   8033a:	0609      	lsls	r1, r1, #24
   8033c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   80340:	430a      	orrs	r2, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80342:	071b      	lsls	r3, r3, #28
   80344:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80348:	4313      	orrs	r3, r2
   8034a:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   8034c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80350:	4770      	bx	lr
   80352:	bf00      	nop

00080354 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80354:	2302      	movs	r3, #2
   80356:	6003      	str	r3, [r0, #0]
   80358:	4770      	bx	lr
   8035a:	bf00      	nop

0008035c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   8035c:	2301      	movs	r3, #1
   8035e:	408b      	lsls	r3, r1
   80360:	6103      	str	r3, [r0, #16]
   80362:	4770      	bx	lr

00080364 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
   80364:	6a00      	ldr	r0, [r0, #32]
}
   80366:	4770      	bx	lr

00080368 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   80368:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   8036a:	4770      	bx	lr

0008036c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8036c:	6943      	ldr	r3, [r0, #20]
   8036e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80372:	bf1d      	ittte	ne
   80374:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80378:	61c1      	strne	r1, [r0, #28]
	return 0;
   8037a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8037c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8037e:	4770      	bx	lr

00080380 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80380:	6943      	ldr	r3, [r0, #20]
   80382:	f013 0f01 	tst.w	r3, #1
   80386:	d005      	beq.n	80394 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80388:	6983      	ldr	r3, [r0, #24]
   8038a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8038e:	600b      	str	r3, [r1, #0]

	return 0;
   80390:	2000      	movs	r0, #0
   80392:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80394:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80396:	4770      	bx	lr

00080398 <PIDRegulate>:
	// Write PID value to PWM
	PWMDutyCycle(pwm_val);
}

/* PID Function */
void PIDRegulate(void){
   80398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8039c:	b083      	sub	sp, #12
	distance = ADCLinearValues();
   8039e:	4b70      	ldr	r3, [pc, #448]	; (80560 <PIDRegulate+0x1c8>)
   803a0:	4798      	blx	r3
   803a2:	4b70      	ldr	r3, [pc, #448]	; (80564 <PIDRegulate+0x1cc>)
   803a4:	6018      	str	r0, [r3, #0]
	
	//uncomment for linear calibration
	//distance = ADCReadSensor();
	
	// P-regulation and invert error
	error = -1*(setPoint - distance);
   803a6:	4b70      	ldr	r3, [pc, #448]	; (80568 <PIDRegulate+0x1d0>)
   803a8:	681e      	ldr	r6, [r3, #0]
   803aa:	1b86      	subs	r6, r0, r6
   803ac:	4b6f      	ldr	r3, [pc, #444]	; (8056c <PIDRegulate+0x1d4>)
   803ae:	601e      	str	r6, [r3, #0]
	
	// I-regulation
	I_Output += error*DT_SECONDS;
   803b0:	4630      	mov	r0, r6
   803b2:	4b6f      	ldr	r3, [pc, #444]	; (80570 <PIDRegulate+0x1d8>)
   803b4:	4798      	blx	r3
   803b6:	e9cd 0100 	strd	r0, r1, [sp]
   803ba:	4b6e      	ldr	r3, [pc, #440]	; (80574 <PIDRegulate+0x1dc>)
   803bc:	6818      	ldr	r0, [r3, #0]
   803be:	4b6e      	ldr	r3, [pc, #440]	; (80578 <PIDRegulate+0x1e0>)
   803c0:	4798      	blx	r3
   803c2:	4680      	mov	r8, r0
   803c4:	4689      	mov	r9, r1
   803c6:	e9dd 0100 	ldrd	r0, r1, [sp]
   803ca:	a363      	add	r3, pc, #396	; (adr r3, 80558 <PIDRegulate+0x1c0>)
   803cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   803d0:	4f6a      	ldr	r7, [pc, #424]	; (8057c <PIDRegulate+0x1e4>)
   803d2:	47b8      	blx	r7
   803d4:	4602      	mov	r2, r0
   803d6:	460b      	mov	r3, r1
   803d8:	4640      	mov	r0, r8
   803da:	4649      	mov	r1, r9
   803dc:	4f68      	ldr	r7, [pc, #416]	; (80580 <PIDRegulate+0x1e8>)
   803de:	47b8      	blx	r7
   803e0:	4b68      	ldr	r3, [pc, #416]	; (80584 <PIDRegulate+0x1ec>)
   803e2:	4798      	blx	r3
   803e4:	4607      	mov	r7, r0
	if(I_Output > 20){ // Remove windup induced lag
   803e6:	4968      	ldr	r1, [pc, #416]	; (80588 <PIDRegulate+0x1f0>)
   803e8:	4b68      	ldr	r3, [pc, #416]	; (8058c <PIDRegulate+0x1f4>)
   803ea:	4798      	blx	r3
   803ec:	b118      	cbz	r0, 803f6 <PIDRegulate+0x5e>
		I_Output = 20;
   803ee:	4a66      	ldr	r2, [pc, #408]	; (80588 <PIDRegulate+0x1f0>)
   803f0:	4b60      	ldr	r3, [pc, #384]	; (80574 <PIDRegulate+0x1dc>)
   803f2:	601a      	str	r2, [r3, #0]
   803f4:	e00a      	b.n	8040c <PIDRegulate+0x74>
		} else if(I_Output < -20){
   803f6:	4638      	mov	r0, r7
   803f8:	4965      	ldr	r1, [pc, #404]	; (80590 <PIDRegulate+0x1f8>)
   803fa:	4b66      	ldr	r3, [pc, #408]	; (80594 <PIDRegulate+0x1fc>)
   803fc:	4798      	blx	r3
   803fe:	b910      	cbnz	r0, 80406 <PIDRegulate+0x6e>
	
	// P-regulation and invert error
	error = -1*(setPoint - distance);
	
	// I-regulation
	I_Output += error*DT_SECONDS;
   80400:	4b5c      	ldr	r3, [pc, #368]	; (80574 <PIDRegulate+0x1dc>)
   80402:	601f      	str	r7, [r3, #0]
   80404:	e002      	b.n	8040c <PIDRegulate+0x74>
	if(I_Output > 20){ // Remove windup induced lag
		I_Output = 20;
		} else if(I_Output < -20){
		I_Output = -20;
   80406:	4a62      	ldr	r2, [pc, #392]	; (80590 <PIDRegulate+0x1f8>)
   80408:	4b5a      	ldr	r3, [pc, #360]	; (80574 <PIDRegulate+0x1dc>)
   8040a:	601a      	str	r2, [r3, #0]
	}
	
	// D-regulation
	D_Output = (float)(error-error_old);
   8040c:	4f62      	ldr	r7, [pc, #392]	; (80598 <PIDRegulate+0x200>)
   8040e:	6838      	ldr	r0, [r7, #0]
   80410:	1a30      	subs	r0, r6, r0
   80412:	4b62      	ldr	r3, [pc, #392]	; (8059c <PIDRegulate+0x204>)
   80414:	4798      	blx	r3
   80416:	4682      	mov	sl, r0
   80418:	4b61      	ldr	r3, [pc, #388]	; (805a0 <PIDRegulate+0x208>)
   8041a:	6018      	str	r0, [r3, #0]
	error_old = error;
   8041c:	603e      	str	r6, [r7, #0]
	
	// Add up P, I and D outputs
	if(kI_Gain != 0 && kD_Gain != 0){ // PID
   8041e:	4b61      	ldr	r3, [pc, #388]	; (805a4 <PIDRegulate+0x20c>)
   80420:	e9d3 6700 	ldrd	r6, r7, [r3]
   80424:	4630      	mov	r0, r6
   80426:	4639      	mov	r1, r7
   80428:	2200      	movs	r2, #0
   8042a:	2300      	movs	r3, #0
   8042c:	4c5e      	ldr	r4, [pc, #376]	; (805a8 <PIDRegulate+0x210>)
   8042e:	47a0      	blx	r4
   80430:	2800      	cmp	r0, #0
   80432:	d147      	bne.n	804c4 <PIDRegulate+0x12c>
   80434:	4b5d      	ldr	r3, [pc, #372]	; (805ac <PIDRegulate+0x214>)
   80436:	e9d3 8900 	ldrd	r8, r9, [r3]
   8043a:	4640      	mov	r0, r8
   8043c:	4649      	mov	r1, r9
   8043e:	2200      	movs	r2, #0
   80440:	2300      	movs	r3, #0
   80442:	47a0      	blx	r4
   80444:	bb30      	cbnz	r0, 80494 <PIDRegulate+0xfc>
		output_value = kP_Gain * (error +  (I_Output/kI_Gain) + (kD_Gain*D_Output));
   80446:	f8df b130 	ldr.w	fp, [pc, #304]	; 80578 <PIDRegulate+0x1e0>
   8044a:	4b4a      	ldr	r3, [pc, #296]	; (80574 <PIDRegulate+0x1dc>)
   8044c:	6818      	ldr	r0, [r3, #0]
   8044e:	47d8      	blx	fp
   80450:	4632      	mov	r2, r6
   80452:	463b      	mov	r3, r7
   80454:	4e56      	ldr	r6, [pc, #344]	; (805b0 <PIDRegulate+0x218>)
   80456:	47b0      	blx	r6
   80458:	4602      	mov	r2, r0
   8045a:	460b      	mov	r3, r1
   8045c:	4e48      	ldr	r6, [pc, #288]	; (80580 <PIDRegulate+0x1e8>)
   8045e:	e9dd 0100 	ldrd	r0, r1, [sp]
   80462:	47b0      	blx	r6
   80464:	4604      	mov	r4, r0
   80466:	460d      	mov	r5, r1
   80468:	4650      	mov	r0, sl
   8046a:	47d8      	blx	fp
   8046c:	4602      	mov	r2, r0
   8046e:	460b      	mov	r3, r1
   80470:	4f42      	ldr	r7, [pc, #264]	; (8057c <PIDRegulate+0x1e4>)
   80472:	4640      	mov	r0, r8
   80474:	4649      	mov	r1, r9
   80476:	47b8      	blx	r7
   80478:	4602      	mov	r2, r0
   8047a:	460b      	mov	r3, r1
   8047c:	4620      	mov	r0, r4
   8047e:	4629      	mov	r1, r5
   80480:	47b0      	blx	r6
   80482:	4b4c      	ldr	r3, [pc, #304]	; (805b4 <PIDRegulate+0x21c>)
   80484:	e9d3 2300 	ldrd	r2, r3, [r3]
   80488:	47b8      	blx	r7
   8048a:	4b4b      	ldr	r3, [pc, #300]	; (805b8 <PIDRegulate+0x220>)
   8048c:	4798      	blx	r3
   8048e:	4b4b      	ldr	r3, [pc, #300]	; (805bc <PIDRegulate+0x224>)
   80490:	6018      	str	r0, [r3, #0]
   80492:	e046      	b.n	80522 <PIDRegulate+0x18a>
		} else if(kI_Gain != 0 && kD_Gain == 0){ // PI
		output_value = kP_Gain * (error +  (I_Output/kI_Gain));
   80494:	4b37      	ldr	r3, [pc, #220]	; (80574 <PIDRegulate+0x1dc>)
   80496:	6818      	ldr	r0, [r3, #0]
   80498:	4b37      	ldr	r3, [pc, #220]	; (80578 <PIDRegulate+0x1e0>)
   8049a:	4798      	blx	r3
   8049c:	4632      	mov	r2, r6
   8049e:	463b      	mov	r3, r7
   804a0:	4e43      	ldr	r6, [pc, #268]	; (805b0 <PIDRegulate+0x218>)
   804a2:	47b0      	blx	r6
   804a4:	4602      	mov	r2, r0
   804a6:	460b      	mov	r3, r1
   804a8:	e9dd 0100 	ldrd	r0, r1, [sp]
   804ac:	4c34      	ldr	r4, [pc, #208]	; (80580 <PIDRegulate+0x1e8>)
   804ae:	47a0      	blx	r4
   804b0:	4b40      	ldr	r3, [pc, #256]	; (805b4 <PIDRegulate+0x21c>)
   804b2:	e9d3 2300 	ldrd	r2, r3, [r3]
   804b6:	4c31      	ldr	r4, [pc, #196]	; (8057c <PIDRegulate+0x1e4>)
   804b8:	47a0      	blx	r4
   804ba:	4b3f      	ldr	r3, [pc, #252]	; (805b8 <PIDRegulate+0x220>)
   804bc:	4798      	blx	r3
   804be:	4b3f      	ldr	r3, [pc, #252]	; (805bc <PIDRegulate+0x224>)
   804c0:	6018      	str	r0, [r3, #0]
   804c2:	e02e      	b.n	80522 <PIDRegulate+0x18a>
		} else if(kI_Gain == 0 && kD_Gain != 0){ // PD
   804c4:	4b39      	ldr	r3, [pc, #228]	; (805ac <PIDRegulate+0x214>)
   804c6:	e9d3 6700 	ldrd	r6, r7, [r3]
   804ca:	4630      	mov	r0, r6
   804cc:	4639      	mov	r1, r7
   804ce:	2200      	movs	r2, #0
   804d0:	2300      	movs	r3, #0
   804d2:	f8df c0d4 	ldr.w	ip, [pc, #212]	; 805a8 <PIDRegulate+0x210>
   804d6:	47e0      	blx	ip
   804d8:	b9c0      	cbnz	r0, 8050c <PIDRegulate+0x174>
		output_value = kP_Gain * (error + (kD_Gain*D_Output));
   804da:	4650      	mov	r0, sl
   804dc:	4b26      	ldr	r3, [pc, #152]	; (80578 <PIDRegulate+0x1e0>)
   804de:	4798      	blx	r3
   804e0:	4602      	mov	r2, r0
   804e2:	460b      	mov	r3, r1
   804e4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8057c <PIDRegulate+0x1e4>
   804e8:	4630      	mov	r0, r6
   804ea:	4639      	mov	r1, r7
   804ec:	47c0      	blx	r8
   804ee:	4602      	mov	r2, r0
   804f0:	460b      	mov	r3, r1
   804f2:	e9dd 0100 	ldrd	r0, r1, [sp]
   804f6:	4c22      	ldr	r4, [pc, #136]	; (80580 <PIDRegulate+0x1e8>)
   804f8:	47a0      	blx	r4
   804fa:	4b2e      	ldr	r3, [pc, #184]	; (805b4 <PIDRegulate+0x21c>)
   804fc:	e9d3 2300 	ldrd	r2, r3, [r3]
   80500:	47c0      	blx	r8
   80502:	4b2d      	ldr	r3, [pc, #180]	; (805b8 <PIDRegulate+0x220>)
   80504:	4798      	blx	r3
   80506:	4b2d      	ldr	r3, [pc, #180]	; (805bc <PIDRegulate+0x224>)
   80508:	6018      	str	r0, [r3, #0]
   8050a:	e00a      	b.n	80522 <PIDRegulate+0x18a>
		} else if(kI_Gain == 0 && kD_Gain == 0){ //P
		output_value = kP_Gain * error;
   8050c:	e9dd 0100 	ldrd	r0, r1, [sp]
   80510:	4b28      	ldr	r3, [pc, #160]	; (805b4 <PIDRegulate+0x21c>)
   80512:	e9d3 2300 	ldrd	r2, r3, [r3]
   80516:	4c19      	ldr	r4, [pc, #100]	; (8057c <PIDRegulate+0x1e4>)
   80518:	47a0      	blx	r4
   8051a:	4b27      	ldr	r3, [pc, #156]	; (805b8 <PIDRegulate+0x220>)
   8051c:	4798      	blx	r3
   8051e:	4b27      	ldr	r3, [pc, #156]	; (805bc <PIDRegulate+0x224>)
   80520:	6018      	str	r0, [r3, #0]
	//output_value = (kP_Gain*error)+I_Output+D_Output;
	//output_value = (kP_Gain*error); // P regulator
	
	//Apply output from PID to pwm control
	//pwm_val = pwm_val+(float)(output_value*PWM_CHANGE_GAIN);
	pwm_val = pwm_val+output_value;
   80522:	4b27      	ldr	r3, [pc, #156]	; (805c0 <PIDRegulate+0x228>)
   80524:	681b      	ldr	r3, [r3, #0]
   80526:	4a25      	ldr	r2, [pc, #148]	; (805bc <PIDRegulate+0x224>)
   80528:	6812      	ldr	r2, [r2, #0]
	//pwm_val = output_value;

	// Protection vs overflow/underflow
	if (pwm_val < PID_PWM_MIN)
   8052a:	189b      	adds	r3, r3, r2
   8052c:	d503      	bpl.n	80536 <PIDRegulate+0x19e>
	{
		pwm_val = PID_PWM_MIN;
   8052e:	2200      	movs	r2, #0
   80530:	4b23      	ldr	r3, [pc, #140]	; (805c0 <PIDRegulate+0x228>)
   80532:	601a      	str	r2, [r3, #0]
   80534:	e007      	b.n	80546 <PIDRegulate+0x1ae>
	}
	else if (pwm_val > PID_PWM_MAX)
   80536:	2b64      	cmp	r3, #100	; 0x64
   80538:	dc02      	bgt.n	80540 <PIDRegulate+0x1a8>
	//output_value = (kP_Gain*error)+I_Output+D_Output;
	//output_value = (kP_Gain*error); // P regulator
	
	//Apply output from PID to pwm control
	//pwm_val = pwm_val+(float)(output_value*PWM_CHANGE_GAIN);
	pwm_val = pwm_val+output_value;
   8053a:	4a21      	ldr	r2, [pc, #132]	; (805c0 <PIDRegulate+0x228>)
   8053c:	6013      	str	r3, [r2, #0]
   8053e:	e002      	b.n	80546 <PIDRegulate+0x1ae>
	{
		pwm_val = PID_PWM_MIN;
	}
	else if (pwm_val > PID_PWM_MAX)
	{
		pwm_val = PID_PWM_MAX;
   80540:	2264      	movs	r2, #100	; 0x64
   80542:	4b1f      	ldr	r3, [pc, #124]	; (805c0 <PIDRegulate+0x228>)
   80544:	601a      	str	r2, [r3, #0]
	}
	
	// Write PID value to PWM
	PWMDutyCycle(pwm_val);
   80546:	4b1e      	ldr	r3, [pc, #120]	; (805c0 <PIDRegulate+0x228>)
   80548:	6818      	ldr	r0, [r3, #0]
   8054a:	4b1e      	ldr	r3, [pc, #120]	; (805c4 <PIDRegulate+0x22c>)
   8054c:	4798      	blx	r3
	
}
   8054e:	b003      	add	sp, #12
   80550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80554:	f3af 8000 	nop.w
   80558:	9999999a 	.word	0x9999999a
   8055c:	3fb99999 	.word	0x3fb99999
   80560:	000801e5 	.word	0x000801e5
   80564:	200709ec 	.word	0x200709ec
   80568:	20070a10 	.word	0x20070a10
   8056c:	200709f0 	.word	0x200709f0
   80570:	00082f65 	.word	0x00082f65
   80574:	200709e0 	.word	0x200709e0
   80578:	00082f89 	.word	0x00082f89
   8057c:	00083031 	.word	0x00083031
   80580:	00082ccd 	.word	0x00082ccd
   80584:	000835b5 	.word	0x000835b5
   80588:	41a00000 	.word	0x41a00000
   8058c:	00083949 	.word	0x00083949
   80590:	c1a00000 	.word	0xc1a00000
   80594:	0008390d 	.word	0x0008390d
   80598:	200709e8 	.word	0x200709e8
   8059c:	000837c9 	.word	0x000837c9
   805a0:	20070a08 	.word	0x20070a08
   805a4:	20070a18 	.word	0x20070a18
   805a8:	00083501 	.word	0x00083501
   805ac:	20070a00 	.word	0x20070a00
   805b0:	00083285 	.word	0x00083285
   805b4:	200709f8 	.word	0x200709f8
   805b8:	00083565 	.word	0x00083565
   805bc:	20070a0c 	.word	0x20070a0c
   805c0:	200709e4 	.word	0x200709e4
   805c4:	000806bd 	.word	0x000806bd

000805c8 <PIDRegulationTask>:
#include "global_variables.h"
#include "PIDRegulation.h"
#include "testFunctions.h"

void PIDRegulationTask (void *pvParameters)
{
   805c8:	b570      	push	{r4, r5, r6, lr}
   805ca:	b082      	sub	sp, #8
	//	printf("PID Task initialized and PAUSED\n\r");

	// Pause here untill Matlab sent values
	xSemaphoreTake(sem, portMAX_DELAY);
   805cc:	4d16      	ldr	r5, [pc, #88]	; (80628 <PIDRegulationTask+0x60>)
   805ce:	6828      	ldr	r0, [r5, #0]
   805d0:	2100      	movs	r1, #0
   805d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   805d6:	460b      	mov	r3, r1
   805d8:	4c14      	ldr	r4, [pc, #80]	; (8062c <PIDRegulationTask+0x64>)
   805da:	47a0      	blx	r4
	xSemaphoreTake(sem, portMAX_DELAY);
   805dc:	6828      	ldr	r0, [r5, #0]
   805de:	2100      	movs	r1, #0
   805e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
   805e4:	460b      	mov	r3, r1
   805e6:	47a0      	blx	r4

	portTickType xLastWakeTime = xTaskGetTickCount();
   805e8:	4b11      	ldr	r3, [pc, #68]	; (80630 <PIDRegulationTask+0x68>)
   805ea:	4798      	blx	r3
   805ec:	ac02      	add	r4, sp, #8
   805ee:	f824 0d02 	strh.w	r0, [r4, #-2]!
	const portTickType xFrequency =  DTIME_MS; // Run between 50-100ms

	vTaskDelay(1000);
   805f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   805f6:	4b0f      	ldr	r3, [pc, #60]	; (80634 <PIDRegulationTask+0x6c>)
   805f8:	4798      	blx	r3

	//set constants
	kD_Gain = kD_Gain/DT_SECONDS;
   805fa:	4d0f      	ldr	r5, [pc, #60]	; (80638 <PIDRegulationTask+0x70>)
   805fc:	e9d5 0100 	ldrd	r0, r1, [r5]
   80600:	a307      	add	r3, pc, #28	; (adr r3, 80620 <PIDRegulationTask+0x58>)
   80602:	e9d3 2300 	ldrd	r2, r3, [r3]
   80606:	4e0d      	ldr	r6, [pc, #52]	; (8063c <PIDRegulationTask+0x74>)
   80608:	47b0      	blx	r6
   8060a:	e9c5 0100 	strd	r0, r1, [r5]


	for(;;){
		vTaskDelayUntil(&xLastWakeTime,xFrequency);	// Samplingstid
   8060e:	4e0c      	ldr	r6, [pc, #48]	; (80640 <PIDRegulationTask+0x78>)
		PIDRegulate(); // Run PID
   80610:	4d0c      	ldr	r5, [pc, #48]	; (80644 <PIDRegulationTask+0x7c>)
	//set constants
	kD_Gain = kD_Gain/DT_SECONDS;


	for(;;){
		vTaskDelayUntil(&xLastWakeTime,xFrequency);	// Samplingstid
   80612:	4620      	mov	r0, r4
   80614:	2164      	movs	r1, #100	; 0x64
   80616:	47b0      	blx	r6
		PIDRegulate(); // Run PID
   80618:	47a8      	blx	r5
		//PRegulatorZN(); // Zieg
	}
   8061a:	e7fa      	b.n	80612 <PIDRegulationTask+0x4a>
   8061c:	f3af 8000 	nop.w
   80620:	9999999a 	.word	0x9999999a
   80624:	3fb99999 	.word	0x3fb99999
   80628:	200709dc 	.word	0x200709dc
   8062c:	000812d1 	.word	0x000812d1
   80630:	0008175d 	.word	0x0008175d
   80634:	00081a45 	.word	0x00081a45
   80638:	20070a00 	.word	0x20070a00
   8063c:	00083285 	.word	0x00083285
   80640:	000819ad 	.word	0x000819ad
   80644:	00080399 	.word	0x00080399

00080648 <PWMSetup>:
#include <asf.h>
#include "PWMCustom.h"
#include "global_variables.h"

void PWMSetup()
{
   80648:	b530      	push	{r4, r5, lr}
   8064a:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   8064c:	2024      	movs	r0, #36	; 0x24
   8064e:	4b12      	ldr	r3, [pc, #72]	; (80698 <PWMSetup+0x50>)
   80650:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_6);
   80652:	4c12      	ldr	r4, [pc, #72]	; (8069c <PWMSetup+0x54>)
   80654:	4620      	mov	r0, r4
   80656:	2106      	movs	r1, #6
   80658:	4b11      	ldr	r3, [pc, #68]	; (806a0 <PWMSetup+0x58>)
   8065a:	4798      	blx	r3
	pwm_clock_t pwm_clock ={
   8065c:	4b11      	ldr	r3, [pc, #68]	; (806a4 <PWMSetup+0x5c>)
   8065e:	9301      	str	r3, [sp, #4]
   80660:	2500      	movs	r5, #0
   80662:	9502      	str	r5, [sp, #8]
   80664:	4b10      	ldr	r3, [pc, #64]	; (806a8 <PWMSetup+0x60>)
   80666:	9303      	str	r3, [sp, #12]
		.ul_clka = 10000*100,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &pwm_clock);
   80668:	4620      	mov	r0, r4
   8066a:	a901      	add	r1, sp, #4
   8066c:	4b0f      	ldr	r3, [pc, #60]	; (806ac <PWMSetup+0x64>)
   8066e:	4798      	blx	r3

	pwm_channel.alignment = PWM_ALIGN_LEFT;
   80670:	490f      	ldr	r1, [pc, #60]	; (806b0 <PWMSetup+0x68>)
   80672:	810d      	strh	r5, [r1, #8]
	pwm_channel.polarity = PWM_LOW;
   80674:	728d      	strb	r5, [r1, #10]
	pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80676:	230b      	movs	r3, #11
   80678:	604b      	str	r3, [r1, #4]
	pwm_channel.ul_duty = 0;
   8067a:	60cd      	str	r5, [r1, #12]
	pwm_channel.ul_period = 100;
   8067c:	2364      	movs	r3, #100	; 0x64
   8067e:	610b      	str	r3, [r1, #16]
	pwm_channel.channel = PWM_CHANNEL_6;
   80680:	2506      	movs	r5, #6
   80682:	600d      	str	r5, [r1, #0]
	pwm_channel_init(PWM, &pwm_channel);
   80684:	4620      	mov	r0, r4
   80686:	4b0b      	ldr	r3, [pc, #44]	; (806b4 <PWMSetup+0x6c>)
   80688:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_6);
   8068a:	4620      	mov	r0, r4
   8068c:	4629      	mov	r1, r5
   8068e:	4b0a      	ldr	r3, [pc, #40]	; (806b8 <PWMSetup+0x70>)
   80690:	4798      	blx	r3
}
   80692:	b005      	add	sp, #20
   80694:	bd30      	pop	{r4, r5, pc}
   80696:	bf00      	nop
   80698:	00082965 	.word	0x00082965
   8069c:	40094000 	.word	0x40094000
   806a0:	00082451 	.word	0x00082451
   806a4:	000f4240 	.word	0x000f4240
   806a8:	0501bd00 	.word	0x0501bd00
   806ac:	000822d1 	.word	0x000822d1
   806b0:	20078c70 	.word	0x20078c70
   806b4:	0008231d 	.word	0x0008231d
   806b8:	00082449 	.word	0x00082449

000806bc <PWMDutyCycle>:

void PWMDutyCycle(int value){
   806bc:	b508      	push	{r3, lr}
   806be:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &pwm_channel, value);
   806c0:	4802      	ldr	r0, [pc, #8]	; (806cc <PWMDutyCycle+0x10>)
   806c2:	4903      	ldr	r1, [pc, #12]	; (806d0 <PWMDutyCycle+0x14>)
   806c4:	4b03      	ldr	r3, [pc, #12]	; (806d4 <PWMDutyCycle+0x18>)
   806c6:	4798      	blx	r3
   806c8:	bd08      	pop	{r3, pc}
   806ca:	bf00      	nop
   806cc:	40094000 	.word	0x40094000
   806d0:	20078c70 	.word	0x20078c70
   806d4:	00082425 	.word	0x00082425

000806d8 <shieldInit>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   806d8:	4b07      	ldr	r3, [pc, #28]	; (806f8 <shieldInit+0x20>)
   806da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   806de:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   806e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   806e4:	635a      	str	r2, [r3, #52]	; 0x34
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   806e6:	f503 7300 	add.w	r3, r3, #512	; 0x200
   806ea:	f44f 7280 	mov.w	r2, #256	; 0x100
   806ee:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   806f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   806f4:	631a      	str	r2, [r3, #48]	; 0x30
   806f6:	4770      	bx	lr
   806f8:	400e1200 	.word	0x400e1200

000806fc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   806fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   806fe:	b083      	sub	sp, #12
   80700:	4604      	mov	r4, r0
   80702:	460d      	mov	r5, r1
	uint32_t val = 0;
   80704:	2300      	movs	r3, #0
   80706:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80708:	4b1f      	ldr	r3, [pc, #124]	; (80788 <usart_serial_getchar+0x8c>)
   8070a:	4298      	cmp	r0, r3
   8070c:	d107      	bne.n	8071e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8070e:	461f      	mov	r7, r3
   80710:	4e1e      	ldr	r6, [pc, #120]	; (8078c <usart_serial_getchar+0x90>)
   80712:	4638      	mov	r0, r7
   80714:	4629      	mov	r1, r5
   80716:	47b0      	blx	r6
   80718:	2800      	cmp	r0, #0
   8071a:	d1fa      	bne.n	80712 <usart_serial_getchar+0x16>
   8071c:	e019      	b.n	80752 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8071e:	4b1c      	ldr	r3, [pc, #112]	; (80790 <usart_serial_getchar+0x94>)
   80720:	4298      	cmp	r0, r3
   80722:	d109      	bne.n	80738 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80724:	461f      	mov	r7, r3
   80726:	4e1b      	ldr	r6, [pc, #108]	; (80794 <usart_serial_getchar+0x98>)
   80728:	4638      	mov	r0, r7
   8072a:	a901      	add	r1, sp, #4
   8072c:	47b0      	blx	r6
   8072e:	2800      	cmp	r0, #0
   80730:	d1fa      	bne.n	80728 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80732:	9b01      	ldr	r3, [sp, #4]
   80734:	702b      	strb	r3, [r5, #0]
   80736:	e019      	b.n	8076c <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80738:	4b17      	ldr	r3, [pc, #92]	; (80798 <usart_serial_getchar+0x9c>)
   8073a:	4298      	cmp	r0, r3
   8073c:	d109      	bne.n	80752 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8073e:	461e      	mov	r6, r3
   80740:	4c14      	ldr	r4, [pc, #80]	; (80794 <usart_serial_getchar+0x98>)
   80742:	4630      	mov	r0, r6
   80744:	a901      	add	r1, sp, #4
   80746:	47a0      	blx	r4
   80748:	2800      	cmp	r0, #0
   8074a:	d1fa      	bne.n	80742 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   8074c:	9b01      	ldr	r3, [sp, #4]
   8074e:	702b      	strb	r3, [r5, #0]
   80750:	e018      	b.n	80784 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80752:	4b12      	ldr	r3, [pc, #72]	; (8079c <usart_serial_getchar+0xa0>)
   80754:	429c      	cmp	r4, r3
   80756:	d109      	bne.n	8076c <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80758:	461e      	mov	r6, r3
   8075a:	4c0e      	ldr	r4, [pc, #56]	; (80794 <usart_serial_getchar+0x98>)
   8075c:	4630      	mov	r0, r6
   8075e:	a901      	add	r1, sp, #4
   80760:	47a0      	blx	r4
   80762:	2800      	cmp	r0, #0
   80764:	d1fa      	bne.n	8075c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80766:	9b01      	ldr	r3, [sp, #4]
   80768:	702b      	strb	r3, [r5, #0]
   8076a:	e00b      	b.n	80784 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8076c:	4b0c      	ldr	r3, [pc, #48]	; (807a0 <usart_serial_getchar+0xa4>)
   8076e:	429c      	cmp	r4, r3
   80770:	d108      	bne.n	80784 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80772:	461e      	mov	r6, r3
   80774:	4c07      	ldr	r4, [pc, #28]	; (80794 <usart_serial_getchar+0x98>)
   80776:	4630      	mov	r0, r6
   80778:	a901      	add	r1, sp, #4
   8077a:	47a0      	blx	r4
   8077c:	2800      	cmp	r0, #0
   8077e:	d1fa      	bne.n	80776 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80780:	9b01      	ldr	r3, [sp, #4]
   80782:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80784:	b003      	add	sp, #12
   80786:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80788:	400e0800 	.word	0x400e0800
   8078c:	000824a9 	.word	0x000824a9
   80790:	40098000 	.word	0x40098000
   80794:	00080381 	.word	0x00080381
   80798:	4009c000 	.word	0x4009c000
   8079c:	400a0000 	.word	0x400a0000
   807a0:	400a4000 	.word	0x400a4000

000807a4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   807a4:	b570      	push	{r4, r5, r6, lr}
   807a6:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   807a8:	4b1e      	ldr	r3, [pc, #120]	; (80824 <usart_serial_putchar+0x80>)
   807aa:	4298      	cmp	r0, r3
   807ac:	d108      	bne.n	807c0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   807ae:	461e      	mov	r6, r3
   807b0:	4d1d      	ldr	r5, [pc, #116]	; (80828 <usart_serial_putchar+0x84>)
   807b2:	4630      	mov	r0, r6
   807b4:	4621      	mov	r1, r4
   807b6:	47a8      	blx	r5
   807b8:	2800      	cmp	r0, #0
   807ba:	d1fa      	bne.n	807b2 <usart_serial_putchar+0xe>
		return 1;
   807bc:	2001      	movs	r0, #1
   807be:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   807c0:	4b1a      	ldr	r3, [pc, #104]	; (8082c <usart_serial_putchar+0x88>)
   807c2:	4298      	cmp	r0, r3
   807c4:	d108      	bne.n	807d8 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   807c6:	461e      	mov	r6, r3
   807c8:	4d19      	ldr	r5, [pc, #100]	; (80830 <usart_serial_putchar+0x8c>)
   807ca:	4630      	mov	r0, r6
   807cc:	4621      	mov	r1, r4
   807ce:	47a8      	blx	r5
   807d0:	2800      	cmp	r0, #0
   807d2:	d1fa      	bne.n	807ca <usart_serial_putchar+0x26>
		return 1;
   807d4:	2001      	movs	r0, #1
   807d6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   807d8:	4b16      	ldr	r3, [pc, #88]	; (80834 <usart_serial_putchar+0x90>)
   807da:	4298      	cmp	r0, r3
   807dc:	d108      	bne.n	807f0 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   807de:	461e      	mov	r6, r3
   807e0:	4d13      	ldr	r5, [pc, #76]	; (80830 <usart_serial_putchar+0x8c>)
   807e2:	4630      	mov	r0, r6
   807e4:	4621      	mov	r1, r4
   807e6:	47a8      	blx	r5
   807e8:	2800      	cmp	r0, #0
   807ea:	d1fa      	bne.n	807e2 <usart_serial_putchar+0x3e>
		return 1;
   807ec:	2001      	movs	r0, #1
   807ee:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   807f0:	4b11      	ldr	r3, [pc, #68]	; (80838 <usart_serial_putchar+0x94>)
   807f2:	4298      	cmp	r0, r3
   807f4:	d108      	bne.n	80808 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   807f6:	461e      	mov	r6, r3
   807f8:	4d0d      	ldr	r5, [pc, #52]	; (80830 <usart_serial_putchar+0x8c>)
   807fa:	4630      	mov	r0, r6
   807fc:	4621      	mov	r1, r4
   807fe:	47a8      	blx	r5
   80800:	2800      	cmp	r0, #0
   80802:	d1fa      	bne.n	807fa <usart_serial_putchar+0x56>
		return 1;
   80804:	2001      	movs	r0, #1
   80806:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80808:	4b0c      	ldr	r3, [pc, #48]	; (8083c <usart_serial_putchar+0x98>)
   8080a:	4298      	cmp	r0, r3
   8080c:	d108      	bne.n	80820 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   8080e:	461e      	mov	r6, r3
   80810:	4d07      	ldr	r5, [pc, #28]	; (80830 <usart_serial_putchar+0x8c>)
   80812:	4630      	mov	r0, r6
   80814:	4621      	mov	r1, r4
   80816:	47a8      	blx	r5
   80818:	2800      	cmp	r0, #0
   8081a:	d1fa      	bne.n	80812 <usart_serial_putchar+0x6e>
		return 1;
   8081c:	2001      	movs	r0, #1
   8081e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80820:	2000      	movs	r0, #0
}
   80822:	bd70      	pop	{r4, r5, r6, pc}
   80824:	400e0800 	.word	0x400e0800
   80828:	00082499 	.word	0x00082499
   8082c:	40098000 	.word	0x40098000
   80830:	0008036d 	.word	0x0008036d
   80834:	4009c000 	.word	0x4009c000
   80838:	400a0000 	.word	0x400a0000
   8083c:	400a4000 	.word	0x400a4000

00080840 <configure_console>:
#include "UARTFunctions.h"
#include "uart.h"
#include "conf_uart_serial.h"
#include "global_variables.h"

void configure_console(void){
   80840:	b530      	push	{r4, r5, lr}
   80842:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80844:	2008      	movs	r0, #8
   80846:	4d18      	ldr	r5, [pc, #96]	; (808a8 <configure_console+0x68>)
   80848:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8084a:	4c18      	ldr	r4, [pc, #96]	; (808ac <configure_console+0x6c>)
   8084c:	4b18      	ldr	r3, [pc, #96]	; (808b0 <configure_console+0x70>)
   8084e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80850:	4a18      	ldr	r2, [pc, #96]	; (808b4 <configure_console+0x74>)
   80852:	4b19      	ldr	r3, [pc, #100]	; (808b8 <configure_console+0x78>)
   80854:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80856:	4a19      	ldr	r2, [pc, #100]	; (808bc <configure_console+0x7c>)
   80858:	4b19      	ldr	r3, [pc, #100]	; (808c0 <configure_console+0x80>)
   8085a:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8085c:	4b19      	ldr	r3, [pc, #100]	; (808c4 <configure_console+0x84>)
   8085e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80860:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80864:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80866:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8086a:	9303      	str	r3, [sp, #12]
   8086c:	2008      	movs	r0, #8
   8086e:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80870:	4620      	mov	r0, r4
   80872:	a901      	add	r1, sp, #4
   80874:	4b14      	ldr	r3, [pc, #80]	; (808c8 <configure_console+0x88>)
   80876:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80878:	4d14      	ldr	r5, [pc, #80]	; (808cc <configure_console+0x8c>)
   8087a:	682b      	ldr	r3, [r5, #0]
   8087c:	6898      	ldr	r0, [r3, #8]
   8087e:	2100      	movs	r1, #0
   80880:	4c13      	ldr	r4, [pc, #76]	; (808d0 <configure_console+0x90>)
   80882:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80884:	682b      	ldr	r3, [r5, #0]
   80886:	6858      	ldr	r0, [r3, #4]
   80888:	2100      	movs	r1, #0
   8088a:	47a0      	blx	r4
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   8088c:	4b11      	ldr	r3, [pc, #68]	; (808d4 <configure_console+0x94>)
   8088e:	f44f 7280 	mov.w	r2, #256	; 0x100
   80892:	665a      	str	r2, [r3, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   80894:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80896:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80898:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   8089c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8089e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   808a2:	671a      	str	r2, [r3, #112]	; 0x70
	// Configure console UART.
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	// configure RX0 pin as pull-up otherwise it won't receive anything (only receive 0)
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
}
   808a4:	b005      	add	sp, #20
   808a6:	bd30      	pop	{r4, r5, pc}
   808a8:	00082965 	.word	0x00082965
   808ac:	400e0800 	.word	0x400e0800
   808b0:	20078ca0 	.word	0x20078ca0
   808b4:	000807a5 	.word	0x000807a5
   808b8:	20078c9c 	.word	0x20078c9c
   808bc:	000806fd 	.word	0x000806fd
   808c0:	20078c98 	.word	0x20078c98
   808c4:	0501bd00 	.word	0x0501bd00
   808c8:	00082459 	.word	0x00082459
   808cc:	20070580 	.word	0x20070580
   808d0:	00083ba9 	.word	0x00083ba9
   808d4:	400e0e00 	.word	0x400e0e00

000808d8 <getPIDValues>:

/* Function that receives values from Matlab */
void getPIDValues()
{
   808d8:	b570      	push	{r4, r5, r6, lr}
   808da:	b084      	sub	sp, #16
	// divier which is used to decode encoded doubles sent from Matlab
	const uint8_t divider = 100;

	isMatlab = 0; // 1 for matlab, 0 for terminal debugging
   808dc:	2300      	movs	r3, #0
   808de:	4a72      	ldr	r2, [pc, #456]	; (80aa8 <getPIDValues+0x1d0>)
   808e0:	7013      	strb	r3, [r2, #0]
	uint16_t kP_Gain_temp = 0;
   808e2:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint16_t kP_Gain_temp2 = 0;
	uint16_t kI_Gain_temp = 0;
   808e6:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint16_t kD_Gain_temp = 0;
   808ea:	f8ad 300a 	strh.w	r3, [sp, #10]
	uint16_t setPointCm = 0;
   808ee:	f8ad 3008 	strh.w	r3, [sp, #8]
	while (!uart_is_rx_ready (CONF_UART)){
   808f2:	4d6e      	ldr	r5, [pc, #440]	; (80aac <getPIDValues+0x1d4>)
   808f4:	4c6e      	ldr	r4, [pc, #440]	; (80ab0 <getPIDValues+0x1d8>)
		vTaskDelay(1);
   808f6:	4e6f      	ldr	r6, [pc, #444]	; (80ab4 <getPIDValues+0x1dc>)
	uint16_t kP_Gain_temp = 0;
	uint16_t kP_Gain_temp2 = 0;
	uint16_t kI_Gain_temp = 0;
	uint16_t kD_Gain_temp = 0;
	uint16_t setPointCm = 0;
	while (!uart_is_rx_ready (CONF_UART)){
   808f8:	e001      	b.n	808fe <getPIDValues+0x26>
		vTaskDelay(1);
   808fa:	2001      	movs	r0, #1
   808fc:	47b0      	blx	r6
	uint16_t kP_Gain_temp = 0;
	uint16_t kP_Gain_temp2 = 0;
	uint16_t kI_Gain_temp = 0;
	uint16_t kD_Gain_temp = 0;
	uint16_t setPointCm = 0;
	while (!uart_is_rx_ready (CONF_UART)){
   808fe:	4628      	mov	r0, r5
   80900:	47a0      	blx	r4
   80902:	2800      	cmp	r0, #0
   80904:	d0f9      	beq.n	808fa <getPIDValues+0x22>
		vTaskDelay(1);
	}
	uart_read(CONF_UART, &isMatlab);
   80906:	4c68      	ldr	r4, [pc, #416]	; (80aa8 <getPIDValues+0x1d0>)
   80908:	4868      	ldr	r0, [pc, #416]	; (80aac <getPIDValues+0x1d4>)
   8090a:	4621      	mov	r1, r4
   8090c:	4b6a      	ldr	r3, [pc, #424]	; (80ab8 <getPIDValues+0x1e0>)
   8090e:	4798      	blx	r3
	if(isMatlab == 48){ // Receive 48 because its char, 48 = 0
   80910:	7823      	ldrb	r3, [r4, #0]
   80912:	2b30      	cmp	r3, #48	; 0x30
   80914:	d125      	bne.n	80962 <getPIDValues+0x8a>
		isMatlab = 0; // save 0 to indicate is not Matlab COM
   80916:	2200      	movs	r2, #0
   80918:	7022      	strb	r2, [r4, #0]
		printf("Terminal debugging enabled\n");
   8091a:	4868      	ldr	r0, [pc, #416]	; (80abc <getPIDValues+0x1e4>)
   8091c:	4c68      	ldr	r4, [pc, #416]	; (80ac0 <getPIDValues+0x1e8>)
   8091e:	47a0      	blx	r4
		// Set debugging values
		kP_Gain_temp = KP_GAIN_DEBUGGING;
   80920:	233c      	movs	r3, #60	; 0x3c
   80922:	f8ad 300e 	strh.w	r3, [sp, #14]
		kI_Gain_temp = KI_GAIN_DEBUGGING;
   80926:	2209      	movs	r2, #9
   80928:	f8ad 200c 	strh.w	r2, [sp, #12]
		kD_Gain_temp = KD_GAIN_DEBUGGING;
   8092c:	f8ad 300a 	strh.w	r3, [sp, #10]
		setPointCm = SETPOINT_DEBUGGING;
   80930:	2314      	movs	r3, #20
   80932:	f8ad 3008 	strh.w	r3, [sp, #8]
		printf("Preset values:\n");
   80936:	4863      	ldr	r0, [pc, #396]	; (80ac4 <getPIDValues+0x1ec>)
   80938:	47a0      	blx	r4
		printf("kP: %u\n\r", (uint16_t)(kP_Gain_temp));
   8093a:	4863      	ldr	r0, [pc, #396]	; (80ac8 <getPIDValues+0x1f0>)
   8093c:	f8bd 100e 	ldrh.w	r1, [sp, #14]
   80940:	47a0      	blx	r4
		printf("kI: %u\n\r", (uint16_t)(kI_Gain_temp));
   80942:	4862      	ldr	r0, [pc, #392]	; (80acc <getPIDValues+0x1f4>)
   80944:	f8bd 100c 	ldrh.w	r1, [sp, #12]
   80948:	47a0      	blx	r4
		printf("kD: %u\n\r", (uint16_t)(kD_Gain_temp));
   8094a:	4861      	ldr	r0, [pc, #388]	; (80ad0 <getPIDValues+0x1f8>)
   8094c:	f8bd 100a 	ldrh.w	r1, [sp, #10]
   80950:	47a0      	blx	r4
		printf("SetpointCm: %u\n\r", setPointCm);
   80952:	4860      	ldr	r0, [pc, #384]	; (80ad4 <getPIDValues+0x1fc>)
   80954:	f8bd 1008 	ldrh.w	r1, [sp, #8]
   80958:	47a0      	blx	r4
   8095a:	e039      	b.n	809d0 <getPIDValues+0xf8>
		} else {
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
   8095c:	2001      	movs	r0, #1
   8095e:	47b0      	blx	r6
   80960:	e002      	b.n	80968 <getPIDValues+0x90>
		printf("kP: %u\n\r", (uint16_t)(kP_Gain_temp));
		printf("kI: %u\n\r", (uint16_t)(kI_Gain_temp));
		printf("kD: %u\n\r", (uint16_t)(kD_Gain_temp));
		printf("SetpointCm: %u\n\r", setPointCm);
		} else {
		while (!uart_is_rx_ready (CONF_UART)){
   80962:	4d52      	ldr	r5, [pc, #328]	; (80aac <getPIDValues+0x1d4>)
   80964:	4c52      	ldr	r4, [pc, #328]	; (80ab0 <getPIDValues+0x1d8>)
			vTaskDelay(1);
   80966:	4e53      	ldr	r6, [pc, #332]	; (80ab4 <getPIDValues+0x1dc>)
		printf("kP: %u\n\r", (uint16_t)(kP_Gain_temp));
		printf("kI: %u\n\r", (uint16_t)(kI_Gain_temp));
		printf("kD: %u\n\r", (uint16_t)(kD_Gain_temp));
		printf("SetpointCm: %u\n\r", setPointCm);
		} else {
		while (!uart_is_rx_ready (CONF_UART)){
   80968:	4628      	mov	r0, r5
   8096a:	47a0      	blx	r4
   8096c:	2800      	cmp	r0, #0
   8096e:	d0f5      	beq.n	8095c <getPIDValues+0x84>
			vTaskDelay(1);
		}

		uart_read(CONF_UART, &kP_Gain_temp);
   80970:	484e      	ldr	r0, [pc, #312]	; (80aac <getPIDValues+0x1d4>)
   80972:	f10d 010e 	add.w	r1, sp, #14
   80976:	4b50      	ldr	r3, [pc, #320]	; (80ab8 <getPIDValues+0x1e0>)
   80978:	4798      	blx	r3
		while (!uart_is_rx_ready (CONF_UART)){
   8097a:	4d4c      	ldr	r5, [pc, #304]	; (80aac <getPIDValues+0x1d4>)
   8097c:	4c4c      	ldr	r4, [pc, #304]	; (80ab0 <getPIDValues+0x1d8>)
			vTaskDelay(1);
   8097e:	4e4d      	ldr	r6, [pc, #308]	; (80ab4 <getPIDValues+0x1dc>)
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}

		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   80980:	e001      	b.n	80986 <getPIDValues+0xae>
			vTaskDelay(1);
   80982:	2001      	movs	r0, #1
   80984:	47b0      	blx	r6
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}

		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   80986:	4628      	mov	r0, r5
   80988:	47a0      	blx	r4
   8098a:	2800      	cmp	r0, #0
   8098c:	d0f9      	beq.n	80982 <getPIDValues+0xaa>
			vTaskDelay(1);
		}
		uart_read(CONF_UART, &kI_Gain_temp);
   8098e:	4847      	ldr	r0, [pc, #284]	; (80aac <getPIDValues+0x1d4>)
   80990:	a903      	add	r1, sp, #12
   80992:	4b49      	ldr	r3, [pc, #292]	; (80ab8 <getPIDValues+0x1e0>)
   80994:	4798      	blx	r3
		while (!uart_is_rx_ready (CONF_UART)){
   80996:	4d45      	ldr	r5, [pc, #276]	; (80aac <getPIDValues+0x1d4>)
   80998:	4c45      	ldr	r4, [pc, #276]	; (80ab0 <getPIDValues+0x1d8>)
			vTaskDelay(1);
   8099a:	4e46      	ldr	r6, [pc, #280]	; (80ab4 <getPIDValues+0x1dc>)
		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   8099c:	e001      	b.n	809a2 <getPIDValues+0xca>
			vTaskDelay(1);
   8099e:	2001      	movs	r0, #1
   809a0:	47b0      	blx	r6
		uart_read(CONF_UART, &kP_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		}
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809a2:	4628      	mov	r0, r5
   809a4:	47a0      	blx	r4
   809a6:	2800      	cmp	r0, #0
   809a8:	d0f9      	beq.n	8099e <getPIDValues+0xc6>
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &kD_Gain_temp);
   809aa:	4840      	ldr	r0, [pc, #256]	; (80aac <getPIDValues+0x1d4>)
   809ac:	f10d 010a 	add.w	r1, sp, #10
   809b0:	4b41      	ldr	r3, [pc, #260]	; (80ab8 <getPIDValues+0x1e0>)
   809b2:	4798      	blx	r3
		while (!uart_is_rx_ready (CONF_UART)){
   809b4:	4d3d      	ldr	r5, [pc, #244]	; (80aac <getPIDValues+0x1d4>)
   809b6:	4c3e      	ldr	r4, [pc, #248]	; (80ab0 <getPIDValues+0x1d8>)
			vTaskDelay(1);
   809b8:	4e3e      	ldr	r6, [pc, #248]	; (80ab4 <getPIDValues+0x1dc>)
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &kD_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809ba:	e001      	b.n	809c0 <getPIDValues+0xe8>
			vTaskDelay(1);
   809bc:	2001      	movs	r0, #1
   809be:	47b0      	blx	r6
		uart_read(CONF_UART, &kI_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &kD_Gain_temp);
		while (!uart_is_rx_ready (CONF_UART)){
   809c0:	4628      	mov	r0, r5
   809c2:	47a0      	blx	r4
   809c4:	2800      	cmp	r0, #0
   809c6:	d0f9      	beq.n	809bc <getPIDValues+0xe4>
			vTaskDelay(1);
		};
		uart_read(CONF_UART, &setPointCm);
   809c8:	4838      	ldr	r0, [pc, #224]	; (80aac <getPIDValues+0x1d4>)
   809ca:	a902      	add	r1, sp, #8
   809cc:	4b3a      	ldr	r3, [pc, #232]	; (80ab8 <getPIDValues+0x1e0>)
   809ce:	4798      	blx	r3
	}

	//Convert to correct data types
	kP_Gain = (double) ((double) kP_Gain_temp / divider);
   809d0:	f8bd 000e 	ldrh.w	r0, [sp, #14]
   809d4:	4b40      	ldr	r3, [pc, #256]	; (80ad8 <getPIDValues+0x200>)
   809d6:	4798      	blx	r3
   809d8:	2200      	movs	r2, #0
   809da:	4b40      	ldr	r3, [pc, #256]	; (80adc <getPIDValues+0x204>)
   809dc:	4c40      	ldr	r4, [pc, #256]	; (80ae0 <getPIDValues+0x208>)
   809de:	47a0      	blx	r4
   809e0:	4b40      	ldr	r3, [pc, #256]	; (80ae4 <getPIDValues+0x20c>)
   809e2:	e9c3 0100 	strd	r0, r1, [r3]
	kI_Gain = (double) (kI_Gain_temp / divider);
   809e6:	f8bd 000c 	ldrh.w	r0, [sp, #12]
   809ea:	4d3f      	ldr	r5, [pc, #252]	; (80ae8 <getPIDValues+0x210>)
   809ec:	fb85 3000 	smull	r3, r0, r5, r0
   809f0:	4c3e      	ldr	r4, [pc, #248]	; (80aec <getPIDValues+0x214>)
   809f2:	1140      	asrs	r0, r0, #5
   809f4:	47a0      	blx	r4
   809f6:	4b3e      	ldr	r3, [pc, #248]	; (80af0 <getPIDValues+0x218>)
   809f8:	e9c3 0100 	strd	r0, r1, [r3]
	kD_Gain = (double) (kD_Gain_temp / divider);
   809fc:	f8bd 000a 	ldrh.w	r0, [sp, #10]
   80a00:	fb85 3000 	smull	r3, r0, r5, r0
   80a04:	1140      	asrs	r0, r0, #5
   80a06:	47a0      	blx	r4
   80a08:	4b3a      	ldr	r3, [pc, #232]	; (80af4 <getPIDValues+0x21c>)
   80a0a:	e9c3 0100 	strd	r0, r1, [r3]

	switch(setPointCm){
   80a0e:	f8bd 3008 	ldrh.w	r3, [sp, #8]
   80a12:	3b0a      	subs	r3, #10
   80a14:	2b28      	cmp	r3, #40	; 0x28
   80a16:	d82d      	bhi.n	80a74 <getPIDValues+0x19c>
   80a18:	e8df f003 	tbb	[pc, r3]
   80a1c:	2c2c2c15 	.word	0x2c2c2c15
   80a20:	2c2c2c2c 	.word	0x2c2c2c2c
   80a24:	2c1c2c2c 	.word	0x2c1c2c2c
   80a28:	2c2c2c2c 	.word	0x2c2c2c2c
   80a2c:	2c2c2c2c 	.word	0x2c2c2c2c
   80a30:	2c2c2c20 	.word	0x2c2c2c20
   80a34:	2c2c2c2c 	.word	0x2c2c2c2c
   80a38:	2c242c2c 	.word	0x2c242c2c
   80a3c:	2c2c2c2c 	.word	0x2c2c2c2c
   80a40:	2c2c2c2c 	.word	0x2c2c2c2c
   80a44:	28          	.byte	0x28
   80a45:	00          	.byte	0x00
		case 10 :
		setPoint = setPointCm;
   80a46:	220a      	movs	r2, #10
   80a48:	4b2b      	ldr	r3, [pc, #172]	; (80af8 <getPIDValues+0x220>)
   80a4a:	601a      	str	r2, [r3, #0]
		break;
		printf("Invalid distance\n");
	}

	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
   80a4c:	4d17      	ldr	r5, [pc, #92]	; (80aac <getPIDValues+0x1d4>)
   80a4e:	4c18      	ldr	r4, [pc, #96]	; (80ab0 <getPIDValues+0x1d8>)
		vTaskDelay(1);
   80a50:	4e18      	ldr	r6, [pc, #96]	; (80ab4 <getPIDValues+0x1dc>)
   80a52:	e015      	b.n	80a80 <getPIDValues+0x1a8>
		case 10 :
		setPoint = setPointCm;
		break;

		case 20:
		setPoint = setPointCm;
   80a54:	2214      	movs	r2, #20
   80a56:	4b28      	ldr	r3, [pc, #160]	; (80af8 <getPIDValues+0x220>)
   80a58:	601a      	str	r2, [r3, #0]
		break;
   80a5a:	e7f7      	b.n	80a4c <getPIDValues+0x174>

		case 30 :
		setPoint = setPointCm;
   80a5c:	221e      	movs	r2, #30
   80a5e:	4b26      	ldr	r3, [pc, #152]	; (80af8 <getPIDValues+0x220>)
   80a60:	601a      	str	r2, [r3, #0]
		break;
   80a62:	e7f3      	b.n	80a4c <getPIDValues+0x174>

		case 40 :
		setPoint = setPointCm;
   80a64:	2228      	movs	r2, #40	; 0x28
   80a66:	4b24      	ldr	r3, [pc, #144]	; (80af8 <getPIDValues+0x220>)
   80a68:	601a      	str	r2, [r3, #0]
		break;
   80a6a:	e7ef      	b.n	80a4c <getPIDValues+0x174>

		case 50 :
		setPoint = setPointCm;
   80a6c:	2232      	movs	r2, #50	; 0x32
   80a6e:	4b22      	ldr	r3, [pc, #136]	; (80af8 <getPIDValues+0x220>)
   80a70:	601a      	str	r2, [r3, #0]
		break;
   80a72:	e7eb      	b.n	80a4c <getPIDValues+0x174>

		default:
		setPoint = CENTIMETER_DEFAULT;
   80a74:	221e      	movs	r2, #30
   80a76:	4b20      	ldr	r3, [pc, #128]	; (80af8 <getPIDValues+0x220>)
   80a78:	601a      	str	r2, [r3, #0]
		break;
   80a7a:	e7e7      	b.n	80a4c <getPIDValues+0x174>
		printf("Invalid distance\n");
	}

	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
		vTaskDelay(1);
   80a7c:	2001      	movs	r0, #1
   80a7e:	47b0      	blx	r6
		break;
		printf("Invalid distance\n");
	}

	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
   80a80:	4628      	mov	r0, r5
   80a82:	47a0      	blx	r4
   80a84:	2800      	cmp	r0, #0
   80a86:	d0f9      	beq.n	80a7c <getPIDValues+0x1a4>
		vTaskDelay(1);
	};
	// Clear RX buffer
	while (uart_is_rx_ready (CONF_UART)){
   80a88:	4c08      	ldr	r4, [pc, #32]	; (80aac <getPIDValues+0x1d4>)
   80a8a:	4d09      	ldr	r5, [pc, #36]	; (80ab0 <getPIDValues+0x1d8>)
		uint8_t clearBuffer = 0;
		uart_read(CONF_UART, &clearBuffer);
   80a8c:	4e0a      	ldr	r6, [pc, #40]	; (80ab8 <getPIDValues+0x1e0>)
   80a8e:	e005      	b.n	80a9c <getPIDValues+0x1c4>
	while (!uart_is_rx_ready (CONF_UART)){
		vTaskDelay(1);
	};
	// Clear RX buffer
	while (uart_is_rx_ready (CONF_UART)){
		uint8_t clearBuffer = 0;
   80a90:	a904      	add	r1, sp, #16
   80a92:	2300      	movs	r3, #0
   80a94:	f801 3d09 	strb.w	r3, [r1, #-9]!
		uart_read(CONF_UART, &clearBuffer);
   80a98:	4620      	mov	r0, r4
   80a9a:	47b0      	blx	r6
	// Wait here untill start signal is sent from matlab
	while (!uart_is_rx_ready (CONF_UART)){
		vTaskDelay(1);
	};
	// Clear RX buffer
	while (uart_is_rx_ready (CONF_UART)){
   80a9c:	4620      	mov	r0, r4
   80a9e:	47a8      	blx	r5
   80aa0:	2800      	cmp	r0, #0
   80aa2:	d1f5      	bne.n	80a90 <getPIDValues+0x1b8>
		uint8_t clearBuffer = 0;
		uart_read(CONF_UART, &clearBuffer);
	};
}
   80aa4:	b004      	add	sp, #16
   80aa6:	bd70      	pop	{r4, r5, r6, pc}
   80aa8:	20070140 	.word	0x20070140
   80aac:	400e0800 	.word	0x400e0800
   80ab0:	00082491 	.word	0x00082491
   80ab4:	00081a45 	.word	0x00081a45
   80ab8:	000824a9 	.word	0x000824a9
   80abc:	00086970 	.word	0x00086970
   80ac0:	000839f9 	.word	0x000839f9
   80ac4:	0008698c 	.word	0x0008698c
   80ac8:	0008699c 	.word	0x0008699c
   80acc:	000869a8 	.word	0x000869a8
   80ad0:	000869b4 	.word	0x000869b4
   80ad4:	000869c0 	.word	0x000869c0
   80ad8:	00082f45 	.word	0x00082f45
   80adc:	40590000 	.word	0x40590000
   80ae0:	00083285 	.word	0x00083285
   80ae4:	200709f8 	.word	0x200709f8
   80ae8:	51eb851f 	.word	0x51eb851f
   80aec:	00082f65 	.word	0x00082f65
   80af0:	20070a18 	.word	0x20070a18
   80af4:	20070a00 	.word	0x20070a00
   80af8:	20070a10 	.word	0x20070a10

00080afc <sendValues>:

/* Function that sends values to Matlab */
void sendValues(){
   80afc:	b538      	push	{r3, r4, r5, lr}
	if(!isMatlab){
   80afe:	4b0e      	ldr	r3, [pc, #56]	; (80b38 <sendValues+0x3c>)
   80b00:	781b      	ldrb	r3, [r3, #0]
   80b02:	b913      	cbnz	r3, 80b0a <sendValues+0xe>
		printf("Values:\n");
   80b04:	480d      	ldr	r0, [pc, #52]	; (80b3c <sendValues+0x40>)
   80b06:	4b0e      	ldr	r3, [pc, #56]	; (80b40 <sendValues+0x44>)
   80b08:	4798      	blx	r3
	}
	//printf("%i\n\r", (int32_t)((float)(10000*D_Output)));
	printf("%i\n\r", error);
   80b0a:	4d0e      	ldr	r5, [pc, #56]	; (80b44 <sendValues+0x48>)
   80b0c:	4628      	mov	r0, r5
   80b0e:	4b0e      	ldr	r3, [pc, #56]	; (80b48 <sendValues+0x4c>)
   80b10:	6819      	ldr	r1, [r3, #0]
   80b12:	4c0b      	ldr	r4, [pc, #44]	; (80b40 <sendValues+0x44>)
   80b14:	47a0      	blx	r4
	printf("%i\n\r", pwm_val);
   80b16:	4628      	mov	r0, r5
   80b18:	4b0c      	ldr	r3, [pc, #48]	; (80b4c <sendValues+0x50>)
   80b1a:	6819      	ldr	r1, [r3, #0]
   80b1c:	47a0      	blx	r4
	printf("%i\n\r", distance);
   80b1e:	4628      	mov	r0, r5
   80b20:	4b0b      	ldr	r3, [pc, #44]	; (80b50 <sendValues+0x54>)
   80b22:	6819      	ldr	r1, [r3, #0]
   80b24:	47a0      	blx	r4
	printf("%i\n\r", (int32_t)I_Output);
   80b26:	4b0b      	ldr	r3, [pc, #44]	; (80b54 <sendValues+0x58>)
   80b28:	6818      	ldr	r0, [r3, #0]
   80b2a:	4b0b      	ldr	r3, [pc, #44]	; (80b58 <sendValues+0x5c>)
   80b2c:	4798      	blx	r3
   80b2e:	4601      	mov	r1, r0
   80b30:	4628      	mov	r0, r5
   80b32:	47a0      	blx	r4
   80b34:	bd38      	pop	{r3, r4, r5, pc}
   80b36:	bf00      	nop
   80b38:	20070140 	.word	0x20070140
   80b3c:	000869d4 	.word	0x000869d4
   80b40:	000839f9 	.word	0x000839f9
   80b44:	000869e0 	.word	0x000869e0
   80b48:	200709f0 	.word	0x200709f0
   80b4c:	200709e4 	.word	0x200709e4
   80b50:	200709ec 	.word	0x200709ec
   80b54:	200709e0 	.word	0x200709e0
   80b58:	0008395d 	.word	0x0008395d

00080b5c <SerialComTask>:
#include "UARTFunctions.h"
#include "ADCCustom.h"
#include "testFunctions.h"

void SerialComTask (void *pvParameters)
{
   80b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80b5e:	b083      	sub	sp, #12
	getPIDValues(); // Get Values from Matlab
   80b60:	4b10      	ldr	r3, [pc, #64]	; (80ba4 <SerialComTask+0x48>)
   80b62:	4798      	blx	r3

	xSemaphoreGive(sem); // Tell PID Task to start
   80b64:	4b10      	ldr	r3, [pc, #64]	; (80ba8 <SerialComTask+0x4c>)
   80b66:	6818      	ldr	r0, [r3, #0]
   80b68:	2100      	movs	r1, #0
   80b6a:	460a      	mov	r2, r1
   80b6c:	460b      	mov	r3, r1
   80b6e:	4c0f      	ldr	r4, [pc, #60]	; (80bac <SerialComTask+0x50>)
   80b70:	47a0      	blx	r4

	for(;;){

		// Wait here for Matlab to send signal its ready to receive values
		while (!uart_is_rx_ready (CONF_UART)){
   80b72:	4c0f      	ldr	r4, [pc, #60]	; (80bb0 <SerialComTask+0x54>)
   80b74:	4d0f      	ldr	r5, [pc, #60]	; (80bb4 <SerialComTask+0x58>)
		};

		// Clear RX buffer
		while (uart_is_rx_ready (CONF_UART)){
			uint8_t clearBuffer = 0;
			uart_read(CONF_UART, &clearBuffer);
   80b76:	4e10      	ldr	r6, [pc, #64]	; (80bb8 <SerialComTask+0x5c>)
		};

		sendValues(); // Send values to MATLAB for graphing
   80b78:	4f10      	ldr	r7, [pc, #64]	; (80bbc <SerialComTask+0x60>)
   80b7a:	e002      	b.n	80b82 <SerialComTask+0x26>

	for(;;){

		// Wait here for Matlab to send signal its ready to receive values
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
   80b7c:	2001      	movs	r0, #1
   80b7e:	4b10      	ldr	r3, [pc, #64]	; (80bc0 <SerialComTask+0x64>)
   80b80:	4798      	blx	r3
	xSemaphoreGive(sem); // Tell PID Task to start

	for(;;){

		// Wait here for Matlab to send signal its ready to receive values
		while (!uart_is_rx_ready (CONF_UART)){
   80b82:	4620      	mov	r0, r4
   80b84:	47a8      	blx	r5
   80b86:	2800      	cmp	r0, #0
   80b88:	d0f8      	beq.n	80b7c <SerialComTask+0x20>
   80b8a:	e005      	b.n	80b98 <SerialComTask+0x3c>
			vTaskDelay(1);
		};

		// Clear RX buffer
		while (uart_is_rx_ready (CONF_UART)){
			uint8_t clearBuffer = 0;
   80b8c:	a902      	add	r1, sp, #8
   80b8e:	2300      	movs	r3, #0
   80b90:	f801 3d01 	strb.w	r3, [r1, #-1]!
			uart_read(CONF_UART, &clearBuffer);
   80b94:	4620      	mov	r0, r4
   80b96:	47b0      	blx	r6
		while (!uart_is_rx_ready (CONF_UART)){
			vTaskDelay(1);
		};

		// Clear RX buffer
		while (uart_is_rx_ready (CONF_UART)){
   80b98:	4620      	mov	r0, r4
   80b9a:	47a8      	blx	r5
   80b9c:	2800      	cmp	r0, #0
   80b9e:	d1f5      	bne.n	80b8c <SerialComTask+0x30>
			uint8_t clearBuffer = 0;
			uart_read(CONF_UART, &clearBuffer);
		};

		sendValues(); // Send values to MATLAB for graphing
   80ba0:	47b8      	blx	r7
	}
   80ba2:	e7ee      	b.n	80b82 <SerialComTask+0x26>
   80ba4:	000808d9 	.word	0x000808d9
   80ba8:	200709dc 	.word	0x200709dc
   80bac:	00081119 	.word	0x00081119
   80bb0:	400e0800 	.word	0x400e0800
   80bb4:	00082491 	.word	0x00082491
   80bb8:	000824a9 	.word	0x000824a9
   80bbc:	00080afd 	.word	0x00080afd
   80bc0:	00081a45 	.word	0x00081a45

00080bc4 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80bc4:	f100 0308 	add.w	r3, r0, #8
   80bc8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80bca:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80bce:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80bd0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80bd2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80bd4:	2300      	movs	r3, #0
   80bd6:	6003      	str	r3, [r0, #0]
   80bd8:	4770      	bx	lr
   80bda:	bf00      	nop

00080bdc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80bdc:	2300      	movs	r3, #0
   80bde:	6103      	str	r3, [r0, #16]
   80be0:	4770      	bx	lr
   80be2:	bf00      	nop

00080be4 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80be4:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80be6:	685a      	ldr	r2, [r3, #4]
   80be8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80bea:	6842      	ldr	r2, [r0, #4]
   80bec:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80bee:	685a      	ldr	r2, [r3, #4]
   80bf0:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80bf2:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80bf4:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80bf6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80bf8:	6803      	ldr	r3, [r0, #0]
   80bfa:	3301      	adds	r3, #1
   80bfc:	6003      	str	r3, [r0, #0]
   80bfe:	4770      	bx	lr

00080c00 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80c00:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80c02:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80c04:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80c08:	429c      	cmp	r4, r3
   80c0a:	d101      	bne.n	80c10 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80c0c:	6902      	ldr	r2, [r0, #16]
   80c0e:	e00c      	b.n	80c2a <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80c10:	f100 0208 	add.w	r2, r0, #8
   80c14:	68c3      	ldr	r3, [r0, #12]
   80c16:	881b      	ldrh	r3, [r3, #0]
   80c18:	b29b      	uxth	r3, r3
   80c1a:	429c      	cmp	r4, r3
   80c1c:	d305      	bcc.n	80c2a <vListInsert+0x2a>
   80c1e:	6852      	ldr	r2, [r2, #4]
   80c20:	6853      	ldr	r3, [r2, #4]
   80c22:	881b      	ldrh	r3, [r3, #0]
   80c24:	b29b      	uxth	r3, r3
   80c26:	429c      	cmp	r4, r3
   80c28:	d2f9      	bcs.n	80c1e <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80c2a:	6853      	ldr	r3, [r2, #4]
   80c2c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80c2e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80c30:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80c32:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80c34:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80c36:	6803      	ldr	r3, [r0, #0]
   80c38:	3301      	adds	r3, #1
   80c3a:	6003      	str	r3, [r0, #0]
}
   80c3c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80c40:	4770      	bx	lr
   80c42:	bf00      	nop

00080c44 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80c44:	6843      	ldr	r3, [r0, #4]
   80c46:	6882      	ldr	r2, [r0, #8]
   80c48:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80c4a:	6883      	ldr	r3, [r0, #8]
   80c4c:	6842      	ldr	r2, [r0, #4]
   80c4e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80c50:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80c52:	685a      	ldr	r2, [r3, #4]
   80c54:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80c56:	bf04      	itt	eq
   80c58:	6882      	ldreq	r2, [r0, #8]
   80c5a:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80c5c:	2200      	movs	r2, #0
   80c5e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80c60:	681a      	ldr	r2, [r3, #0]
   80c62:	3a01      	subs	r2, #1
   80c64:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80c66:	6818      	ldr	r0, [r3, #0]
}
   80c68:	4770      	bx	lr
   80c6a:	bf00      	nop

00080c6c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80c6c:	4803      	ldr	r0, [pc, #12]	; (80c7c <prvPortStartFirstTask+0x10>)
   80c6e:	6800      	ldr	r0, [r0, #0]
   80c70:	6800      	ldr	r0, [r0, #0]
   80c72:	f380 8808 	msr	MSP, r0
   80c76:	b662      	cpsie	i
   80c78:	df00      	svc	0
   80c7a:	bf00      	nop
   80c7c:	e000ed08 	.word	0xe000ed08

00080c80 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80c80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80c84:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80c88:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80c8c:	2300      	movs	r3, #0
   80c8e:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80c92:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80c96:	3840      	subs	r0, #64	; 0x40
   80c98:	4770      	bx	lr
   80c9a:	bf00      	nop

00080c9c <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80c9c:	4b06      	ldr	r3, [pc, #24]	; (80cb8 <pxCurrentTCBConst2>)
   80c9e:	6819      	ldr	r1, [r3, #0]
   80ca0:	6808      	ldr	r0, [r1, #0]
   80ca2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80ca6:	f380 8809 	msr	PSP, r0
   80caa:	f04f 0000 	mov.w	r0, #0
   80cae:	f380 8811 	msr	BASEPRI, r0
   80cb2:	f04e 0e0d 	orr.w	lr, lr, #13
   80cb6:	4770      	bx	lr

00080cb8 <pxCurrentTCBConst2>:
   80cb8:	20078b5c 	.word	0x20078b5c

00080cbc <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80cbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80cc0:	4b01      	ldr	r3, [pc, #4]	; (80cc8 <vPortYieldFromISR+0xc>)
   80cc2:	601a      	str	r2, [r3, #0]
   80cc4:	4770      	bx	lr
   80cc6:	bf00      	nop
   80cc8:	e000ed04 	.word	0xe000ed04

00080ccc <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80ccc:	f3ef 8011 	mrs	r0, BASEPRI
   80cd0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80cd4:	f381 8811 	msr	BASEPRI, r1
   80cd8:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80cda:	2000      	movs	r0, #0

00080cdc <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80cdc:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80cde:	4b03      	ldr	r3, [pc, #12]	; (80cec <vPortEnterCritical+0x10>)
   80ce0:	4798      	blx	r3
	uxCriticalNesting++;
   80ce2:	4a03      	ldr	r2, [pc, #12]	; (80cf0 <vPortEnterCritical+0x14>)
   80ce4:	6813      	ldr	r3, [r2, #0]
   80ce6:	3301      	adds	r3, #1
   80ce8:	6013      	str	r3, [r2, #0]
   80cea:	bd08      	pop	{r3, pc}
   80cec:	00080ccd 	.word	0x00080ccd
   80cf0:	20070144 	.word	0x20070144

00080cf4 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80cf4:	f380 8811 	msr	BASEPRI, r0
   80cf8:	4770      	bx	lr
   80cfa:	bf00      	nop

00080cfc <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80cfc:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80cfe:	4a04      	ldr	r2, [pc, #16]	; (80d10 <vPortExitCritical+0x14>)
   80d00:	6813      	ldr	r3, [r2, #0]
   80d02:	3b01      	subs	r3, #1
   80d04:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80d06:	b913      	cbnz	r3, 80d0e <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80d08:	2000      	movs	r0, #0
   80d0a:	4b02      	ldr	r3, [pc, #8]	; (80d14 <vPortExitCritical+0x18>)
   80d0c:	4798      	blx	r3
   80d0e:	bd08      	pop	{r3, pc}
   80d10:	20070144 	.word	0x20070144
   80d14:	00080cf5 	.word	0x00080cf5

00080d18 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80d18:	f3ef 8009 	mrs	r0, PSP
   80d1c:	4b0c      	ldr	r3, [pc, #48]	; (80d50 <pxCurrentTCBConst>)
   80d1e:	681a      	ldr	r2, [r3, #0]
   80d20:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d24:	6010      	str	r0, [r2, #0]
   80d26:	e92d 4008 	stmdb	sp!, {r3, lr}
   80d2a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80d2e:	f380 8811 	msr	BASEPRI, r0
   80d32:	f000 feef 	bl	81b14 <vTaskSwitchContext>
   80d36:	f04f 0000 	mov.w	r0, #0
   80d3a:	f380 8811 	msr	BASEPRI, r0
   80d3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80d42:	6819      	ldr	r1, [r3, #0]
   80d44:	6808      	ldr	r0, [r1, #0]
   80d46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80d4a:	f380 8809 	msr	PSP, r0
   80d4e:	4770      	bx	lr

00080d50 <pxCurrentTCBConst>:
   80d50:	20078b5c 	.word	0x20078b5c

00080d54 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80d54:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80d56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80d5a:	4b05      	ldr	r3, [pc, #20]	; (80d70 <SysTick_Handler+0x1c>)
   80d5c:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80d5e:	4b05      	ldr	r3, [pc, #20]	; (80d74 <SysTick_Handler+0x20>)
   80d60:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80d62:	4b05      	ldr	r3, [pc, #20]	; (80d78 <SysTick_Handler+0x24>)
   80d64:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80d66:	2000      	movs	r0, #0
   80d68:	4b04      	ldr	r3, [pc, #16]	; (80d7c <SysTick_Handler+0x28>)
   80d6a:	4798      	blx	r3
   80d6c:	bd08      	pop	{r3, pc}
   80d6e:	bf00      	nop
   80d70:	e000ed04 	.word	0xe000ed04
   80d74:	00080ccd 	.word	0x00080ccd
   80d78:	0008177d 	.word	0x0008177d
   80d7c:	00080cf5 	.word	0x00080cf5

00080d80 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80d80:	4a03      	ldr	r2, [pc, #12]	; (80d90 <vPortSetupTimerInterrupt+0x10>)
   80d82:	4b04      	ldr	r3, [pc, #16]	; (80d94 <vPortSetupTimerInterrupt+0x14>)
   80d84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80d86:	2207      	movs	r2, #7
   80d88:	3b04      	subs	r3, #4
   80d8a:	601a      	str	r2, [r3, #0]
   80d8c:	4770      	bx	lr
   80d8e:	bf00      	nop
   80d90:	0001481f 	.word	0x0001481f
   80d94:	e000e014 	.word	0xe000e014

00080d98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80d98:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80d9a:	4b09      	ldr	r3, [pc, #36]	; (80dc0 <xPortStartScheduler+0x28>)
   80d9c:	681a      	ldr	r2, [r3, #0]
   80d9e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80da2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80da4:	681a      	ldr	r2, [r3, #0]
   80da6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80daa:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80dac:	4b05      	ldr	r3, [pc, #20]	; (80dc4 <xPortStartScheduler+0x2c>)
   80dae:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80db0:	2400      	movs	r4, #0
   80db2:	4b05      	ldr	r3, [pc, #20]	; (80dc8 <xPortStartScheduler+0x30>)
   80db4:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80db6:	4b05      	ldr	r3, [pc, #20]	; (80dcc <xPortStartScheduler+0x34>)
   80db8:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80dba:	4620      	mov	r0, r4
   80dbc:	bd10      	pop	{r4, pc}
   80dbe:	bf00      	nop
   80dc0:	e000ed20 	.word	0xe000ed20
   80dc4:	00080d81 	.word	0x00080d81
   80dc8:	20070144 	.word	0x20070144
   80dcc:	00080c6d 	.word	0x00080c6d

00080dd0 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80dd0:	4a13      	ldr	r2, [pc, #76]	; (80e20 <prvInsertBlockIntoFreeList+0x50>)
   80dd2:	e000      	b.n	80dd6 <prvInsertBlockIntoFreeList+0x6>
   80dd4:	461a      	mov	r2, r3
   80dd6:	6813      	ldr	r3, [r2, #0]
   80dd8:	4283      	cmp	r3, r0
   80dda:	d3fb      	bcc.n	80dd4 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80ddc:	b430      	push	{r4, r5}
   80dde:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80de0:	6854      	ldr	r4, [r2, #4]
   80de2:	1915      	adds	r5, r2, r4
   80de4:	4285      	cmp	r5, r0
   80de6:	d103      	bne.n	80df0 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80de8:	6868      	ldr	r0, [r5, #4]
   80dea:	4404      	add	r4, r0
   80dec:	6054      	str	r4, [r2, #4]
   80dee:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80df0:	6842      	ldr	r2, [r0, #4]
   80df2:	1884      	adds	r4, r0, r2
   80df4:	429c      	cmp	r4, r3
   80df6:	d10c      	bne.n	80e12 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80df8:	4b0a      	ldr	r3, [pc, #40]	; (80e24 <prvInsertBlockIntoFreeList+0x54>)
   80dfa:	681b      	ldr	r3, [r3, #0]
   80dfc:	429c      	cmp	r4, r3
   80dfe:	d006      	beq.n	80e0e <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80e00:	6863      	ldr	r3, [r4, #4]
   80e02:	441a      	add	r2, r3
   80e04:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80e06:	680b      	ldr	r3, [r1, #0]
   80e08:	681b      	ldr	r3, [r3, #0]
   80e0a:	6003      	str	r3, [r0, #0]
   80e0c:	e002      	b.n	80e14 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80e0e:	6004      	str	r4, [r0, #0]
   80e10:	e000      	b.n	80e14 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80e12:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80e14:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80e16:	bf18      	it	ne
   80e18:	6008      	strne	r0, [r1, #0]
	}
}
   80e1a:	bc30      	pop	{r4, r5}
   80e1c:	4770      	bx	lr
   80e1e:	bf00      	nop
   80e20:	20078a24 	.word	0x20078a24
   80e24:	20078a20 	.word	0x20078a20

00080e28 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80e28:	b538      	push	{r3, r4, r5, lr}
   80e2a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80e2c:	4b29      	ldr	r3, [pc, #164]	; (80ed4 <pvPortMalloc+0xac>)
   80e2e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80e30:	4b29      	ldr	r3, [pc, #164]	; (80ed8 <pvPortMalloc+0xb0>)
   80e32:	681b      	ldr	r3, [r3, #0]
   80e34:	b99b      	cbnz	r3, 80e5e <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80e36:	4a29      	ldr	r2, [pc, #164]	; (80edc <pvPortMalloc+0xb4>)
   80e38:	4b29      	ldr	r3, [pc, #164]	; (80ee0 <pvPortMalloc+0xb8>)
   80e3a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80e3c:	2100      	movs	r1, #0
   80e3e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80e40:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80e44:	1898      	adds	r0, r3, r2
   80e46:	4d24      	ldr	r5, [pc, #144]	; (80ed8 <pvPortMalloc+0xb0>)
   80e48:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80e4a:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80e4e:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80e50:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80e52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80e54:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80e56:	4a23      	ldr	r2, [pc, #140]	; (80ee4 <pvPortMalloc+0xbc>)
   80e58:	6813      	ldr	r3, [r2, #0]
   80e5a:	3b10      	subs	r3, #16
   80e5c:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80e5e:	2c00      	cmp	r4, #0
   80e60:	d02e      	beq.n	80ec0 <pvPortMalloc+0x98>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80e62:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80e66:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80e6a:	bf1c      	itt	ne
   80e6c:	f022 0207 	bicne.w	r2, r2, #7
   80e70:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80e72:	1e51      	subs	r1, r2, #1
   80e74:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80e78:	4299      	cmp	r1, r3
   80e7a:	d823      	bhi.n	80ec4 <pvPortMalloc+0x9c>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80e7c:	4917      	ldr	r1, [pc, #92]	; (80edc <pvPortMalloc+0xb4>)
   80e7e:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80e80:	e001      	b.n	80e86 <pvPortMalloc+0x5e>
   80e82:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80e84:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80e86:	6863      	ldr	r3, [r4, #4]
   80e88:	429a      	cmp	r2, r3
   80e8a:	d902      	bls.n	80e92 <pvPortMalloc+0x6a>
   80e8c:	6823      	ldr	r3, [r4, #0]
   80e8e:	2b00      	cmp	r3, #0
   80e90:	d1f7      	bne.n	80e82 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80e92:	4b11      	ldr	r3, [pc, #68]	; (80ed8 <pvPortMalloc+0xb0>)
   80e94:	681b      	ldr	r3, [r3, #0]
   80e96:	429c      	cmp	r4, r3
   80e98:	d016      	beq.n	80ec8 <pvPortMalloc+0xa0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80e9a:	680d      	ldr	r5, [r1, #0]
   80e9c:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80e9e:	6823      	ldr	r3, [r4, #0]
   80ea0:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80ea2:	6863      	ldr	r3, [r4, #4]
   80ea4:	1a9b      	subs	r3, r3, r2
   80ea6:	2b20      	cmp	r3, #32
   80ea8:	d904      	bls.n	80eb4 <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80eaa:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80eac:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80eae:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80eb0:	4b0d      	ldr	r3, [pc, #52]	; (80ee8 <pvPortMalloc+0xc0>)
   80eb2:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80eb4:	4a0b      	ldr	r2, [pc, #44]	; (80ee4 <pvPortMalloc+0xbc>)
   80eb6:	6813      	ldr	r3, [r2, #0]
   80eb8:	6861      	ldr	r1, [r4, #4]
   80eba:	1a5b      	subs	r3, r3, r1
   80ebc:	6013      	str	r3, [r2, #0]
   80ebe:	e004      	b.n	80eca <pvPortMalloc+0xa2>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80ec0:	2500      	movs	r5, #0
   80ec2:	e002      	b.n	80eca <pvPortMalloc+0xa2>
   80ec4:	2500      	movs	r5, #0
   80ec6:	e000      	b.n	80eca <pvPortMalloc+0xa2>
   80ec8:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80eca:	4b08      	ldr	r3, [pc, #32]	; (80eec <pvPortMalloc+0xc4>)
   80ecc:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80ece:	4628      	mov	r0, r5
   80ed0:	bd38      	pop	{r3, r4, r5, pc}
   80ed2:	bf00      	nop
   80ed4:	0008174d 	.word	0x0008174d
   80ed8:	20078a20 	.word	0x20078a20
   80edc:	20078a24 	.word	0x20078a24
   80ee0:	20070a20 	.word	0x20070a20
   80ee4:	20070148 	.word	0x20070148
   80ee8:	00080dd1 	.word	0x00080dd1
   80eec:	000818a9 	.word	0x000818a9

00080ef0 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80ef0:	b180      	cbz	r0, 80f14 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80ef2:	b510      	push	{r4, lr}
   80ef4:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80ef6:	4b08      	ldr	r3, [pc, #32]	; (80f18 <vPortFree+0x28>)
   80ef8:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80efa:	4a08      	ldr	r2, [pc, #32]	; (80f1c <vPortFree+0x2c>)
   80efc:	6811      	ldr	r1, [r2, #0]
   80efe:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80f02:	440b      	add	r3, r1
   80f04:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80f06:	f1a4 0010 	sub.w	r0, r4, #16
   80f0a:	4b05      	ldr	r3, [pc, #20]	; (80f20 <vPortFree+0x30>)
   80f0c:	4798      	blx	r3
		}
		xTaskResumeAll();
   80f0e:	4b05      	ldr	r3, [pc, #20]	; (80f24 <vPortFree+0x34>)
   80f10:	4798      	blx	r3
   80f12:	bd10      	pop	{r4, pc}
   80f14:	4770      	bx	lr
   80f16:	bf00      	nop
   80f18:	0008174d 	.word	0x0008174d
   80f1c:	20070148 	.word	0x20070148
   80f20:	00080dd1 	.word	0x00080dd1
   80f24:	000818a9 	.word	0x000818a9

00080f28 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80f28:	b510      	push	{r4, lr}
   80f2a:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80f2c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80f2e:	b93b      	cbnz	r3, 80f40 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80f30:	6803      	ldr	r3, [r0, #0]
   80f32:	bb1b      	cbnz	r3, 80f7c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80f34:	6840      	ldr	r0, [r0, #4]
   80f36:	4b13      	ldr	r3, [pc, #76]	; (80f84 <prvCopyDataToQueue+0x5c>)
   80f38:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80f3a:	2300      	movs	r3, #0
   80f3c:	6063      	str	r3, [r4, #4]
   80f3e:	e01d      	b.n	80f7c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80f40:	b96a      	cbnz	r2, 80f5e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80f42:	6880      	ldr	r0, [r0, #8]
   80f44:	461a      	mov	r2, r3
   80f46:	4b10      	ldr	r3, [pc, #64]	; (80f88 <prvCopyDataToQueue+0x60>)
   80f48:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80f4a:	68a2      	ldr	r2, [r4, #8]
   80f4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80f4e:	4413      	add	r3, r2
   80f50:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80f52:	6862      	ldr	r2, [r4, #4]
   80f54:	4293      	cmp	r3, r2
   80f56:	d311      	bcc.n	80f7c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80f58:	6823      	ldr	r3, [r4, #0]
   80f5a:	60a3      	str	r3, [r4, #8]
   80f5c:	e00e      	b.n	80f7c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80f5e:	68c0      	ldr	r0, [r0, #12]
   80f60:	461a      	mov	r2, r3
   80f62:	4b09      	ldr	r3, [pc, #36]	; (80f88 <prvCopyDataToQueue+0x60>)
   80f64:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80f66:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80f68:	425b      	negs	r3, r3
   80f6a:	68e2      	ldr	r2, [r4, #12]
   80f6c:	441a      	add	r2, r3
   80f6e:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80f70:	6821      	ldr	r1, [r4, #0]
   80f72:	428a      	cmp	r2, r1
   80f74:	d202      	bcs.n	80f7c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80f76:	6862      	ldr	r2, [r4, #4]
   80f78:	4413      	add	r3, r2
   80f7a:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80f7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f7e:	3301      	adds	r3, #1
   80f80:	63a3      	str	r3, [r4, #56]	; 0x38
   80f82:	bd10      	pop	{r4, pc}
   80f84:	00081e55 	.word	0x00081e55
   80f88:	00083a21 	.word	0x00083a21

00080f8c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80f8c:	b538      	push	{r3, r4, r5, lr}
   80f8e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80f90:	6800      	ldr	r0, [r0, #0]
   80f92:	b158      	cbz	r0, 80fac <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80f94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   80f96:	68dc      	ldr	r4, [r3, #12]
   80f98:	4414      	add	r4, r2
   80f9a:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80f9c:	685d      	ldr	r5, [r3, #4]
   80f9e:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80fa0:	bf28      	it	cs
   80fa2:	60d8      	strcs	r0, [r3, #12]
   80fa4:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80fa6:	68d9      	ldr	r1, [r3, #12]
   80fa8:	4b01      	ldr	r3, [pc, #4]	; (80fb0 <prvCopyDataFromQueue+0x24>)
   80faa:	4798      	blx	r3
   80fac:	bd38      	pop	{r3, r4, r5, pc}
   80fae:	bf00      	nop
   80fb0:	00083a21 	.word	0x00083a21

00080fb4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80fb6:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80fb8:	4b1e      	ldr	r3, [pc, #120]	; (81034 <prvUnlockQueue+0x80>)
   80fba:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80fbc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80fbe:	2b00      	cmp	r3, #0
   80fc0:	dd13      	ble.n	80fea <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80fc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80fc4:	b91b      	cbnz	r3, 80fce <prvUnlockQueue+0x1a>
   80fc6:	e010      	b.n	80fea <prvUnlockQueue+0x36>
   80fc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80fca:	b923      	cbnz	r3, 80fd6 <prvUnlockQueue+0x22>
   80fcc:	e00d      	b.n	80fea <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80fce:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80fd2:	4d19      	ldr	r5, [pc, #100]	; (81038 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80fd4:	4f19      	ldr	r7, [pc, #100]	; (8103c <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80fd6:	4630      	mov	r0, r6
   80fd8:	47a8      	blx	r5
   80fda:	b100      	cbz	r0, 80fde <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80fdc:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80fde:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80fe0:	3b01      	subs	r3, #1
   80fe2:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80fe4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80fe6:	2b00      	cmp	r3, #0
   80fe8:	dcee      	bgt.n	80fc8 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80fea:	f04f 33ff 	mov.w	r3, #4294967295
   80fee:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80ff0:	4b13      	ldr	r3, [pc, #76]	; (81040 <prvUnlockQueue+0x8c>)
   80ff2:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80ff4:	4b0f      	ldr	r3, [pc, #60]	; (81034 <prvUnlockQueue+0x80>)
   80ff6:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80ff8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80ffa:	2b00      	cmp	r3, #0
   80ffc:	dd13      	ble.n	81026 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80ffe:	6923      	ldr	r3, [r4, #16]
   81000:	b91b      	cbnz	r3, 8100a <prvUnlockQueue+0x56>
   81002:	e010      	b.n	81026 <prvUnlockQueue+0x72>
   81004:	6923      	ldr	r3, [r4, #16]
   81006:	b923      	cbnz	r3, 81012 <prvUnlockQueue+0x5e>
   81008:	e00d      	b.n	81026 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8100a:	f104 0610 	add.w	r6, r4, #16
   8100e:	4d0a      	ldr	r5, [pc, #40]	; (81038 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
   81010:	4f0a      	ldr	r7, [pc, #40]	; (8103c <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81012:	4630      	mov	r0, r6
   81014:	47a8      	blx	r5
   81016:	b100      	cbz	r0, 8101a <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
   81018:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   8101a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8101c:	3b01      	subs	r3, #1
   8101e:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81020:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81022:	2b00      	cmp	r3, #0
   81024:	dcee      	bgt.n	81004 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81026:	f04f 33ff 	mov.w	r3, #4294967295
   8102a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   8102c:	4b04      	ldr	r3, [pc, #16]	; (81040 <prvUnlockQueue+0x8c>)
   8102e:	4798      	blx	r3
   81030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81032:	bf00      	nop
   81034:	00080cdd 	.word	0x00080cdd
   81038:	00081c65 	.word	0x00081c65
   8103c:	00081d9d 	.word	0x00081d9d
   81040:	00080cfd 	.word	0x00080cfd

00081044 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81044:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
   81046:	b918      	cbnz	r0, 81050 <xQueueGenericReset+0xc>
   81048:	4b17      	ldr	r3, [pc, #92]	; (810a8 <xQueueGenericReset+0x64>)
   8104a:	4798      	blx	r3
   8104c:	bf00      	nop
   8104e:	e7fd      	b.n	8104c <xQueueGenericReset+0x8>
   81050:	460d      	mov	r5, r1
   81052:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
   81054:	4b15      	ldr	r3, [pc, #84]	; (810ac <xQueueGenericReset+0x68>)
   81056:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81058:	6822      	ldr	r2, [r4, #0]
   8105a:	6c21      	ldr	r1, [r4, #64]	; 0x40
   8105c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8105e:	fb03 f301 	mul.w	r3, r3, r1
   81062:	18d0      	adds	r0, r2, r3
   81064:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81066:	2000      	movs	r0, #0
   81068:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8106a:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   8106c:	1a5b      	subs	r3, r3, r1
   8106e:	4413      	add	r3, r2
   81070:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81072:	f04f 33ff 	mov.w	r3, #4294967295
   81076:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81078:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8107a:	b955      	cbnz	r5, 81092 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8107c:	6923      	ldr	r3, [r4, #16]
   8107e:	b17b      	cbz	r3, 810a0 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81080:	f104 0010 	add.w	r0, r4, #16
   81084:	4b0a      	ldr	r3, [pc, #40]	; (810b0 <xQueueGenericReset+0x6c>)
   81086:	4798      	blx	r3
   81088:	2801      	cmp	r0, #1
   8108a:	d109      	bne.n	810a0 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   8108c:	4b09      	ldr	r3, [pc, #36]	; (810b4 <xQueueGenericReset+0x70>)
   8108e:	4798      	blx	r3
   81090:	e006      	b.n	810a0 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81092:	f104 0010 	add.w	r0, r4, #16
   81096:	4d08      	ldr	r5, [pc, #32]	; (810b8 <xQueueGenericReset+0x74>)
   81098:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   8109a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8109e:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   810a0:	4b06      	ldr	r3, [pc, #24]	; (810bc <xQueueGenericReset+0x78>)
   810a2:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   810a4:	2001      	movs	r0, #1
   810a6:	bd38      	pop	{r3, r4, r5, pc}
   810a8:	00080ccd 	.word	0x00080ccd
   810ac:	00080cdd 	.word	0x00080cdd
   810b0:	00081c65 	.word	0x00081c65
   810b4:	00080cbd 	.word	0x00080cbd
   810b8:	00080bc5 	.word	0x00080bc5
   810bc:	00080cfd 	.word	0x00080cfd

000810c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   810c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   810c2:	b1a0      	cbz	r0, 810ee <xQueueGenericCreate+0x2e>
   810c4:	460d      	mov	r5, r1
   810c6:	4617      	mov	r7, r2
   810c8:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   810ca:	2050      	movs	r0, #80	; 0x50
   810cc:	4b0e      	ldr	r3, [pc, #56]	; (81108 <xQueueGenericCreate+0x48>)
   810ce:	4798      	blx	r3
		if( pxNewQueue != NULL )
   810d0:	4604      	mov	r4, r0
   810d2:	b160      	cbz	r0, 810ee <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   810d4:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   810d8:	3001      	adds	r0, #1
   810da:	4b0b      	ldr	r3, [pc, #44]	; (81108 <xQueueGenericCreate+0x48>)
   810dc:	4798      	blx	r3
   810de:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   810e0:	b940      	cbnz	r0, 810f4 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   810e2:	4620      	mov	r0, r4
   810e4:	4b09      	ldr	r3, [pc, #36]	; (8110c <xQueueGenericCreate+0x4c>)
   810e6:	4798      	blx	r3
   810e8:	e001      	b.n	810ee <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   810ea:	bf00      	nop
   810ec:	e7fd      	b.n	810ea <xQueueGenericCreate+0x2a>
   810ee:	4b08      	ldr	r3, [pc, #32]	; (81110 <xQueueGenericCreate+0x50>)
   810f0:	4798      	blx	r3
   810f2:	e7fa      	b.n	810ea <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   810f4:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   810f6:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   810f8:	4620      	mov	r0, r4
   810fa:	2101      	movs	r1, #1
   810fc:	4b05      	ldr	r3, [pc, #20]	; (81114 <xQueueGenericCreate+0x54>)
   810fe:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81100:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81104:	4620      	mov	r0, r4
   81106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81108:	00080e29 	.word	0x00080e29
   8110c:	00080ef1 	.word	0x00080ef1
   81110:	00080ccd 	.word	0x00080ccd
   81114:	00081045 	.word	0x00081045

00081118 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8111c:	b085      	sub	sp, #20
   8111e:	9300      	str	r3, [sp, #0]
   81120:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81124:	b918      	cbnz	r0, 8112e <xQueueGenericSend+0x16>
   81126:	4b3a      	ldr	r3, [pc, #232]	; (81210 <xQueueGenericSend+0xf8>)
   81128:	4798      	blx	r3
   8112a:	bf00      	nop
   8112c:	e7fd      	b.n	8112a <xQueueGenericSend+0x12>
   8112e:	468a      	mov	sl, r1
   81130:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81132:	b929      	cbnz	r1, 81140 <xQueueGenericSend+0x28>
   81134:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81136:	b12b      	cbz	r3, 81144 <xQueueGenericSend+0x2c>
   81138:	4b35      	ldr	r3, [pc, #212]	; (81210 <xQueueGenericSend+0xf8>)
   8113a:	4798      	blx	r3
   8113c:	bf00      	nop
   8113e:	e7fd      	b.n	8113c <xQueueGenericSend+0x24>
   81140:	2700      	movs	r7, #0
   81142:	e000      	b.n	81146 <xQueueGenericSend+0x2e>
   81144:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81146:	4e33      	ldr	r6, [pc, #204]	; (81214 <xQueueGenericSend+0xfc>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81148:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 8123c <xQueueGenericSend+0x124>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8114c:	4d32      	ldr	r5, [pc, #200]	; (81218 <xQueueGenericSend+0x100>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8114e:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81150:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81152:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81154:	429a      	cmp	r2, r3
   81156:	d212      	bcs.n	8117e <xQueueGenericSend+0x66>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81158:	4620      	mov	r0, r4
   8115a:	4651      	mov	r1, sl
   8115c:	9a00      	ldr	r2, [sp, #0]
   8115e:	4b2f      	ldr	r3, [pc, #188]	; (8121c <xQueueGenericSend+0x104>)
   81160:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81162:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81164:	b13b      	cbz	r3, 81176 <xQueueGenericSend+0x5e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81166:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8116a:	4b2d      	ldr	r3, [pc, #180]	; (81220 <xQueueGenericSend+0x108>)
   8116c:	4798      	blx	r3
   8116e:	2801      	cmp	r0, #1
   81170:	d101      	bne.n	81176 <xQueueGenericSend+0x5e>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81172:	4b2c      	ldr	r3, [pc, #176]	; (81224 <xQueueGenericSend+0x10c>)
   81174:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81176:	4b28      	ldr	r3, [pc, #160]	; (81218 <xQueueGenericSend+0x100>)
   81178:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8117a:	2001      	movs	r0, #1
   8117c:	e045      	b.n	8120a <xQueueGenericSend+0xf2>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8117e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81182:	b91b      	cbnz	r3, 8118c <xQueueGenericSend+0x74>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81184:	4b24      	ldr	r3, [pc, #144]	; (81218 <xQueueGenericSend+0x100>)
   81186:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   81188:	2000      	movs	r0, #0
   8118a:	e03e      	b.n	8120a <xQueueGenericSend+0xf2>
				}
				else if( xEntryTimeSet == pdFALSE )
   8118c:	b917      	cbnz	r7, 81194 <xQueueGenericSend+0x7c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8118e:	a802      	add	r0, sp, #8
   81190:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81192:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81194:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81196:	4b24      	ldr	r3, [pc, #144]	; (81228 <xQueueGenericSend+0x110>)
   81198:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8119a:	47b0      	blx	r6
   8119c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8119e:	f1b3 3fff 	cmp.w	r3, #4294967295
   811a2:	bf04      	itt	eq
   811a4:	2300      	moveq	r3, #0
   811a6:	6463      	streq	r3, [r4, #68]	; 0x44
   811a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   811aa:	f1b3 3fff 	cmp.w	r3, #4294967295
   811ae:	bf04      	itt	eq
   811b0:	2300      	moveq	r3, #0
   811b2:	64a3      	streq	r3, [r4, #72]	; 0x48
   811b4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   811b6:	a802      	add	r0, sp, #8
   811b8:	f10d 0106 	add.w	r1, sp, #6
   811bc:	4b1b      	ldr	r3, [pc, #108]	; (8122c <xQueueGenericSend+0x114>)
   811be:	4798      	blx	r3
   811c0:	b9e8      	cbnz	r0, 811fe <xQueueGenericSend+0xe6>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   811c2:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   811c4:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   811c8:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   811cc:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   811ce:	45c1      	cmp	r9, r8
   811d0:	d10f      	bne.n	811f2 <xQueueGenericSend+0xda>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   811d2:	f104 0010 	add.w	r0, r4, #16
   811d6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   811da:	4b15      	ldr	r3, [pc, #84]	; (81230 <xQueueGenericSend+0x118>)
   811dc:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   811de:	4620      	mov	r0, r4
   811e0:	4b14      	ldr	r3, [pc, #80]	; (81234 <xQueueGenericSend+0x11c>)
   811e2:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   811e4:	4b14      	ldr	r3, [pc, #80]	; (81238 <xQueueGenericSend+0x120>)
   811e6:	4798      	blx	r3
   811e8:	2800      	cmp	r0, #0
   811ea:	d1b0      	bne.n	8114e <xQueueGenericSend+0x36>
				{
					portYIELD_WITHIN_API();
   811ec:	4b0d      	ldr	r3, [pc, #52]	; (81224 <xQueueGenericSend+0x10c>)
   811ee:	4798      	blx	r3
   811f0:	e7ad      	b.n	8114e <xQueueGenericSend+0x36>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   811f2:	4620      	mov	r0, r4
   811f4:	4b0f      	ldr	r3, [pc, #60]	; (81234 <xQueueGenericSend+0x11c>)
   811f6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   811f8:	4b0f      	ldr	r3, [pc, #60]	; (81238 <xQueueGenericSend+0x120>)
   811fa:	4798      	blx	r3
   811fc:	e7a7      	b.n	8114e <xQueueGenericSend+0x36>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   811fe:	4620      	mov	r0, r4
   81200:	4b0c      	ldr	r3, [pc, #48]	; (81234 <xQueueGenericSend+0x11c>)
   81202:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81204:	4b0c      	ldr	r3, [pc, #48]	; (81238 <xQueueGenericSend+0x120>)
   81206:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81208:	2000      	movs	r0, #0
		}
	}
}
   8120a:	b005      	add	sp, #20
   8120c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81210:	00080ccd 	.word	0x00080ccd
   81214:	00080cdd 	.word	0x00080cdd
   81218:	00080cfd 	.word	0x00080cfd
   8121c:	00080f29 	.word	0x00080f29
   81220:	00081c65 	.word	0x00081c65
   81224:	00080cbd 	.word	0x00080cbd
   81228:	0008174d 	.word	0x0008174d
   8122c:	00081d11 	.word	0x00081d11
   81230:	00081bb9 	.word	0x00081bb9
   81234:	00080fb5 	.word	0x00080fb5
   81238:	000818a9 	.word	0x000818a9
   8123c:	00081ce9 	.word	0x00081ce9

00081240 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   81244:	b918      	cbnz	r0, 8124e <xQueueGenericSendFromISR+0xe>
   81246:	4b1e      	ldr	r3, [pc, #120]	; (812c0 <xQueueGenericSendFromISR+0x80>)
   81248:	4798      	blx	r3
   8124a:	bf00      	nop
   8124c:	e7fd      	b.n	8124a <xQueueGenericSendFromISR+0xa>
   8124e:	460e      	mov	r6, r1
   81250:	4615      	mov	r5, r2
   81252:	4698      	mov	r8, r3
   81254:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81256:	b929      	cbnz	r1, 81264 <xQueueGenericSendFromISR+0x24>
   81258:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8125a:	b11b      	cbz	r3, 81264 <xQueueGenericSendFromISR+0x24>
   8125c:	4b18      	ldr	r3, [pc, #96]	; (812c0 <xQueueGenericSendFromISR+0x80>)
   8125e:	4798      	blx	r3
   81260:	bf00      	nop
   81262:	e7fd      	b.n	81260 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81264:	4b16      	ldr	r3, [pc, #88]	; (812c0 <xQueueGenericSendFromISR+0x80>)
   81266:	4798      	blx	r3
   81268:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8126a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8126c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8126e:	429a      	cmp	r2, r3
   81270:	d218      	bcs.n	812a4 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81272:	4620      	mov	r0, r4
   81274:	4631      	mov	r1, r6
   81276:	4642      	mov	r2, r8
   81278:	4b12      	ldr	r3, [pc, #72]	; (812c4 <xQueueGenericSendFromISR+0x84>)
   8127a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   8127c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8127e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81282:	d10a      	bne.n	8129a <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81284:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81286:	b17b      	cbz	r3, 812a8 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81288:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8128c:	4b0e      	ldr	r3, [pc, #56]	; (812c8 <xQueueGenericSendFromISR+0x88>)
   8128e:	4798      	blx	r3
   81290:	b160      	cbz	r0, 812ac <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81292:	b16d      	cbz	r5, 812b0 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81294:	2401      	movs	r4, #1
   81296:	602c      	str	r4, [r5, #0]
   81298:	e00b      	b.n	812b2 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8129a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8129c:	3301      	adds	r3, #1
   8129e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   812a0:	2401      	movs	r4, #1
   812a2:	e006      	b.n	812b2 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   812a4:	2400      	movs	r4, #0
   812a6:	e004      	b.n	812b2 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   812a8:	2401      	movs	r4, #1
   812aa:	e002      	b.n	812b2 <xQueueGenericSendFromISR+0x72>
   812ac:	2401      	movs	r4, #1
   812ae:	e000      	b.n	812b2 <xQueueGenericSendFromISR+0x72>
   812b0:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   812b2:	4638      	mov	r0, r7
   812b4:	4b05      	ldr	r3, [pc, #20]	; (812cc <xQueueGenericSendFromISR+0x8c>)
   812b6:	4798      	blx	r3

	return xReturn;
}
   812b8:	4620      	mov	r0, r4
   812ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   812be:	bf00      	nop
   812c0:	00080ccd 	.word	0x00080ccd
   812c4:	00080f29 	.word	0x00080f29
   812c8:	00081c65 	.word	0x00081c65
   812cc:	00080cf5 	.word	0x00080cf5

000812d0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   812d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   812d4:	b085      	sub	sp, #20
   812d6:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   812da:	b918      	cbnz	r0, 812e4 <xQueueGenericReceive+0x14>
   812dc:	4b47      	ldr	r3, [pc, #284]	; (813fc <xQueueGenericReceive+0x12c>)
   812de:	4798      	blx	r3
   812e0:	bf00      	nop
   812e2:	e7fd      	b.n	812e0 <xQueueGenericReceive+0x10>
   812e4:	4689      	mov	r9, r1
   812e6:	469a      	mov	sl, r3
   812e8:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   812ea:	b929      	cbnz	r1, 812f8 <xQueueGenericReceive+0x28>
   812ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
   812ee:	b12b      	cbz	r3, 812fc <xQueueGenericReceive+0x2c>
   812f0:	4b42      	ldr	r3, [pc, #264]	; (813fc <xQueueGenericReceive+0x12c>)
   812f2:	4798      	blx	r3
   812f4:	bf00      	nop
   812f6:	e7fd      	b.n	812f4 <xQueueGenericReceive+0x24>
   812f8:	2700      	movs	r7, #0
   812fa:	e000      	b.n	812fe <xQueueGenericReceive+0x2e>
   812fc:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   812fe:	4e40      	ldr	r6, [pc, #256]	; (81400 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81300:	f8df b12c 	ldr.w	fp, [pc, #300]	; 81430 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81304:	4d3f      	ldr	r5, [pc, #252]	; (81404 <xQueueGenericReceive+0x134>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81306:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81308:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8130a:	b343      	cbz	r3, 8135e <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   8130c:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8130e:	4620      	mov	r0, r4
   81310:	4649      	mov	r1, r9
   81312:	4b3d      	ldr	r3, [pc, #244]	; (81408 <xQueueGenericReceive+0x138>)
   81314:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81316:	f1ba 0f00 	cmp.w	sl, #0
   8131a:	d112      	bne.n	81342 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   8131c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8131e:	3b01      	subs	r3, #1
   81320:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81322:	6823      	ldr	r3, [r4, #0]
   81324:	b913      	cbnz	r3, 8132c <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81326:	4b39      	ldr	r3, [pc, #228]	; (8140c <xQueueGenericReceive+0x13c>)
   81328:	4798      	blx	r3
   8132a:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8132c:	6923      	ldr	r3, [r4, #16]
   8132e:	b193      	cbz	r3, 81356 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81330:	f104 0010 	add.w	r0, r4, #16
   81334:	4b36      	ldr	r3, [pc, #216]	; (81410 <xQueueGenericReceive+0x140>)
   81336:	4798      	blx	r3
   81338:	2801      	cmp	r0, #1
   8133a:	d10c      	bne.n	81356 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   8133c:	4b35      	ldr	r3, [pc, #212]	; (81414 <xQueueGenericReceive+0x144>)
   8133e:	4798      	blx	r3
   81340:	e009      	b.n	81356 <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81342:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81344:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81346:	b133      	cbz	r3, 81356 <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81348:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8134c:	4b30      	ldr	r3, [pc, #192]	; (81410 <xQueueGenericReceive+0x140>)
   8134e:	4798      	blx	r3
   81350:	b108      	cbz	r0, 81356 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81352:	4b30      	ldr	r3, [pc, #192]	; (81414 <xQueueGenericReceive+0x144>)
   81354:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81356:	4b2b      	ldr	r3, [pc, #172]	; (81404 <xQueueGenericReceive+0x134>)
   81358:	4798      	blx	r3
				return pdPASS;
   8135a:	2001      	movs	r0, #1
   8135c:	e04b      	b.n	813f6 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8135e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81362:	b91b      	cbnz	r3, 8136c <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81364:	4b27      	ldr	r3, [pc, #156]	; (81404 <xQueueGenericReceive+0x134>)
   81366:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81368:	2000      	movs	r0, #0
   8136a:	e044      	b.n	813f6 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   8136c:	b917      	cbnz	r7, 81374 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8136e:	a802      	add	r0, sp, #8
   81370:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81372:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81374:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81376:	4b28      	ldr	r3, [pc, #160]	; (81418 <xQueueGenericReceive+0x148>)
   81378:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8137a:	47b0      	blx	r6
   8137c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8137e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81382:	bf04      	itt	eq
   81384:	2300      	moveq	r3, #0
   81386:	6463      	streq	r3, [r4, #68]	; 0x44
   81388:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8138a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8138e:	bf04      	itt	eq
   81390:	2300      	moveq	r3, #0
   81392:	64a3      	streq	r3, [r4, #72]	; 0x48
   81394:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81396:	a802      	add	r0, sp, #8
   81398:	f10d 0106 	add.w	r1, sp, #6
   8139c:	4b1f      	ldr	r3, [pc, #124]	; (8141c <xQueueGenericReceive+0x14c>)
   8139e:	4798      	blx	r3
   813a0:	bb18      	cbnz	r0, 813ea <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   813a2:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   813a4:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   813a8:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   813aa:	f1b8 0f00 	cmp.w	r8, #0
   813ae:	d116      	bne.n	813de <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   813b0:	6823      	ldr	r3, [r4, #0]
   813b2:	b923      	cbnz	r3, 813be <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   813b4:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   813b6:	6860      	ldr	r0, [r4, #4]
   813b8:	4b19      	ldr	r3, [pc, #100]	; (81420 <xQueueGenericReceive+0x150>)
   813ba:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   813bc:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   813be:	f104 0024 	add.w	r0, r4, #36	; 0x24
   813c2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   813c6:	4b17      	ldr	r3, [pc, #92]	; (81424 <xQueueGenericReceive+0x154>)
   813c8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   813ca:	4620      	mov	r0, r4
   813cc:	4b16      	ldr	r3, [pc, #88]	; (81428 <xQueueGenericReceive+0x158>)
   813ce:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   813d0:	4b16      	ldr	r3, [pc, #88]	; (8142c <xQueueGenericReceive+0x15c>)
   813d2:	4798      	blx	r3
   813d4:	2800      	cmp	r0, #0
   813d6:	d196      	bne.n	81306 <xQueueGenericReceive+0x36>
				{
					portYIELD_WITHIN_API();
   813d8:	4b0e      	ldr	r3, [pc, #56]	; (81414 <xQueueGenericReceive+0x144>)
   813da:	4798      	blx	r3
   813dc:	e793      	b.n	81306 <xQueueGenericReceive+0x36>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   813de:	4620      	mov	r0, r4
   813e0:	4b11      	ldr	r3, [pc, #68]	; (81428 <xQueueGenericReceive+0x158>)
   813e2:	4798      	blx	r3
				( void ) xTaskResumeAll();
   813e4:	4b11      	ldr	r3, [pc, #68]	; (8142c <xQueueGenericReceive+0x15c>)
   813e6:	4798      	blx	r3
   813e8:	e78d      	b.n	81306 <xQueueGenericReceive+0x36>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   813ea:	4620      	mov	r0, r4
   813ec:	4b0e      	ldr	r3, [pc, #56]	; (81428 <xQueueGenericReceive+0x158>)
   813ee:	4798      	blx	r3
			( void ) xTaskResumeAll();
   813f0:	4b0e      	ldr	r3, [pc, #56]	; (8142c <xQueueGenericReceive+0x15c>)
   813f2:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   813f4:	2000      	movs	r0, #0
		}
	}
}
   813f6:	b005      	add	sp, #20
   813f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813fc:	00080ccd 	.word	0x00080ccd
   81400:	00080cdd 	.word	0x00080cdd
   81404:	00080cfd 	.word	0x00080cfd
   81408:	00080f8d 	.word	0x00080f8d
   8140c:	00081da9 	.word	0x00081da9
   81410:	00081c65 	.word	0x00081c65
   81414:	00080cbd 	.word	0x00080cbd
   81418:	0008174d 	.word	0x0008174d
   8141c:	00081d11 	.word	0x00081d11
   81420:	00081dd5 	.word	0x00081dd5
   81424:	00081bb9 	.word	0x00081bb9
   81428:	00080fb5 	.word	0x00080fb5
   8142c:	000818a9 	.word	0x000818a9
   81430:	00081ce9 	.word	0x00081ce9

00081434 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81434:	b538      	push	{r3, r4, r5, lr}
   81436:	4604      	mov	r4, r0
   81438:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8143a:	4b0d      	ldr	r3, [pc, #52]	; (81470 <vQueueWaitForMessageRestricted+0x3c>)
   8143c:	4798      	blx	r3
   8143e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81440:	f1b3 3fff 	cmp.w	r3, #4294967295
   81444:	bf04      	itt	eq
   81446:	2300      	moveq	r3, #0
   81448:	6463      	streq	r3, [r4, #68]	; 0x44
   8144a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8144c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81450:	bf04      	itt	eq
   81452:	2300      	moveq	r3, #0
   81454:	64a3      	streq	r3, [r4, #72]	; 0x48
   81456:	4b07      	ldr	r3, [pc, #28]	; (81474 <vQueueWaitForMessageRestricted+0x40>)
   81458:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8145a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8145c:	b923      	cbnz	r3, 81468 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8145e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81462:	4629      	mov	r1, r5
   81464:	4b04      	ldr	r3, [pc, #16]	; (81478 <vQueueWaitForMessageRestricted+0x44>)
   81466:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81468:	4620      	mov	r0, r4
   8146a:	4b04      	ldr	r3, [pc, #16]	; (8147c <vQueueWaitForMessageRestricted+0x48>)
   8146c:	4798      	blx	r3
   8146e:	bd38      	pop	{r3, r4, r5, pc}
   81470:	00080cdd 	.word	0x00080cdd
   81474:	00080cfd 	.word	0x00080cfd
   81478:	00081c1d 	.word	0x00081c1d
   8147c:	00080fb5 	.word	0x00080fb5

00081480 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81480:	b510      	push	{r4, lr}
   81482:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81484:	4b0f      	ldr	r3, [pc, #60]	; (814c4 <prvAddCurrentTaskToDelayedList+0x44>)
   81486:	681b      	ldr	r3, [r3, #0]
   81488:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   8148a:	4b0f      	ldr	r3, [pc, #60]	; (814c8 <prvAddCurrentTaskToDelayedList+0x48>)
   8148c:	881b      	ldrh	r3, [r3, #0]
   8148e:	b29b      	uxth	r3, r3
   81490:	4298      	cmp	r0, r3
   81492:	d207      	bcs.n	814a4 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81494:	4b0d      	ldr	r3, [pc, #52]	; (814cc <prvAddCurrentTaskToDelayedList+0x4c>)
   81496:	6818      	ldr	r0, [r3, #0]
   81498:	4b0a      	ldr	r3, [pc, #40]	; (814c4 <prvAddCurrentTaskToDelayedList+0x44>)
   8149a:	6819      	ldr	r1, [r3, #0]
   8149c:	3104      	adds	r1, #4
   8149e:	4b0c      	ldr	r3, [pc, #48]	; (814d0 <prvAddCurrentTaskToDelayedList+0x50>)
   814a0:	4798      	blx	r3
   814a2:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   814a4:	4b0b      	ldr	r3, [pc, #44]	; (814d4 <prvAddCurrentTaskToDelayedList+0x54>)
   814a6:	6818      	ldr	r0, [r3, #0]
   814a8:	4b06      	ldr	r3, [pc, #24]	; (814c4 <prvAddCurrentTaskToDelayedList+0x44>)
   814aa:	6819      	ldr	r1, [r3, #0]
   814ac:	3104      	adds	r1, #4
   814ae:	4b08      	ldr	r3, [pc, #32]	; (814d0 <prvAddCurrentTaskToDelayedList+0x50>)
   814b0:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   814b2:	4b09      	ldr	r3, [pc, #36]	; (814d8 <prvAddCurrentTaskToDelayedList+0x58>)
   814b4:	881b      	ldrh	r3, [r3, #0]
   814b6:	b29b      	uxth	r3, r3
   814b8:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   814ba:	bf3c      	itt	cc
   814bc:	4b06      	ldrcc	r3, [pc, #24]	; (814d8 <prvAddCurrentTaskToDelayedList+0x58>)
   814be:	801c      	strhcc	r4, [r3, #0]
   814c0:	bd10      	pop	{r4, pc}
   814c2:	bf00      	nop
   814c4:	20078b5c 	.word	0x20078b5c
   814c8:	20078b78 	.word	0x20078b78
   814cc:	20078b7c 	.word	0x20078b7c
   814d0:	00080c01 	.word	0x00080c01
   814d4:	20078a44 	.word	0x20078a44
   814d8:	2007014c 	.word	0x2007014c

000814dc <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   814dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   814e0:	b083      	sub	sp, #12
   814e2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   814e4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   814e8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   814ea:	9001      	str	r0, [sp, #4]
   814ec:	b918      	cbnz	r0, 814f6 <xTaskGenericCreate+0x1a>
   814ee:	4b62      	ldr	r3, [pc, #392]	; (81678 <xTaskGenericCreate+0x19c>)
   814f0:	4798      	blx	r3
   814f2:	bf00      	nop
   814f4:	e7fd      	b.n	814f2 <xTaskGenericCreate+0x16>
   814f6:	4689      	mov	r9, r1
   814f8:	4615      	mov	r5, r2
   814fa:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   814fc:	2f09      	cmp	r7, #9
   814fe:	d903      	bls.n	81508 <xTaskGenericCreate+0x2c>
   81500:	4b5d      	ldr	r3, [pc, #372]	; (81678 <xTaskGenericCreate+0x19c>)
   81502:	4798      	blx	r3
   81504:	bf00      	nop
   81506:	e7fd      	b.n	81504 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81508:	2050      	movs	r0, #80	; 0x50
   8150a:	4b5c      	ldr	r3, [pc, #368]	; (8167c <xTaskGenericCreate+0x1a0>)
   8150c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8150e:	4604      	mov	r4, r0
   81510:	2800      	cmp	r0, #0
   81512:	f000 80ab 	beq.w	8166c <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81516:	2e00      	cmp	r6, #0
   81518:	f040 80a5 	bne.w	81666 <xTaskGenericCreate+0x18a>
   8151c:	00a8      	lsls	r0, r5, #2
   8151e:	4b57      	ldr	r3, [pc, #348]	; (8167c <xTaskGenericCreate+0x1a0>)
   81520:	4798      	blx	r3
   81522:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81524:	b918      	cbnz	r0, 8152e <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81526:	4620      	mov	r0, r4
   81528:	4b55      	ldr	r3, [pc, #340]	; (81680 <xTaskGenericCreate+0x1a4>)
   8152a:	4798      	blx	r3
   8152c:	e09e      	b.n	8166c <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   8152e:	21a5      	movs	r1, #165	; 0xa5
   81530:	00aa      	lsls	r2, r5, #2
   81532:	4b54      	ldr	r3, [pc, #336]	; (81684 <xTaskGenericCreate+0x1a8>)
   81534:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81536:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
   8153a:	3d01      	subs	r5, #1
   8153c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8153e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81542:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81546:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8154a:	4649      	mov	r1, r9
   8154c:	2210      	movs	r2, #16
   8154e:	4b4e      	ldr	r3, [pc, #312]	; (81688 <xTaskGenericCreate+0x1ac>)
   81550:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81552:	2300      	movs	r3, #0
   81554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81558:	463e      	mov	r6, r7
   8155a:	2f09      	cmp	r7, #9
   8155c:	bf28      	it	cs
   8155e:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81560:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81562:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81564:	f104 0904 	add.w	r9, r4, #4
   81568:	4648      	mov	r0, r9
   8156a:	f8df a16c 	ldr.w	sl, [pc, #364]	; 816d8 <xTaskGenericCreate+0x1fc>
   8156e:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81570:	f104 0018 	add.w	r0, r4, #24
   81574:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   81576:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81578:	f1c6 060a 	rsb	r6, r6, #10
   8157c:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8157e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81580:	4628      	mov	r0, r5
   81582:	9901      	ldr	r1, [sp, #4]
   81584:	465a      	mov	r2, fp
   81586:	4b41      	ldr	r3, [pc, #260]	; (8168c <xTaskGenericCreate+0x1b0>)
   81588:	4798      	blx	r3
   8158a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8158c:	f010 0f07 	tst.w	r0, #7
   81590:	d003      	beq.n	8159a <xTaskGenericCreate+0xbe>
   81592:	4b39      	ldr	r3, [pc, #228]	; (81678 <xTaskGenericCreate+0x19c>)
   81594:	4798      	blx	r3
   81596:	bf00      	nop
   81598:	e7fd      	b.n	81596 <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
   8159a:	f1b8 0f00 	cmp.w	r8, #0
   8159e:	d001      	beq.n	815a4 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   815a0:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   815a4:	4b3a      	ldr	r3, [pc, #232]	; (81690 <xTaskGenericCreate+0x1b4>)
   815a6:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   815a8:	4a3a      	ldr	r2, [pc, #232]	; (81694 <xTaskGenericCreate+0x1b8>)
   815aa:	6813      	ldr	r3, [r2, #0]
   815ac:	3301      	adds	r3, #1
   815ae:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
   815b0:	4b39      	ldr	r3, [pc, #228]	; (81698 <xTaskGenericCreate+0x1bc>)
   815b2:	681b      	ldr	r3, [r3, #0]
   815b4:	bb0b      	cbnz	r3, 815fa <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   815b6:	4b38      	ldr	r3, [pc, #224]	; (81698 <xTaskGenericCreate+0x1bc>)
   815b8:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   815ba:	6813      	ldr	r3, [r2, #0]
   815bc:	2b01      	cmp	r3, #1
   815be:	d126      	bne.n	8160e <xTaskGenericCreate+0x132>
   815c0:	4d36      	ldr	r5, [pc, #216]	; (8169c <xTaskGenericCreate+0x1c0>)
   815c2:	f105 08c8 	add.w	r8, r5, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   815c6:	4e36      	ldr	r6, [pc, #216]	; (816a0 <xTaskGenericCreate+0x1c4>)
   815c8:	4628      	mov	r0, r5
   815ca:	47b0      	blx	r6
   815cc:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   815ce:	4545      	cmp	r5, r8
   815d0:	d1fa      	bne.n	815c8 <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   815d2:	f8df 8108 	ldr.w	r8, [pc, #264]	; 816dc <xTaskGenericCreate+0x200>
   815d6:	4640      	mov	r0, r8
   815d8:	4d31      	ldr	r5, [pc, #196]	; (816a0 <xTaskGenericCreate+0x1c4>)
   815da:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   815dc:	4e31      	ldr	r6, [pc, #196]	; (816a4 <xTaskGenericCreate+0x1c8>)
   815de:	4630      	mov	r0, r6
   815e0:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
   815e2:	4831      	ldr	r0, [pc, #196]	; (816a8 <xTaskGenericCreate+0x1cc>)
   815e4:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   815e6:	4831      	ldr	r0, [pc, #196]	; (816ac <xTaskGenericCreate+0x1d0>)
   815e8:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   815ea:	4831      	ldr	r0, [pc, #196]	; (816b0 <xTaskGenericCreate+0x1d4>)
   815ec:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   815ee:	4b31      	ldr	r3, [pc, #196]	; (816b4 <xTaskGenericCreate+0x1d8>)
   815f0:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   815f4:	4b30      	ldr	r3, [pc, #192]	; (816b8 <xTaskGenericCreate+0x1dc>)
   815f6:	601e      	str	r6, [r3, #0]
   815f8:	e009      	b.n	8160e <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   815fa:	4b30      	ldr	r3, [pc, #192]	; (816bc <xTaskGenericCreate+0x1e0>)
   815fc:	681b      	ldr	r3, [r3, #0]
   815fe:	b933      	cbnz	r3, 8160e <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81600:	4b25      	ldr	r3, [pc, #148]	; (81698 <xTaskGenericCreate+0x1bc>)
   81602:	681b      	ldr	r3, [r3, #0]
   81604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81606:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
   81608:	bf24      	itt	cs
   8160a:	4b23      	ldrcs	r3, [pc, #140]	; (81698 <xTaskGenericCreate+0x1bc>)
   8160c:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8160e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81610:	4b2b      	ldr	r3, [pc, #172]	; (816c0 <xTaskGenericCreate+0x1e4>)
   81612:	681b      	ldr	r3, [r3, #0]
   81614:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81616:	bf84      	itt	hi
   81618:	4b29      	ldrhi	r3, [pc, #164]	; (816c0 <xTaskGenericCreate+0x1e4>)
   8161a:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   8161c:	4a29      	ldr	r2, [pc, #164]	; (816c4 <xTaskGenericCreate+0x1e8>)
   8161e:	6813      	ldr	r3, [r2, #0]
   81620:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81622:	3301      	adds	r3, #1
   81624:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81626:	4b28      	ldr	r3, [pc, #160]	; (816c8 <xTaskGenericCreate+0x1ec>)
   81628:	681b      	ldr	r3, [r3, #0]
   8162a:	4298      	cmp	r0, r3
   8162c:	bf84      	itt	hi
   8162e:	4b26      	ldrhi	r3, [pc, #152]	; (816c8 <xTaskGenericCreate+0x1ec>)
   81630:	6018      	strhi	r0, [r3, #0]
   81632:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81636:	4b19      	ldr	r3, [pc, #100]	; (8169c <xTaskGenericCreate+0x1c0>)
   81638:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   8163c:	4649      	mov	r1, r9
   8163e:	4b23      	ldr	r3, [pc, #140]	; (816cc <xTaskGenericCreate+0x1f0>)
   81640:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   81642:	4b23      	ldr	r3, [pc, #140]	; (816d0 <xTaskGenericCreate+0x1f4>)
   81644:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81646:	4b1d      	ldr	r3, [pc, #116]	; (816bc <xTaskGenericCreate+0x1e0>)
   81648:	681b      	ldr	r3, [r3, #0]
   8164a:	b143      	cbz	r3, 8165e <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   8164c:	4b12      	ldr	r3, [pc, #72]	; (81698 <xTaskGenericCreate+0x1bc>)
   8164e:	681b      	ldr	r3, [r3, #0]
   81650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81652:	429f      	cmp	r7, r3
   81654:	d905      	bls.n	81662 <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
   81656:	4b1f      	ldr	r3, [pc, #124]	; (816d4 <xTaskGenericCreate+0x1f8>)
   81658:	4798      	blx	r3
   8165a:	2001      	movs	r0, #1
   8165c:	e008      	b.n	81670 <xTaskGenericCreate+0x194>
   8165e:	2001      	movs	r0, #1
   81660:	e006      	b.n	81670 <xTaskGenericCreate+0x194>
   81662:	2001      	movs	r0, #1
   81664:	e004      	b.n	81670 <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81666:	6306      	str	r6, [r0, #48]	; 0x30
   81668:	4630      	mov	r0, r6
   8166a:	e760      	b.n	8152e <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   8166c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81670:	b003      	add	sp, #12
   81672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81676:	bf00      	nop
   81678:	00080ccd 	.word	0x00080ccd
   8167c:	00080e29 	.word	0x00080e29
   81680:	00080ef1 	.word	0x00080ef1
   81684:	00083b0d 	.word	0x00083b0d
   81688:	00083d0d 	.word	0x00083d0d
   8168c:	00080c81 	.word	0x00080c81
   81690:	00080cdd 	.word	0x00080cdd
   81694:	20078b84 	.word	0x20078b84
   81698:	20078b5c 	.word	0x20078b5c
   8169c:	20078a7c 	.word	0x20078a7c
   816a0:	00080bc5 	.word	0x00080bc5
   816a4:	20078a64 	.word	0x20078a64
   816a8:	20078b60 	.word	0x20078b60
   816ac:	20078b44 	.word	0x20078b44
   816b0:	20078a30 	.word	0x20078a30
   816b4:	20078a44 	.word	0x20078a44
   816b8:	20078b7c 	.word	0x20078b7c
   816bc:	20078a48 	.word	0x20078a48
   816c0:	20078b8c 	.word	0x20078b8c
   816c4:	20078b80 	.word	0x20078b80
   816c8:	20078a78 	.word	0x20078a78
   816cc:	00080be5 	.word	0x00080be5
   816d0:	00080cfd 	.word	0x00080cfd
   816d4:	00080cbd 	.word	0x00080cbd
   816d8:	00080bdd 	.word	0x00080bdd
   816dc:	20078a50 	.word	0x20078a50

000816e0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   816e0:	b510      	push	{r4, lr}
   816e2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   816e4:	2300      	movs	r3, #0
   816e6:	9300      	str	r3, [sp, #0]
   816e8:	9301      	str	r3, [sp, #4]
   816ea:	9302      	str	r3, [sp, #8]
   816ec:	9303      	str	r3, [sp, #12]
   816ee:	480f      	ldr	r0, [pc, #60]	; (8172c <vTaskStartScheduler+0x4c>)
   816f0:	490f      	ldr	r1, [pc, #60]	; (81730 <vTaskStartScheduler+0x50>)
   816f2:	f44f 7280 	mov.w	r2, #256	; 0x100
   816f6:	4c0f      	ldr	r4, [pc, #60]	; (81734 <vTaskStartScheduler+0x54>)
   816f8:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   816fa:	2801      	cmp	r0, #1
   816fc:	d10e      	bne.n	8171c <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   816fe:	4b0e      	ldr	r3, [pc, #56]	; (81738 <vTaskStartScheduler+0x58>)
   81700:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81702:	2801      	cmp	r0, #1
   81704:	d10a      	bne.n	8171c <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81706:	4b0d      	ldr	r3, [pc, #52]	; (8173c <vTaskStartScheduler+0x5c>)
   81708:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   8170a:	2201      	movs	r2, #1
   8170c:	4b0c      	ldr	r3, [pc, #48]	; (81740 <vTaskStartScheduler+0x60>)
   8170e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81710:	2200      	movs	r2, #0
   81712:	4b0c      	ldr	r3, [pc, #48]	; (81744 <vTaskStartScheduler+0x64>)
   81714:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81716:	4b0c      	ldr	r3, [pc, #48]	; (81748 <vTaskStartScheduler+0x68>)
   81718:	4798      	blx	r3
   8171a:	e004      	b.n	81726 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   8171c:	b918      	cbnz	r0, 81726 <vTaskStartScheduler+0x46>
   8171e:	4b07      	ldr	r3, [pc, #28]	; (8173c <vTaskStartScheduler+0x5c>)
   81720:	4798      	blx	r3
   81722:	bf00      	nop
   81724:	e7fd      	b.n	81722 <vTaskStartScheduler+0x42>
}
   81726:	b004      	add	sp, #16
   81728:	bd10      	pop	{r4, pc}
   8172a:	bf00      	nop
   8172c:	00081a91 	.word	0x00081a91
   81730:	000869fc 	.word	0x000869fc
   81734:	000814dd 	.word	0x000814dd
   81738:	00081f51 	.word	0x00081f51
   8173c:	00080ccd 	.word	0x00080ccd
   81740:	20078a48 	.word	0x20078a48
   81744:	20078b78 	.word	0x20078b78
   81748:	00080d99 	.word	0x00080d99

0008174c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   8174c:	4a02      	ldr	r2, [pc, #8]	; (81758 <vTaskSuspendAll+0xc>)
   8174e:	6813      	ldr	r3, [r2, #0]
   81750:	3301      	adds	r3, #1
   81752:	6013      	str	r3, [r2, #0]
   81754:	4770      	bx	lr
   81756:	bf00      	nop
   81758:	20078b74 	.word	0x20078b74

0008175c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   8175c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8175e:	4b04      	ldr	r3, [pc, #16]	; (81770 <xTaskGetTickCount+0x14>)
   81760:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81762:	4b04      	ldr	r3, [pc, #16]	; (81774 <xTaskGetTickCount+0x18>)
   81764:	881c      	ldrh	r4, [r3, #0]
   81766:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81768:	4b03      	ldr	r3, [pc, #12]	; (81778 <xTaskGetTickCount+0x1c>)
   8176a:	4798      	blx	r3

	return xTicks;
}
   8176c:	4620      	mov	r0, r4
   8176e:	bd10      	pop	{r4, pc}
   81770:	00080cdd 	.word	0x00080cdd
   81774:	20078b78 	.word	0x20078b78
   81778:	00080cfd 	.word	0x00080cfd

0008177c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   8177c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81780:	4b3d      	ldr	r3, [pc, #244]	; (81878 <vTaskIncrementTick+0xfc>)
   81782:	681b      	ldr	r3, [r3, #0]
   81784:	2b00      	cmp	r3, #0
   81786:	d171      	bne.n	8186c <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81788:	4a3c      	ldr	r2, [pc, #240]	; (8187c <vTaskIncrementTick+0x100>)
   8178a:	8813      	ldrh	r3, [r2, #0]
   8178c:	3301      	adds	r3, #1
   8178e:	b29b      	uxth	r3, r3
   81790:	8013      	strh	r3, [r2, #0]
		if( xTickCount == ( portTickType ) 0U )
   81792:	8813      	ldrh	r3, [r2, #0]
   81794:	b29b      	uxth	r3, r3
   81796:	bb03      	cbnz	r3, 817da <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81798:	4b39      	ldr	r3, [pc, #228]	; (81880 <vTaskIncrementTick+0x104>)
   8179a:	681b      	ldr	r3, [r3, #0]
   8179c:	681b      	ldr	r3, [r3, #0]
   8179e:	b11b      	cbz	r3, 817a8 <vTaskIncrementTick+0x2c>
   817a0:	4b38      	ldr	r3, [pc, #224]	; (81884 <vTaskIncrementTick+0x108>)
   817a2:	4798      	blx	r3
   817a4:	bf00      	nop
   817a6:	e7fd      	b.n	817a4 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   817a8:	4b35      	ldr	r3, [pc, #212]	; (81880 <vTaskIncrementTick+0x104>)
   817aa:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   817ac:	4a36      	ldr	r2, [pc, #216]	; (81888 <vTaskIncrementTick+0x10c>)
   817ae:	6810      	ldr	r0, [r2, #0]
   817b0:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   817b2:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   817b4:	4935      	ldr	r1, [pc, #212]	; (8188c <vTaskIncrementTick+0x110>)
   817b6:	680a      	ldr	r2, [r1, #0]
   817b8:	3201      	adds	r2, #1
   817ba:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   817bc:	681b      	ldr	r3, [r3, #0]
   817be:	681b      	ldr	r3, [r3, #0]
   817c0:	b923      	cbnz	r3, 817cc <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   817c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   817c6:	4b32      	ldr	r3, [pc, #200]	; (81890 <vTaskIncrementTick+0x114>)
   817c8:	801a      	strh	r2, [r3, #0]
   817ca:	e006      	b.n	817da <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   817cc:	4b2c      	ldr	r3, [pc, #176]	; (81880 <vTaskIncrementTick+0x104>)
   817ce:	681b      	ldr	r3, [r3, #0]
   817d0:	68db      	ldr	r3, [r3, #12]
   817d2:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   817d4:	889a      	ldrh	r2, [r3, #4]
   817d6:	4b2e      	ldr	r3, [pc, #184]	; (81890 <vTaskIncrementTick+0x114>)
   817d8:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   817da:	4b28      	ldr	r3, [pc, #160]	; (8187c <vTaskIncrementTick+0x100>)
   817dc:	881a      	ldrh	r2, [r3, #0]
   817de:	b292      	uxth	r2, r2
   817e0:	4b2b      	ldr	r3, [pc, #172]	; (81890 <vTaskIncrementTick+0x114>)
   817e2:	881b      	ldrh	r3, [r3, #0]
   817e4:	b29b      	uxth	r3, r3
   817e6:	429a      	cmp	r2, r3
   817e8:	d344      	bcc.n	81874 <vTaskIncrementTick+0xf8>
   817ea:	4b25      	ldr	r3, [pc, #148]	; (81880 <vTaskIncrementTick+0x104>)
   817ec:	681b      	ldr	r3, [r3, #0]
   817ee:	681b      	ldr	r3, [r3, #0]
   817f0:	b16b      	cbz	r3, 8180e <vTaskIncrementTick+0x92>
   817f2:	4b23      	ldr	r3, [pc, #140]	; (81880 <vTaskIncrementTick+0x104>)
   817f4:	681b      	ldr	r3, [r3, #0]
   817f6:	68db      	ldr	r3, [r3, #12]
   817f8:	68dc      	ldr	r4, [r3, #12]
   817fa:	88a2      	ldrh	r2, [r4, #4]
   817fc:	4b1f      	ldr	r3, [pc, #124]	; (8187c <vTaskIncrementTick+0x100>)
   817fe:	881b      	ldrh	r3, [r3, #0]
   81800:	b29b      	uxth	r3, r3
   81802:	429a      	cmp	r2, r3
   81804:	d813      	bhi.n	8182e <vTaskIncrementTick+0xb2>
   81806:	4d23      	ldr	r5, [pc, #140]	; (81894 <vTaskIncrementTick+0x118>)
   81808:	4e23      	ldr	r6, [pc, #140]	; (81898 <vTaskIncrementTick+0x11c>)
   8180a:	4f24      	ldr	r7, [pc, #144]	; (8189c <vTaskIncrementTick+0x120>)
   8180c:	e013      	b.n	81836 <vTaskIncrementTick+0xba>
   8180e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81812:	4b1f      	ldr	r3, [pc, #124]	; (81890 <vTaskIncrementTick+0x114>)
   81814:	801a      	strh	r2, [r3, #0]
   81816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8181a:	4b19      	ldr	r3, [pc, #100]	; (81880 <vTaskIncrementTick+0x104>)
   8181c:	681b      	ldr	r3, [r3, #0]
   8181e:	68db      	ldr	r3, [r3, #12]
   81820:	68dc      	ldr	r4, [r3, #12]
   81822:	88a2      	ldrh	r2, [r4, #4]
   81824:	4b15      	ldr	r3, [pc, #84]	; (8187c <vTaskIncrementTick+0x100>)
   81826:	881b      	ldrh	r3, [r3, #0]
   81828:	b29b      	uxth	r3, r3
   8182a:	429a      	cmp	r2, r3
   8182c:	d903      	bls.n	81836 <vTaskIncrementTick+0xba>
   8182e:	4b18      	ldr	r3, [pc, #96]	; (81890 <vTaskIncrementTick+0x114>)
   81830:	801a      	strh	r2, [r3, #0]
   81832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81836:	f104 0804 	add.w	r8, r4, #4
   8183a:	4640      	mov	r0, r8
   8183c:	47a8      	blx	r5
   8183e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81840:	b113      	cbz	r3, 81848 <vTaskIncrementTick+0xcc>
   81842:	f104 0018 	add.w	r0, r4, #24
   81846:	47a8      	blx	r5
   81848:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8184a:	6833      	ldr	r3, [r6, #0]
   8184c:	4298      	cmp	r0, r3
   8184e:	bf88      	it	hi
   81850:	6030      	strhi	r0, [r6, #0]
   81852:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81856:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8185a:	4641      	mov	r1, r8
   8185c:	4b10      	ldr	r3, [pc, #64]	; (818a0 <vTaskIncrementTick+0x124>)
   8185e:	4798      	blx	r3
   81860:	4b07      	ldr	r3, [pc, #28]	; (81880 <vTaskIncrementTick+0x104>)
   81862:	681b      	ldr	r3, [r3, #0]
   81864:	681b      	ldr	r3, [r3, #0]
   81866:	2b00      	cmp	r3, #0
   81868:	d1d7      	bne.n	8181a <vTaskIncrementTick+0x9e>
   8186a:	e7d0      	b.n	8180e <vTaskIncrementTick+0x92>
	}
	else
	{
		++uxMissedTicks;
   8186c:	4a0d      	ldr	r2, [pc, #52]	; (818a4 <vTaskIncrementTick+0x128>)
   8186e:	6813      	ldr	r3, [r2, #0]
   81870:	3301      	adds	r3, #1
   81872:	6013      	str	r3, [r2, #0]
   81874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81878:	20078b74 	.word	0x20078b74
   8187c:	20078b78 	.word	0x20078b78
   81880:	20078a44 	.word	0x20078a44
   81884:	00080ccd 	.word	0x00080ccd
   81888:	20078b7c 	.word	0x20078b7c
   8188c:	20078b58 	.word	0x20078b58
   81890:	2007014c 	.word	0x2007014c
   81894:	00080c45 	.word	0x00080c45
   81898:	20078a78 	.word	0x20078a78
   8189c:	20078a7c 	.word	0x20078a7c
   818a0:	00080be5 	.word	0x00080be5
   818a4:	20078a2c 	.word	0x20078a2c

000818a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   818a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   818ac:	4b30      	ldr	r3, [pc, #192]	; (81970 <xTaskResumeAll+0xc8>)
   818ae:	681b      	ldr	r3, [r3, #0]
   818b0:	b91b      	cbnz	r3, 818ba <xTaskResumeAll+0x12>
   818b2:	4b30      	ldr	r3, [pc, #192]	; (81974 <xTaskResumeAll+0xcc>)
   818b4:	4798      	blx	r3
   818b6:	bf00      	nop
   818b8:	e7fd      	b.n	818b6 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   818ba:	4b2f      	ldr	r3, [pc, #188]	; (81978 <xTaskResumeAll+0xd0>)
   818bc:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   818be:	4b2c      	ldr	r3, [pc, #176]	; (81970 <xTaskResumeAll+0xc8>)
   818c0:	681a      	ldr	r2, [r3, #0]
   818c2:	3a01      	subs	r2, #1
   818c4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   818c6:	681b      	ldr	r3, [r3, #0]
   818c8:	2b00      	cmp	r3, #0
   818ca:	d149      	bne.n	81960 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   818cc:	4b2b      	ldr	r3, [pc, #172]	; (8197c <xTaskResumeAll+0xd4>)
   818ce:	681b      	ldr	r3, [r3, #0]
   818d0:	bb03      	cbnz	r3, 81914 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   818d2:	2400      	movs	r4, #0
   818d4:	e047      	b.n	81966 <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   818d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
   818da:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   818dc:	f104 0018 	add.w	r0, r4, #24
   818e0:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   818e2:	f104 0904 	add.w	r9, r4, #4
   818e6:	4648      	mov	r0, r9
   818e8:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   818ea:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   818ec:	6833      	ldr	r3, [r6, #0]
   818ee:	4298      	cmp	r0, r3
   818f0:	bf88      	it	hi
   818f2:	6030      	strhi	r0, [r6, #0]
   818f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   818f8:	4b21      	ldr	r3, [pc, #132]	; (81980 <xTaskResumeAll+0xd8>)
   818fa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   818fe:	4649      	mov	r1, r9
   81900:	4b20      	ldr	r3, [pc, #128]	; (81984 <xTaskResumeAll+0xdc>)
   81902:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81904:	4b20      	ldr	r3, [pc, #128]	; (81988 <xTaskResumeAll+0xe0>)
   81906:	681b      	ldr	r3, [r3, #0]
   81908:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8190a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8190c:	429a      	cmp	r2, r3
   8190e:	bf28      	it	cs
   81910:	2501      	movcs	r5, #1
   81912:	e004      	b.n	8191e <xTaskResumeAll+0x76>
   81914:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81916:	f8df 8090 	ldr.w	r8, [pc, #144]	; 819a8 <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   8191a:	4f1c      	ldr	r7, [pc, #112]	; (8198c <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   8191c:	4e1c      	ldr	r6, [pc, #112]	; (81990 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8191e:	f8d8 3000 	ldr.w	r3, [r8]
   81922:	2b00      	cmp	r3, #0
   81924:	d1d7      	bne.n	818d6 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81926:	4b1b      	ldr	r3, [pc, #108]	; (81994 <xTaskResumeAll+0xec>)
   81928:	681b      	ldr	r3, [r3, #0]
   8192a:	b163      	cbz	r3, 81946 <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8192c:	4b19      	ldr	r3, [pc, #100]	; (81994 <xTaskResumeAll+0xec>)
   8192e:	681b      	ldr	r3, [r3, #0]
   81930:	b17b      	cbz	r3, 81952 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
   81932:	4d19      	ldr	r5, [pc, #100]	; (81998 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
   81934:	4c17      	ldr	r4, [pc, #92]	; (81994 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81936:	47a8      	blx	r5
						--uxMissedTicks;
   81938:	6823      	ldr	r3, [r4, #0]
   8193a:	3b01      	subs	r3, #1
   8193c:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8193e:	6823      	ldr	r3, [r4, #0]
   81940:	2b00      	cmp	r3, #0
   81942:	d1f8      	bne.n	81936 <xTaskResumeAll+0x8e>
   81944:	e005      	b.n	81952 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81946:	2d01      	cmp	r5, #1
   81948:	d003      	beq.n	81952 <xTaskResumeAll+0xaa>
   8194a:	4b14      	ldr	r3, [pc, #80]	; (8199c <xTaskResumeAll+0xf4>)
   8194c:	681b      	ldr	r3, [r3, #0]
   8194e:	2b01      	cmp	r3, #1
   81950:	d108      	bne.n	81964 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81952:	2200      	movs	r2, #0
   81954:	4b11      	ldr	r3, [pc, #68]	; (8199c <xTaskResumeAll+0xf4>)
   81956:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81958:	4b11      	ldr	r3, [pc, #68]	; (819a0 <xTaskResumeAll+0xf8>)
   8195a:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   8195c:	2401      	movs	r4, #1
   8195e:	e002      	b.n	81966 <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81960:	2400      	movs	r4, #0
   81962:	e000      	b.n	81966 <xTaskResumeAll+0xbe>
   81964:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81966:	4b0f      	ldr	r3, [pc, #60]	; (819a4 <xTaskResumeAll+0xfc>)
   81968:	4798      	blx	r3

	return xAlreadyYielded;
}
   8196a:	4620      	mov	r0, r4
   8196c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81970:	20078b74 	.word	0x20078b74
   81974:	00080ccd 	.word	0x00080ccd
   81978:	00080cdd 	.word	0x00080cdd
   8197c:	20078b84 	.word	0x20078b84
   81980:	20078a7c 	.word	0x20078a7c
   81984:	00080be5 	.word	0x00080be5
   81988:	20078b5c 	.word	0x20078b5c
   8198c:	00080c45 	.word	0x00080c45
   81990:	20078a78 	.word	0x20078a78
   81994:	20078a2c 	.word	0x20078a2c
   81998:	0008177d 	.word	0x0008177d
   8199c:	20078b88 	.word	0x20078b88
   819a0:	00080cbd 	.word	0x00080cbd
   819a4:	00080cfd 	.word	0x00080cfd
   819a8:	20078b60 	.word	0x20078b60

000819ac <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   819ac:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   819ae:	b918      	cbnz	r0, 819b8 <vTaskDelayUntil+0xc>
   819b0:	4b1c      	ldr	r3, [pc, #112]	; (81a24 <vTaskDelayUntil+0x78>)
   819b2:	4798      	blx	r3
   819b4:	bf00      	nop
   819b6:	e7fd      	b.n	819b4 <vTaskDelayUntil+0x8>
   819b8:	460c      	mov	r4, r1
   819ba:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
   819bc:	b919      	cbnz	r1, 819c6 <vTaskDelayUntil+0x1a>
   819be:	4b19      	ldr	r3, [pc, #100]	; (81a24 <vTaskDelayUntil+0x78>)
   819c0:	4798      	blx	r3
   819c2:	bf00      	nop
   819c4:	e7fd      	b.n	819c2 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   819c6:	4b18      	ldr	r3, [pc, #96]	; (81a28 <vTaskDelayUntil+0x7c>)
   819c8:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   819ca:	882b      	ldrh	r3, [r5, #0]
   819cc:	441c      	add	r4, r3
   819ce:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   819d0:	4a16      	ldr	r2, [pc, #88]	; (81a2c <vTaskDelayUntil+0x80>)
   819d2:	8812      	ldrh	r2, [r2, #0]
   819d4:	b292      	uxth	r2, r2
   819d6:	4293      	cmp	r3, r2
   819d8:	d908      	bls.n	819ec <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   819da:	42a3      	cmp	r3, r4
   819dc:	d91e      	bls.n	81a1c <vTaskDelayUntil+0x70>
   819de:	4b13      	ldr	r3, [pc, #76]	; (81a2c <vTaskDelayUntil+0x80>)
   819e0:	881b      	ldrh	r3, [r3, #0]
   819e2:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   819e4:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   819e6:	429c      	cmp	r4, r3
   819e8:	d910      	bls.n	81a0c <vTaskDelayUntil+0x60>
   819ea:	e007      	b.n	819fc <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   819ec:	42a3      	cmp	r3, r4
   819ee:	d813      	bhi.n	81a18 <vTaskDelayUntil+0x6c>
   819f0:	4b0e      	ldr	r3, [pc, #56]	; (81a2c <vTaskDelayUntil+0x80>)
   819f2:	881b      	ldrh	r3, [r3, #0]
   819f4:	b29b      	uxth	r3, r3
   819f6:	429c      	cmp	r4, r3
   819f8:	d80e      	bhi.n	81a18 <vTaskDelayUntil+0x6c>
   819fa:	e00f      	b.n	81a1c <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   819fc:	4b0c      	ldr	r3, [pc, #48]	; (81a30 <vTaskDelayUntil+0x84>)
   819fe:	6818      	ldr	r0, [r3, #0]
   81a00:	3004      	adds	r0, #4
   81a02:	4b0c      	ldr	r3, [pc, #48]	; (81a34 <vTaskDelayUntil+0x88>)
   81a04:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81a06:	4620      	mov	r0, r4
   81a08:	4b0b      	ldr	r3, [pc, #44]	; (81a38 <vTaskDelayUntil+0x8c>)
   81a0a:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81a0c:	4b0b      	ldr	r3, [pc, #44]	; (81a3c <vTaskDelayUntil+0x90>)
   81a0e:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81a10:	b930      	cbnz	r0, 81a20 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81a12:	4b0b      	ldr	r3, [pc, #44]	; (81a40 <vTaskDelayUntil+0x94>)
   81a14:	4798      	blx	r3
   81a16:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81a18:	802c      	strh	r4, [r5, #0]
   81a1a:	e7ef      	b.n	819fc <vTaskDelayUntil+0x50>
   81a1c:	802c      	strh	r4, [r5, #0]
   81a1e:	e7f5      	b.n	81a0c <vTaskDelayUntil+0x60>
   81a20:	bd38      	pop	{r3, r4, r5, pc}
   81a22:	bf00      	nop
   81a24:	00080ccd 	.word	0x00080ccd
   81a28:	0008174d 	.word	0x0008174d
   81a2c:	20078b78 	.word	0x20078b78
   81a30:	20078b5c 	.word	0x20078b5c
   81a34:	00080c45 	.word	0x00080c45
   81a38:	00081481 	.word	0x00081481
   81a3c:	000818a9 	.word	0x000818a9
   81a40:	00080cbd 	.word	0x00080cbd

00081a44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   81a44:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   81a46:	b188      	cbz	r0, 81a6c <vTaskDelay+0x28>
   81a48:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
   81a4a:	4b0a      	ldr	r3, [pc, #40]	; (81a74 <vTaskDelay+0x30>)
   81a4c:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   81a4e:	4b0a      	ldr	r3, [pc, #40]	; (81a78 <vTaskDelay+0x34>)
   81a50:	881b      	ldrh	r3, [r3, #0]
   81a52:	441c      	add	r4, r3
   81a54:	b2a4      	uxth	r4, r4

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81a56:	4b09      	ldr	r3, [pc, #36]	; (81a7c <vTaskDelay+0x38>)
   81a58:	6818      	ldr	r0, [r3, #0]
   81a5a:	3004      	adds	r0, #4
   81a5c:	4b08      	ldr	r3, [pc, #32]	; (81a80 <vTaskDelay+0x3c>)
   81a5e:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81a60:	4620      	mov	r0, r4
   81a62:	4b08      	ldr	r3, [pc, #32]	; (81a84 <vTaskDelay+0x40>)
   81a64:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   81a66:	4b08      	ldr	r3, [pc, #32]	; (81a88 <vTaskDelay+0x44>)
   81a68:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81a6a:	b908      	cbnz	r0, 81a70 <vTaskDelay+0x2c>
		{
			portYIELD_WITHIN_API();
   81a6c:	4b07      	ldr	r3, [pc, #28]	; (81a8c <vTaskDelay+0x48>)
   81a6e:	4798      	blx	r3
   81a70:	bd10      	pop	{r4, pc}
   81a72:	bf00      	nop
   81a74:	0008174d 	.word	0x0008174d
   81a78:	20078b78 	.word	0x20078b78
   81a7c:	20078b5c 	.word	0x20078b5c
   81a80:	00080c45 	.word	0x00080c45
   81a84:	00081481 	.word	0x00081481
   81a88:	000818a9 	.word	0x000818a9
   81a8c:	00080cbd 	.word	0x00080cbd

00081a90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81a90:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81a92:	4d15      	ldr	r5, [pc, #84]	; (81ae8 <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81a94:	4e15      	ldr	r6, [pc, #84]	; (81aec <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81a96:	f8df 8074 	ldr.w	r8, [pc, #116]	; 81b0c <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
   81a9a:	4f15      	ldr	r7, [pc, #84]	; (81af0 <prvIdleTask+0x60>)
   81a9c:	e019      	b.n	81ad2 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81a9e:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81aa0:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
   81aa2:	47b8      	blx	r7

			if( xListIsEmpty == pdFALSE )
   81aa4:	b1ac      	cbz	r4, 81ad2 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81aa6:	4b13      	ldr	r3, [pc, #76]	; (81af4 <prvIdleTask+0x64>)
   81aa8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81aaa:	68f3      	ldr	r3, [r6, #12]
   81aac:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81aae:	1d20      	adds	r0, r4, #4
   81ab0:	4b11      	ldr	r3, [pc, #68]	; (81af8 <prvIdleTask+0x68>)
   81ab2:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81ab4:	4a11      	ldr	r2, [pc, #68]	; (81afc <prvIdleTask+0x6c>)
   81ab6:	6813      	ldr	r3, [r2, #0]
   81ab8:	3b01      	subs	r3, #1
   81aba:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
   81abc:	682b      	ldr	r3, [r5, #0]
   81abe:	3b01      	subs	r3, #1
   81ac0:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81ac2:	4b0f      	ldr	r3, [pc, #60]	; (81b00 <prvIdleTask+0x70>)
   81ac4:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81ac6:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81ac8:	f8df 9044 	ldr.w	r9, [pc, #68]	; 81b10 <prvIdleTask+0x80>
   81acc:	47c8      	blx	r9
		vPortFree( pxTCB );
   81ace:	4620      	mov	r0, r4
   81ad0:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81ad2:	682b      	ldr	r3, [r5, #0]
   81ad4:	2b00      	cmp	r3, #0
   81ad6:	d1e2      	bne.n	81a9e <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81ad8:	4b0a      	ldr	r3, [pc, #40]	; (81b04 <prvIdleTask+0x74>)
   81ada:	681b      	ldr	r3, [r3, #0]
   81adc:	2b01      	cmp	r3, #1
   81ade:	d9f8      	bls.n	81ad2 <prvIdleTask+0x42>
			{
				taskYIELD();
   81ae0:	4b09      	ldr	r3, [pc, #36]	; (81b08 <prvIdleTask+0x78>)
   81ae2:	4798      	blx	r3
   81ae4:	e7d7      	b.n	81a96 <prvIdleTask+0x6>
   81ae6:	bf00      	nop
   81ae8:	20078a4c 	.word	0x20078a4c
   81aec:	20078b44 	.word	0x20078b44
   81af0:	000818a9 	.word	0x000818a9
   81af4:	00080cdd 	.word	0x00080cdd
   81af8:	00080c45 	.word	0x00080c45
   81afc:	20078b84 	.word	0x20078b84
   81b00:	00080cfd 	.word	0x00080cfd
   81b04:	20078a7c 	.word	0x20078a7c
   81b08:	00080cbd 	.word	0x00080cbd
   81b0c:	0008174d 	.word	0x0008174d
   81b10:	00080ef1 	.word	0x00080ef1

00081b14 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81b14:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81b16:	4b22      	ldr	r3, [pc, #136]	; (81ba0 <vTaskSwitchContext+0x8c>)
   81b18:	681b      	ldr	r3, [r3, #0]
   81b1a:	b96b      	cbnz	r3, 81b38 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81b1c:	4b21      	ldr	r3, [pc, #132]	; (81ba4 <vTaskSwitchContext+0x90>)
   81b1e:	681b      	ldr	r3, [r3, #0]
   81b20:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81b24:	009b      	lsls	r3, r3, #2
   81b26:	4a20      	ldr	r2, [pc, #128]	; (81ba8 <vTaskSwitchContext+0x94>)
   81b28:	58d3      	ldr	r3, [r2, r3]
   81b2a:	b9cb      	cbnz	r3, 81b60 <vTaskSwitchContext+0x4c>
   81b2c:	4b1d      	ldr	r3, [pc, #116]	; (81ba4 <vTaskSwitchContext+0x90>)
   81b2e:	681b      	ldr	r3, [r3, #0]
   81b30:	b143      	cbz	r3, 81b44 <vTaskSwitchContext+0x30>
   81b32:	4a1c      	ldr	r2, [pc, #112]	; (81ba4 <vTaskSwitchContext+0x90>)
   81b34:	491c      	ldr	r1, [pc, #112]	; (81ba8 <vTaskSwitchContext+0x94>)
   81b36:	e009      	b.n	81b4c <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81b38:	2201      	movs	r2, #1
   81b3a:	4b1c      	ldr	r3, [pc, #112]	; (81bac <vTaskSwitchContext+0x98>)
   81b3c:	601a      	str	r2, [r3, #0]
   81b3e:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81b40:	6813      	ldr	r3, [r2, #0]
   81b42:	b91b      	cbnz	r3, 81b4c <vTaskSwitchContext+0x38>
   81b44:	4b1a      	ldr	r3, [pc, #104]	; (81bb0 <vTaskSwitchContext+0x9c>)
   81b46:	4798      	blx	r3
   81b48:	bf00      	nop
   81b4a:	e7fd      	b.n	81b48 <vTaskSwitchContext+0x34>
   81b4c:	6813      	ldr	r3, [r2, #0]
   81b4e:	3b01      	subs	r3, #1
   81b50:	6013      	str	r3, [r2, #0]
   81b52:	6813      	ldr	r3, [r2, #0]
   81b54:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81b58:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   81b5c:	2b00      	cmp	r3, #0
   81b5e:	d0ef      	beq.n	81b40 <vTaskSwitchContext+0x2c>
   81b60:	4b10      	ldr	r3, [pc, #64]	; (81ba4 <vTaskSwitchContext+0x90>)
   81b62:	681b      	ldr	r3, [r3, #0]
   81b64:	4a10      	ldr	r2, [pc, #64]	; (81ba8 <vTaskSwitchContext+0x94>)
   81b66:	0099      	lsls	r1, r3, #2
   81b68:	18c8      	adds	r0, r1, r3
   81b6a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   81b6e:	6844      	ldr	r4, [r0, #4]
   81b70:	6864      	ldr	r4, [r4, #4]
   81b72:	6044      	str	r4, [r0, #4]
   81b74:	4602      	mov	r2, r0
   81b76:	3208      	adds	r2, #8
   81b78:	4294      	cmp	r4, r2
   81b7a:	d106      	bne.n	81b8a <vTaskSwitchContext+0x76>
   81b7c:	6860      	ldr	r0, [r4, #4]
   81b7e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   81b82:	4a09      	ldr	r2, [pc, #36]	; (81ba8 <vTaskSwitchContext+0x94>)
   81b84:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   81b88:	6050      	str	r0, [r2, #4]
   81b8a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81b8e:	4a06      	ldr	r2, [pc, #24]	; (81ba8 <vTaskSwitchContext+0x94>)
   81b90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81b94:	685b      	ldr	r3, [r3, #4]
   81b96:	68da      	ldr	r2, [r3, #12]
   81b98:	4b06      	ldr	r3, [pc, #24]	; (81bb4 <vTaskSwitchContext+0xa0>)
   81b9a:	601a      	str	r2, [r3, #0]
   81b9c:	bd10      	pop	{r4, pc}
   81b9e:	bf00      	nop
   81ba0:	20078b74 	.word	0x20078b74
   81ba4:	20078a78 	.word	0x20078a78
   81ba8:	20078a7c 	.word	0x20078a7c
   81bac:	20078b88 	.word	0x20078b88
   81bb0:	00080ccd 	.word	0x00080ccd
   81bb4:	20078b5c 	.word	0x20078b5c

00081bb8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81bb8:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81bba:	b918      	cbnz	r0, 81bc4 <vTaskPlaceOnEventList+0xc>
   81bbc:	4b0f      	ldr	r3, [pc, #60]	; (81bfc <vTaskPlaceOnEventList+0x44>)
   81bbe:	4798      	blx	r3
   81bc0:	bf00      	nop
   81bc2:	e7fd      	b.n	81bc0 <vTaskPlaceOnEventList+0x8>
   81bc4:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81bc6:	4d0e      	ldr	r5, [pc, #56]	; (81c00 <vTaskPlaceOnEventList+0x48>)
   81bc8:	6829      	ldr	r1, [r5, #0]
   81bca:	3118      	adds	r1, #24
   81bcc:	4b0d      	ldr	r3, [pc, #52]	; (81c04 <vTaskPlaceOnEventList+0x4c>)
   81bce:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81bd0:	6828      	ldr	r0, [r5, #0]
   81bd2:	3004      	adds	r0, #4
   81bd4:	4b0c      	ldr	r3, [pc, #48]	; (81c08 <vTaskPlaceOnEventList+0x50>)
   81bd6:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81bd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81bdc:	429c      	cmp	r4, r3
   81bde:	d105      	bne.n	81bec <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81be0:	6829      	ldr	r1, [r5, #0]
   81be2:	480a      	ldr	r0, [pc, #40]	; (81c0c <vTaskPlaceOnEventList+0x54>)
   81be4:	3104      	adds	r1, #4
   81be6:	4b0a      	ldr	r3, [pc, #40]	; (81c10 <vTaskPlaceOnEventList+0x58>)
   81be8:	4798      	blx	r3
   81bea:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81bec:	4b09      	ldr	r3, [pc, #36]	; (81c14 <vTaskPlaceOnEventList+0x5c>)
   81bee:	8818      	ldrh	r0, [r3, #0]
   81bf0:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81bf2:	b280      	uxth	r0, r0
   81bf4:	4b08      	ldr	r3, [pc, #32]	; (81c18 <vTaskPlaceOnEventList+0x60>)
   81bf6:	4798      	blx	r3
   81bf8:	bd38      	pop	{r3, r4, r5, pc}
   81bfa:	bf00      	nop
   81bfc:	00080ccd 	.word	0x00080ccd
   81c00:	20078b5c 	.word	0x20078b5c
   81c04:	00080c01 	.word	0x00080c01
   81c08:	00080c45 	.word	0x00080c45
   81c0c:	20078a30 	.word	0x20078a30
   81c10:	00080be5 	.word	0x00080be5
   81c14:	20078b78 	.word	0x20078b78
   81c18:	00081481 	.word	0x00081481

00081c1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81c1c:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81c1e:	b918      	cbnz	r0, 81c28 <vTaskPlaceOnEventListRestricted+0xc>
   81c20:	4b0a      	ldr	r3, [pc, #40]	; (81c4c <vTaskPlaceOnEventListRestricted+0x30>)
   81c22:	4798      	blx	r3
   81c24:	bf00      	nop
   81c26:	e7fd      	b.n	81c24 <vTaskPlaceOnEventListRestricted+0x8>
   81c28:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81c2a:	4c09      	ldr	r4, [pc, #36]	; (81c50 <vTaskPlaceOnEventListRestricted+0x34>)
   81c2c:	6821      	ldr	r1, [r4, #0]
   81c2e:	3118      	adds	r1, #24
   81c30:	4b08      	ldr	r3, [pc, #32]	; (81c54 <vTaskPlaceOnEventListRestricted+0x38>)
   81c32:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81c34:	6820      	ldr	r0, [r4, #0]
   81c36:	3004      	adds	r0, #4
   81c38:	4b07      	ldr	r3, [pc, #28]	; (81c58 <vTaskPlaceOnEventListRestricted+0x3c>)
   81c3a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81c3c:	4b07      	ldr	r3, [pc, #28]	; (81c5c <vTaskPlaceOnEventListRestricted+0x40>)
   81c3e:	8818      	ldrh	r0, [r3, #0]
   81c40:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81c42:	b280      	uxth	r0, r0
   81c44:	4b06      	ldr	r3, [pc, #24]	; (81c60 <vTaskPlaceOnEventListRestricted+0x44>)
   81c46:	4798      	blx	r3
   81c48:	bd38      	pop	{r3, r4, r5, pc}
   81c4a:	bf00      	nop
   81c4c:	00080ccd 	.word	0x00080ccd
   81c50:	20078b5c 	.word	0x20078b5c
   81c54:	00080be5 	.word	0x00080be5
   81c58:	00080c45 	.word	0x00080c45
   81c5c:	20078b78 	.word	0x20078b78
   81c60:	00081481 	.word	0x00081481

00081c64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81c64:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81c66:	68c3      	ldr	r3, [r0, #12]
   81c68:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81c6a:	b91c      	cbnz	r4, 81c74 <xTaskRemoveFromEventList+0x10>
   81c6c:	4b16      	ldr	r3, [pc, #88]	; (81cc8 <xTaskRemoveFromEventList+0x64>)
   81c6e:	4798      	blx	r3
   81c70:	bf00      	nop
   81c72:	e7fd      	b.n	81c70 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81c74:	f104 0518 	add.w	r5, r4, #24
   81c78:	4628      	mov	r0, r5
   81c7a:	4b14      	ldr	r3, [pc, #80]	; (81ccc <xTaskRemoveFromEventList+0x68>)
   81c7c:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81c7e:	4b14      	ldr	r3, [pc, #80]	; (81cd0 <xTaskRemoveFromEventList+0x6c>)
   81c80:	681b      	ldr	r3, [r3, #0]
   81c82:	b99b      	cbnz	r3, 81cac <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81c84:	1d25      	adds	r5, r4, #4
   81c86:	4628      	mov	r0, r5
   81c88:	4b10      	ldr	r3, [pc, #64]	; (81ccc <xTaskRemoveFromEventList+0x68>)
   81c8a:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81c8c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81c8e:	4b11      	ldr	r3, [pc, #68]	; (81cd4 <xTaskRemoveFromEventList+0x70>)
   81c90:	681b      	ldr	r3, [r3, #0]
   81c92:	4298      	cmp	r0, r3
   81c94:	bf84      	itt	hi
   81c96:	4b0f      	ldrhi	r3, [pc, #60]	; (81cd4 <xTaskRemoveFromEventList+0x70>)
   81c98:	6018      	strhi	r0, [r3, #0]
   81c9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81c9e:	4b0e      	ldr	r3, [pc, #56]	; (81cd8 <xTaskRemoveFromEventList+0x74>)
   81ca0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81ca4:	4629      	mov	r1, r5
   81ca6:	4b0d      	ldr	r3, [pc, #52]	; (81cdc <xTaskRemoveFromEventList+0x78>)
   81ca8:	4798      	blx	r3
   81caa:	e003      	b.n	81cb4 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81cac:	480c      	ldr	r0, [pc, #48]	; (81ce0 <xTaskRemoveFromEventList+0x7c>)
   81cae:	4629      	mov	r1, r5
   81cb0:	4b0a      	ldr	r3, [pc, #40]	; (81cdc <xTaskRemoveFromEventList+0x78>)
   81cb2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81cb4:	4b0b      	ldr	r3, [pc, #44]	; (81ce4 <xTaskRemoveFromEventList+0x80>)
   81cb6:	681b      	ldr	r3, [r3, #0]
   81cb8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81cbc:	4298      	cmp	r0, r3
   81cbe:	bf34      	ite	cc
   81cc0:	2000      	movcc	r0, #0
   81cc2:	2001      	movcs	r0, #1
   81cc4:	bd38      	pop	{r3, r4, r5, pc}
   81cc6:	bf00      	nop
   81cc8:	00080ccd 	.word	0x00080ccd
   81ccc:	00080c45 	.word	0x00080c45
   81cd0:	20078b74 	.word	0x20078b74
   81cd4:	20078a78 	.word	0x20078a78
   81cd8:	20078a7c 	.word	0x20078a7c
   81cdc:	00080be5 	.word	0x00080be5
   81ce0:	20078b60 	.word	0x20078b60
   81ce4:	20078b5c 	.word	0x20078b5c

00081ce8 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81ce8:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81cea:	b918      	cbnz	r0, 81cf4 <vTaskSetTimeOutState+0xc>
   81cec:	4b05      	ldr	r3, [pc, #20]	; (81d04 <vTaskSetTimeOutState+0x1c>)
   81cee:	4798      	blx	r3
   81cf0:	bf00      	nop
   81cf2:	e7fd      	b.n	81cf0 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81cf4:	4a04      	ldr	r2, [pc, #16]	; (81d08 <vTaskSetTimeOutState+0x20>)
   81cf6:	6812      	ldr	r2, [r2, #0]
   81cf8:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81cfa:	4a04      	ldr	r2, [pc, #16]	; (81d0c <vTaskSetTimeOutState+0x24>)
   81cfc:	8812      	ldrh	r2, [r2, #0]
   81cfe:	8082      	strh	r2, [r0, #4]
   81d00:	bd08      	pop	{r3, pc}
   81d02:	bf00      	nop
   81d04:	00080ccd 	.word	0x00080ccd
   81d08:	20078b58 	.word	0x20078b58
   81d0c:	20078b78 	.word	0x20078b78

00081d10 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81d10:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81d12:	b918      	cbnz	r0, 81d1c <xTaskCheckForTimeOut+0xc>
   81d14:	4b1b      	ldr	r3, [pc, #108]	; (81d84 <xTaskCheckForTimeOut+0x74>)
   81d16:	4798      	blx	r3
   81d18:	bf00      	nop
   81d1a:	e7fd      	b.n	81d18 <xTaskCheckForTimeOut+0x8>
   81d1c:	460d      	mov	r5, r1
   81d1e:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
   81d20:	b919      	cbnz	r1, 81d2a <xTaskCheckForTimeOut+0x1a>
   81d22:	4b18      	ldr	r3, [pc, #96]	; (81d84 <xTaskCheckForTimeOut+0x74>)
   81d24:	4798      	blx	r3
   81d26:	bf00      	nop
   81d28:	e7fd      	b.n	81d26 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81d2a:	4b17      	ldr	r3, [pc, #92]	; (81d88 <xTaskCheckForTimeOut+0x78>)
   81d2c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81d2e:	882b      	ldrh	r3, [r5, #0]
   81d30:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81d34:	4293      	cmp	r3, r2
   81d36:	d01b      	beq.n	81d70 <xTaskCheckForTimeOut+0x60>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81d38:	4a14      	ldr	r2, [pc, #80]	; (81d8c <xTaskCheckForTimeOut+0x7c>)
   81d3a:	6812      	ldr	r2, [r2, #0]
   81d3c:	6821      	ldr	r1, [r4, #0]
   81d3e:	4291      	cmp	r1, r2
   81d40:	d005      	beq.n	81d4e <xTaskCheckForTimeOut+0x3e>
   81d42:	4a13      	ldr	r2, [pc, #76]	; (81d90 <xTaskCheckForTimeOut+0x80>)
   81d44:	8812      	ldrh	r2, [r2, #0]
   81d46:	b292      	uxth	r2, r2
   81d48:	88a1      	ldrh	r1, [r4, #4]
   81d4a:	4291      	cmp	r1, r2
   81d4c:	d912      	bls.n	81d74 <xTaskCheckForTimeOut+0x64>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81d4e:	4a10      	ldr	r2, [pc, #64]	; (81d90 <xTaskCheckForTimeOut+0x80>)
   81d50:	8811      	ldrh	r1, [r2, #0]
   81d52:	88a0      	ldrh	r0, [r4, #4]
   81d54:	1a09      	subs	r1, r1, r0
   81d56:	b289      	uxth	r1, r1
   81d58:	428b      	cmp	r3, r1
   81d5a:	d90d      	bls.n	81d78 <xTaskCheckForTimeOut+0x68>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81d5c:	8812      	ldrh	r2, [r2, #0]
   81d5e:	b292      	uxth	r2, r2
   81d60:	1a12      	subs	r2, r2, r0
   81d62:	1a9b      	subs	r3, r3, r2
   81d64:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81d66:	4620      	mov	r0, r4
   81d68:	4b0a      	ldr	r3, [pc, #40]	; (81d94 <xTaskCheckForTimeOut+0x84>)
   81d6a:	4798      	blx	r3
			xReturn = pdFALSE;
   81d6c:	2400      	movs	r4, #0
   81d6e:	e004      	b.n	81d7a <xTaskCheckForTimeOut+0x6a>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81d70:	2400      	movs	r4, #0
   81d72:	e002      	b.n	81d7a <xTaskCheckForTimeOut+0x6a>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81d74:	2401      	movs	r4, #1
   81d76:	e000      	b.n	81d7a <xTaskCheckForTimeOut+0x6a>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81d78:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81d7a:	4b07      	ldr	r3, [pc, #28]	; (81d98 <xTaskCheckForTimeOut+0x88>)
   81d7c:	4798      	blx	r3

	return xReturn;
}
   81d7e:	4620      	mov	r0, r4
   81d80:	bd38      	pop	{r3, r4, r5, pc}
   81d82:	bf00      	nop
   81d84:	00080ccd 	.word	0x00080ccd
   81d88:	00080cdd 	.word	0x00080cdd
   81d8c:	20078b58 	.word	0x20078b58
   81d90:	20078b78 	.word	0x20078b78
   81d94:	00081ce9 	.word	0x00081ce9
   81d98:	00080cfd 	.word	0x00080cfd

00081d9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81d9c:	2201      	movs	r2, #1
   81d9e:	4b01      	ldr	r3, [pc, #4]	; (81da4 <vTaskMissedYield+0x8>)
   81da0:	601a      	str	r2, [r3, #0]
   81da2:	4770      	bx	lr
   81da4:	20078b88 	.word	0x20078b88

00081da8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81da8:	4b01      	ldr	r3, [pc, #4]	; (81db0 <xTaskGetCurrentTaskHandle+0x8>)
   81daa:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81dac:	4770      	bx	lr
   81dae:	bf00      	nop
   81db0:	20078b5c 	.word	0x20078b5c

00081db4 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81db4:	4b05      	ldr	r3, [pc, #20]	; (81dcc <xTaskGetSchedulerState+0x18>)
   81db6:	681b      	ldr	r3, [r3, #0]
   81db8:	b133      	cbz	r3, 81dc8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81dba:	4b05      	ldr	r3, [pc, #20]	; (81dd0 <xTaskGetSchedulerState+0x1c>)
   81dbc:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   81dbe:	2b00      	cmp	r3, #0
   81dc0:	bf0c      	ite	eq
   81dc2:	2001      	moveq	r0, #1
   81dc4:	2002      	movne	r0, #2
   81dc6:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81dc8:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81dca:	4770      	bx	lr
   81dcc:	20078a48 	.word	0x20078a48
   81dd0:	20078b74 	.word	0x20078b74

00081dd4 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81dd4:	2800      	cmp	r0, #0
   81dd6:	d031      	beq.n	81e3c <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81dd8:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81dda:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81ddc:	4918      	ldr	r1, [pc, #96]	; (81e40 <vTaskPriorityInherit+0x6c>)
   81dde:	6809      	ldr	r1, [r1, #0]
   81de0:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81de2:	428b      	cmp	r3, r1
   81de4:	d229      	bcs.n	81e3a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81de6:	4916      	ldr	r1, [pc, #88]	; (81e40 <vTaskPriorityInherit+0x6c>)
   81de8:	6809      	ldr	r1, [r1, #0]
   81dea:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81dec:	f1c1 010a 	rsb	r1, r1, #10
   81df0:	8301      	strh	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81df2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81df6:	4913      	ldr	r1, [pc, #76]	; (81e44 <vTaskPriorityInherit+0x70>)
   81df8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   81dfc:	6941      	ldr	r1, [r0, #20]
   81dfe:	4299      	cmp	r1, r3
   81e00:	d117      	bne.n	81e32 <vTaskPriorityInherit+0x5e>
   81e02:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81e04:	1d04      	adds	r4, r0, #4
   81e06:	4620      	mov	r0, r4
   81e08:	4b0f      	ldr	r3, [pc, #60]	; (81e48 <vTaskPriorityInherit+0x74>)
   81e0a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81e0c:	4b0c      	ldr	r3, [pc, #48]	; (81e40 <vTaskPriorityInherit+0x6c>)
   81e0e:	681b      	ldr	r3, [r3, #0]
   81e10:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   81e12:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81e14:	4b0d      	ldr	r3, [pc, #52]	; (81e4c <vTaskPriorityInherit+0x78>)
   81e16:	681b      	ldr	r3, [r3, #0]
   81e18:	4298      	cmp	r0, r3
   81e1a:	bf84      	itt	hi
   81e1c:	4b0b      	ldrhi	r3, [pc, #44]	; (81e4c <vTaskPriorityInherit+0x78>)
   81e1e:	6018      	strhi	r0, [r3, #0]
   81e20:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81e24:	4b07      	ldr	r3, [pc, #28]	; (81e44 <vTaskPriorityInherit+0x70>)
   81e26:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81e2a:	4621      	mov	r1, r4
   81e2c:	4b08      	ldr	r3, [pc, #32]	; (81e50 <vTaskPriorityInherit+0x7c>)
   81e2e:	4798      	blx	r3
   81e30:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81e32:	4b03      	ldr	r3, [pc, #12]	; (81e40 <vTaskPriorityInherit+0x6c>)
   81e34:	681b      	ldr	r3, [r3, #0]
   81e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81e38:	62c3      	str	r3, [r0, #44]	; 0x2c
   81e3a:	bd38      	pop	{r3, r4, r5, pc}
   81e3c:	4770      	bx	lr
   81e3e:	bf00      	nop
   81e40:	20078b5c 	.word	0x20078b5c
   81e44:	20078a7c 	.word	0x20078a7c
   81e48:	00080c45 	.word	0x00080c45
   81e4c:	20078a78 	.word	0x20078a78
   81e50:	00080be5 	.word	0x00080be5

00081e54 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81e54:	b1e8      	cbz	r0, 81e92 <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81e56:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81e58:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   81e5a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   81e5c:	4291      	cmp	r1, r2
   81e5e:	d017      	beq.n	81e90 <vTaskPriorityDisinherit+0x3c>
   81e60:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81e62:	1d05      	adds	r5, r0, #4
   81e64:	4628      	mov	r0, r5
   81e66:	4b0b      	ldr	r3, [pc, #44]	; (81e94 <vTaskPriorityDisinherit+0x40>)
   81e68:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81e6a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
   81e6c:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81e6e:	f1c0 030a 	rsb	r3, r0, #10
   81e72:	8323      	strh	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81e74:	4b08      	ldr	r3, [pc, #32]	; (81e98 <vTaskPriorityDisinherit+0x44>)
   81e76:	681b      	ldr	r3, [r3, #0]
   81e78:	4298      	cmp	r0, r3
   81e7a:	bf84      	itt	hi
   81e7c:	4b06      	ldrhi	r3, [pc, #24]	; (81e98 <vTaskPriorityDisinherit+0x44>)
   81e7e:	6018      	strhi	r0, [r3, #0]
   81e80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81e84:	4b05      	ldr	r3, [pc, #20]	; (81e9c <vTaskPriorityDisinherit+0x48>)
   81e86:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81e8a:	4629      	mov	r1, r5
   81e8c:	4b04      	ldr	r3, [pc, #16]	; (81ea0 <vTaskPriorityDisinherit+0x4c>)
   81e8e:	4798      	blx	r3
   81e90:	bd38      	pop	{r3, r4, r5, pc}
   81e92:	4770      	bx	lr
   81e94:	00080c45 	.word	0x00080c45
   81e98:	20078a78 	.word	0x20078a78
   81e9c:	20078a7c 	.word	0x20078a7c
   81ea0:	00080be5 	.word	0x00080be5

00081ea4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81ea4:	b510      	push	{r4, lr}
   81ea6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81ea8:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81eaa:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81eac:	4291      	cmp	r1, r2
   81eae:	d80b      	bhi.n	81ec8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81eb0:	1ad2      	subs	r2, r2, r3
   81eb2:	8b03      	ldrh	r3, [r0, #24]
   81eb4:	b292      	uxth	r2, r2
   81eb6:	4293      	cmp	r3, r2
   81eb8:	d911      	bls.n	81ede <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81eba:	4b0b      	ldr	r3, [pc, #44]	; (81ee8 <prvInsertTimerInActiveList+0x44>)
   81ebc:	6818      	ldr	r0, [r3, #0]
   81ebe:	1d21      	adds	r1, r4, #4
   81ec0:	4b0a      	ldr	r3, [pc, #40]	; (81eec <prvInsertTimerInActiveList+0x48>)
   81ec2:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81ec4:	2000      	movs	r0, #0
   81ec6:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81ec8:	429a      	cmp	r2, r3
   81eca:	d201      	bcs.n	81ed0 <prvInsertTimerInActiveList+0x2c>
   81ecc:	4299      	cmp	r1, r3
   81ece:	d208      	bcs.n	81ee2 <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81ed0:	4b07      	ldr	r3, [pc, #28]	; (81ef0 <prvInsertTimerInActiveList+0x4c>)
   81ed2:	6818      	ldr	r0, [r3, #0]
   81ed4:	1d21      	adds	r1, r4, #4
   81ed6:	4b05      	ldr	r3, [pc, #20]	; (81eec <prvInsertTimerInActiveList+0x48>)
   81ed8:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81eda:	2000      	movs	r0, #0
   81edc:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81ede:	2001      	movs	r0, #1
   81ee0:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81ee2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81ee4:	bd10      	pop	{r4, pc}
   81ee6:	bf00      	nop
   81ee8:	20078bc4 	.word	0x20078bc4
   81eec:	00080c01 	.word	0x00080c01
   81ef0:	20078b90 	.word	0x20078b90

00081ef4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81ef4:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81ef6:	4b0d      	ldr	r3, [pc, #52]	; (81f2c <prvCheckForValidListAndQueue+0x38>)
   81ef8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81efa:	4b0d      	ldr	r3, [pc, #52]	; (81f30 <prvCheckForValidListAndQueue+0x3c>)
   81efc:	681b      	ldr	r3, [r3, #0]
   81efe:	b98b      	cbnz	r3, 81f24 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81f00:	4d0c      	ldr	r5, [pc, #48]	; (81f34 <prvCheckForValidListAndQueue+0x40>)
   81f02:	4628      	mov	r0, r5
   81f04:	4e0c      	ldr	r6, [pc, #48]	; (81f38 <prvCheckForValidListAndQueue+0x44>)
   81f06:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81f08:	4c0c      	ldr	r4, [pc, #48]	; (81f3c <prvCheckForValidListAndQueue+0x48>)
   81f0a:	4620      	mov	r0, r4
   81f0c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81f0e:	4b0c      	ldr	r3, [pc, #48]	; (81f40 <prvCheckForValidListAndQueue+0x4c>)
   81f10:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81f12:	4b0c      	ldr	r3, [pc, #48]	; (81f44 <prvCheckForValidListAndQueue+0x50>)
   81f14:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81f16:	2005      	movs	r0, #5
   81f18:	210c      	movs	r1, #12
   81f1a:	2200      	movs	r2, #0
   81f1c:	4b0a      	ldr	r3, [pc, #40]	; (81f48 <prvCheckForValidListAndQueue+0x54>)
   81f1e:	4798      	blx	r3
   81f20:	4b03      	ldr	r3, [pc, #12]	; (81f30 <prvCheckForValidListAndQueue+0x3c>)
   81f22:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81f24:	4b09      	ldr	r3, [pc, #36]	; (81f4c <prvCheckForValidListAndQueue+0x58>)
   81f26:	4798      	blx	r3
   81f28:	bd70      	pop	{r4, r5, r6, pc}
   81f2a:	bf00      	nop
   81f2c:	00080cdd 	.word	0x00080cdd
   81f30:	20078bc0 	.word	0x20078bc0
   81f34:	20078b94 	.word	0x20078b94
   81f38:	00080bc5 	.word	0x00080bc5
   81f3c:	20078ba8 	.word	0x20078ba8
   81f40:	20078b90 	.word	0x20078b90
   81f44:	20078bc4 	.word	0x20078bc4
   81f48:	000810c1 	.word	0x000810c1
   81f4c:	00080cfd 	.word	0x00080cfd

00081f50 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81f50:	b510      	push	{r4, lr}
   81f52:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81f54:	4b0b      	ldr	r3, [pc, #44]	; (81f84 <xTimerCreateTimerTask+0x34>)
   81f56:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81f58:	4b0b      	ldr	r3, [pc, #44]	; (81f88 <xTimerCreateTimerTask+0x38>)
   81f5a:	681b      	ldr	r3, [r3, #0]
   81f5c:	b163      	cbz	r3, 81f78 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81f5e:	2309      	movs	r3, #9
   81f60:	9300      	str	r3, [sp, #0]
   81f62:	2300      	movs	r3, #0
   81f64:	9301      	str	r3, [sp, #4]
   81f66:	9302      	str	r3, [sp, #8]
   81f68:	9303      	str	r3, [sp, #12]
   81f6a:	4808      	ldr	r0, [pc, #32]	; (81f8c <xTimerCreateTimerTask+0x3c>)
   81f6c:	4908      	ldr	r1, [pc, #32]	; (81f90 <xTimerCreateTimerTask+0x40>)
   81f6e:	f44f 7200 	mov.w	r2, #512	; 0x200
   81f72:	4c08      	ldr	r4, [pc, #32]	; (81f94 <xTimerCreateTimerTask+0x44>)
   81f74:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81f76:	b918      	cbnz	r0, 81f80 <xTimerCreateTimerTask+0x30>
   81f78:	4b07      	ldr	r3, [pc, #28]	; (81f98 <xTimerCreateTimerTask+0x48>)
   81f7a:	4798      	blx	r3
   81f7c:	bf00      	nop
   81f7e:	e7fd      	b.n	81f7c <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81f80:	b004      	add	sp, #16
   81f82:	bd10      	pop	{r4, pc}
   81f84:	00081ef5 	.word	0x00081ef5
   81f88:	20078bc0 	.word	0x20078bc0
   81f8c:	000820ad 	.word	0x000820ad
   81f90:	00086a04 	.word	0x00086a04
   81f94:	000814dd 	.word	0x000814dd
   81f98:	00080ccd 	.word	0x00080ccd

00081f9c <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81f9c:	b510      	push	{r4, lr}
   81f9e:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81fa0:	4c10      	ldr	r4, [pc, #64]	; (81fe4 <xTimerGenericCommand+0x48>)
   81fa2:	6824      	ldr	r4, [r4, #0]
   81fa4:	b1d4      	cbz	r4, 81fdc <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81fa6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81fa8:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81fac:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81fae:	b973      	cbnz	r3, 81fce <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81fb0:	4b0d      	ldr	r3, [pc, #52]	; (81fe8 <xTimerGenericCommand+0x4c>)
   81fb2:	4798      	blx	r3
   81fb4:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81fb6:	4b0b      	ldr	r3, [pc, #44]	; (81fe4 <xTimerGenericCommand+0x48>)
   81fb8:	6818      	ldr	r0, [r3, #0]
   81fba:	a901      	add	r1, sp, #4
   81fbc:	bf07      	ittee	eq
   81fbe:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   81fc2:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81fc4:	2200      	movne	r2, #0
   81fc6:	4613      	movne	r3, r2
   81fc8:	4c08      	ldr	r4, [pc, #32]	; (81fec <xTimerGenericCommand+0x50>)
   81fca:	47a0      	blx	r4
   81fcc:	e007      	b.n	81fde <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81fce:	4620      	mov	r0, r4
   81fd0:	a901      	add	r1, sp, #4
   81fd2:	461a      	mov	r2, r3
   81fd4:	2300      	movs	r3, #0
   81fd6:	4c06      	ldr	r4, [pc, #24]	; (81ff0 <xTimerGenericCommand+0x54>)
   81fd8:	47a0      	blx	r4
   81fda:	e000      	b.n	81fde <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81fdc:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81fde:	b004      	add	sp, #16
   81fe0:	bd10      	pop	{r4, pc}
   81fe2:	bf00      	nop
   81fe4:	20078bc0 	.word	0x20078bc0
   81fe8:	00081db5 	.word	0x00081db5
   81fec:	00081119 	.word	0x00081119
   81ff0:	00081241 	.word	0x00081241

00081ff4 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81ff8:	b082      	sub	sp, #8
   81ffa:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81ffc:	4b23      	ldr	r3, [pc, #140]	; (8208c <prvSampleTimeNow+0x98>)
   81ffe:	4798      	blx	r3
   82000:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82002:	4b23      	ldr	r3, [pc, #140]	; (82090 <prvSampleTimeNow+0x9c>)
   82004:	881b      	ldrh	r3, [r3, #0]
   82006:	4283      	cmp	r3, r0
   82008:	d936      	bls.n	82078 <prvSampleTimeNow+0x84>
   8200a:	e026      	b.n	8205a <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   8200c:	68da      	ldr	r2, [r3, #12]
   8200e:	8815      	ldrh	r5, [r2, #0]
   82010:	b2ad      	uxth	r5, r5

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82012:	68db      	ldr	r3, [r3, #12]
   82014:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82016:	f104 0a04 	add.w	sl, r4, #4
   8201a:	4650      	mov	r0, sl
   8201c:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8201e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82020:	4620      	mov	r0, r4
   82022:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82024:	69e3      	ldr	r3, [r4, #28]
   82026:	2b01      	cmp	r3, #1
   82028:	d119      	bne.n	8205e <prvSampleTimeNow+0x6a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   8202a:	8b23      	ldrh	r3, [r4, #24]
   8202c:	442b      	add	r3, r5
   8202e:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   82030:	42ab      	cmp	r3, r5
   82032:	d906      	bls.n	82042 <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82034:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82036:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82038:	6830      	ldr	r0, [r6, #0]
   8203a:	4651      	mov	r1, sl
   8203c:	4b15      	ldr	r3, [pc, #84]	; (82094 <prvSampleTimeNow+0xa0>)
   8203e:	4798      	blx	r3
   82040:	e00d      	b.n	8205e <prvSampleTimeNow+0x6a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82042:	2300      	movs	r3, #0
   82044:	9300      	str	r3, [sp, #0]
   82046:	4620      	mov	r0, r4
   82048:	4619      	mov	r1, r3
   8204a:	462a      	mov	r2, r5
   8204c:	4c12      	ldr	r4, [pc, #72]	; (82098 <prvSampleTimeNow+0xa4>)
   8204e:	47a0      	blx	r4
				configASSERT( xResult );
   82050:	b928      	cbnz	r0, 8205e <prvSampleTimeNow+0x6a>
   82052:	4b12      	ldr	r3, [pc, #72]	; (8209c <prvSampleTimeNow+0xa8>)
   82054:	4798      	blx	r3
   82056:	bf00      	nop
   82058:	e7fd      	b.n	82056 <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8205a:	4e11      	ldr	r6, [pc, #68]	; (820a0 <prvSampleTimeNow+0xac>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8205c:	4f11      	ldr	r7, [pc, #68]	; (820a4 <prvSampleTimeNow+0xb0>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8205e:	6833      	ldr	r3, [r6, #0]
   82060:	681a      	ldr	r2, [r3, #0]
   82062:	2a00      	cmp	r2, #0
   82064:	d1d2      	bne.n	8200c <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82066:	4a10      	ldr	r2, [pc, #64]	; (820a8 <prvSampleTimeNow+0xb4>)
   82068:	6810      	ldr	r0, [r2, #0]
   8206a:	490d      	ldr	r1, [pc, #52]	; (820a0 <prvSampleTimeNow+0xac>)
   8206c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
   8206e:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   82070:	2301      	movs	r3, #1
   82072:	f8c9 3000 	str.w	r3, [r9]
   82076:	e002      	b.n	8207e <prvSampleTimeNow+0x8a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82078:	2300      	movs	r3, #0
   8207a:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   8207e:	4b04      	ldr	r3, [pc, #16]	; (82090 <prvSampleTimeNow+0x9c>)
   82080:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   82084:	4640      	mov	r0, r8
   82086:	b002      	add	sp, #8
   82088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8208c:	0008175d 	.word	0x0008175d
   82090:	20078bbc 	.word	0x20078bbc
   82094:	00080c01 	.word	0x00080c01
   82098:	00081f9d 	.word	0x00081f9d
   8209c:	00080ccd 	.word	0x00080ccd
   820a0:	20078b90 	.word	0x20078b90
   820a4:	00080c45 	.word	0x00080c45
   820a8:	20078bc4 	.word	0x20078bc4

000820ac <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   820ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   820b0:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   820b2:	4d51      	ldr	r5, [pc, #324]	; (821f8 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   820b4:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82228 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   820b8:	4b50      	ldr	r3, [pc, #320]	; (821fc <prvTimerTask+0x150>)
   820ba:	681b      	ldr	r3, [r3, #0]
   820bc:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   820be:	2a00      	cmp	r2, #0
   820c0:	f000 8090 	beq.w	821e4 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   820c4:	68db      	ldr	r3, [r3, #12]
   820c6:	881c      	ldrh	r4, [r3, #0]
   820c8:	b2a4      	uxth	r4, r4
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   820ca:	4b4d      	ldr	r3, [pc, #308]	; (82200 <prvTimerTask+0x154>)
   820cc:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   820ce:	a803      	add	r0, sp, #12
   820d0:	4b4c      	ldr	r3, [pc, #304]	; (82204 <prvTimerTask+0x158>)
   820d2:	4798      	blx	r3
   820d4:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   820d6:	9b03      	ldr	r3, [sp, #12]
   820d8:	2b00      	cmp	r3, #0
   820da:	d132      	bne.n	82142 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   820dc:	4284      	cmp	r4, r0
   820de:	d825      	bhi.n	8212c <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   820e0:	4b49      	ldr	r3, [pc, #292]	; (82208 <prvTimerTask+0x15c>)
   820e2:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   820e4:	4b45      	ldr	r3, [pc, #276]	; (821fc <prvTimerTask+0x150>)
   820e6:	681b      	ldr	r3, [r3, #0]
   820e8:	68db      	ldr	r3, [r3, #12]
   820ea:	68de      	ldr	r6, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   820ec:	1d30      	adds	r0, r6, #4
   820ee:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   820f0:	69f3      	ldr	r3, [r6, #28]
   820f2:	2b01      	cmp	r3, #1
   820f4:	d115      	bne.n	82122 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   820f6:	8b31      	ldrh	r1, [r6, #24]
   820f8:	4421      	add	r1, r4
   820fa:	4630      	mov	r0, r6
   820fc:	b289      	uxth	r1, r1
   820fe:	463a      	mov	r2, r7
   82100:	4623      	mov	r3, r4
   82102:	4f42      	ldr	r7, [pc, #264]	; (8220c <prvTimerTask+0x160>)
   82104:	47b8      	blx	r7
   82106:	2801      	cmp	r0, #1
   82108:	d10b      	bne.n	82122 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8210a:	2300      	movs	r3, #0
   8210c:	9300      	str	r3, [sp, #0]
   8210e:	4630      	mov	r0, r6
   82110:	4619      	mov	r1, r3
   82112:	4622      	mov	r2, r4
   82114:	4c3e      	ldr	r4, [pc, #248]	; (82210 <prvTimerTask+0x164>)
   82116:	47a0      	blx	r4
			configASSERT( xResult );
   82118:	b918      	cbnz	r0, 82122 <prvTimerTask+0x76>
   8211a:	4b3e      	ldr	r3, [pc, #248]	; (82214 <prvTimerTask+0x168>)
   8211c:	4798      	blx	r3
   8211e:	bf00      	nop
   82120:	e7fd      	b.n	8211e <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82122:	6a73      	ldr	r3, [r6, #36]	; 0x24
   82124:	4630      	mov	r0, r6
   82126:	4798      	blx	r3
   82128:	e00d      	b.n	82146 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   8212a:	2400      	movs	r4, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8212c:	1be1      	subs	r1, r4, r7
   8212e:	6828      	ldr	r0, [r5, #0]
   82130:	b289      	uxth	r1, r1
   82132:	4b39      	ldr	r3, [pc, #228]	; (82218 <prvTimerTask+0x16c>)
   82134:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82136:	4b34      	ldr	r3, [pc, #208]	; (82208 <prvTimerTask+0x15c>)
   82138:	4798      	blx	r3
   8213a:	b920      	cbnz	r0, 82146 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   8213c:	4b37      	ldr	r3, [pc, #220]	; (8221c <prvTimerTask+0x170>)
   8213e:	4798      	blx	r3
   82140:	e001      	b.n	82146 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82142:	4b31      	ldr	r3, [pc, #196]	; (82208 <prvTimerTask+0x15c>)
   82144:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82146:	a802      	add	r0, sp, #8
   82148:	4b2e      	ldr	r3, [pc, #184]	; (82204 <prvTimerTask+0x158>)
   8214a:	4798      	blx	r3
   8214c:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8214e:	4e34      	ldr	r6, [pc, #208]	; (82220 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82150:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8220c <prvTimerTask+0x160>
   82154:	e03e      	b.n	821d4 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82156:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82158:	b11c      	cbz	r4, 82162 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   8215a:	6963      	ldr	r3, [r4, #20]
   8215c:	b10b      	cbz	r3, 82162 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8215e:	1d20      	adds	r0, r4, #4
   82160:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82162:	9b03      	ldr	r3, [sp, #12]
   82164:	2b02      	cmp	r3, #2
   82166:	d023      	beq.n	821b0 <prvTimerTask+0x104>
   82168:	2b03      	cmp	r3, #3
   8216a:	d030      	beq.n	821ce <prvTimerTask+0x122>
   8216c:	2b00      	cmp	r3, #0
   8216e:	d131      	bne.n	821d4 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82170:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82174:	8b21      	ldrh	r1, [r4, #24]
   82176:	4419      	add	r1, r3
   82178:	4620      	mov	r0, r4
   8217a:	b289      	uxth	r1, r1
   8217c:	463a      	mov	r2, r7
   8217e:	47c8      	blx	r9
   82180:	2801      	cmp	r0, #1
   82182:	d127      	bne.n	821d4 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82184:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82186:	4620      	mov	r0, r4
   82188:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8218a:	69e3      	ldr	r3, [r4, #28]
   8218c:	2b01      	cmp	r3, #1
   8218e:	d121      	bne.n	821d4 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   82190:	8b22      	ldrh	r2, [r4, #24]
   82192:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82196:	441a      	add	r2, r3
   82198:	2300      	movs	r3, #0
   8219a:	9300      	str	r3, [sp, #0]
   8219c:	4620      	mov	r0, r4
   8219e:	4619      	mov	r1, r3
   821a0:	b292      	uxth	r2, r2
   821a2:	4c1b      	ldr	r4, [pc, #108]	; (82210 <prvTimerTask+0x164>)
   821a4:	47a0      	blx	r4
						configASSERT( xResult );
   821a6:	b9a8      	cbnz	r0, 821d4 <prvTimerTask+0x128>
   821a8:	4b1a      	ldr	r3, [pc, #104]	; (82214 <prvTimerTask+0x168>)
   821aa:	4798      	blx	r3
   821ac:	bf00      	nop
   821ae:	e7fd      	b.n	821ac <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   821b0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   821b4:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   821b6:	b91b      	cbnz	r3, 821c0 <prvTimerTask+0x114>
   821b8:	4b16      	ldr	r3, [pc, #88]	; (82214 <prvTimerTask+0x168>)
   821ba:	4798      	blx	r3
   821bc:	bf00      	nop
   821be:	e7fd      	b.n	821bc <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   821c0:	18f9      	adds	r1, r7, r3
   821c2:	4620      	mov	r0, r4
   821c4:	b289      	uxth	r1, r1
   821c6:	463a      	mov	r2, r7
   821c8:	463b      	mov	r3, r7
   821ca:	47c8      	blx	r9
   821cc:	e002      	b.n	821d4 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   821ce:	4620      	mov	r0, r4
   821d0:	4b14      	ldr	r3, [pc, #80]	; (82224 <prvTimerTask+0x178>)
   821d2:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   821d4:	6828      	ldr	r0, [r5, #0]
   821d6:	a903      	add	r1, sp, #12
   821d8:	2200      	movs	r2, #0
   821da:	4613      	mov	r3, r2
   821dc:	47b0      	blx	r6
   821de:	2800      	cmp	r0, #0
   821e0:	d1b9      	bne.n	82156 <prvTimerTask+0xaa>
   821e2:	e769      	b.n	820b8 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   821e4:	4b06      	ldr	r3, [pc, #24]	; (82200 <prvTimerTask+0x154>)
   821e6:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   821e8:	a803      	add	r0, sp, #12
   821ea:	4b06      	ldr	r3, [pc, #24]	; (82204 <prvTimerTask+0x158>)
   821ec:	4798      	blx	r3
   821ee:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   821f0:	9b03      	ldr	r3, [sp, #12]
   821f2:	2b00      	cmp	r3, #0
   821f4:	d099      	beq.n	8212a <prvTimerTask+0x7e>
   821f6:	e7a4      	b.n	82142 <prvTimerTask+0x96>
   821f8:	20078bc0 	.word	0x20078bc0
   821fc:	20078b90 	.word	0x20078b90
   82200:	0008174d 	.word	0x0008174d
   82204:	00081ff5 	.word	0x00081ff5
   82208:	000818a9 	.word	0x000818a9
   8220c:	00081ea5 	.word	0x00081ea5
   82210:	00081f9d 	.word	0x00081f9d
   82214:	00080ccd 	.word	0x00080ccd
   82218:	00081435 	.word	0x00081435
   8221c:	00080cbd 	.word	0x00080cbd
   82220:	000812d1 	.word	0x000812d1
   82224:	00080ef1 	.word	0x00080ef1
   82228:	00080c45 	.word	0x00080c45

0008222c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8222c:	3801      	subs	r0, #1
   8222e:	2802      	cmp	r0, #2
   82230:	d818      	bhi.n	82264 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   82232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82236:	460e      	mov	r6, r1
   82238:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8223a:	b182      	cbz	r2, 8225e <_write+0x32>
   8223c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8223e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 82278 <_write+0x4c>
   82242:	4f0c      	ldr	r7, [pc, #48]	; (82274 <_write+0x48>)
   82244:	f8d8 0000 	ldr.w	r0, [r8]
   82248:	f815 1b01 	ldrb.w	r1, [r5], #1
   8224c:	683b      	ldr	r3, [r7, #0]
   8224e:	4798      	blx	r3
   82250:	2800      	cmp	r0, #0
   82252:	db0a      	blt.n	8226a <_write+0x3e>
   82254:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   82256:	3c01      	subs	r4, #1
   82258:	d1f4      	bne.n	82244 <_write+0x18>
   8225a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8225e:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
   82260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   82264:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   82268:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   8226a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   8226e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82272:	bf00      	nop
   82274:	20078c9c 	.word	0x20078c9c
   82278:	20078ca0 	.word	0x20078ca0

0008227c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8227c:	b4f0      	push	{r4, r5, r6, r7}
   8227e:	b08c      	sub	sp, #48	; 0x30
   82280:	4607      	mov	r7, r0
   82282:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   82284:	ac01      	add	r4, sp, #4
   82286:	4d11      	ldr	r5, [pc, #68]	; (822cc <pwm_clocks_generate+0x50>)
   82288:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8228a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8228c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8228e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   82290:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   82294:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   82298:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8229a:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   8229c:	f852 3b04 	ldr.w	r3, [r2], #4
   822a0:	fbb6 f3f3 	udiv	r3, r6, r3
   822a4:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   822a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   822ac:	d905      	bls.n	822ba <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
   822ae:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   822b0:	280b      	cmp	r0, #11
   822b2:	d1f3      	bne.n	8229c <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   822b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
   822b8:	e005      	b.n	822c6 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   822ba:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
   822bc:	bf94      	ite	ls
   822be:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
   822c2:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
   822c6:	b00c      	add	sp, #48	; 0x30
   822c8:	bcf0      	pop	{r4, r5, r6, r7}
   822ca:	4770      	bx	lr
   822cc:	00086a0c 	.word	0x00086a0c

000822d0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   822d0:	b570      	push	{r4, r5, r6, lr}
   822d2:	4606      	mov	r6, r0
   822d4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   822d6:	6808      	ldr	r0, [r1, #0]
   822d8:	b140      	cbz	r0, 822ec <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   822da:	6889      	ldr	r1, [r1, #8]
   822dc:	4b0e      	ldr	r3, [pc, #56]	; (82318 <pwm_init+0x48>)
   822de:	4798      	blx	r3
   822e0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   822e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   822e6:	4298      	cmp	r0, r3
   822e8:	d101      	bne.n	822ee <pwm_init+0x1e>
   822ea:	e00e      	b.n	8230a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   822ec:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   822ee:	6860      	ldr	r0, [r4, #4]
   822f0:	b140      	cbz	r0, 82304 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   822f2:	68a1      	ldr	r1, [r4, #8]
   822f4:	4b08      	ldr	r3, [pc, #32]	; (82318 <pwm_init+0x48>)
   822f6:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   822f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   822fc:	4298      	cmp	r0, r3
   822fe:	d007      	beq.n	82310 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
   82300:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   82304:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   82306:	2000      	movs	r0, #0
   82308:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   8230a:	f64f 70ff 	movw	r0, #65535	; 0xffff
   8230e:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   82310:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
   82314:	bd70      	pop	{r4, r5, r6, pc}
   82316:	bf00      	nop
   82318:	0008227d 	.word	0x0008227d

0008231c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   8231c:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8231e:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   82320:	8a8a      	ldrh	r2, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   82322:	684c      	ldr	r4, [r1, #4]
   82324:	f004 040f 	and.w	r4, r4, #15
   82328:	4322      	orrs	r2, r4
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8232a:	890c      	ldrh	r4, [r1, #8]
   8232c:	4322      	orrs	r2, r4
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   8232e:	7a8c      	ldrb	r4, [r1, #10]
   82330:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
   82334:	7d8c      	ldrb	r4, [r1, #22]
   82336:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8233a:	7dcc      	ldrb	r4, [r1, #23]
   8233c:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   82340:	7e0c      	ldrb	r4, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   82342:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
   82346:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8234a:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8234e:	68ca      	ldr	r2, [r1, #12]
   82350:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   82354:	690a      	ldr	r2, [r1, #16]
   82356:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8235a:	7d8a      	ldrb	r2, [r1, #22]
   8235c:	b13a      	cbz	r2, 8236e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8235e:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   82360:	8b4a      	ldrh	r2, [r1, #26]
   82362:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   82366:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   8236a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8236e:	6c84      	ldr	r4, [r0, #72]	; 0x48
   82370:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   82374:	409a      	lsls	r2, r3
   82376:	43d2      	mvns	r2, r2
   82378:	ea02 0504 	and.w	r5, r2, r4
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8237c:	7fcc      	ldrb	r4, [r1, #31]
   8237e:	fa04 f603 	lsl.w	r6, r4, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   82382:	7f8c      	ldrb	r4, [r1, #30]
   82384:	409c      	lsls	r4, r3
   82386:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8238a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8238c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8238e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   82390:	4014      	ands	r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   82392:	f891 2021 	ldrb.w	r2, [r1, #33]	; 0x21
   82396:	fa02 f503 	lsl.w	r5, r2, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   8239a:	f891 2020 	ldrb.w	r2, [r1, #32]
   8239e:	409a      	lsls	r2, r3
   823a0:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
   823a4:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   823a6:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   823a8:	2201      	movs	r2, #1
   823aa:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   823ac:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   823b0:	b11c      	cbz	r4, 823ba <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
   823b2:	6a04      	ldr	r4, [r0, #32]
   823b4:	4314      	orrs	r4, r2
   823b6:	6204      	str	r4, [r0, #32]
   823b8:	e003      	b.n	823c2 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   823ba:	6a04      	ldr	r4, [r0, #32]
   823bc:	ea24 0402 	bic.w	r4, r4, r2
   823c0:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   823c2:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   823c6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   823c8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   823ca:	bf0c      	ite	eq
   823cc:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   823ce:	4394      	bicne	r4, r2
   823d0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   823d2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   823d6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   823d8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   823da:	bf0c      	ite	eq
   823dc:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   823e0:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   823e4:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   823e6:	2b03      	cmp	r3, #3
   823e8:	d80b      	bhi.n	82402 <pwm_channel_init+0xe6>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   823ea:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   823ec:	00dd      	lsls	r5, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   823ee:	22ff      	movs	r2, #255	; 0xff
   823f0:	40aa      	lsls	r2, r5
   823f2:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   823f6:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
   823fa:	40ab      	lsls	r3, r5
   823fc:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   823fe:	66c3      	str	r3, [r0, #108]	; 0x6c
   82400:	e00c      	b.n	8241c <pwm_channel_init+0x100>
	} else {
		ch_num -= 4;
   82402:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   82404:	6f02      	ldr	r2, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   82406:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   82408:	24ff      	movs	r4, #255	; 0xff
   8240a:	409c      	lsls	r4, r3
   8240c:	ea22 0404 	bic.w	r4, r2, r4
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   82410:	f891 2023 	ldrb.w	r2, [r1, #35]	; 0x23
   82414:	fa02 f303 	lsl.w	r3, r2, r3
   82418:	4323      	orrs	r3, r4
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8241a:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   8241c:	2000      	movs	r0, #0
   8241e:	bc70      	pop	{r4, r5, r6}
   82420:	4770      	bx	lr
   82422:	bf00      	nop

00082424 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   82424:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   82426:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   82428:	690b      	ldr	r3, [r1, #16]
   8242a:	4293      	cmp	r3, r2
   8242c:	d306      	bcc.n	8243c <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8242e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   82430:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   82434:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   82438:	2000      	movs	r0, #0
   8243a:	e001      	b.n	82440 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   8243c:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   82440:	f85d 4b04 	ldr.w	r4, [sp], #4
   82444:	4770      	bx	lr
   82446:	bf00      	nop

00082448 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   82448:	2301      	movs	r3, #1
   8244a:	408b      	lsls	r3, r1
   8244c:	6043      	str	r3, [r0, #4]
   8244e:	4770      	bx	lr

00082450 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   82450:	2301      	movs	r3, #1
   82452:	408b      	lsls	r3, r1
   82454:	6083      	str	r3, [r0, #8]
   82456:	4770      	bx	lr

00082458 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   82458:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8245a:	23ac      	movs	r3, #172	; 0xac
   8245c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8245e:	680b      	ldr	r3, [r1, #0]
   82460:	684a      	ldr	r2, [r1, #4]
   82462:	fbb3 f3f2 	udiv	r3, r3, r2
   82466:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   82468:	1e5c      	subs	r4, r3, #1
   8246a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8246e:	4294      	cmp	r4, r2
   82470:	d80a      	bhi.n	82488 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   82472:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   82474:	688b      	ldr	r3, [r1, #8]
   82476:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   82478:	f240 2302 	movw	r3, #514	; 0x202
   8247c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82480:	2350      	movs	r3, #80	; 0x50
   82482:	6003      	str	r3, [r0, #0]

	return 0;
   82484:	2000      	movs	r0, #0
   82486:	e000      	b.n	8248a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   82488:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8248a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8248e:	4770      	bx	lr

00082490 <uart_is_rx_ready>:
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
   82490:	6940      	ldr	r0, [r0, #20]
}
   82492:	f000 0001 	and.w	r0, r0, #1
   82496:	4770      	bx	lr

00082498 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   82498:	6943      	ldr	r3, [r0, #20]
   8249a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   8249e:	bf1a      	itte	ne
   824a0:	61c1      	strne	r1, [r0, #28]
	return 0;
   824a2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   824a4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   824a6:	4770      	bx	lr

000824a8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   824a8:	6943      	ldr	r3, [r0, #20]
   824aa:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   824ae:	bf1d      	ittte	ne
   824b0:	6983      	ldrne	r3, [r0, #24]
   824b2:	700b      	strbne	r3, [r1, #0]
	return 0;
   824b4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   824b6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   824b8:	4770      	bx	lr
   824ba:	bf00      	nop

000824bc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   824bc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   824be:	480e      	ldr	r0, [pc, #56]	; (824f8 <sysclk_init+0x3c>)
   824c0:	4b0e      	ldr	r3, [pc, #56]	; (824fc <sysclk_init+0x40>)
   824c2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   824c4:	2000      	movs	r0, #0
   824c6:	213e      	movs	r1, #62	; 0x3e
   824c8:	4b0d      	ldr	r3, [pc, #52]	; (82500 <sysclk_init+0x44>)
   824ca:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   824cc:	4c0d      	ldr	r4, [pc, #52]	; (82504 <sysclk_init+0x48>)
   824ce:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   824d0:	2800      	cmp	r0, #0
   824d2:	d0fc      	beq.n	824ce <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   824d4:	4b0c      	ldr	r3, [pc, #48]	; (82508 <sysclk_init+0x4c>)
   824d6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   824d8:	4a0c      	ldr	r2, [pc, #48]	; (8250c <sysclk_init+0x50>)
   824da:	4b0d      	ldr	r3, [pc, #52]	; (82510 <sysclk_init+0x54>)
   824dc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   824de:	4c0d      	ldr	r4, [pc, #52]	; (82514 <sysclk_init+0x58>)
   824e0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   824e2:	2800      	cmp	r0, #0
   824e4:	d0fc      	beq.n	824e0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   824e6:	2010      	movs	r0, #16
   824e8:	4b0b      	ldr	r3, [pc, #44]	; (82518 <sysclk_init+0x5c>)
   824ea:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   824ec:	4b0b      	ldr	r3, [pc, #44]	; (8251c <sysclk_init+0x60>)
   824ee:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   824f0:	4801      	ldr	r0, [pc, #4]	; (824f8 <sysclk_init+0x3c>)
   824f2:	4b02      	ldr	r3, [pc, #8]	; (824fc <sysclk_init+0x40>)
   824f4:	4798      	blx	r3
   824f6:	bd10      	pop	{r4, pc}
   824f8:	0501bd00 	.word	0x0501bd00
   824fc:	200700a5 	.word	0x200700a5
   82500:	000828e1 	.word	0x000828e1
   82504:	00082935 	.word	0x00082935
   82508:	00082945 	.word	0x00082945
   8250c:	200d3f01 	.word	0x200d3f01
   82510:	400e0600 	.word	0x400e0600
   82514:	00082955 	.word	0x00082955
   82518:	00082879 	.word	0x00082879
   8251c:	00082a6d 	.word	0x00082a6d

00082520 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   82520:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82522:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82526:	4b1e      	ldr	r3, [pc, #120]	; (825a0 <board_init+0x80>)
   82528:	605a      	str	r2, [r3, #4]
   8252a:	200b      	movs	r0, #11
   8252c:	4c1d      	ldr	r4, [pc, #116]	; (825a4 <board_init+0x84>)
   8252e:	47a0      	blx	r4
   82530:	200c      	movs	r0, #12
   82532:	47a0      	blx	r4
   82534:	200d      	movs	r0, #13
   82536:	47a0      	blx	r4
   82538:	200e      	movs	r0, #14
   8253a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8253c:	203b      	movs	r0, #59	; 0x3b
   8253e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82542:	4c19      	ldr	r4, [pc, #100]	; (825a8 <board_init+0x88>)
   82544:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82546:	2055      	movs	r0, #85	; 0x55
   82548:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8254c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8254e:	2056      	movs	r0, #86	; 0x56
   82550:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82554:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82556:	2068      	movs	r0, #104	; 0x68
   82558:	4914      	ldr	r1, [pc, #80]	; (825ac <board_init+0x8c>)
   8255a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8255c:	205c      	movs	r0, #92	; 0x5c
   8255e:	4914      	ldr	r1, [pc, #80]	; (825b0 <board_init+0x90>)
   82560:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82562:	4814      	ldr	r0, [pc, #80]	; (825b4 <board_init+0x94>)
   82564:	f44f 7140 	mov.w	r1, #768	; 0x300
   82568:	4a13      	ldr	r2, [pc, #76]	; (825b8 <board_init+0x98>)
   8256a:	4b14      	ldr	r3, [pc, #80]	; (825bc <board_init+0x9c>)
   8256c:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
   8256e:	2039      	movs	r0, #57	; 0x39
   82570:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   82574:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
   82576:	200b      	movs	r0, #11
   82578:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8257c:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
   8257e:	202c      	movs	r0, #44	; 0x2c
   82580:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82584:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_PWM_LED2
	/* Configure PWM LED2 pin */
	gpio_configure_pin(PIN_PWM_LED2_GPIO, PIN_PWM_LED2_FLAGS);
   82586:	2057      	movs	r0, #87	; 0x57
   82588:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8258c:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8258e:	202b      	movs	r0, #43	; 0x2b
   82590:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82594:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   82596:	202a      	movs	r0, #42	; 0x2a
   82598:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8259c:	47a0      	blx	r4
   8259e:	bd10      	pop	{r4, pc}
   825a0:	400e1a50 	.word	0x400e1a50
   825a4:	00082965 	.word	0x00082965
   825a8:	00082665 	.word	0x00082665
   825ac:	28000079 	.word	0x28000079
   825b0:	28000001 	.word	0x28000001
   825b4:	400e0e00 	.word	0x400e0e00
   825b8:	08000001 	.word	0x08000001
   825bc:	00082739 	.word	0x00082739

000825c0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   825c0:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   825c2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   825c6:	d016      	beq.n	825f6 <pio_set_peripheral+0x36>
   825c8:	d804      	bhi.n	825d4 <pio_set_peripheral+0x14>
   825ca:	b1c1      	cbz	r1, 825fe <pio_set_peripheral+0x3e>
   825cc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   825d0:	d00a      	beq.n	825e8 <pio_set_peripheral+0x28>
   825d2:	e013      	b.n	825fc <pio_set_peripheral+0x3c>
   825d4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   825d8:	d011      	beq.n	825fe <pio_set_peripheral+0x3e>
   825da:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   825de:	d00e      	beq.n	825fe <pio_set_peripheral+0x3e>
   825e0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   825e4:	d10a      	bne.n	825fc <pio_set_peripheral+0x3c>
   825e6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   825e8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   825ea:	6f01      	ldr	r1, [r0, #112]	; 0x70
   825ec:	400b      	ands	r3, r1
   825ee:	ea23 0302 	bic.w	r3, r3, r2
   825f2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   825f4:	e002      	b.n	825fc <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   825f6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   825f8:	4313      	orrs	r3, r2
   825fa:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   825fc:	6042      	str	r2, [r0, #4]
   825fe:	4770      	bx	lr

00082600 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82600:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82602:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82606:	bf14      	ite	ne
   82608:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8260a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8260c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82610:	bf14      	ite	ne
   82612:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82614:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82616:	f012 0f02 	tst.w	r2, #2
   8261a:	d002      	beq.n	82622 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8261c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82620:	e004      	b.n	8262c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82622:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82626:	bf18      	it	ne
   82628:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8262c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8262e:	6001      	str	r1, [r0, #0]
   82630:	4770      	bx	lr
   82632:	bf00      	nop

00082634 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82634:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82636:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82638:	9c01      	ldr	r4, [sp, #4]
   8263a:	b10c      	cbz	r4, 82640 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8263c:	6641      	str	r1, [r0, #100]	; 0x64
   8263e:	e000      	b.n	82642 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82640:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82642:	b10b      	cbz	r3, 82648 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82644:	6501      	str	r1, [r0, #80]	; 0x50
   82646:	e000      	b.n	8264a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82648:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8264a:	b10a      	cbz	r2, 82650 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8264c:	6301      	str	r1, [r0, #48]	; 0x30
   8264e:	e000      	b.n	82652 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82650:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82652:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82654:	6001      	str	r1, [r0, #0]
}
   82656:	f85d 4b04 	ldr.w	r4, [sp], #4
   8265a:	4770      	bx	lr

0008265c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8265c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8265e:	4770      	bx	lr

00082660 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82660:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82662:	4770      	bx	lr

00082664 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82664:	b570      	push	{r4, r5, r6, lr}
   82666:	b082      	sub	sp, #8
   82668:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8266a:	0943      	lsrs	r3, r0, #5
   8266c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82670:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82674:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82676:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8267a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8267e:	d030      	beq.n	826e2 <pio_configure_pin+0x7e>
   82680:	d806      	bhi.n	82690 <pio_configure_pin+0x2c>
   82682:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   82686:	d00a      	beq.n	8269e <pio_configure_pin+0x3a>
   82688:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8268c:	d018      	beq.n	826c0 <pio_configure_pin+0x5c>
   8268e:	e049      	b.n	82724 <pio_configure_pin+0xc0>
   82690:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82694:	d030      	beq.n	826f8 <pio_configure_pin+0x94>
   82696:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8269a:	d02d      	beq.n	826f8 <pio_configure_pin+0x94>
   8269c:	e042      	b.n	82724 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8269e:	f000 001f 	and.w	r0, r0, #31
   826a2:	2601      	movs	r6, #1
   826a4:	4086      	lsls	r6, r0
   826a6:	4620      	mov	r0, r4
   826a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   826ac:	4632      	mov	r2, r6
   826ae:	4b1f      	ldr	r3, [pc, #124]	; (8272c <pio_configure_pin+0xc8>)
   826b0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   826b2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   826b6:	bf14      	ite	ne
   826b8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   826ba:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   826bc:	2001      	movs	r0, #1
   826be:	e032      	b.n	82726 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   826c0:	f000 001f 	and.w	r0, r0, #31
   826c4:	2601      	movs	r6, #1
   826c6:	4086      	lsls	r6, r0
   826c8:	4620      	mov	r0, r4
   826ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   826ce:	4632      	mov	r2, r6
   826d0:	4b16      	ldr	r3, [pc, #88]	; (8272c <pio_configure_pin+0xc8>)
   826d2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   826d4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   826d8:	bf14      	ite	ne
   826da:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   826dc:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   826de:	2001      	movs	r0, #1
   826e0:	e021      	b.n	82726 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   826e2:	f000 031f 	and.w	r3, r0, #31
   826e6:	2601      	movs	r6, #1
   826e8:	4620      	mov	r0, r4
   826ea:	fa06 f103 	lsl.w	r1, r6, r3
   826ee:	462a      	mov	r2, r5
   826f0:	4b0f      	ldr	r3, [pc, #60]	; (82730 <pio_configure_pin+0xcc>)
   826f2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   826f4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   826f6:	e016      	b.n	82726 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   826f8:	f000 031f 	and.w	r3, r0, #31
   826fc:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   826fe:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82702:	ea05 0106 	and.w	r1, r5, r6
   82706:	9100      	str	r1, [sp, #0]
   82708:	4620      	mov	r0, r4
   8270a:	fa06 f103 	lsl.w	r1, r6, r3
   8270e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82712:	bf14      	ite	ne
   82714:	2200      	movne	r2, #0
   82716:	2201      	moveq	r2, #1
   82718:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8271c:	4c05      	ldr	r4, [pc, #20]	; (82734 <pio_configure_pin+0xd0>)
   8271e:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82720:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82722:	e000      	b.n	82726 <pio_configure_pin+0xc2>

	default:
		return 0;
   82724:	2000      	movs	r0, #0
	}

	return 1;
}
   82726:	b002      	add	sp, #8
   82728:	bd70      	pop	{r4, r5, r6, pc}
   8272a:	bf00      	nop
   8272c:	000825c1 	.word	0x000825c1
   82730:	00082601 	.word	0x00082601
   82734:	00082635 	.word	0x00082635

00082738 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82738:	b570      	push	{r4, r5, r6, lr}
   8273a:	b082      	sub	sp, #8
   8273c:	4606      	mov	r6, r0
   8273e:	460d      	mov	r5, r1
   82740:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82742:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   82746:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8274a:	d026      	beq.n	8279a <pio_configure_pin_group+0x62>
   8274c:	d806      	bhi.n	8275c <pio_configure_pin_group+0x24>
   8274e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   82752:	d00a      	beq.n	8276a <pio_configure_pin_group+0x32>
   82754:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   82758:	d013      	beq.n	82782 <pio_configure_pin_group+0x4a>
   8275a:	e034      	b.n	827c6 <pio_configure_pin_group+0x8e>
   8275c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82760:	d01f      	beq.n	827a2 <pio_configure_pin_group+0x6a>
   82762:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   82766:	d01c      	beq.n	827a2 <pio_configure_pin_group+0x6a>
   82768:	e02d      	b.n	827c6 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8276a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8276e:	462a      	mov	r2, r5
   82770:	4b16      	ldr	r3, [pc, #88]	; (827cc <pio_configure_pin_group+0x94>)
   82772:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82774:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   82778:	bf14      	ite	ne
   8277a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8277c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8277e:	2001      	movs	r0, #1
   82780:	e022      	b.n	827c8 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82782:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82786:	462a      	mov	r2, r5
   82788:	4b10      	ldr	r3, [pc, #64]	; (827cc <pio_configure_pin_group+0x94>)
   8278a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8278c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   82790:	bf14      	ite	ne
   82792:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82794:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82796:	2001      	movs	r0, #1
   82798:	e016      	b.n	827c8 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8279a:	4b0d      	ldr	r3, [pc, #52]	; (827d0 <pio_configure_pin_group+0x98>)
   8279c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8279e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   827a0:	e012      	b.n	827c8 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   827a2:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   827a6:	f004 0301 	and.w	r3, r4, #1
   827aa:	9300      	str	r3, [sp, #0]
   827ac:	4630      	mov	r0, r6
   827ae:	4629      	mov	r1, r5
   827b0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   827b4:	bf14      	ite	ne
   827b6:	2200      	movne	r2, #0
   827b8:	2201      	moveq	r2, #1
   827ba:	f3c4 0380 	ubfx	r3, r4, #2, #1
   827be:	4c05      	ldr	r4, [pc, #20]	; (827d4 <pio_configure_pin_group+0x9c>)
   827c0:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   827c2:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   827c4:	e000      	b.n	827c8 <pio_configure_pin_group+0x90>

	default:
		return 0;
   827c6:	2000      	movs	r0, #0
	}

	return 1;
}
   827c8:	b002      	add	sp, #8
   827ca:	bd70      	pop	{r4, r5, r6, pc}
   827cc:	000825c1 	.word	0x000825c1
   827d0:	00082601 	.word	0x00082601
   827d4:	00082635 	.word	0x00082635

000827d8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   827d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   827dc:	4604      	mov	r4, r0
   827de:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   827e0:	4b0e      	ldr	r3, [pc, #56]	; (8281c <pio_handler_process+0x44>)
   827e2:	4798      	blx	r3
   827e4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   827e6:	4620      	mov	r0, r4
   827e8:	4b0d      	ldr	r3, [pc, #52]	; (82820 <pio_handler_process+0x48>)
   827ea:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   827ec:	4005      	ands	r5, r0
   827ee:	d013      	beq.n	82818 <pio_handler_process+0x40>
   827f0:	4c0c      	ldr	r4, [pc, #48]	; (82824 <pio_handler_process+0x4c>)
   827f2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   827f6:	6823      	ldr	r3, [r4, #0]
   827f8:	4543      	cmp	r3, r8
   827fa:	d108      	bne.n	8280e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   827fc:	6861      	ldr	r1, [r4, #4]
   827fe:	4229      	tst	r1, r5
   82800:	d005      	beq.n	8280e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82802:	68e3      	ldr	r3, [r4, #12]
   82804:	4640      	mov	r0, r8
   82806:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82808:	6863      	ldr	r3, [r4, #4]
   8280a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8280e:	42b4      	cmp	r4, r6
   82810:	d002      	beq.n	82818 <pio_handler_process+0x40>
   82812:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82814:	2d00      	cmp	r5, #0
   82816:	d1ee      	bne.n	827f6 <pio_handler_process+0x1e>
   82818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8281c:	0008265d 	.word	0x0008265d
   82820:	00082661 	.word	0x00082661
   82824:	20078bc8 	.word	0x20078bc8

00082828 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82828:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8282a:	4802      	ldr	r0, [pc, #8]	; (82834 <PIOA_Handler+0xc>)
   8282c:	210b      	movs	r1, #11
   8282e:	4b02      	ldr	r3, [pc, #8]	; (82838 <PIOA_Handler+0x10>)
   82830:	4798      	blx	r3
   82832:	bd08      	pop	{r3, pc}
   82834:	400e0e00 	.word	0x400e0e00
   82838:	000827d9 	.word	0x000827d9

0008283c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8283c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8283e:	4802      	ldr	r0, [pc, #8]	; (82848 <PIOB_Handler+0xc>)
   82840:	210c      	movs	r1, #12
   82842:	4b02      	ldr	r3, [pc, #8]	; (8284c <PIOB_Handler+0x10>)
   82844:	4798      	blx	r3
   82846:	bd08      	pop	{r3, pc}
   82848:	400e1000 	.word	0x400e1000
   8284c:	000827d9 	.word	0x000827d9

00082850 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   82850:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82852:	4802      	ldr	r0, [pc, #8]	; (8285c <PIOC_Handler+0xc>)
   82854:	210d      	movs	r1, #13
   82856:	4b02      	ldr	r3, [pc, #8]	; (82860 <PIOC_Handler+0x10>)
   82858:	4798      	blx	r3
   8285a:	bd08      	pop	{r3, pc}
   8285c:	400e1200 	.word	0x400e1200
   82860:	000827d9 	.word	0x000827d9

00082864 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82864:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82866:	4802      	ldr	r0, [pc, #8]	; (82870 <PIOD_Handler+0xc>)
   82868:	210e      	movs	r1, #14
   8286a:	4b02      	ldr	r3, [pc, #8]	; (82874 <PIOD_Handler+0x10>)
   8286c:	4798      	blx	r3
   8286e:	bd08      	pop	{r3, pc}
   82870:	400e1400 	.word	0x400e1400
   82874:	000827d9 	.word	0x000827d9

00082878 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82878:	4a18      	ldr	r2, [pc, #96]	; (828dc <pmc_switch_mck_to_pllack+0x64>)
   8287a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8287c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   82880:	4318      	orrs	r0, r3
   82882:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82884:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82886:	f013 0f08 	tst.w	r3, #8
   8288a:	d003      	beq.n	82894 <pmc_switch_mck_to_pllack+0x1c>
   8288c:	e009      	b.n	828a2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8288e:	3b01      	subs	r3, #1
   82890:	d103      	bne.n	8289a <pmc_switch_mck_to_pllack+0x22>
   82892:	e01e      	b.n	828d2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82894:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82898:	4910      	ldr	r1, [pc, #64]	; (828dc <pmc_switch_mck_to_pllack+0x64>)
   8289a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8289c:	f012 0f08 	tst.w	r2, #8
   828a0:	d0f5      	beq.n	8288e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   828a2:	4a0e      	ldr	r2, [pc, #56]	; (828dc <pmc_switch_mck_to_pllack+0x64>)
   828a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
   828a6:	f023 0303 	bic.w	r3, r3, #3
   828aa:	f043 0302 	orr.w	r3, r3, #2
   828ae:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   828b0:	6e90      	ldr	r0, [r2, #104]	; 0x68
   828b2:	f010 0008 	ands.w	r0, r0, #8
   828b6:	d004      	beq.n	828c2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   828b8:	2000      	movs	r0, #0
   828ba:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   828bc:	3b01      	subs	r3, #1
   828be:	d103      	bne.n	828c8 <pmc_switch_mck_to_pllack+0x50>
   828c0:	e009      	b.n	828d6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   828c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   828c6:	4905      	ldr	r1, [pc, #20]	; (828dc <pmc_switch_mck_to_pllack+0x64>)
   828c8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   828ca:	f012 0f08 	tst.w	r2, #8
   828ce:	d0f5      	beq.n	828bc <pmc_switch_mck_to_pllack+0x44>
   828d0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   828d2:	2001      	movs	r0, #1
   828d4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   828d6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   828d8:	4770      	bx	lr
   828da:	bf00      	nop
   828dc:	400e0600 	.word	0x400e0600

000828e0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   828e0:	b138      	cbz	r0, 828f2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   828e2:	4911      	ldr	r1, [pc, #68]	; (82928 <pmc_switch_mainck_to_xtal+0x48>)
   828e4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   828e6:	4a11      	ldr	r2, [pc, #68]	; (8292c <pmc_switch_mainck_to_xtal+0x4c>)
   828e8:	401a      	ands	r2, r3
   828ea:	4b11      	ldr	r3, [pc, #68]	; (82930 <pmc_switch_mainck_to_xtal+0x50>)
   828ec:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   828ee:	620b      	str	r3, [r1, #32]
   828f0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   828f2:	4a0d      	ldr	r2, [pc, #52]	; (82928 <pmc_switch_mainck_to_xtal+0x48>)
   828f4:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   828f6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   828fa:	f023 0303 	bic.w	r3, r3, #3
   828fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82902:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82906:	0209      	lsls	r1, r1, #8
   82908:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8290a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8290c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   8290e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82910:	f013 0f01 	tst.w	r3, #1
   82914:	d0fb      	beq.n	8290e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82916:	4a04      	ldr	r2, [pc, #16]	; (82928 <pmc_switch_mainck_to_xtal+0x48>)
   82918:	6a13      	ldr	r3, [r2, #32]
   8291a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8291e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82922:	6213      	str	r3, [r2, #32]
   82924:	4770      	bx	lr
   82926:	bf00      	nop
   82928:	400e0600 	.word	0x400e0600
   8292c:	fec8fffc 	.word	0xfec8fffc
   82930:	01370002 	.word	0x01370002

00082934 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   82934:	4b02      	ldr	r3, [pc, #8]	; (82940 <pmc_osc_is_ready_mainck+0xc>)
   82936:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82938:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   8293c:	4770      	bx	lr
   8293e:	bf00      	nop
   82940:	400e0600 	.word	0x400e0600

00082944 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   82944:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82948:	4b01      	ldr	r3, [pc, #4]	; (82950 <pmc_disable_pllack+0xc>)
   8294a:	629a      	str	r2, [r3, #40]	; 0x28
   8294c:	4770      	bx	lr
   8294e:	bf00      	nop
   82950:	400e0600 	.word	0x400e0600

00082954 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82954:	4b02      	ldr	r3, [pc, #8]	; (82960 <pmc_is_locked_pllack+0xc>)
   82956:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82958:	f000 0002 	and.w	r0, r0, #2
   8295c:	4770      	bx	lr
   8295e:	bf00      	nop
   82960:	400e0600 	.word	0x400e0600

00082964 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82964:	282c      	cmp	r0, #44	; 0x2c
   82966:	d81e      	bhi.n	829a6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   82968:	281f      	cmp	r0, #31
   8296a:	d80c      	bhi.n	82986 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8296c:	4b11      	ldr	r3, [pc, #68]	; (829b4 <pmc_enable_periph_clk+0x50>)
   8296e:	699a      	ldr	r2, [r3, #24]
   82970:	2301      	movs	r3, #1
   82972:	4083      	lsls	r3, r0
   82974:	401a      	ands	r2, r3
   82976:	4293      	cmp	r3, r2
   82978:	d017      	beq.n	829aa <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   8297a:	2301      	movs	r3, #1
   8297c:	4083      	lsls	r3, r0
   8297e:	4a0d      	ldr	r2, [pc, #52]	; (829b4 <pmc_enable_periph_clk+0x50>)
   82980:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82982:	2000      	movs	r0, #0
   82984:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82986:	4b0b      	ldr	r3, [pc, #44]	; (829b4 <pmc_enable_periph_clk+0x50>)
   82988:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   8298c:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8298e:	2301      	movs	r3, #1
   82990:	4083      	lsls	r3, r0
   82992:	401a      	ands	r2, r3
   82994:	4293      	cmp	r3, r2
   82996:	d00a      	beq.n	829ae <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   82998:	2301      	movs	r3, #1
   8299a:	4083      	lsls	r3, r0
   8299c:	4a05      	ldr	r2, [pc, #20]	; (829b4 <pmc_enable_periph_clk+0x50>)
   8299e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   829a2:	2000      	movs	r0, #0
   829a4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   829a6:	2001      	movs	r0, #1
   829a8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   829aa:	2000      	movs	r0, #0
   829ac:	4770      	bx	lr
   829ae:	2000      	movs	r0, #0
}
   829b0:	4770      	bx	lr
   829b2:	bf00      	nop
   829b4:	400e0600 	.word	0x400e0600

000829b8 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
   829b8:	e7fe      	b.n	829b8 <Dummy_Handler>
   829ba:	bf00      	nop

000829bc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   829bc:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   829be:	4b1f      	ldr	r3, [pc, #124]	; (82a3c <Reset_Handler+0x80>)
   829c0:	4a1f      	ldr	r2, [pc, #124]	; (82a40 <Reset_Handler+0x84>)
   829c2:	429a      	cmp	r2, r3
   829c4:	d003      	beq.n	829ce <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   829c6:	4b1f      	ldr	r3, [pc, #124]	; (82a44 <Reset_Handler+0x88>)
   829c8:	4a1c      	ldr	r2, [pc, #112]	; (82a3c <Reset_Handler+0x80>)
   829ca:	429a      	cmp	r2, r3
   829cc:	d304      	bcc.n	829d8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   829ce:	4b1e      	ldr	r3, [pc, #120]	; (82a48 <Reset_Handler+0x8c>)
   829d0:	4a1e      	ldr	r2, [pc, #120]	; (82a4c <Reset_Handler+0x90>)
   829d2:	429a      	cmp	r2, r3
   829d4:	d310      	bcc.n	829f8 <Reset_Handler+0x3c>
   829d6:	e01b      	b.n	82a10 <Reset_Handler+0x54>
   829d8:	4918      	ldr	r1, [pc, #96]	; (82a3c <Reset_Handler+0x80>)
   829da:	1d0a      	adds	r2, r1, #4
   829dc:	4b1c      	ldr	r3, [pc, #112]	; (82a50 <Reset_Handler+0x94>)
   829de:	1a9b      	subs	r3, r3, r2
   829e0:	f023 0303 	bic.w	r3, r3, #3
   829e4:	3304      	adds	r3, #4
   829e6:	4a16      	ldr	r2, [pc, #88]	; (82a40 <Reset_Handler+0x84>)
   829e8:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   829ea:	f852 0b04 	ldr.w	r0, [r2], #4
   829ee:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   829f2:	429a      	cmp	r2, r3
   829f4:	d1f9      	bne.n	829ea <Reset_Handler+0x2e>
   829f6:	e7ea      	b.n	829ce <Reset_Handler+0x12>
   829f8:	4b16      	ldr	r3, [pc, #88]	; (82a54 <Reset_Handler+0x98>)
   829fa:	4a17      	ldr	r2, [pc, #92]	; (82a58 <Reset_Handler+0x9c>)
   829fc:	1ad2      	subs	r2, r2, r3
   829fe:	f022 0203 	bic.w	r2, r2, #3
   82a02:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a04:	3b04      	subs	r3, #4
		*pDest++ = 0;
   82a06:	2100      	movs	r1, #0
   82a08:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a0c:	4293      	cmp	r3, r2
   82a0e:	d1fb      	bne.n	82a08 <Reset_Handler+0x4c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82a10:	4b12      	ldr	r3, [pc, #72]	; (82a5c <Reset_Handler+0xa0>)
   82a12:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   82a16:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   82a1a:	4911      	ldr	r1, [pc, #68]	; (82a60 <Reset_Handler+0xa4>)
   82a1c:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82a1e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   82a22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   82a26:	d203      	bcs.n	82a30 <Reset_Handler+0x74>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82a28:	688b      	ldr	r3, [r1, #8]
   82a2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82a2e:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82a30:	4b0c      	ldr	r3, [pc, #48]	; (82a64 <Reset_Handler+0xa8>)
   82a32:	4798      	blx	r3

	/* Branch to main function */
	main();
   82a34:	4b0c      	ldr	r3, [pc, #48]	; (82a68 <Reset_Handler+0xac>)
   82a36:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82a38:	e7fe      	b.n	82a38 <Reset_Handler+0x7c>
   82a3a:	bf00      	nop
   82a3c:	20070000 	.word	0x20070000
   82a40:	00086b3c 	.word	0x00086b3c
   82a44:	200709bc 	.word	0x200709bc
   82a48:	20078ca8 	.word	0x20078ca8
   82a4c:	200709c0 	.word	0x200709c0
   82a50:	200709bf 	.word	0x200709bf
   82a54:	200709c4 	.word	0x200709c4
   82a58:	20078cab 	.word	0x20078cab
   82a5c:	00080000 	.word	0x00080000
   82a60:	e000ed00 	.word	0xe000ed00
   82a64:	000839a9 	.word	0x000839a9
   82a68:	00082bd9 	.word	0x00082bd9

00082a6c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82a6c:	4b3e      	ldr	r3, [pc, #248]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82a70:	f003 0303 	and.w	r3, r3, #3
   82a74:	2b03      	cmp	r3, #3
   82a76:	d85f      	bhi.n	82b38 <SystemCoreClockUpdate+0xcc>
   82a78:	e8df f003 	tbb	[pc, r3]
   82a7c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82a80:	4b3a      	ldr	r3, [pc, #232]	; (82b6c <SystemCoreClockUpdate+0x100>)
   82a82:	695b      	ldr	r3, [r3, #20]
   82a84:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82a88:	bf14      	ite	ne
   82a8a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82a8e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82a92:	4b37      	ldr	r3, [pc, #220]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82a94:	601a      	str	r2, [r3, #0]
   82a96:	e04f      	b.n	82b38 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82a98:	4b33      	ldr	r3, [pc, #204]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82a9a:	6a1b      	ldr	r3, [r3, #32]
   82a9c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82aa0:	d003      	beq.n	82aaa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82aa2:	4a34      	ldr	r2, [pc, #208]	; (82b74 <SystemCoreClockUpdate+0x108>)
   82aa4:	4b32      	ldr	r3, [pc, #200]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82aa6:	601a      	str	r2, [r3, #0]
   82aa8:	e046      	b.n	82b38 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82aaa:	4a33      	ldr	r2, [pc, #204]	; (82b78 <SystemCoreClockUpdate+0x10c>)
   82aac:	4b30      	ldr	r3, [pc, #192]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82aae:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82ab0:	4b2d      	ldr	r3, [pc, #180]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82ab2:	6a1b      	ldr	r3, [r3, #32]
   82ab4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82ab8:	2b10      	cmp	r3, #16
   82aba:	d002      	beq.n	82ac2 <SystemCoreClockUpdate+0x56>
   82abc:	2b20      	cmp	r3, #32
   82abe:	d004      	beq.n	82aca <SystemCoreClockUpdate+0x5e>
   82ac0:	e03a      	b.n	82b38 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82ac2:	4a2e      	ldr	r2, [pc, #184]	; (82b7c <SystemCoreClockUpdate+0x110>)
   82ac4:	4b2a      	ldr	r3, [pc, #168]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82ac6:	601a      	str	r2, [r3, #0]
				break;
   82ac8:	e036      	b.n	82b38 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82aca:	4a2a      	ldr	r2, [pc, #168]	; (82b74 <SystemCoreClockUpdate+0x108>)
   82acc:	4b28      	ldr	r3, [pc, #160]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82ace:	601a      	str	r2, [r3, #0]
				break;
   82ad0:	e032      	b.n	82b38 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82ad2:	4b25      	ldr	r3, [pc, #148]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82ad4:	6a1b      	ldr	r3, [r3, #32]
   82ad6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82ada:	d003      	beq.n	82ae4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82adc:	4a25      	ldr	r2, [pc, #148]	; (82b74 <SystemCoreClockUpdate+0x108>)
   82ade:	4b24      	ldr	r3, [pc, #144]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82ae0:	601a      	str	r2, [r3, #0]
   82ae2:	e012      	b.n	82b0a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82ae4:	4a24      	ldr	r2, [pc, #144]	; (82b78 <SystemCoreClockUpdate+0x10c>)
   82ae6:	4b22      	ldr	r3, [pc, #136]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82ae8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82aea:	4b1f      	ldr	r3, [pc, #124]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82aec:	6a1b      	ldr	r3, [r3, #32]
   82aee:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82af2:	2b10      	cmp	r3, #16
   82af4:	d002      	beq.n	82afc <SystemCoreClockUpdate+0x90>
   82af6:	2b20      	cmp	r3, #32
   82af8:	d004      	beq.n	82b04 <SystemCoreClockUpdate+0x98>
   82afa:	e006      	b.n	82b0a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82afc:	4a1f      	ldr	r2, [pc, #124]	; (82b7c <SystemCoreClockUpdate+0x110>)
   82afe:	4b1c      	ldr	r3, [pc, #112]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82b00:	601a      	str	r2, [r3, #0]
				break;
   82b02:	e002      	b.n	82b0a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82b04:	4a1b      	ldr	r2, [pc, #108]	; (82b74 <SystemCoreClockUpdate+0x108>)
   82b06:	4b1a      	ldr	r3, [pc, #104]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82b08:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82b0a:	4b17      	ldr	r3, [pc, #92]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b0e:	f003 0303 	and.w	r3, r3, #3
   82b12:	2b02      	cmp	r3, #2
   82b14:	d10d      	bne.n	82b32 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82b16:	4a14      	ldr	r2, [pc, #80]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82b18:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82b1a:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82b1c:	4814      	ldr	r0, [pc, #80]	; (82b70 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82b1e:	f3c3 410a 	ubfx	r1, r3, #16, #11
   82b22:	6803      	ldr	r3, [r0, #0]
   82b24:	fb01 3303 	mla	r3, r1, r3, r3
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82b28:	b2d2      	uxtb	r2, r2
   82b2a:	fbb3 f3f2 	udiv	r3, r3, r2
   82b2e:	6003      	str	r3, [r0, #0]
   82b30:	e002      	b.n	82b38 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82b32:	4a13      	ldr	r2, [pc, #76]	; (82b80 <SystemCoreClockUpdate+0x114>)
   82b34:	4b0e      	ldr	r3, [pc, #56]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82b36:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82b38:	4b0b      	ldr	r3, [pc, #44]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82b40:	2b70      	cmp	r3, #112	; 0x70
   82b42:	d107      	bne.n	82b54 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82b44:	4a0a      	ldr	r2, [pc, #40]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82b46:	6813      	ldr	r3, [r2, #0]
   82b48:	490e      	ldr	r1, [pc, #56]	; (82b84 <SystemCoreClockUpdate+0x118>)
   82b4a:	fba1 1303 	umull	r1, r3, r1, r3
   82b4e:	085b      	lsrs	r3, r3, #1
   82b50:	6013      	str	r3, [r2, #0]
   82b52:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82b54:	4b04      	ldr	r3, [pc, #16]	; (82b68 <SystemCoreClockUpdate+0xfc>)
   82b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82b58:	4905      	ldr	r1, [pc, #20]	; (82b70 <SystemCoreClockUpdate+0x104>)
   82b5a:	f3c2 1202 	ubfx	r2, r2, #4, #3
   82b5e:	680b      	ldr	r3, [r1, #0]
   82b60:	40d3      	lsrs	r3, r2
   82b62:	600b      	str	r3, [r1, #0]
   82b64:	4770      	bx	lr
   82b66:	bf00      	nop
   82b68:	400e0600 	.word	0x400e0600
   82b6c:	400e1a10 	.word	0x400e1a10
   82b70:	20070150 	.word	0x20070150
   82b74:	00b71b00 	.word	0x00b71b00
   82b78:	003d0900 	.word	0x003d0900
   82b7c:	007a1200 	.word	0x007a1200
   82b80:	0e4e1c00 	.word	0x0e4e1c00
   82b84:	aaaaaaab 	.word	0xaaaaaaab

00082b88 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82b88:	4b09      	ldr	r3, [pc, #36]	; (82bb0 <_sbrk+0x28>)
   82b8a:	681b      	ldr	r3, [r3, #0]
   82b8c:	b913      	cbnz	r3, 82b94 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82b8e:	4a09      	ldr	r2, [pc, #36]	; (82bb4 <_sbrk+0x2c>)
   82b90:	4b07      	ldr	r3, [pc, #28]	; (82bb0 <_sbrk+0x28>)
   82b92:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82b94:	4b06      	ldr	r3, [pc, #24]	; (82bb0 <_sbrk+0x28>)
   82b96:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82b98:	181a      	adds	r2, r3, r0
   82b9a:	4907      	ldr	r1, [pc, #28]	; (82bb8 <_sbrk+0x30>)
   82b9c:	4291      	cmp	r1, r2
   82b9e:	db04      	blt.n	82baa <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82ba0:	4610      	mov	r0, r2
   82ba2:	4a03      	ldr	r2, [pc, #12]	; (82bb0 <_sbrk+0x28>)
   82ba4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82ba6:	4618      	mov	r0, r3
   82ba8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82baa:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82bae:	4770      	bx	lr
   82bb0:	20078c38 	.word	0x20078c38
   82bb4:	2007aca8 	.word	0x2007aca8
   82bb8:	20087ffc 	.word	0x20087ffc

00082bbc <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82bbc:	f04f 30ff 	mov.w	r0, #4294967295
   82bc0:	4770      	bx	lr
   82bc2:	bf00      	nop

00082bc4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82bc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82bc8:	604b      	str	r3, [r1, #4]

	return 0;
}
   82bca:	2000      	movs	r0, #0
   82bcc:	4770      	bx	lr
   82bce:	bf00      	nop

00082bd0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82bd0:	2001      	movs	r0, #1
   82bd2:	4770      	bx	lr

00082bd4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82bd4:	2000      	movs	r0, #0
   82bd6:	4770      	bx	lr

00082bd8 <main>:
#include "UARTFunctions.h"
#include "UARTTask.h"
#include "PIDTask.h"

int main (void)
{
   82bd8:	b500      	push	{lr}
   82bda:	b085      	sub	sp, #20
	// Board init
	sysclk_init();
   82bdc:	4b24      	ldr	r3, [pc, #144]	; (82c70 <main+0x98>)
   82bde:	4798      	blx	r3
	board_init();
   82be0:	4b24      	ldr	r3, [pc, #144]	; (82c74 <main+0x9c>)
   82be2:	4798      	blx	r3
   82be4:	200b      	movs	r0, #11
   82be6:	4c24      	ldr	r4, [pc, #144]	; (82c78 <main+0xa0>)
   82be8:	47a0      	blx	r4
   82bea:	200c      	movs	r0, #12
   82bec:	47a0      	blx	r4
   82bee:	200d      	movs	r0, #13
   82bf0:	47a0      	blx	r4
   82bf2:	200e      	movs	r0, #14
   82bf4:	47a0      	blx	r4
	ioport_init();

	delay_init();
	configure_console(); // Initialize UART
   82bf6:	4b21      	ldr	r3, [pc, #132]	; (82c7c <main+0xa4>)
   82bf8:	4798      	blx	r3

	PWMSetup();
   82bfa:	4b21      	ldr	r3, [pc, #132]	; (82c80 <main+0xa8>)
   82bfc:	4798      	blx	r3
	shieldInit();
   82bfe:	4b21      	ldr	r3, [pc, #132]	; (82c84 <main+0xac>)
   82c00:	4798      	blx	r3
	ADCSetup();
   82c02:	4b21      	ldr	r3, [pc, #132]	; (82c88 <main+0xb0>)
   82c04:	4798      	blx	r3
	//testFans(); // Loops fan speed
	//testFilter(); // Loops FIR-filtered sensor values
	//testADC(); // Loops sensor values
	
	//initialize binary semaphore
	vSemaphoreCreateBinary(sem);
   82c06:	2001      	movs	r0, #1
   82c08:	2100      	movs	r1, #0
   82c0a:	2203      	movs	r2, #3
   82c0c:	4b1f      	ldr	r3, [pc, #124]	; (82c8c <main+0xb4>)
   82c0e:	4798      	blx	r3
   82c10:	4b1f      	ldr	r3, [pc, #124]	; (82c90 <main+0xb8>)
   82c12:	6018      	str	r0, [r3, #0]
   82c14:	b120      	cbz	r0, 82c20 <main+0x48>
   82c16:	2100      	movs	r1, #0
   82c18:	460a      	mov	r2, r1
   82c1a:	460b      	mov	r3, r1
   82c1c:	4c1d      	ldr	r4, [pc, #116]	; (82c94 <main+0xbc>)
   82c1e:	47a0      	blx	r4
		// The semaphore can now be used.
	}
	
	/* Creating the PID regulation task */
	//	printf("Created PIDRegulationTask\n\r");
	if (xTaskCreate(PIDRegulationTask, (const signed char * const) "PIDRegulation",
   82c20:	2302      	movs	r3, #2
   82c22:	9300      	str	r3, [sp, #0]
   82c24:	2300      	movs	r3, #0
   82c26:	9301      	str	r3, [sp, #4]
   82c28:	9302      	str	r3, [sp, #8]
   82c2a:	9303      	str	r3, [sp, #12]
   82c2c:	481a      	ldr	r0, [pc, #104]	; (82c98 <main+0xc0>)
   82c2e:	491b      	ldr	r1, [pc, #108]	; (82c9c <main+0xc4>)
   82c30:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c34:	4c1a      	ldr	r4, [pc, #104]	; (82ca0 <main+0xc8>)
   82c36:	47a0      	blx	r4
   82c38:	2801      	cmp	r0, #1
   82c3a:	d002      	beq.n	82c42 <main+0x6a>
	TASK_PIDRegulation_STACK_SIZE, NULL, TASK_PIDRegulation_STACK_PRIORITY, NULL) != pdPASS)
	{
		printf("Failed to create PIDRegulationTask\r\n");
   82c3c:	4819      	ldr	r0, [pc, #100]	; (82ca4 <main+0xcc>)
   82c3e:	4b1a      	ldr	r3, [pc, #104]	; (82ca8 <main+0xd0>)
   82c40:	4798      	blx	r3
	}
	
	/* Creating the serial communication task */
	//	printf("Created SerialComTask\n\r");
	if (xTaskCreate(SerialComTask, (const signed char * const) "SerialComTask",
   82c42:	2301      	movs	r3, #1
   82c44:	9300      	str	r3, [sp, #0]
   82c46:	2300      	movs	r3, #0
   82c48:	9301      	str	r3, [sp, #4]
   82c4a:	9302      	str	r3, [sp, #8]
   82c4c:	9303      	str	r3, [sp, #12]
   82c4e:	4817      	ldr	r0, [pc, #92]	; (82cac <main+0xd4>)
   82c50:	4917      	ldr	r1, [pc, #92]	; (82cb0 <main+0xd8>)
   82c52:	f44f 7200 	mov.w	r2, #512	; 0x200
   82c56:	4c12      	ldr	r4, [pc, #72]	; (82ca0 <main+0xc8>)
   82c58:	47a0      	blx	r4
   82c5a:	2801      	cmp	r0, #1
   82c5c:	d002      	beq.n	82c64 <main+0x8c>
	TASK_SerialComTask_STACK_SIZE, NULL, TASK_SerialComTask_STACK_PRIORITY, NULL) != pdPASS)
	{
		printf("Failed to create SerialComTask\r\n");
   82c5e:	4815      	ldr	r0, [pc, #84]	; (82cb4 <main+0xdc>)
   82c60:	4b11      	ldr	r3, [pc, #68]	; (82ca8 <main+0xd0>)
   82c62:	4798      	blx	r3
	}
	
	///* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   82c64:	4b14      	ldr	r3, [pc, #80]	; (82cb8 <main+0xe0>)
   82c66:	4798      	blx	r3
	printf("Insufficient RAM\r\n");
   82c68:	4814      	ldr	r0, [pc, #80]	; (82cbc <main+0xe4>)
   82c6a:	4b0f      	ldr	r3, [pc, #60]	; (82ca8 <main+0xd0>)
   82c6c:	4798      	blx	r3
	while(1);
   82c6e:	e7fe      	b.n	82c6e <main+0x96>
   82c70:	000824bd 	.word	0x000824bd
   82c74:	00082521 	.word	0x00082521
   82c78:	00082965 	.word	0x00082965
   82c7c:	00080841 	.word	0x00080841
   82c80:	00080649 	.word	0x00080649
   82c84:	000806d9 	.word	0x000806d9
   82c88:	00080151 	.word	0x00080151
   82c8c:	000810c1 	.word	0x000810c1
   82c90:	200709dc 	.word	0x200709dc
   82c94:	00081119 	.word	0x00081119
   82c98:	000805c9 	.word	0x000805c9
   82c9c:	00086a38 	.word	0x00086a38
   82ca0:	000814dd 	.word	0x000814dd
   82ca4:	00086a48 	.word	0x00086a48
   82ca8:	000839f9 	.word	0x000839f9
   82cac:	00080b5d 	.word	0x00080b5d
   82cb0:	00086a70 	.word	0x00086a70
   82cb4:	00086a80 	.word	0x00086a80
   82cb8:	000816e1 	.word	0x000816e1
   82cbc:	00086aa4 	.word	0x00086aa4

00082cc0 <__aeabi_drsub>:
   82cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82cc4:	e002      	b.n	82ccc <__adddf3>
   82cc6:	bf00      	nop

00082cc8 <__aeabi_dsub>:
   82cc8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082ccc <__adddf3>:
   82ccc:	b530      	push	{r4, r5, lr}
   82cce:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82cd2:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82cd6:	ea94 0f05 	teq	r4, r5
   82cda:	bf08      	it	eq
   82cdc:	ea90 0f02 	teqeq	r0, r2
   82ce0:	bf1f      	itttt	ne
   82ce2:	ea54 0c00 	orrsne.w	ip, r4, r0
   82ce6:	ea55 0c02 	orrsne.w	ip, r5, r2
   82cea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82cee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82cf2:	f000 80e2 	beq.w	82eba <__adddf3+0x1ee>
   82cf6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82cfa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82cfe:	bfb8      	it	lt
   82d00:	426d      	neglt	r5, r5
   82d02:	dd0c      	ble.n	82d1e <__adddf3+0x52>
   82d04:	442c      	add	r4, r5
   82d06:	ea80 0202 	eor.w	r2, r0, r2
   82d0a:	ea81 0303 	eor.w	r3, r1, r3
   82d0e:	ea82 0000 	eor.w	r0, r2, r0
   82d12:	ea83 0101 	eor.w	r1, r3, r1
   82d16:	ea80 0202 	eor.w	r2, r0, r2
   82d1a:	ea81 0303 	eor.w	r3, r1, r3
   82d1e:	2d36      	cmp	r5, #54	; 0x36
   82d20:	bf88      	it	hi
   82d22:	bd30      	pophi	{r4, r5, pc}
   82d24:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82d28:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82d2c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82d30:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82d34:	d002      	beq.n	82d3c <__adddf3+0x70>
   82d36:	4240      	negs	r0, r0
   82d38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82d3c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82d40:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82d44:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82d48:	d002      	beq.n	82d50 <__adddf3+0x84>
   82d4a:	4252      	negs	r2, r2
   82d4c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82d50:	ea94 0f05 	teq	r4, r5
   82d54:	f000 80a7 	beq.w	82ea6 <__adddf3+0x1da>
   82d58:	f1a4 0401 	sub.w	r4, r4, #1
   82d5c:	f1d5 0e20 	rsbs	lr, r5, #32
   82d60:	db0d      	blt.n	82d7e <__adddf3+0xb2>
   82d62:	fa02 fc0e 	lsl.w	ip, r2, lr
   82d66:	fa22 f205 	lsr.w	r2, r2, r5
   82d6a:	1880      	adds	r0, r0, r2
   82d6c:	f141 0100 	adc.w	r1, r1, #0
   82d70:	fa03 f20e 	lsl.w	r2, r3, lr
   82d74:	1880      	adds	r0, r0, r2
   82d76:	fa43 f305 	asr.w	r3, r3, r5
   82d7a:	4159      	adcs	r1, r3
   82d7c:	e00e      	b.n	82d9c <__adddf3+0xd0>
   82d7e:	f1a5 0520 	sub.w	r5, r5, #32
   82d82:	f10e 0e20 	add.w	lr, lr, #32
   82d86:	2a01      	cmp	r2, #1
   82d88:	fa03 fc0e 	lsl.w	ip, r3, lr
   82d8c:	bf28      	it	cs
   82d8e:	f04c 0c02 	orrcs.w	ip, ip, #2
   82d92:	fa43 f305 	asr.w	r3, r3, r5
   82d96:	18c0      	adds	r0, r0, r3
   82d98:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82d9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82da0:	d507      	bpl.n	82db2 <__adddf3+0xe6>
   82da2:	f04f 0e00 	mov.w	lr, #0
   82da6:	f1dc 0c00 	rsbs	ip, ip, #0
   82daa:	eb7e 0000 	sbcs.w	r0, lr, r0
   82dae:	eb6e 0101 	sbc.w	r1, lr, r1
   82db2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82db6:	d31b      	bcc.n	82df0 <__adddf3+0x124>
   82db8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82dbc:	d30c      	bcc.n	82dd8 <__adddf3+0x10c>
   82dbe:	0849      	lsrs	r1, r1, #1
   82dc0:	ea5f 0030 	movs.w	r0, r0, rrx
   82dc4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82dc8:	f104 0401 	add.w	r4, r4, #1
   82dcc:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82dd0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82dd4:	f080 809a 	bcs.w	82f0c <__adddf3+0x240>
   82dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82ddc:	bf08      	it	eq
   82dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82de2:	f150 0000 	adcs.w	r0, r0, #0
   82de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82dea:	ea41 0105 	orr.w	r1, r1, r5
   82dee:	bd30      	pop	{r4, r5, pc}
   82df0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82df4:	4140      	adcs	r0, r0
   82df6:	eb41 0101 	adc.w	r1, r1, r1
   82dfa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82dfe:	f1a4 0401 	sub.w	r4, r4, #1
   82e02:	d1e9      	bne.n	82dd8 <__adddf3+0x10c>
   82e04:	f091 0f00 	teq	r1, #0
   82e08:	bf04      	itt	eq
   82e0a:	4601      	moveq	r1, r0
   82e0c:	2000      	moveq	r0, #0
   82e0e:	fab1 f381 	clz	r3, r1
   82e12:	bf08      	it	eq
   82e14:	3320      	addeq	r3, #32
   82e16:	f1a3 030b 	sub.w	r3, r3, #11
   82e1a:	f1b3 0220 	subs.w	r2, r3, #32
   82e1e:	da0c      	bge.n	82e3a <__adddf3+0x16e>
   82e20:	320c      	adds	r2, #12
   82e22:	dd08      	ble.n	82e36 <__adddf3+0x16a>
   82e24:	f102 0c14 	add.w	ip, r2, #20
   82e28:	f1c2 020c 	rsb	r2, r2, #12
   82e2c:	fa01 f00c 	lsl.w	r0, r1, ip
   82e30:	fa21 f102 	lsr.w	r1, r1, r2
   82e34:	e00c      	b.n	82e50 <__adddf3+0x184>
   82e36:	f102 0214 	add.w	r2, r2, #20
   82e3a:	bfd8      	it	le
   82e3c:	f1c2 0c20 	rsble	ip, r2, #32
   82e40:	fa01 f102 	lsl.w	r1, r1, r2
   82e44:	fa20 fc0c 	lsr.w	ip, r0, ip
   82e48:	bfdc      	itt	le
   82e4a:	ea41 010c 	orrle.w	r1, r1, ip
   82e4e:	4090      	lslle	r0, r2
   82e50:	1ae4      	subs	r4, r4, r3
   82e52:	bfa2      	ittt	ge
   82e54:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82e58:	4329      	orrge	r1, r5
   82e5a:	bd30      	popge	{r4, r5, pc}
   82e5c:	ea6f 0404 	mvn.w	r4, r4
   82e60:	3c1f      	subs	r4, #31
   82e62:	da1c      	bge.n	82e9e <__adddf3+0x1d2>
   82e64:	340c      	adds	r4, #12
   82e66:	dc0e      	bgt.n	82e86 <__adddf3+0x1ba>
   82e68:	f104 0414 	add.w	r4, r4, #20
   82e6c:	f1c4 0220 	rsb	r2, r4, #32
   82e70:	fa20 f004 	lsr.w	r0, r0, r4
   82e74:	fa01 f302 	lsl.w	r3, r1, r2
   82e78:	ea40 0003 	orr.w	r0, r0, r3
   82e7c:	fa21 f304 	lsr.w	r3, r1, r4
   82e80:	ea45 0103 	orr.w	r1, r5, r3
   82e84:	bd30      	pop	{r4, r5, pc}
   82e86:	f1c4 040c 	rsb	r4, r4, #12
   82e8a:	f1c4 0220 	rsb	r2, r4, #32
   82e8e:	fa20 f002 	lsr.w	r0, r0, r2
   82e92:	fa01 f304 	lsl.w	r3, r1, r4
   82e96:	ea40 0003 	orr.w	r0, r0, r3
   82e9a:	4629      	mov	r1, r5
   82e9c:	bd30      	pop	{r4, r5, pc}
   82e9e:	fa21 f004 	lsr.w	r0, r1, r4
   82ea2:	4629      	mov	r1, r5
   82ea4:	bd30      	pop	{r4, r5, pc}
   82ea6:	f094 0f00 	teq	r4, #0
   82eaa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82eae:	bf06      	itte	eq
   82eb0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82eb4:	3401      	addeq	r4, #1
   82eb6:	3d01      	subne	r5, #1
   82eb8:	e74e      	b.n	82d58 <__adddf3+0x8c>
   82eba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82ebe:	bf18      	it	ne
   82ec0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82ec4:	d029      	beq.n	82f1a <__adddf3+0x24e>
   82ec6:	ea94 0f05 	teq	r4, r5
   82eca:	bf08      	it	eq
   82ecc:	ea90 0f02 	teqeq	r0, r2
   82ed0:	d005      	beq.n	82ede <__adddf3+0x212>
   82ed2:	ea54 0c00 	orrs.w	ip, r4, r0
   82ed6:	bf04      	itt	eq
   82ed8:	4619      	moveq	r1, r3
   82eda:	4610      	moveq	r0, r2
   82edc:	bd30      	pop	{r4, r5, pc}
   82ede:	ea91 0f03 	teq	r1, r3
   82ee2:	bf1e      	ittt	ne
   82ee4:	2100      	movne	r1, #0
   82ee6:	2000      	movne	r0, #0
   82ee8:	bd30      	popne	{r4, r5, pc}
   82eea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82eee:	d105      	bne.n	82efc <__adddf3+0x230>
   82ef0:	0040      	lsls	r0, r0, #1
   82ef2:	4149      	adcs	r1, r1
   82ef4:	bf28      	it	cs
   82ef6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82efa:	bd30      	pop	{r4, r5, pc}
   82efc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82f00:	bf3c      	itt	cc
   82f02:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82f06:	bd30      	popcc	{r4, r5, pc}
   82f08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82f0c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82f10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82f14:	f04f 0000 	mov.w	r0, #0
   82f18:	bd30      	pop	{r4, r5, pc}
   82f1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82f1e:	bf1a      	itte	ne
   82f20:	4619      	movne	r1, r3
   82f22:	4610      	movne	r0, r2
   82f24:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82f28:	bf1c      	itt	ne
   82f2a:	460b      	movne	r3, r1
   82f2c:	4602      	movne	r2, r0
   82f2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82f32:	bf06      	itte	eq
   82f34:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82f38:	ea91 0f03 	teqeq	r1, r3
   82f3c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82f40:	bd30      	pop	{r4, r5, pc}
   82f42:	bf00      	nop

00082f44 <__aeabi_ui2d>:
   82f44:	f090 0f00 	teq	r0, #0
   82f48:	bf04      	itt	eq
   82f4a:	2100      	moveq	r1, #0
   82f4c:	4770      	bxeq	lr
   82f4e:	b530      	push	{r4, r5, lr}
   82f50:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82f54:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82f58:	f04f 0500 	mov.w	r5, #0
   82f5c:	f04f 0100 	mov.w	r1, #0
   82f60:	e750      	b.n	82e04 <__adddf3+0x138>
   82f62:	bf00      	nop

00082f64 <__aeabi_i2d>:
   82f64:	f090 0f00 	teq	r0, #0
   82f68:	bf04      	itt	eq
   82f6a:	2100      	moveq	r1, #0
   82f6c:	4770      	bxeq	lr
   82f6e:	b530      	push	{r4, r5, lr}
   82f70:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82f74:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82f78:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82f7c:	bf48      	it	mi
   82f7e:	4240      	negmi	r0, r0
   82f80:	f04f 0100 	mov.w	r1, #0
   82f84:	e73e      	b.n	82e04 <__adddf3+0x138>
   82f86:	bf00      	nop

00082f88 <__aeabi_f2d>:
   82f88:	0042      	lsls	r2, r0, #1
   82f8a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82f8e:	ea4f 0131 	mov.w	r1, r1, rrx
   82f92:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82f96:	bf1f      	itttt	ne
   82f98:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82f9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82fa0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82fa4:	4770      	bxne	lr
   82fa6:	f092 0f00 	teq	r2, #0
   82faa:	bf14      	ite	ne
   82fac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82fb0:	4770      	bxeq	lr
   82fb2:	b530      	push	{r4, r5, lr}
   82fb4:	f44f 7460 	mov.w	r4, #896	; 0x380
   82fb8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82fbc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82fc0:	e720      	b.n	82e04 <__adddf3+0x138>
   82fc2:	bf00      	nop

00082fc4 <__aeabi_ul2d>:
   82fc4:	ea50 0201 	orrs.w	r2, r0, r1
   82fc8:	bf08      	it	eq
   82fca:	4770      	bxeq	lr
   82fcc:	b530      	push	{r4, r5, lr}
   82fce:	f04f 0500 	mov.w	r5, #0
   82fd2:	e00a      	b.n	82fea <__aeabi_l2d+0x16>

00082fd4 <__aeabi_l2d>:
   82fd4:	ea50 0201 	orrs.w	r2, r0, r1
   82fd8:	bf08      	it	eq
   82fda:	4770      	bxeq	lr
   82fdc:	b530      	push	{r4, r5, lr}
   82fde:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82fe2:	d502      	bpl.n	82fea <__aeabi_l2d+0x16>
   82fe4:	4240      	negs	r0, r0
   82fe6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82fea:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82fee:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82ff2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82ff6:	f43f aedc 	beq.w	82db2 <__adddf3+0xe6>
   82ffa:	f04f 0203 	mov.w	r2, #3
   82ffe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83002:	bf18      	it	ne
   83004:	3203      	addne	r2, #3
   83006:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8300a:	bf18      	it	ne
   8300c:	3203      	addne	r2, #3
   8300e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   83012:	f1c2 0320 	rsb	r3, r2, #32
   83016:	fa00 fc03 	lsl.w	ip, r0, r3
   8301a:	fa20 f002 	lsr.w	r0, r0, r2
   8301e:	fa01 fe03 	lsl.w	lr, r1, r3
   83022:	ea40 000e 	orr.w	r0, r0, lr
   83026:	fa21 f102 	lsr.w	r1, r1, r2
   8302a:	4414      	add	r4, r2
   8302c:	e6c1      	b.n	82db2 <__adddf3+0xe6>
   8302e:	bf00      	nop

00083030 <__aeabi_dmul>:
   83030:	b570      	push	{r4, r5, r6, lr}
   83032:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83036:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8303a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8303e:	bf1d      	ittte	ne
   83040:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83044:	ea94 0f0c 	teqne	r4, ip
   83048:	ea95 0f0c 	teqne	r5, ip
   8304c:	f000 f8de 	bleq	8320c <__aeabi_dmul+0x1dc>
   83050:	442c      	add	r4, r5
   83052:	ea81 0603 	eor.w	r6, r1, r3
   83056:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8305a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8305e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   83062:	bf18      	it	ne
   83064:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83068:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8306c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83070:	d038      	beq.n	830e4 <__aeabi_dmul+0xb4>
   83072:	fba0 ce02 	umull	ip, lr, r0, r2
   83076:	f04f 0500 	mov.w	r5, #0
   8307a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8307e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   83082:	fbe0 e503 	umlal	lr, r5, r0, r3
   83086:	f04f 0600 	mov.w	r6, #0
   8308a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8308e:	f09c 0f00 	teq	ip, #0
   83092:	bf18      	it	ne
   83094:	f04e 0e01 	orrne.w	lr, lr, #1
   83098:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8309c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   830a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   830a4:	d204      	bcs.n	830b0 <__aeabi_dmul+0x80>
   830a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   830aa:	416d      	adcs	r5, r5
   830ac:	eb46 0606 	adc.w	r6, r6, r6
   830b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   830b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   830b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   830bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   830c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   830c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   830c8:	bf88      	it	hi
   830ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   830ce:	d81e      	bhi.n	8310e <__aeabi_dmul+0xde>
   830d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   830d4:	bf08      	it	eq
   830d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   830da:	f150 0000 	adcs.w	r0, r0, #0
   830de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   830e2:	bd70      	pop	{r4, r5, r6, pc}
   830e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   830e8:	ea46 0101 	orr.w	r1, r6, r1
   830ec:	ea40 0002 	orr.w	r0, r0, r2
   830f0:	ea81 0103 	eor.w	r1, r1, r3
   830f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   830f8:	bfc2      	ittt	gt
   830fa:	ebd4 050c 	rsbsgt	r5, r4, ip
   830fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83102:	bd70      	popgt	{r4, r5, r6, pc}
   83104:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83108:	f04f 0e00 	mov.w	lr, #0
   8310c:	3c01      	subs	r4, #1
   8310e:	f300 80ab 	bgt.w	83268 <__aeabi_dmul+0x238>
   83112:	f114 0f36 	cmn.w	r4, #54	; 0x36
   83116:	bfde      	ittt	le
   83118:	2000      	movle	r0, #0
   8311a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8311e:	bd70      	pople	{r4, r5, r6, pc}
   83120:	f1c4 0400 	rsb	r4, r4, #0
   83124:	3c20      	subs	r4, #32
   83126:	da35      	bge.n	83194 <__aeabi_dmul+0x164>
   83128:	340c      	adds	r4, #12
   8312a:	dc1b      	bgt.n	83164 <__aeabi_dmul+0x134>
   8312c:	f104 0414 	add.w	r4, r4, #20
   83130:	f1c4 0520 	rsb	r5, r4, #32
   83134:	fa00 f305 	lsl.w	r3, r0, r5
   83138:	fa20 f004 	lsr.w	r0, r0, r4
   8313c:	fa01 f205 	lsl.w	r2, r1, r5
   83140:	ea40 0002 	orr.w	r0, r0, r2
   83144:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83148:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8314c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83150:	fa21 f604 	lsr.w	r6, r1, r4
   83154:	eb42 0106 	adc.w	r1, r2, r6
   83158:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8315c:	bf08      	it	eq
   8315e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83162:	bd70      	pop	{r4, r5, r6, pc}
   83164:	f1c4 040c 	rsb	r4, r4, #12
   83168:	f1c4 0520 	rsb	r5, r4, #32
   8316c:	fa00 f304 	lsl.w	r3, r0, r4
   83170:	fa20 f005 	lsr.w	r0, r0, r5
   83174:	fa01 f204 	lsl.w	r2, r1, r4
   83178:	ea40 0002 	orr.w	r0, r0, r2
   8317c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83180:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83184:	f141 0100 	adc.w	r1, r1, #0
   83188:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8318c:	bf08      	it	eq
   8318e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83192:	bd70      	pop	{r4, r5, r6, pc}
   83194:	f1c4 0520 	rsb	r5, r4, #32
   83198:	fa00 f205 	lsl.w	r2, r0, r5
   8319c:	ea4e 0e02 	orr.w	lr, lr, r2
   831a0:	fa20 f304 	lsr.w	r3, r0, r4
   831a4:	fa01 f205 	lsl.w	r2, r1, r5
   831a8:	ea43 0302 	orr.w	r3, r3, r2
   831ac:	fa21 f004 	lsr.w	r0, r1, r4
   831b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   831b4:	fa21 f204 	lsr.w	r2, r1, r4
   831b8:	ea20 0002 	bic.w	r0, r0, r2
   831bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   831c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   831c4:	bf08      	it	eq
   831c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   831ca:	bd70      	pop	{r4, r5, r6, pc}
   831cc:	f094 0f00 	teq	r4, #0
   831d0:	d10f      	bne.n	831f2 <__aeabi_dmul+0x1c2>
   831d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   831d6:	0040      	lsls	r0, r0, #1
   831d8:	eb41 0101 	adc.w	r1, r1, r1
   831dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   831e0:	bf08      	it	eq
   831e2:	3c01      	subeq	r4, #1
   831e4:	d0f7      	beq.n	831d6 <__aeabi_dmul+0x1a6>
   831e6:	ea41 0106 	orr.w	r1, r1, r6
   831ea:	f095 0f00 	teq	r5, #0
   831ee:	bf18      	it	ne
   831f0:	4770      	bxne	lr
   831f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   831f6:	0052      	lsls	r2, r2, #1
   831f8:	eb43 0303 	adc.w	r3, r3, r3
   831fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83200:	bf08      	it	eq
   83202:	3d01      	subeq	r5, #1
   83204:	d0f7      	beq.n	831f6 <__aeabi_dmul+0x1c6>
   83206:	ea43 0306 	orr.w	r3, r3, r6
   8320a:	4770      	bx	lr
   8320c:	ea94 0f0c 	teq	r4, ip
   83210:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83214:	bf18      	it	ne
   83216:	ea95 0f0c 	teqne	r5, ip
   8321a:	d00c      	beq.n	83236 <__aeabi_dmul+0x206>
   8321c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83220:	bf18      	it	ne
   83222:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83226:	d1d1      	bne.n	831cc <__aeabi_dmul+0x19c>
   83228:	ea81 0103 	eor.w	r1, r1, r3
   8322c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83230:	f04f 0000 	mov.w	r0, #0
   83234:	bd70      	pop	{r4, r5, r6, pc}
   83236:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8323a:	bf06      	itte	eq
   8323c:	4610      	moveq	r0, r2
   8323e:	4619      	moveq	r1, r3
   83240:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83244:	d019      	beq.n	8327a <__aeabi_dmul+0x24a>
   83246:	ea94 0f0c 	teq	r4, ip
   8324a:	d102      	bne.n	83252 <__aeabi_dmul+0x222>
   8324c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83250:	d113      	bne.n	8327a <__aeabi_dmul+0x24a>
   83252:	ea95 0f0c 	teq	r5, ip
   83256:	d105      	bne.n	83264 <__aeabi_dmul+0x234>
   83258:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8325c:	bf1c      	itt	ne
   8325e:	4610      	movne	r0, r2
   83260:	4619      	movne	r1, r3
   83262:	d10a      	bne.n	8327a <__aeabi_dmul+0x24a>
   83264:	ea81 0103 	eor.w	r1, r1, r3
   83268:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8326c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83270:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83274:	f04f 0000 	mov.w	r0, #0
   83278:	bd70      	pop	{r4, r5, r6, pc}
   8327a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8327e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83282:	bd70      	pop	{r4, r5, r6, pc}

00083284 <__aeabi_ddiv>:
   83284:	b570      	push	{r4, r5, r6, lr}
   83286:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8328a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8328e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83292:	bf1d      	ittte	ne
   83294:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83298:	ea94 0f0c 	teqne	r4, ip
   8329c:	ea95 0f0c 	teqne	r5, ip
   832a0:	f000 f8a7 	bleq	833f2 <__aeabi_ddiv+0x16e>
   832a4:	eba4 0405 	sub.w	r4, r4, r5
   832a8:	ea81 0e03 	eor.w	lr, r1, r3
   832ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   832b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   832b4:	f000 8088 	beq.w	833c8 <__aeabi_ddiv+0x144>
   832b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   832bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   832c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   832c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   832c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
   832cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   832d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   832d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
   832d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   832dc:	429d      	cmp	r5, r3
   832de:	bf08      	it	eq
   832e0:	4296      	cmpeq	r6, r2
   832e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   832e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   832ea:	d202      	bcs.n	832f2 <__aeabi_ddiv+0x6e>
   832ec:	085b      	lsrs	r3, r3, #1
   832ee:	ea4f 0232 	mov.w	r2, r2, rrx
   832f2:	1ab6      	subs	r6, r6, r2
   832f4:	eb65 0503 	sbc.w	r5, r5, r3
   832f8:	085b      	lsrs	r3, r3, #1
   832fa:	ea4f 0232 	mov.w	r2, r2, rrx
   832fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83302:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83306:	ebb6 0e02 	subs.w	lr, r6, r2
   8330a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8330e:	bf22      	ittt	cs
   83310:	1ab6      	subcs	r6, r6, r2
   83312:	4675      	movcs	r5, lr
   83314:	ea40 000c 	orrcs.w	r0, r0, ip
   83318:	085b      	lsrs	r3, r3, #1
   8331a:	ea4f 0232 	mov.w	r2, r2, rrx
   8331e:	ebb6 0e02 	subs.w	lr, r6, r2
   83322:	eb75 0e03 	sbcs.w	lr, r5, r3
   83326:	bf22      	ittt	cs
   83328:	1ab6      	subcs	r6, r6, r2
   8332a:	4675      	movcs	r5, lr
   8332c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83330:	085b      	lsrs	r3, r3, #1
   83332:	ea4f 0232 	mov.w	r2, r2, rrx
   83336:	ebb6 0e02 	subs.w	lr, r6, r2
   8333a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8333e:	bf22      	ittt	cs
   83340:	1ab6      	subcs	r6, r6, r2
   83342:	4675      	movcs	r5, lr
   83344:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83348:	085b      	lsrs	r3, r3, #1
   8334a:	ea4f 0232 	mov.w	r2, r2, rrx
   8334e:	ebb6 0e02 	subs.w	lr, r6, r2
   83352:	eb75 0e03 	sbcs.w	lr, r5, r3
   83356:	bf22      	ittt	cs
   83358:	1ab6      	subcs	r6, r6, r2
   8335a:	4675      	movcs	r5, lr
   8335c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83360:	ea55 0e06 	orrs.w	lr, r5, r6
   83364:	d018      	beq.n	83398 <__aeabi_ddiv+0x114>
   83366:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8336a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8336e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83372:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   83376:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8337a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8337e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83382:	d1c0      	bne.n	83306 <__aeabi_ddiv+0x82>
   83384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83388:	d10b      	bne.n	833a2 <__aeabi_ddiv+0x11e>
   8338a:	ea41 0100 	orr.w	r1, r1, r0
   8338e:	f04f 0000 	mov.w	r0, #0
   83392:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83396:	e7b6      	b.n	83306 <__aeabi_ddiv+0x82>
   83398:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8339c:	bf04      	itt	eq
   8339e:	4301      	orreq	r1, r0
   833a0:	2000      	moveq	r0, #0
   833a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   833a6:	bf88      	it	hi
   833a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   833ac:	f63f aeaf 	bhi.w	8310e <__aeabi_dmul+0xde>
   833b0:	ebb5 0c03 	subs.w	ip, r5, r3
   833b4:	bf04      	itt	eq
   833b6:	ebb6 0c02 	subseq.w	ip, r6, r2
   833ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   833be:	f150 0000 	adcs.w	r0, r0, #0
   833c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   833c6:	bd70      	pop	{r4, r5, r6, pc}
   833c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   833cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   833d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   833d4:	bfc2      	ittt	gt
   833d6:	ebd4 050c 	rsbsgt	r5, r4, ip
   833da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   833de:	bd70      	popgt	{r4, r5, r6, pc}
   833e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   833e4:	f04f 0e00 	mov.w	lr, #0
   833e8:	3c01      	subs	r4, #1
   833ea:	e690      	b.n	8310e <__aeabi_dmul+0xde>
   833ec:	ea45 0e06 	orr.w	lr, r5, r6
   833f0:	e68d      	b.n	8310e <__aeabi_dmul+0xde>
   833f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   833f6:	ea94 0f0c 	teq	r4, ip
   833fa:	bf08      	it	eq
   833fc:	ea95 0f0c 	teqeq	r5, ip
   83400:	f43f af3b 	beq.w	8327a <__aeabi_dmul+0x24a>
   83404:	ea94 0f0c 	teq	r4, ip
   83408:	d10a      	bne.n	83420 <__aeabi_ddiv+0x19c>
   8340a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8340e:	f47f af34 	bne.w	8327a <__aeabi_dmul+0x24a>
   83412:	ea95 0f0c 	teq	r5, ip
   83416:	f47f af25 	bne.w	83264 <__aeabi_dmul+0x234>
   8341a:	4610      	mov	r0, r2
   8341c:	4619      	mov	r1, r3
   8341e:	e72c      	b.n	8327a <__aeabi_dmul+0x24a>
   83420:	ea95 0f0c 	teq	r5, ip
   83424:	d106      	bne.n	83434 <__aeabi_ddiv+0x1b0>
   83426:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8342a:	f43f aefd 	beq.w	83228 <__aeabi_dmul+0x1f8>
   8342e:	4610      	mov	r0, r2
   83430:	4619      	mov	r1, r3
   83432:	e722      	b.n	8327a <__aeabi_dmul+0x24a>
   83434:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83438:	bf18      	it	ne
   8343a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8343e:	f47f aec5 	bne.w	831cc <__aeabi_dmul+0x19c>
   83442:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83446:	f47f af0d 	bne.w	83264 <__aeabi_dmul+0x234>
   8344a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8344e:	f47f aeeb 	bne.w	83228 <__aeabi_dmul+0x1f8>
   83452:	e712      	b.n	8327a <__aeabi_dmul+0x24a>

00083454 <__gedf2>:
   83454:	f04f 3cff 	mov.w	ip, #4294967295
   83458:	e006      	b.n	83468 <__cmpdf2+0x4>
   8345a:	bf00      	nop

0008345c <__ledf2>:
   8345c:	f04f 0c01 	mov.w	ip, #1
   83460:	e002      	b.n	83468 <__cmpdf2+0x4>
   83462:	bf00      	nop

00083464 <__cmpdf2>:
   83464:	f04f 0c01 	mov.w	ip, #1
   83468:	f84d cd04 	str.w	ip, [sp, #-4]!
   8346c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83470:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83474:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   83478:	bf18      	it	ne
   8347a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8347e:	d01b      	beq.n	834b8 <__cmpdf2+0x54>
   83480:	b001      	add	sp, #4
   83482:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   83486:	bf0c      	ite	eq
   83488:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8348c:	ea91 0f03 	teqne	r1, r3
   83490:	bf02      	ittt	eq
   83492:	ea90 0f02 	teqeq	r0, r2
   83496:	2000      	moveq	r0, #0
   83498:	4770      	bxeq	lr
   8349a:	f110 0f00 	cmn.w	r0, #0
   8349e:	ea91 0f03 	teq	r1, r3
   834a2:	bf58      	it	pl
   834a4:	4299      	cmppl	r1, r3
   834a6:	bf08      	it	eq
   834a8:	4290      	cmpeq	r0, r2
   834aa:	bf2c      	ite	cs
   834ac:	17d8      	asrcs	r0, r3, #31
   834ae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   834b2:	f040 0001 	orr.w	r0, r0, #1
   834b6:	4770      	bx	lr
   834b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   834bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   834c0:	d102      	bne.n	834c8 <__cmpdf2+0x64>
   834c2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   834c6:	d107      	bne.n	834d8 <__cmpdf2+0x74>
   834c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   834cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   834d0:	d1d6      	bne.n	83480 <__cmpdf2+0x1c>
   834d2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   834d6:	d0d3      	beq.n	83480 <__cmpdf2+0x1c>
   834d8:	f85d 0b04 	ldr.w	r0, [sp], #4
   834dc:	4770      	bx	lr
   834de:	bf00      	nop

000834e0 <__aeabi_cdrcmple>:
   834e0:	4684      	mov	ip, r0
   834e2:	4610      	mov	r0, r2
   834e4:	4662      	mov	r2, ip
   834e6:	468c      	mov	ip, r1
   834e8:	4619      	mov	r1, r3
   834ea:	4663      	mov	r3, ip
   834ec:	e000      	b.n	834f0 <__aeabi_cdcmpeq>
   834ee:	bf00      	nop

000834f0 <__aeabi_cdcmpeq>:
   834f0:	b501      	push	{r0, lr}
   834f2:	f7ff ffb7 	bl	83464 <__cmpdf2>
   834f6:	2800      	cmp	r0, #0
   834f8:	bf48      	it	mi
   834fa:	f110 0f00 	cmnmi.w	r0, #0
   834fe:	bd01      	pop	{r0, pc}

00083500 <__aeabi_dcmpeq>:
   83500:	f84d ed08 	str.w	lr, [sp, #-8]!
   83504:	f7ff fff4 	bl	834f0 <__aeabi_cdcmpeq>
   83508:	bf0c      	ite	eq
   8350a:	2001      	moveq	r0, #1
   8350c:	2000      	movne	r0, #0
   8350e:	f85d fb08 	ldr.w	pc, [sp], #8
   83512:	bf00      	nop

00083514 <__aeabi_dcmplt>:
   83514:	f84d ed08 	str.w	lr, [sp, #-8]!
   83518:	f7ff ffea 	bl	834f0 <__aeabi_cdcmpeq>
   8351c:	bf34      	ite	cc
   8351e:	2001      	movcc	r0, #1
   83520:	2000      	movcs	r0, #0
   83522:	f85d fb08 	ldr.w	pc, [sp], #8
   83526:	bf00      	nop

00083528 <__aeabi_dcmple>:
   83528:	f84d ed08 	str.w	lr, [sp, #-8]!
   8352c:	f7ff ffe0 	bl	834f0 <__aeabi_cdcmpeq>
   83530:	bf94      	ite	ls
   83532:	2001      	movls	r0, #1
   83534:	2000      	movhi	r0, #0
   83536:	f85d fb08 	ldr.w	pc, [sp], #8
   8353a:	bf00      	nop

0008353c <__aeabi_dcmpge>:
   8353c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83540:	f7ff ffce 	bl	834e0 <__aeabi_cdrcmple>
   83544:	bf94      	ite	ls
   83546:	2001      	movls	r0, #1
   83548:	2000      	movhi	r0, #0
   8354a:	f85d fb08 	ldr.w	pc, [sp], #8
   8354e:	bf00      	nop

00083550 <__aeabi_dcmpgt>:
   83550:	f84d ed08 	str.w	lr, [sp, #-8]!
   83554:	f7ff ffc4 	bl	834e0 <__aeabi_cdrcmple>
   83558:	bf34      	ite	cc
   8355a:	2001      	movcc	r0, #1
   8355c:	2000      	movcs	r0, #0
   8355e:	f85d fb08 	ldr.w	pc, [sp], #8
   83562:	bf00      	nop

00083564 <__aeabi_d2iz>:
   83564:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83568:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8356c:	d215      	bcs.n	8359a <__aeabi_d2iz+0x36>
   8356e:	d511      	bpl.n	83594 <__aeabi_d2iz+0x30>
   83570:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83574:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83578:	d912      	bls.n	835a0 <__aeabi_d2iz+0x3c>
   8357a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8357e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83582:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83586:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8358a:	fa23 f002 	lsr.w	r0, r3, r2
   8358e:	bf18      	it	ne
   83590:	4240      	negne	r0, r0
   83592:	4770      	bx	lr
   83594:	f04f 0000 	mov.w	r0, #0
   83598:	4770      	bx	lr
   8359a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8359e:	d105      	bne.n	835ac <__aeabi_d2iz+0x48>
   835a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   835a4:	bf08      	it	eq
   835a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   835aa:	4770      	bx	lr
   835ac:	f04f 0000 	mov.w	r0, #0
   835b0:	4770      	bx	lr
   835b2:	bf00      	nop

000835b4 <__aeabi_d2f>:
   835b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   835b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   835bc:	bf24      	itt	cs
   835be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   835c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   835c6:	d90d      	bls.n	835e4 <__aeabi_d2f+0x30>
   835c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   835cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   835d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   835d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   835d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   835dc:	bf08      	it	eq
   835de:	f020 0001 	biceq.w	r0, r0, #1
   835e2:	4770      	bx	lr
   835e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   835e8:	d121      	bne.n	8362e <__aeabi_d2f+0x7a>
   835ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   835ee:	bfbc      	itt	lt
   835f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   835f4:	4770      	bxlt	lr
   835f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   835fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
   835fe:	f1c2 0218 	rsb	r2, r2, #24
   83602:	f1c2 0c20 	rsb	ip, r2, #32
   83606:	fa10 f30c 	lsls.w	r3, r0, ip
   8360a:	fa20 f002 	lsr.w	r0, r0, r2
   8360e:	bf18      	it	ne
   83610:	f040 0001 	orrne.w	r0, r0, #1
   83614:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83618:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   8361c:	fa03 fc0c 	lsl.w	ip, r3, ip
   83620:	ea40 000c 	orr.w	r0, r0, ip
   83624:	fa23 f302 	lsr.w	r3, r3, r2
   83628:	ea4f 0343 	mov.w	r3, r3, lsl #1
   8362c:	e7cc      	b.n	835c8 <__aeabi_d2f+0x14>
   8362e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   83632:	d107      	bne.n	83644 <__aeabi_d2f+0x90>
   83634:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   83638:	bf1e      	ittt	ne
   8363a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   8363e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   83642:	4770      	bxne	lr
   83644:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   83648:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   8364c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83650:	4770      	bx	lr
   83652:	bf00      	nop

00083654 <__aeabi_frsub>:
   83654:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   83658:	e002      	b.n	83660 <__addsf3>
   8365a:	bf00      	nop

0008365c <__aeabi_fsub>:
   8365c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00083660 <__addsf3>:
   83660:	0042      	lsls	r2, r0, #1
   83662:	bf1f      	itttt	ne
   83664:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   83668:	ea92 0f03 	teqne	r2, r3
   8366c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   83670:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83674:	d06a      	beq.n	8374c <__addsf3+0xec>
   83676:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8367a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   8367e:	bfc1      	itttt	gt
   83680:	18d2      	addgt	r2, r2, r3
   83682:	4041      	eorgt	r1, r0
   83684:	4048      	eorgt	r0, r1
   83686:	4041      	eorgt	r1, r0
   83688:	bfb8      	it	lt
   8368a:	425b      	neglt	r3, r3
   8368c:	2b19      	cmp	r3, #25
   8368e:	bf88      	it	hi
   83690:	4770      	bxhi	lr
   83692:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   83696:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8369a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8369e:	bf18      	it	ne
   836a0:	4240      	negne	r0, r0
   836a2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   836a6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   836aa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   836ae:	bf18      	it	ne
   836b0:	4249      	negne	r1, r1
   836b2:	ea92 0f03 	teq	r2, r3
   836b6:	d03f      	beq.n	83738 <__addsf3+0xd8>
   836b8:	f1a2 0201 	sub.w	r2, r2, #1
   836bc:	fa41 fc03 	asr.w	ip, r1, r3
   836c0:	eb10 000c 	adds.w	r0, r0, ip
   836c4:	f1c3 0320 	rsb	r3, r3, #32
   836c8:	fa01 f103 	lsl.w	r1, r1, r3
   836cc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   836d0:	d502      	bpl.n	836d8 <__addsf3+0x78>
   836d2:	4249      	negs	r1, r1
   836d4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   836d8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   836dc:	d313      	bcc.n	83706 <__addsf3+0xa6>
   836de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   836e2:	d306      	bcc.n	836f2 <__addsf3+0x92>
   836e4:	0840      	lsrs	r0, r0, #1
   836e6:	ea4f 0131 	mov.w	r1, r1, rrx
   836ea:	f102 0201 	add.w	r2, r2, #1
   836ee:	2afe      	cmp	r2, #254	; 0xfe
   836f0:	d251      	bcs.n	83796 <__addsf3+0x136>
   836f2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   836f6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   836fa:	bf08      	it	eq
   836fc:	f020 0001 	biceq.w	r0, r0, #1
   83700:	ea40 0003 	orr.w	r0, r0, r3
   83704:	4770      	bx	lr
   83706:	0049      	lsls	r1, r1, #1
   83708:	eb40 0000 	adc.w	r0, r0, r0
   8370c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   83710:	f1a2 0201 	sub.w	r2, r2, #1
   83714:	d1ed      	bne.n	836f2 <__addsf3+0x92>
   83716:	fab0 fc80 	clz	ip, r0
   8371a:	f1ac 0c08 	sub.w	ip, ip, #8
   8371e:	ebb2 020c 	subs.w	r2, r2, ip
   83722:	fa00 f00c 	lsl.w	r0, r0, ip
   83726:	bfaa      	itet	ge
   83728:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   8372c:	4252      	neglt	r2, r2
   8372e:	4318      	orrge	r0, r3
   83730:	bfbc      	itt	lt
   83732:	40d0      	lsrlt	r0, r2
   83734:	4318      	orrlt	r0, r3
   83736:	4770      	bx	lr
   83738:	f092 0f00 	teq	r2, #0
   8373c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   83740:	bf06      	itte	eq
   83742:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   83746:	3201      	addeq	r2, #1
   83748:	3b01      	subne	r3, #1
   8374a:	e7b5      	b.n	836b8 <__addsf3+0x58>
   8374c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   83750:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83754:	bf18      	it	ne
   83756:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8375a:	d021      	beq.n	837a0 <__addsf3+0x140>
   8375c:	ea92 0f03 	teq	r2, r3
   83760:	d004      	beq.n	8376c <__addsf3+0x10c>
   83762:	f092 0f00 	teq	r2, #0
   83766:	bf08      	it	eq
   83768:	4608      	moveq	r0, r1
   8376a:	4770      	bx	lr
   8376c:	ea90 0f01 	teq	r0, r1
   83770:	bf1c      	itt	ne
   83772:	2000      	movne	r0, #0
   83774:	4770      	bxne	lr
   83776:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8377a:	d104      	bne.n	83786 <__addsf3+0x126>
   8377c:	0040      	lsls	r0, r0, #1
   8377e:	bf28      	it	cs
   83780:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   83784:	4770      	bx	lr
   83786:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8378a:	bf3c      	itt	cc
   8378c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   83790:	4770      	bxcc	lr
   83792:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   83796:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8379a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8379e:	4770      	bx	lr
   837a0:	ea7f 6222 	mvns.w	r2, r2, asr #24
   837a4:	bf16      	itet	ne
   837a6:	4608      	movne	r0, r1
   837a8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   837ac:	4601      	movne	r1, r0
   837ae:	0242      	lsls	r2, r0, #9
   837b0:	bf06      	itte	eq
   837b2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   837b6:	ea90 0f01 	teqeq	r0, r1
   837ba:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   837be:	4770      	bx	lr

000837c0 <__aeabi_ui2f>:
   837c0:	f04f 0300 	mov.w	r3, #0
   837c4:	e004      	b.n	837d0 <__aeabi_i2f+0x8>
   837c6:	bf00      	nop

000837c8 <__aeabi_i2f>:
   837c8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   837cc:	bf48      	it	mi
   837ce:	4240      	negmi	r0, r0
   837d0:	ea5f 0c00 	movs.w	ip, r0
   837d4:	bf08      	it	eq
   837d6:	4770      	bxeq	lr
   837d8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   837dc:	4601      	mov	r1, r0
   837de:	f04f 0000 	mov.w	r0, #0
   837e2:	e01c      	b.n	8381e <__aeabi_l2f+0x2a>

000837e4 <__aeabi_ul2f>:
   837e4:	ea50 0201 	orrs.w	r2, r0, r1
   837e8:	bf08      	it	eq
   837ea:	4770      	bxeq	lr
   837ec:	f04f 0300 	mov.w	r3, #0
   837f0:	e00a      	b.n	83808 <__aeabi_l2f+0x14>
   837f2:	bf00      	nop

000837f4 <__aeabi_l2f>:
   837f4:	ea50 0201 	orrs.w	r2, r0, r1
   837f8:	bf08      	it	eq
   837fa:	4770      	bxeq	lr
   837fc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   83800:	d502      	bpl.n	83808 <__aeabi_l2f+0x14>
   83802:	4240      	negs	r0, r0
   83804:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83808:	ea5f 0c01 	movs.w	ip, r1
   8380c:	bf02      	ittt	eq
   8380e:	4684      	moveq	ip, r0
   83810:	4601      	moveq	r1, r0
   83812:	2000      	moveq	r0, #0
   83814:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   83818:	bf08      	it	eq
   8381a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8381e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   83822:	fabc f28c 	clz	r2, ip
   83826:	3a08      	subs	r2, #8
   83828:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   8382c:	db10      	blt.n	83850 <__aeabi_l2f+0x5c>
   8382e:	fa01 fc02 	lsl.w	ip, r1, r2
   83832:	4463      	add	r3, ip
   83834:	fa00 fc02 	lsl.w	ip, r0, r2
   83838:	f1c2 0220 	rsb	r2, r2, #32
   8383c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   83840:	fa20 f202 	lsr.w	r2, r0, r2
   83844:	eb43 0002 	adc.w	r0, r3, r2
   83848:	bf08      	it	eq
   8384a:	f020 0001 	biceq.w	r0, r0, #1
   8384e:	4770      	bx	lr
   83850:	f102 0220 	add.w	r2, r2, #32
   83854:	fa01 fc02 	lsl.w	ip, r1, r2
   83858:	f1c2 0220 	rsb	r2, r2, #32
   8385c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   83860:	fa21 f202 	lsr.w	r2, r1, r2
   83864:	eb43 0002 	adc.w	r0, r3, r2
   83868:	bf08      	it	eq
   8386a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8386e:	4770      	bx	lr

00083870 <__gesf2>:
   83870:	f04f 3cff 	mov.w	ip, #4294967295
   83874:	e006      	b.n	83884 <__cmpsf2+0x4>
   83876:	bf00      	nop

00083878 <__lesf2>:
   83878:	f04f 0c01 	mov.w	ip, #1
   8387c:	e002      	b.n	83884 <__cmpsf2+0x4>
   8387e:	bf00      	nop

00083880 <__cmpsf2>:
   83880:	f04f 0c01 	mov.w	ip, #1
   83884:	f84d cd04 	str.w	ip, [sp, #-4]!
   83888:	ea4f 0240 	mov.w	r2, r0, lsl #1
   8388c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   83890:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83894:	bf18      	it	ne
   83896:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8389a:	d011      	beq.n	838c0 <__cmpsf2+0x40>
   8389c:	b001      	add	sp, #4
   8389e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   838a2:	bf18      	it	ne
   838a4:	ea90 0f01 	teqne	r0, r1
   838a8:	bf58      	it	pl
   838aa:	ebb2 0003 	subspl.w	r0, r2, r3
   838ae:	bf88      	it	hi
   838b0:	17c8      	asrhi	r0, r1, #31
   838b2:	bf38      	it	cc
   838b4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   838b8:	bf18      	it	ne
   838ba:	f040 0001 	orrne.w	r0, r0, #1
   838be:	4770      	bx	lr
   838c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   838c4:	d102      	bne.n	838cc <__cmpsf2+0x4c>
   838c6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   838ca:	d105      	bne.n	838d8 <__cmpsf2+0x58>
   838cc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   838d0:	d1e4      	bne.n	8389c <__cmpsf2+0x1c>
   838d2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   838d6:	d0e1      	beq.n	8389c <__cmpsf2+0x1c>
   838d8:	f85d 0b04 	ldr.w	r0, [sp], #4
   838dc:	4770      	bx	lr
   838de:	bf00      	nop

000838e0 <__aeabi_cfrcmple>:
   838e0:	4684      	mov	ip, r0
   838e2:	4608      	mov	r0, r1
   838e4:	4661      	mov	r1, ip
   838e6:	e7ff      	b.n	838e8 <__aeabi_cfcmpeq>

000838e8 <__aeabi_cfcmpeq>:
   838e8:	b50f      	push	{r0, r1, r2, r3, lr}
   838ea:	f7ff ffc9 	bl	83880 <__cmpsf2>
   838ee:	2800      	cmp	r0, #0
   838f0:	bf48      	it	mi
   838f2:	f110 0f00 	cmnmi.w	r0, #0
   838f6:	bd0f      	pop	{r0, r1, r2, r3, pc}

000838f8 <__aeabi_fcmpeq>:
   838f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   838fc:	f7ff fff4 	bl	838e8 <__aeabi_cfcmpeq>
   83900:	bf0c      	ite	eq
   83902:	2001      	moveq	r0, #1
   83904:	2000      	movne	r0, #0
   83906:	f85d fb08 	ldr.w	pc, [sp], #8
   8390a:	bf00      	nop

0008390c <__aeabi_fcmplt>:
   8390c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83910:	f7ff ffea 	bl	838e8 <__aeabi_cfcmpeq>
   83914:	bf34      	ite	cc
   83916:	2001      	movcc	r0, #1
   83918:	2000      	movcs	r0, #0
   8391a:	f85d fb08 	ldr.w	pc, [sp], #8
   8391e:	bf00      	nop

00083920 <__aeabi_fcmple>:
   83920:	f84d ed08 	str.w	lr, [sp, #-8]!
   83924:	f7ff ffe0 	bl	838e8 <__aeabi_cfcmpeq>
   83928:	bf94      	ite	ls
   8392a:	2001      	movls	r0, #1
   8392c:	2000      	movhi	r0, #0
   8392e:	f85d fb08 	ldr.w	pc, [sp], #8
   83932:	bf00      	nop

00083934 <__aeabi_fcmpge>:
   83934:	f84d ed08 	str.w	lr, [sp, #-8]!
   83938:	f7ff ffd2 	bl	838e0 <__aeabi_cfrcmple>
   8393c:	bf94      	ite	ls
   8393e:	2001      	movls	r0, #1
   83940:	2000      	movhi	r0, #0
   83942:	f85d fb08 	ldr.w	pc, [sp], #8
   83946:	bf00      	nop

00083948 <__aeabi_fcmpgt>:
   83948:	f84d ed08 	str.w	lr, [sp, #-8]!
   8394c:	f7ff ffc8 	bl	838e0 <__aeabi_cfrcmple>
   83950:	bf34      	ite	cc
   83952:	2001      	movcc	r0, #1
   83954:	2000      	movcs	r0, #0
   83956:	f85d fb08 	ldr.w	pc, [sp], #8
   8395a:	bf00      	nop

0008395c <__aeabi_f2iz>:
   8395c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   83960:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   83964:	d30f      	bcc.n	83986 <__aeabi_f2iz+0x2a>
   83966:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8396a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8396e:	d90d      	bls.n	8398c <__aeabi_f2iz+0x30>
   83970:	ea4f 2300 	mov.w	r3, r0, lsl #8
   83974:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83978:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8397c:	fa23 f002 	lsr.w	r0, r3, r2
   83980:	bf18      	it	ne
   83982:	4240      	negne	r0, r0
   83984:	4770      	bx	lr
   83986:	f04f 0000 	mov.w	r0, #0
   8398a:	4770      	bx	lr
   8398c:	f112 0f61 	cmn.w	r2, #97	; 0x61
   83990:	d101      	bne.n	83996 <__aeabi_f2iz+0x3a>
   83992:	0242      	lsls	r2, r0, #9
   83994:	d105      	bne.n	839a2 <__aeabi_f2iz+0x46>
   83996:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   8399a:	bf08      	it	eq
   8399c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   839a0:	4770      	bx	lr
   839a2:	f04f 0000 	mov.w	r0, #0
   839a6:	4770      	bx	lr

000839a8 <__libc_init_array>:
   839a8:	b570      	push	{r4, r5, r6, lr}
   839aa:	4e0f      	ldr	r6, [pc, #60]	; (839e8 <__libc_init_array+0x40>)
   839ac:	4d0f      	ldr	r5, [pc, #60]	; (839ec <__libc_init_array+0x44>)
   839ae:	1b76      	subs	r6, r6, r5
   839b0:	10b6      	asrs	r6, r6, #2
   839b2:	bf18      	it	ne
   839b4:	2400      	movne	r4, #0
   839b6:	d005      	beq.n	839c4 <__libc_init_array+0x1c>
   839b8:	3401      	adds	r4, #1
   839ba:	f855 3b04 	ldr.w	r3, [r5], #4
   839be:	4798      	blx	r3
   839c0:	42a6      	cmp	r6, r4
   839c2:	d1f9      	bne.n	839b8 <__libc_init_array+0x10>
   839c4:	4e0a      	ldr	r6, [pc, #40]	; (839f0 <__libc_init_array+0x48>)
   839c6:	4d0b      	ldr	r5, [pc, #44]	; (839f4 <__libc_init_array+0x4c>)
   839c8:	f003 f8a2 	bl	86b10 <_init>
   839cc:	1b76      	subs	r6, r6, r5
   839ce:	10b6      	asrs	r6, r6, #2
   839d0:	bf18      	it	ne
   839d2:	2400      	movne	r4, #0
   839d4:	d006      	beq.n	839e4 <__libc_init_array+0x3c>
   839d6:	3401      	adds	r4, #1
   839d8:	f855 3b04 	ldr.w	r3, [r5], #4
   839dc:	4798      	blx	r3
   839de:	42a6      	cmp	r6, r4
   839e0:	d1f9      	bne.n	839d6 <__libc_init_array+0x2e>
   839e2:	bd70      	pop	{r4, r5, r6, pc}
   839e4:	bd70      	pop	{r4, r5, r6, pc}
   839e6:	bf00      	nop
   839e8:	00086b1c 	.word	0x00086b1c
   839ec:	00086b1c 	.word	0x00086b1c
   839f0:	00086b24 	.word	0x00086b24
   839f4:	00086b1c 	.word	0x00086b1c

000839f8 <iprintf>:
   839f8:	b40f      	push	{r0, r1, r2, r3}
   839fa:	b510      	push	{r4, lr}
   839fc:	4b07      	ldr	r3, [pc, #28]	; (83a1c <iprintf+0x24>)
   839fe:	b082      	sub	sp, #8
   83a00:	ac04      	add	r4, sp, #16
   83a02:	f854 2b04 	ldr.w	r2, [r4], #4
   83a06:	6818      	ldr	r0, [r3, #0]
   83a08:	4623      	mov	r3, r4
   83a0a:	6881      	ldr	r1, [r0, #8]
   83a0c:	9401      	str	r4, [sp, #4]
   83a0e:	f000 f9ed 	bl	83dec <_vfiprintf_r>
   83a12:	b002      	add	sp, #8
   83a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83a18:	b004      	add	sp, #16
   83a1a:	4770      	bx	lr
   83a1c:	20070580 	.word	0x20070580

00083a20 <memcpy>:
   83a20:	4684      	mov	ip, r0
   83a22:	ea41 0300 	orr.w	r3, r1, r0
   83a26:	f013 0303 	ands.w	r3, r3, #3
   83a2a:	d149      	bne.n	83ac0 <memcpy+0xa0>
   83a2c:	3a40      	subs	r2, #64	; 0x40
   83a2e:	d323      	bcc.n	83a78 <memcpy+0x58>
   83a30:	680b      	ldr	r3, [r1, #0]
   83a32:	6003      	str	r3, [r0, #0]
   83a34:	684b      	ldr	r3, [r1, #4]
   83a36:	6043      	str	r3, [r0, #4]
   83a38:	688b      	ldr	r3, [r1, #8]
   83a3a:	6083      	str	r3, [r0, #8]
   83a3c:	68cb      	ldr	r3, [r1, #12]
   83a3e:	60c3      	str	r3, [r0, #12]
   83a40:	690b      	ldr	r3, [r1, #16]
   83a42:	6103      	str	r3, [r0, #16]
   83a44:	694b      	ldr	r3, [r1, #20]
   83a46:	6143      	str	r3, [r0, #20]
   83a48:	698b      	ldr	r3, [r1, #24]
   83a4a:	6183      	str	r3, [r0, #24]
   83a4c:	69cb      	ldr	r3, [r1, #28]
   83a4e:	61c3      	str	r3, [r0, #28]
   83a50:	6a0b      	ldr	r3, [r1, #32]
   83a52:	6203      	str	r3, [r0, #32]
   83a54:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83a56:	6243      	str	r3, [r0, #36]	; 0x24
   83a58:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83a5a:	6283      	str	r3, [r0, #40]	; 0x28
   83a5c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83a5e:	62c3      	str	r3, [r0, #44]	; 0x2c
   83a60:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83a62:	6303      	str	r3, [r0, #48]	; 0x30
   83a64:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83a66:	6343      	str	r3, [r0, #52]	; 0x34
   83a68:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83a6a:	6383      	str	r3, [r0, #56]	; 0x38
   83a6c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83a6e:	63c3      	str	r3, [r0, #60]	; 0x3c
   83a70:	3040      	adds	r0, #64	; 0x40
   83a72:	3140      	adds	r1, #64	; 0x40
   83a74:	3a40      	subs	r2, #64	; 0x40
   83a76:	d2db      	bcs.n	83a30 <memcpy+0x10>
   83a78:	3230      	adds	r2, #48	; 0x30
   83a7a:	d30b      	bcc.n	83a94 <memcpy+0x74>
   83a7c:	680b      	ldr	r3, [r1, #0]
   83a7e:	6003      	str	r3, [r0, #0]
   83a80:	684b      	ldr	r3, [r1, #4]
   83a82:	6043      	str	r3, [r0, #4]
   83a84:	688b      	ldr	r3, [r1, #8]
   83a86:	6083      	str	r3, [r0, #8]
   83a88:	68cb      	ldr	r3, [r1, #12]
   83a8a:	60c3      	str	r3, [r0, #12]
   83a8c:	3010      	adds	r0, #16
   83a8e:	3110      	adds	r1, #16
   83a90:	3a10      	subs	r2, #16
   83a92:	d2f3      	bcs.n	83a7c <memcpy+0x5c>
   83a94:	320c      	adds	r2, #12
   83a96:	d305      	bcc.n	83aa4 <memcpy+0x84>
   83a98:	f851 3b04 	ldr.w	r3, [r1], #4
   83a9c:	f840 3b04 	str.w	r3, [r0], #4
   83aa0:	3a04      	subs	r2, #4
   83aa2:	d2f9      	bcs.n	83a98 <memcpy+0x78>
   83aa4:	3204      	adds	r2, #4
   83aa6:	d008      	beq.n	83aba <memcpy+0x9a>
   83aa8:	07d2      	lsls	r2, r2, #31
   83aaa:	bf1c      	itt	ne
   83aac:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83ab0:	f800 3b01 	strbne.w	r3, [r0], #1
   83ab4:	d301      	bcc.n	83aba <memcpy+0x9a>
   83ab6:	880b      	ldrh	r3, [r1, #0]
   83ab8:	8003      	strh	r3, [r0, #0]
   83aba:	4660      	mov	r0, ip
   83abc:	4770      	bx	lr
   83abe:	bf00      	nop
   83ac0:	2a08      	cmp	r2, #8
   83ac2:	d313      	bcc.n	83aec <memcpy+0xcc>
   83ac4:	078b      	lsls	r3, r1, #30
   83ac6:	d0b1      	beq.n	83a2c <memcpy+0xc>
   83ac8:	f010 0303 	ands.w	r3, r0, #3
   83acc:	d0ae      	beq.n	83a2c <memcpy+0xc>
   83ace:	f1c3 0304 	rsb	r3, r3, #4
   83ad2:	1ad2      	subs	r2, r2, r3
   83ad4:	07db      	lsls	r3, r3, #31
   83ad6:	bf1c      	itt	ne
   83ad8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83adc:	f800 3b01 	strbne.w	r3, [r0], #1
   83ae0:	d3a4      	bcc.n	83a2c <memcpy+0xc>
   83ae2:	f831 3b02 	ldrh.w	r3, [r1], #2
   83ae6:	f820 3b02 	strh.w	r3, [r0], #2
   83aea:	e79f      	b.n	83a2c <memcpy+0xc>
   83aec:	3a04      	subs	r2, #4
   83aee:	d3d9      	bcc.n	83aa4 <memcpy+0x84>
   83af0:	3a01      	subs	r2, #1
   83af2:	f811 3b01 	ldrb.w	r3, [r1], #1
   83af6:	f800 3b01 	strb.w	r3, [r0], #1
   83afa:	d2f9      	bcs.n	83af0 <memcpy+0xd0>
   83afc:	780b      	ldrb	r3, [r1, #0]
   83afe:	7003      	strb	r3, [r0, #0]
   83b00:	784b      	ldrb	r3, [r1, #1]
   83b02:	7043      	strb	r3, [r0, #1]
   83b04:	788b      	ldrb	r3, [r1, #2]
   83b06:	7083      	strb	r3, [r0, #2]
   83b08:	4660      	mov	r0, ip
   83b0a:	4770      	bx	lr

00083b0c <memset>:
   83b0c:	b470      	push	{r4, r5, r6}
   83b0e:	0784      	lsls	r4, r0, #30
   83b10:	d046      	beq.n	83ba0 <memset+0x94>
   83b12:	1e54      	subs	r4, r2, #1
   83b14:	2a00      	cmp	r2, #0
   83b16:	d041      	beq.n	83b9c <memset+0x90>
   83b18:	b2cd      	uxtb	r5, r1
   83b1a:	4603      	mov	r3, r0
   83b1c:	e002      	b.n	83b24 <memset+0x18>
   83b1e:	1e62      	subs	r2, r4, #1
   83b20:	b3e4      	cbz	r4, 83b9c <memset+0x90>
   83b22:	4614      	mov	r4, r2
   83b24:	f803 5b01 	strb.w	r5, [r3], #1
   83b28:	079a      	lsls	r2, r3, #30
   83b2a:	d1f8      	bne.n	83b1e <memset+0x12>
   83b2c:	2c03      	cmp	r4, #3
   83b2e:	d92e      	bls.n	83b8e <memset+0x82>
   83b30:	b2cd      	uxtb	r5, r1
   83b32:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83b36:	2c0f      	cmp	r4, #15
   83b38:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83b3c:	d919      	bls.n	83b72 <memset+0x66>
   83b3e:	4626      	mov	r6, r4
   83b40:	f103 0210 	add.w	r2, r3, #16
   83b44:	3e10      	subs	r6, #16
   83b46:	2e0f      	cmp	r6, #15
   83b48:	f842 5c10 	str.w	r5, [r2, #-16]
   83b4c:	f842 5c0c 	str.w	r5, [r2, #-12]
   83b50:	f842 5c08 	str.w	r5, [r2, #-8]
   83b54:	f842 5c04 	str.w	r5, [r2, #-4]
   83b58:	f102 0210 	add.w	r2, r2, #16
   83b5c:	d8f2      	bhi.n	83b44 <memset+0x38>
   83b5e:	f1a4 0210 	sub.w	r2, r4, #16
   83b62:	f022 020f 	bic.w	r2, r2, #15
   83b66:	f004 040f 	and.w	r4, r4, #15
   83b6a:	3210      	adds	r2, #16
   83b6c:	2c03      	cmp	r4, #3
   83b6e:	4413      	add	r3, r2
   83b70:	d90d      	bls.n	83b8e <memset+0x82>
   83b72:	461e      	mov	r6, r3
   83b74:	4622      	mov	r2, r4
   83b76:	3a04      	subs	r2, #4
   83b78:	2a03      	cmp	r2, #3
   83b7a:	f846 5b04 	str.w	r5, [r6], #4
   83b7e:	d8fa      	bhi.n	83b76 <memset+0x6a>
   83b80:	1f22      	subs	r2, r4, #4
   83b82:	f022 0203 	bic.w	r2, r2, #3
   83b86:	3204      	adds	r2, #4
   83b88:	4413      	add	r3, r2
   83b8a:	f004 0403 	and.w	r4, r4, #3
   83b8e:	b12c      	cbz	r4, 83b9c <memset+0x90>
   83b90:	b2c9      	uxtb	r1, r1
   83b92:	441c      	add	r4, r3
   83b94:	f803 1b01 	strb.w	r1, [r3], #1
   83b98:	42a3      	cmp	r3, r4
   83b9a:	d1fb      	bne.n	83b94 <memset+0x88>
   83b9c:	bc70      	pop	{r4, r5, r6}
   83b9e:	4770      	bx	lr
   83ba0:	4614      	mov	r4, r2
   83ba2:	4603      	mov	r3, r0
   83ba4:	e7c2      	b.n	83b2c <memset+0x20>
   83ba6:	bf00      	nop

00083ba8 <setbuf>:
   83ba8:	2900      	cmp	r1, #0
   83baa:	bf0c      	ite	eq
   83bac:	2202      	moveq	r2, #2
   83bae:	2200      	movne	r2, #0
   83bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83bb4:	f000 b800 	b.w	83bb8 <setvbuf>

00083bb8 <setvbuf>:
   83bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83bbc:	4d3a      	ldr	r5, [pc, #232]	; (83ca8 <setvbuf+0xf0>)
   83bbe:	4604      	mov	r4, r0
   83bc0:	682e      	ldr	r6, [r5, #0]
   83bc2:	4690      	mov	r8, r2
   83bc4:	460d      	mov	r5, r1
   83bc6:	461f      	mov	r7, r3
   83bc8:	b116      	cbz	r6, 83bd0 <setvbuf+0x18>
   83bca:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   83bcc:	2b00      	cmp	r3, #0
   83bce:	d03c      	beq.n	83c4a <setvbuf+0x92>
   83bd0:	f1b8 0f02 	cmp.w	r8, #2
   83bd4:	d82f      	bhi.n	83c36 <setvbuf+0x7e>
   83bd6:	2f00      	cmp	r7, #0
   83bd8:	db2d      	blt.n	83c36 <setvbuf+0x7e>
   83bda:	4621      	mov	r1, r4
   83bdc:	4630      	mov	r0, r6
   83bde:	f001 f861 	bl	84ca4 <_fflush_r>
   83be2:	89a1      	ldrh	r1, [r4, #12]
   83be4:	2300      	movs	r3, #0
   83be6:	6063      	str	r3, [r4, #4]
   83be8:	61a3      	str	r3, [r4, #24]
   83bea:	060b      	lsls	r3, r1, #24
   83bec:	d427      	bmi.n	83c3e <setvbuf+0x86>
   83bee:	f021 0183 	bic.w	r1, r1, #131	; 0x83
   83bf2:	b289      	uxth	r1, r1
   83bf4:	f1b8 0f02 	cmp.w	r8, #2
   83bf8:	81a1      	strh	r1, [r4, #12]
   83bfa:	d02a      	beq.n	83c52 <setvbuf+0x9a>
   83bfc:	2d00      	cmp	r5, #0
   83bfe:	d036      	beq.n	83c6e <setvbuf+0xb6>
   83c00:	f1b8 0f01 	cmp.w	r8, #1
   83c04:	d011      	beq.n	83c2a <setvbuf+0x72>
   83c06:	b289      	uxth	r1, r1
   83c08:	f001 0008 	and.w	r0, r1, #8
   83c0c:	4b27      	ldr	r3, [pc, #156]	; (83cac <setvbuf+0xf4>)
   83c0e:	b280      	uxth	r0, r0
   83c10:	63f3      	str	r3, [r6, #60]	; 0x3c
   83c12:	6025      	str	r5, [r4, #0]
   83c14:	6125      	str	r5, [r4, #16]
   83c16:	6167      	str	r7, [r4, #20]
   83c18:	b178      	cbz	r0, 83c3a <setvbuf+0x82>
   83c1a:	f011 0f03 	tst.w	r1, #3
   83c1e:	bf18      	it	ne
   83c20:	2700      	movne	r7, #0
   83c22:	2000      	movs	r0, #0
   83c24:	60a7      	str	r7, [r4, #8]
   83c26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83c2a:	f041 0101 	orr.w	r1, r1, #1
   83c2e:	427b      	negs	r3, r7
   83c30:	81a1      	strh	r1, [r4, #12]
   83c32:	61a3      	str	r3, [r4, #24]
   83c34:	e7e7      	b.n	83c06 <setvbuf+0x4e>
   83c36:	f04f 30ff 	mov.w	r0, #4294967295
   83c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83c3e:	6921      	ldr	r1, [r4, #16]
   83c40:	4630      	mov	r0, r6
   83c42:	f001 f99b 	bl	84f7c <_free_r>
   83c46:	89a1      	ldrh	r1, [r4, #12]
   83c48:	e7d1      	b.n	83bee <setvbuf+0x36>
   83c4a:	4630      	mov	r0, r6
   83c4c:	f001 f8be 	bl	84dcc <__sinit>
   83c50:	e7be      	b.n	83bd0 <setvbuf+0x18>
   83c52:	2000      	movs	r0, #0
   83c54:	f104 0343 	add.w	r3, r4, #67	; 0x43
   83c58:	f041 0102 	orr.w	r1, r1, #2
   83c5c:	2500      	movs	r5, #0
   83c5e:	2201      	movs	r2, #1
   83c60:	81a1      	strh	r1, [r4, #12]
   83c62:	60a5      	str	r5, [r4, #8]
   83c64:	6023      	str	r3, [r4, #0]
   83c66:	6123      	str	r3, [r4, #16]
   83c68:	6162      	str	r2, [r4, #20]
   83c6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83c6e:	2f00      	cmp	r7, #0
   83c70:	bf08      	it	eq
   83c72:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   83c76:	4638      	mov	r0, r7
   83c78:	f001 fc8a 	bl	85590 <malloc>
   83c7c:	4605      	mov	r5, r0
   83c7e:	b128      	cbz	r0, 83c8c <setvbuf+0xd4>
   83c80:	89a1      	ldrh	r1, [r4, #12]
   83c82:	f041 0180 	orr.w	r1, r1, #128	; 0x80
   83c86:	b289      	uxth	r1, r1
   83c88:	81a1      	strh	r1, [r4, #12]
   83c8a:	e7b9      	b.n	83c00 <setvbuf+0x48>
   83c8c:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83c90:	f001 fc7e 	bl	85590 <malloc>
   83c94:	4605      	mov	r5, r0
   83c96:	b918      	cbnz	r0, 83ca0 <setvbuf+0xe8>
   83c98:	89a1      	ldrh	r1, [r4, #12]
   83c9a:	f04f 30ff 	mov.w	r0, #4294967295
   83c9e:	e7d9      	b.n	83c54 <setvbuf+0x9c>
   83ca0:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83ca4:	e7ec      	b.n	83c80 <setvbuf+0xc8>
   83ca6:	bf00      	nop
   83ca8:	20070580 	.word	0x20070580
   83cac:	00084cd1 	.word	0x00084cd1

00083cb0 <strlen>:
   83cb0:	f020 0103 	bic.w	r1, r0, #3
   83cb4:	f010 0003 	ands.w	r0, r0, #3
   83cb8:	f1c0 0000 	rsb	r0, r0, #0
   83cbc:	f851 3b04 	ldr.w	r3, [r1], #4
   83cc0:	f100 0c04 	add.w	ip, r0, #4
   83cc4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83cc8:	f06f 0200 	mvn.w	r2, #0
   83ccc:	bf1c      	itt	ne
   83cce:	fa22 f20c 	lsrne.w	r2, r2, ip
   83cd2:	4313      	orrne	r3, r2
   83cd4:	f04f 0c01 	mov.w	ip, #1
   83cd8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83cdc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83ce0:	eba3 020c 	sub.w	r2, r3, ip
   83ce4:	ea22 0203 	bic.w	r2, r2, r3
   83ce8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83cec:	bf04      	itt	eq
   83cee:	f851 3b04 	ldreq.w	r3, [r1], #4
   83cf2:	3004      	addeq	r0, #4
   83cf4:	d0f4      	beq.n	83ce0 <strlen+0x30>
   83cf6:	f1c2 0100 	rsb	r1, r2, #0
   83cfa:	ea02 0201 	and.w	r2, r2, r1
   83cfe:	fab2 f282 	clz	r2, r2
   83d02:	f1c2 021f 	rsb	r2, r2, #31
   83d06:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   83d0a:	4770      	bx	lr

00083d0c <strncpy>:
   83d0c:	ea40 0301 	orr.w	r3, r0, r1
   83d10:	079b      	lsls	r3, r3, #30
   83d12:	b470      	push	{r4, r5, r6}
   83d14:	d12b      	bne.n	83d6e <strncpy+0x62>
   83d16:	2a03      	cmp	r2, #3
   83d18:	d929      	bls.n	83d6e <strncpy+0x62>
   83d1a:	460c      	mov	r4, r1
   83d1c:	4603      	mov	r3, r0
   83d1e:	4621      	mov	r1, r4
   83d20:	f854 6b04 	ldr.w	r6, [r4], #4
   83d24:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   83d28:	ea25 0506 	bic.w	r5, r5, r6
   83d2c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   83d30:	d105      	bne.n	83d3e <strncpy+0x32>
   83d32:	3a04      	subs	r2, #4
   83d34:	2a03      	cmp	r2, #3
   83d36:	f843 6b04 	str.w	r6, [r3], #4
   83d3a:	4621      	mov	r1, r4
   83d3c:	d8ef      	bhi.n	83d1e <strncpy+0x12>
   83d3e:	b1a2      	cbz	r2, 83d6a <strncpy+0x5e>
   83d40:	780c      	ldrb	r4, [r1, #0]
   83d42:	3a01      	subs	r2, #1
   83d44:	701c      	strb	r4, [r3, #0]
   83d46:	3101      	adds	r1, #1
   83d48:	3301      	adds	r3, #1
   83d4a:	b13c      	cbz	r4, 83d5c <strncpy+0x50>
   83d4c:	b16a      	cbz	r2, 83d6a <strncpy+0x5e>
   83d4e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83d52:	3a01      	subs	r2, #1
   83d54:	f803 4b01 	strb.w	r4, [r3], #1
   83d58:	2c00      	cmp	r4, #0
   83d5a:	d1f7      	bne.n	83d4c <strncpy+0x40>
   83d5c:	b12a      	cbz	r2, 83d6a <strncpy+0x5e>
   83d5e:	441a      	add	r2, r3
   83d60:	2100      	movs	r1, #0
   83d62:	f803 1b01 	strb.w	r1, [r3], #1
   83d66:	4293      	cmp	r3, r2
   83d68:	d1fb      	bne.n	83d62 <strncpy+0x56>
   83d6a:	bc70      	pop	{r4, r5, r6}
   83d6c:	4770      	bx	lr
   83d6e:	4603      	mov	r3, r0
   83d70:	e7e5      	b.n	83d3e <strncpy+0x32>
   83d72:	bf00      	nop

00083d74 <__sprint_r.part.0>:
   83d74:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   83d76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83d7a:	049c      	lsls	r4, r3, #18
   83d7c:	460f      	mov	r7, r1
   83d7e:	4692      	mov	sl, r2
   83d80:	d52b      	bpl.n	83dda <__sprint_r.part.0+0x66>
   83d82:	6893      	ldr	r3, [r2, #8]
   83d84:	6812      	ldr	r2, [r2, #0]
   83d86:	b333      	cbz	r3, 83dd6 <__sprint_r.part.0+0x62>
   83d88:	4680      	mov	r8, r0
   83d8a:	f102 0908 	add.w	r9, r2, #8
   83d8e:	e919 0060 	ldmdb	r9, {r5, r6}
   83d92:	08b6      	lsrs	r6, r6, #2
   83d94:	d017      	beq.n	83dc6 <__sprint_r.part.0+0x52>
   83d96:	3d04      	subs	r5, #4
   83d98:	2400      	movs	r4, #0
   83d9a:	e001      	b.n	83da0 <__sprint_r.part.0+0x2c>
   83d9c:	42a6      	cmp	r6, r4
   83d9e:	d010      	beq.n	83dc2 <__sprint_r.part.0+0x4e>
   83da0:	4640      	mov	r0, r8
   83da2:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83da6:	463a      	mov	r2, r7
   83da8:	f001 f888 	bl	84ebc <_fputwc_r>
   83dac:	1c43      	adds	r3, r0, #1
   83dae:	f104 0401 	add.w	r4, r4, #1
   83db2:	d1f3      	bne.n	83d9c <__sprint_r.part.0+0x28>
   83db4:	2300      	movs	r3, #0
   83db6:	f8ca 3008 	str.w	r3, [sl, #8]
   83dba:	f8ca 3004 	str.w	r3, [sl, #4]
   83dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83dc2:	f8da 3008 	ldr.w	r3, [sl, #8]
   83dc6:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   83dca:	f8ca 3008 	str.w	r3, [sl, #8]
   83dce:	f109 0908 	add.w	r9, r9, #8
   83dd2:	2b00      	cmp	r3, #0
   83dd4:	d1db      	bne.n	83d8e <__sprint_r.part.0+0x1a>
   83dd6:	2000      	movs	r0, #0
   83dd8:	e7ec      	b.n	83db4 <__sprint_r.part.0+0x40>
   83dda:	f001 f9a7 	bl	8512c <__sfvwrite_r>
   83dde:	2300      	movs	r3, #0
   83de0:	f8ca 3008 	str.w	r3, [sl, #8]
   83de4:	f8ca 3004 	str.w	r3, [sl, #4]
   83de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083dec <_vfiprintf_r>:
   83dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83df0:	b0ab      	sub	sp, #172	; 0xac
   83df2:	461c      	mov	r4, r3
   83df4:	9100      	str	r1, [sp, #0]
   83df6:	4693      	mov	fp, r2
   83df8:	9304      	str	r3, [sp, #16]
   83dfa:	9001      	str	r0, [sp, #4]
   83dfc:	b118      	cbz	r0, 83e06 <_vfiprintf_r+0x1a>
   83dfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83e00:	2b00      	cmp	r3, #0
   83e02:	f000 80e3 	beq.w	83fcc <_vfiprintf_r+0x1e0>
   83e06:	9b00      	ldr	r3, [sp, #0]
   83e08:	8999      	ldrh	r1, [r3, #12]
   83e0a:	b28a      	uxth	r2, r1
   83e0c:	0490      	lsls	r0, r2, #18
   83e0e:	d408      	bmi.n	83e22 <_vfiprintf_r+0x36>
   83e10:	4618      	mov	r0, r3
   83e12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   83e14:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   83e18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83e1c:	8182      	strh	r2, [r0, #12]
   83e1e:	6643      	str	r3, [r0, #100]	; 0x64
   83e20:	b292      	uxth	r2, r2
   83e22:	0711      	lsls	r1, r2, #28
   83e24:	f140 80b2 	bpl.w	83f8c <_vfiprintf_r+0x1a0>
   83e28:	9b00      	ldr	r3, [sp, #0]
   83e2a:	691b      	ldr	r3, [r3, #16]
   83e2c:	2b00      	cmp	r3, #0
   83e2e:	f000 80ad 	beq.w	83f8c <_vfiprintf_r+0x1a0>
   83e32:	f002 021a 	and.w	r2, r2, #26
   83e36:	2a0a      	cmp	r2, #10
   83e38:	f000 80b4 	beq.w	83fa4 <_vfiprintf_r+0x1b8>
   83e3c:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   83e40:	4654      	mov	r4, sl
   83e42:	2300      	movs	r3, #0
   83e44:	9309      	str	r3, [sp, #36]	; 0x24
   83e46:	9302      	str	r3, [sp, #8]
   83e48:	930f      	str	r3, [sp, #60]	; 0x3c
   83e4a:	930e      	str	r3, [sp, #56]	; 0x38
   83e4c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   83e50:	f89b 3000 	ldrb.w	r3, [fp]
   83e54:	2b00      	cmp	r3, #0
   83e56:	f000 84a3 	beq.w	847a0 <_vfiprintf_r+0x9b4>
   83e5a:	2b25      	cmp	r3, #37	; 0x25
   83e5c:	f000 84a0 	beq.w	847a0 <_vfiprintf_r+0x9b4>
   83e60:	465a      	mov	r2, fp
   83e62:	e001      	b.n	83e68 <_vfiprintf_r+0x7c>
   83e64:	2b25      	cmp	r3, #37	; 0x25
   83e66:	d003      	beq.n	83e70 <_vfiprintf_r+0x84>
   83e68:	f812 3f01 	ldrb.w	r3, [r2, #1]!
   83e6c:	2b00      	cmp	r3, #0
   83e6e:	d1f9      	bne.n	83e64 <_vfiprintf_r+0x78>
   83e70:	ebcb 0602 	rsb	r6, fp, r2
   83e74:	4615      	mov	r5, r2
   83e76:	b196      	cbz	r6, 83e9e <_vfiprintf_r+0xb2>
   83e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83e7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83e7c:	3301      	adds	r3, #1
   83e7e:	4432      	add	r2, r6
   83e80:	2b07      	cmp	r3, #7
   83e82:	f8c4 b000 	str.w	fp, [r4]
   83e86:	6066      	str	r6, [r4, #4]
   83e88:	920f      	str	r2, [sp, #60]	; 0x3c
   83e8a:	930e      	str	r3, [sp, #56]	; 0x38
   83e8c:	dd79      	ble.n	83f82 <_vfiprintf_r+0x196>
   83e8e:	2a00      	cmp	r2, #0
   83e90:	f040 84ad 	bne.w	847ee <_vfiprintf_r+0xa02>
   83e94:	4654      	mov	r4, sl
   83e96:	9b02      	ldr	r3, [sp, #8]
   83e98:	920e      	str	r2, [sp, #56]	; 0x38
   83e9a:	4433      	add	r3, r6
   83e9c:	9302      	str	r3, [sp, #8]
   83e9e:	782b      	ldrb	r3, [r5, #0]
   83ea0:	2b00      	cmp	r3, #0
   83ea2:	f000 835f 	beq.w	84564 <_vfiprintf_r+0x778>
   83ea6:	f04f 0300 	mov.w	r3, #0
   83eaa:	2100      	movs	r1, #0
   83eac:	f04f 3cff 	mov.w	ip, #4294967295
   83eb0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83eb4:	1c68      	adds	r0, r5, #1
   83eb6:	786b      	ldrb	r3, [r5, #1]
   83eb8:	4688      	mov	r8, r1
   83eba:	460d      	mov	r5, r1
   83ebc:	4666      	mov	r6, ip
   83ebe:	f100 0b01 	add.w	fp, r0, #1
   83ec2:	f1a3 0220 	sub.w	r2, r3, #32
   83ec6:	2a58      	cmp	r2, #88	; 0x58
   83ec8:	f200 82aa 	bhi.w	84420 <_vfiprintf_r+0x634>
   83ecc:	e8df f012 	tbh	[pc, r2, lsl #1]
   83ed0:	02a8029a 	.word	0x02a8029a
   83ed4:	02a202a8 	.word	0x02a202a8
   83ed8:	02a802a8 	.word	0x02a802a8
   83edc:	02a802a8 	.word	0x02a802a8
   83ee0:	02a802a8 	.word	0x02a802a8
   83ee4:	02600254 	.word	0x02600254
   83ee8:	010d02a8 	.word	0x010d02a8
   83eec:	02a8026c 	.word	0x02a8026c
   83ef0:	012f0129 	.word	0x012f0129
   83ef4:	012f012f 	.word	0x012f012f
   83ef8:	012f012f 	.word	0x012f012f
   83efc:	012f012f 	.word	0x012f012f
   83f00:	012f012f 	.word	0x012f012f
   83f04:	02a802a8 	.word	0x02a802a8
   83f08:	02a802a8 	.word	0x02a802a8
   83f0c:	02a802a8 	.word	0x02a802a8
   83f10:	02a802a8 	.word	0x02a802a8
   83f14:	02a802a8 	.word	0x02a802a8
   83f18:	02a8013d 	.word	0x02a8013d
   83f1c:	02a802a8 	.word	0x02a802a8
   83f20:	02a802a8 	.word	0x02a802a8
   83f24:	02a802a8 	.word	0x02a802a8
   83f28:	02a802a8 	.word	0x02a802a8
   83f2c:	017402a8 	.word	0x017402a8
   83f30:	02a802a8 	.word	0x02a802a8
   83f34:	02a802a8 	.word	0x02a802a8
   83f38:	018b02a8 	.word	0x018b02a8
   83f3c:	02a802a8 	.word	0x02a802a8
   83f40:	02a801a3 	.word	0x02a801a3
   83f44:	02a802a8 	.word	0x02a802a8
   83f48:	02a802a8 	.word	0x02a802a8
   83f4c:	02a802a8 	.word	0x02a802a8
   83f50:	02a802a8 	.word	0x02a802a8
   83f54:	01c702a8 	.word	0x01c702a8
   83f58:	02a801da 	.word	0x02a801da
   83f5c:	02a802a8 	.word	0x02a802a8
   83f60:	01da0123 	.word	0x01da0123
   83f64:	02a802a8 	.word	0x02a802a8
   83f68:	02a8024b 	.word	0x02a8024b
   83f6c:	01130288 	.word	0x01130288
   83f70:	020701f4 	.word	0x020701f4
   83f74:	020d02a8 	.word	0x020d02a8
   83f78:	008102a8 	.word	0x008102a8
   83f7c:	02a802a8 	.word	0x02a802a8
   83f80:	0232      	.short	0x0232
   83f82:	3408      	adds	r4, #8
   83f84:	9b02      	ldr	r3, [sp, #8]
   83f86:	4433      	add	r3, r6
   83f88:	9302      	str	r3, [sp, #8]
   83f8a:	e788      	b.n	83e9e <_vfiprintf_r+0xb2>
   83f8c:	9801      	ldr	r0, [sp, #4]
   83f8e:	9900      	ldr	r1, [sp, #0]
   83f90:	f000 fd72 	bl	84a78 <__swsetup_r>
   83f94:	b9a8      	cbnz	r0, 83fc2 <_vfiprintf_r+0x1d6>
   83f96:	9b00      	ldr	r3, [sp, #0]
   83f98:	899a      	ldrh	r2, [r3, #12]
   83f9a:	f002 021a 	and.w	r2, r2, #26
   83f9e:	2a0a      	cmp	r2, #10
   83fa0:	f47f af4c 	bne.w	83e3c <_vfiprintf_r+0x50>
   83fa4:	9b00      	ldr	r3, [sp, #0]
   83fa6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
   83faa:	2b00      	cmp	r3, #0
   83fac:	f6ff af46 	blt.w	83e3c <_vfiprintf_r+0x50>
   83fb0:	9801      	ldr	r0, [sp, #4]
   83fb2:	9900      	ldr	r1, [sp, #0]
   83fb4:	465a      	mov	r2, fp
   83fb6:	4623      	mov	r3, r4
   83fb8:	f000 fd20 	bl	849fc <__sbprintf>
   83fbc:	b02b      	add	sp, #172	; 0xac
   83fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83fc2:	f04f 30ff 	mov.w	r0, #4294967295
   83fc6:	b02b      	add	sp, #172	; 0xac
   83fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83fcc:	f000 fefe 	bl	84dcc <__sinit>
   83fd0:	e719      	b.n	83e06 <_vfiprintf_r+0x1a>
   83fd2:	f018 0f20 	tst.w	r8, #32
   83fd6:	9503      	str	r5, [sp, #12]
   83fd8:	46b4      	mov	ip, r6
   83fda:	f000 810c 	beq.w	841f6 <_vfiprintf_r+0x40a>
   83fde:	9b04      	ldr	r3, [sp, #16]
   83fe0:	3307      	adds	r3, #7
   83fe2:	f023 0307 	bic.w	r3, r3, #7
   83fe6:	f103 0208 	add.w	r2, r3, #8
   83fea:	e9d3 6700 	ldrd	r6, r7, [r3]
   83fee:	9204      	str	r2, [sp, #16]
   83ff0:	2301      	movs	r3, #1
   83ff2:	f04f 0200 	mov.w	r2, #0
   83ff6:	46e1      	mov	r9, ip
   83ff8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   83ffc:	2500      	movs	r5, #0
   83ffe:	f1bc 0f00 	cmp.w	ip, #0
   84002:	bfa8      	it	ge
   84004:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   84008:	ea56 0207 	orrs.w	r2, r6, r7
   8400c:	f040 80c4 	bne.w	84198 <_vfiprintf_r+0x3ac>
   84010:	f1bc 0f00 	cmp.w	ip, #0
   84014:	f000 8380 	beq.w	84718 <_vfiprintf_r+0x92c>
   84018:	2b01      	cmp	r3, #1
   8401a:	f000 80c5 	beq.w	841a8 <_vfiprintf_r+0x3bc>
   8401e:	2b02      	cmp	r3, #2
   84020:	f000 8386 	beq.w	84730 <_vfiprintf_r+0x944>
   84024:	4651      	mov	r1, sl
   84026:	08f2      	lsrs	r2, r6, #3
   84028:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   8402c:	08f8      	lsrs	r0, r7, #3
   8402e:	f006 0307 	and.w	r3, r6, #7
   84032:	4607      	mov	r7, r0
   84034:	4616      	mov	r6, r2
   84036:	3330      	adds	r3, #48	; 0x30
   84038:	ea56 0207 	orrs.w	r2, r6, r7
   8403c:	f801 3d01 	strb.w	r3, [r1, #-1]!
   84040:	d1f1      	bne.n	84026 <_vfiprintf_r+0x23a>
   84042:	f018 0f01 	tst.w	r8, #1
   84046:	9107      	str	r1, [sp, #28]
   84048:	f040 83fa 	bne.w	84840 <_vfiprintf_r+0xa54>
   8404c:	ebc1 090a 	rsb	r9, r1, sl
   84050:	45e1      	cmp	r9, ip
   84052:	464e      	mov	r6, r9
   84054:	bfb8      	it	lt
   84056:	4666      	movlt	r6, ip
   84058:	b105      	cbz	r5, 8405c <_vfiprintf_r+0x270>
   8405a:	3601      	adds	r6, #1
   8405c:	f018 0302 	ands.w	r3, r8, #2
   84060:	9305      	str	r3, [sp, #20]
   84062:	bf18      	it	ne
   84064:	3602      	addne	r6, #2
   84066:	f018 0384 	ands.w	r3, r8, #132	; 0x84
   8406a:	9306      	str	r3, [sp, #24]
   8406c:	f040 81f9 	bne.w	84462 <_vfiprintf_r+0x676>
   84070:	9b03      	ldr	r3, [sp, #12]
   84072:	1b9d      	subs	r5, r3, r6
   84074:	2d00      	cmp	r5, #0
   84076:	f340 81f4 	ble.w	84462 <_vfiprintf_r+0x676>
   8407a:	2d10      	cmp	r5, #16
   8407c:	f340 848a 	ble.w	84994 <_vfiprintf_r+0xba8>
   84080:	4620      	mov	r0, r4
   84082:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   84086:	4664      	mov	r4, ip
   84088:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8408a:	4fc4      	ldr	r7, [pc, #784]	; (8439c <_vfiprintf_r+0x5b0>)
   8408c:	2310      	movs	r3, #16
   8408e:	4671      	mov	r1, lr
   84090:	4684      	mov	ip, r0
   84092:	e007      	b.n	840a4 <_vfiprintf_r+0x2b8>
   84094:	f101 0e02 	add.w	lr, r1, #2
   84098:	4601      	mov	r1, r0
   8409a:	f10c 0c08 	add.w	ip, ip, #8
   8409e:	3d10      	subs	r5, #16
   840a0:	2d10      	cmp	r5, #16
   840a2:	dd13      	ble.n	840cc <_vfiprintf_r+0x2e0>
   840a4:	1c48      	adds	r0, r1, #1
   840a6:	3210      	adds	r2, #16
   840a8:	2807      	cmp	r0, #7
   840aa:	920f      	str	r2, [sp, #60]	; 0x3c
   840ac:	f8cc 7000 	str.w	r7, [ip]
   840b0:	f8cc 3004 	str.w	r3, [ip, #4]
   840b4:	900e      	str	r0, [sp, #56]	; 0x38
   840b6:	dded      	ble.n	84094 <_vfiprintf_r+0x2a8>
   840b8:	2a00      	cmp	r2, #0
   840ba:	f040 81c2 	bne.w	84442 <_vfiprintf_r+0x656>
   840be:	3d10      	subs	r5, #16
   840c0:	2d10      	cmp	r5, #16
   840c2:	4611      	mov	r1, r2
   840c4:	f04f 0e01 	mov.w	lr, #1
   840c8:	46d4      	mov	ip, sl
   840ca:	dceb      	bgt.n	840a4 <_vfiprintf_r+0x2b8>
   840cc:	4663      	mov	r3, ip
   840ce:	4671      	mov	r1, lr
   840d0:	46a4      	mov	ip, r4
   840d2:	461c      	mov	r4, r3
   840d4:	442a      	add	r2, r5
   840d6:	2907      	cmp	r1, #7
   840d8:	920f      	str	r2, [sp, #60]	; 0x3c
   840da:	6027      	str	r7, [r4, #0]
   840dc:	6065      	str	r5, [r4, #4]
   840de:	910e      	str	r1, [sp, #56]	; 0x38
   840e0:	f300 8346 	bgt.w	84770 <_vfiprintf_r+0x984>
   840e4:	3408      	adds	r4, #8
   840e6:	1c48      	adds	r0, r1, #1
   840e8:	e1be      	b.n	84468 <_vfiprintf_r+0x67c>
   840ea:	4658      	mov	r0, fp
   840ec:	f048 0804 	orr.w	r8, r8, #4
   840f0:	f89b 3000 	ldrb.w	r3, [fp]
   840f4:	e6e3      	b.n	83ebe <_vfiprintf_r+0xd2>
   840f6:	f018 0320 	ands.w	r3, r8, #32
   840fa:	9503      	str	r5, [sp, #12]
   840fc:	46b4      	mov	ip, r6
   840fe:	d062      	beq.n	841c6 <_vfiprintf_r+0x3da>
   84100:	9b04      	ldr	r3, [sp, #16]
   84102:	3307      	adds	r3, #7
   84104:	f023 0307 	bic.w	r3, r3, #7
   84108:	f103 0208 	add.w	r2, r3, #8
   8410c:	e9d3 6700 	ldrd	r6, r7, [r3]
   84110:	9204      	str	r2, [sp, #16]
   84112:	2300      	movs	r3, #0
   84114:	e76d      	b.n	83ff2 <_vfiprintf_r+0x206>
   84116:	f048 0840 	orr.w	r8, r8, #64	; 0x40
   8411a:	f89b 3000 	ldrb.w	r3, [fp]
   8411e:	4658      	mov	r0, fp
   84120:	e6cd      	b.n	83ebe <_vfiprintf_r+0xd2>
   84122:	f048 0880 	orr.w	r8, r8, #128	; 0x80
   84126:	f89b 3000 	ldrb.w	r3, [fp]
   8412a:	4658      	mov	r0, fp
   8412c:	e6c7      	b.n	83ebe <_vfiprintf_r+0xd2>
   8412e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84132:	2500      	movs	r5, #0
   84134:	f81b 3b01 	ldrb.w	r3, [fp], #1
   84138:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8413c:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   84140:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84144:	2a09      	cmp	r2, #9
   84146:	d9f5      	bls.n	84134 <_vfiprintf_r+0x348>
   84148:	e6bb      	b.n	83ec2 <_vfiprintf_r+0xd6>
   8414a:	f048 0810 	orr.w	r8, r8, #16
   8414e:	f018 0f20 	tst.w	r8, #32
   84152:	9503      	str	r5, [sp, #12]
   84154:	46b4      	mov	ip, r6
   84156:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8415a:	f000 809b 	beq.w	84294 <_vfiprintf_r+0x4a8>
   8415e:	9904      	ldr	r1, [sp, #16]
   84160:	3107      	adds	r1, #7
   84162:	f021 0107 	bic.w	r1, r1, #7
   84166:	e9d1 2300 	ldrd	r2, r3, [r1]
   8416a:	4616      	mov	r6, r2
   8416c:	461f      	mov	r7, r3
   8416e:	3108      	adds	r1, #8
   84170:	9104      	str	r1, [sp, #16]
   84172:	2a00      	cmp	r2, #0
   84174:	f173 0300 	sbcs.w	r3, r3, #0
   84178:	f2c0 83a4 	blt.w	848c4 <_vfiprintf_r+0xad8>
   8417c:	f1bc 0f00 	cmp.w	ip, #0
   84180:	bfa8      	it	ge
   84182:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
   84186:	ea56 0207 	orrs.w	r2, r6, r7
   8418a:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   8418e:	46e1      	mov	r9, ip
   84190:	f04f 0301 	mov.w	r3, #1
   84194:	f43f af3c 	beq.w	84010 <_vfiprintf_r+0x224>
   84198:	2b01      	cmp	r3, #1
   8419a:	f47f af40 	bne.w	8401e <_vfiprintf_r+0x232>
   8419e:	2f00      	cmp	r7, #0
   841a0:	bf08      	it	eq
   841a2:	2e0a      	cmpeq	r6, #10
   841a4:	f080 8332 	bcs.w	8480c <_vfiprintf_r+0xa20>
   841a8:	ab2a      	add	r3, sp, #168	; 0xa8
   841aa:	3630      	adds	r6, #48	; 0x30
   841ac:	f803 6d41 	strb.w	r6, [r3, #-65]!
   841b0:	ebc3 090a 	rsb	r9, r3, sl
   841b4:	9307      	str	r3, [sp, #28]
   841b6:	e74b      	b.n	84050 <_vfiprintf_r+0x264>
   841b8:	f048 0810 	orr.w	r8, r8, #16
   841bc:	f018 0320 	ands.w	r3, r8, #32
   841c0:	9503      	str	r5, [sp, #12]
   841c2:	46b4      	mov	ip, r6
   841c4:	d19c      	bne.n	84100 <_vfiprintf_r+0x314>
   841c6:	f018 0210 	ands.w	r2, r8, #16
   841ca:	f040 82f7 	bne.w	847bc <_vfiprintf_r+0x9d0>
   841ce:	f018 0340 	ands.w	r3, r8, #64	; 0x40
   841d2:	f000 82f3 	beq.w	847bc <_vfiprintf_r+0x9d0>
   841d6:	9904      	ldr	r1, [sp, #16]
   841d8:	4613      	mov	r3, r2
   841da:	460a      	mov	r2, r1
   841dc:	3204      	adds	r2, #4
   841de:	880e      	ldrh	r6, [r1, #0]
   841e0:	2700      	movs	r7, #0
   841e2:	9204      	str	r2, [sp, #16]
   841e4:	e705      	b.n	83ff2 <_vfiprintf_r+0x206>
   841e6:	f048 0810 	orr.w	r8, r8, #16
   841ea:	f018 0f20 	tst.w	r8, #32
   841ee:	9503      	str	r5, [sp, #12]
   841f0:	46b4      	mov	ip, r6
   841f2:	f47f aef4 	bne.w	83fde <_vfiprintf_r+0x1f2>
   841f6:	9a04      	ldr	r2, [sp, #16]
   841f8:	f018 0f10 	tst.w	r8, #16
   841fc:	4613      	mov	r3, r2
   841fe:	f040 82e4 	bne.w	847ca <_vfiprintf_r+0x9de>
   84202:	f018 0f40 	tst.w	r8, #64	; 0x40
   84206:	f000 82e0 	beq.w	847ca <_vfiprintf_r+0x9de>
   8420a:	8816      	ldrh	r6, [r2, #0]
   8420c:	3204      	adds	r2, #4
   8420e:	2700      	movs	r7, #0
   84210:	2301      	movs	r3, #1
   84212:	9204      	str	r2, [sp, #16]
   84214:	e6ed      	b.n	83ff2 <_vfiprintf_r+0x206>
   84216:	4a62      	ldr	r2, [pc, #392]	; (843a0 <_vfiprintf_r+0x5b4>)
   84218:	f018 0f20 	tst.w	r8, #32
   8421c:	9503      	str	r5, [sp, #12]
   8421e:	46b4      	mov	ip, r6
   84220:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84224:	9209      	str	r2, [sp, #36]	; 0x24
   84226:	f000 808f 	beq.w	84348 <_vfiprintf_r+0x55c>
   8422a:	9a04      	ldr	r2, [sp, #16]
   8422c:	3207      	adds	r2, #7
   8422e:	f022 0207 	bic.w	r2, r2, #7
   84232:	f102 0108 	add.w	r1, r2, #8
   84236:	9104      	str	r1, [sp, #16]
   84238:	e9d2 6700 	ldrd	r6, r7, [r2]
   8423c:	f018 0f01 	tst.w	r8, #1
   84240:	f000 828f 	beq.w	84762 <_vfiprintf_r+0x976>
   84244:	ea56 0207 	orrs.w	r2, r6, r7
   84248:	f000 828b 	beq.w	84762 <_vfiprintf_r+0x976>
   8424c:	2230      	movs	r2, #48	; 0x30
   8424e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   84252:	f048 0802 	orr.w	r8, r8, #2
   84256:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   8425a:	2302      	movs	r3, #2
   8425c:	e6c9      	b.n	83ff2 <_vfiprintf_r+0x206>
   8425e:	9a04      	ldr	r2, [sp, #16]
   84260:	2601      	movs	r6, #1
   84262:	6813      	ldr	r3, [r2, #0]
   84264:	f04f 0100 	mov.w	r1, #0
   84268:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   8426c:	4613      	mov	r3, r2
   8426e:	46b1      	mov	r9, r6
   84270:	3304      	adds	r3, #4
   84272:	9304      	str	r3, [sp, #16]
   84274:	ab10      	add	r3, sp, #64	; 0x40
   84276:	9503      	str	r5, [sp, #12]
   84278:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8427c:	9307      	str	r3, [sp, #28]
   8427e:	f04f 0c00 	mov.w	ip, #0
   84282:	e6eb      	b.n	8405c <_vfiprintf_r+0x270>
   84284:	f018 0f20 	tst.w	r8, #32
   84288:	9503      	str	r5, [sp, #12]
   8428a:	46b4      	mov	ip, r6
   8428c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84290:	f47f af65 	bne.w	8415e <_vfiprintf_r+0x372>
   84294:	9a04      	ldr	r2, [sp, #16]
   84296:	f018 0f10 	tst.w	r8, #16
   8429a:	4613      	mov	r3, r2
   8429c:	f040 82a0 	bne.w	847e0 <_vfiprintf_r+0x9f4>
   842a0:	f018 0f40 	tst.w	r8, #64	; 0x40
   842a4:	f000 829c 	beq.w	847e0 <_vfiprintf_r+0x9f4>
   842a8:	f9b2 6000 	ldrsh.w	r6, [r2]
   842ac:	3304      	adds	r3, #4
   842ae:	17f7      	asrs	r7, r6, #31
   842b0:	9304      	str	r3, [sp, #16]
   842b2:	4632      	mov	r2, r6
   842b4:	463b      	mov	r3, r7
   842b6:	e75c      	b.n	84172 <_vfiprintf_r+0x386>
   842b8:	9904      	ldr	r1, [sp, #16]
   842ba:	2378      	movs	r3, #120	; 0x78
   842bc:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   842c0:	4b38      	ldr	r3, [pc, #224]	; (843a4 <_vfiprintf_r+0x5b8>)
   842c2:	46b4      	mov	ip, r6
   842c4:	2230      	movs	r2, #48	; 0x30
   842c6:	680e      	ldr	r6, [r1, #0]
   842c8:	3104      	adds	r1, #4
   842ca:	9309      	str	r3, [sp, #36]	; 0x24
   842cc:	9503      	str	r5, [sp, #12]
   842ce:	f048 0802 	orr.w	r8, r8, #2
   842d2:	9104      	str	r1, [sp, #16]
   842d4:	2700      	movs	r7, #0
   842d6:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   842da:	2302      	movs	r3, #2
   842dc:	e689      	b.n	83ff2 <_vfiprintf_r+0x206>
   842de:	f048 0820 	orr.w	r8, r8, #32
   842e2:	f89b 3000 	ldrb.w	r3, [fp]
   842e6:	4658      	mov	r0, fp
   842e8:	e5e9      	b.n	83ebe <_vfiprintf_r+0xd2>
   842ea:	f04f 0100 	mov.w	r1, #0
   842ee:	9a04      	ldr	r2, [sp, #16]
   842f0:	9503      	str	r5, [sp, #12]
   842f2:	6813      	ldr	r3, [r2, #0]
   842f4:	46b4      	mov	ip, r6
   842f6:	9307      	str	r3, [sp, #28]
   842f8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   842fc:	1d15      	adds	r5, r2, #4
   842fe:	2b00      	cmp	r3, #0
   84300:	f000 834e 	beq.w	849a0 <_vfiprintf_r+0xbb4>
   84304:	2e00      	cmp	r6, #0
   84306:	f2c0 8329 	blt.w	8495c <_vfiprintf_r+0xb70>
   8430a:	9e07      	ldr	r6, [sp, #28]
   8430c:	4662      	mov	r2, ip
   8430e:	4630      	mov	r0, r6
   84310:	2100      	movs	r1, #0
   84312:	f8cd c010 	str.w	ip, [sp, #16]
   84316:	f001 fbc9 	bl	85aac <memchr>
   8431a:	f8dd c010 	ldr.w	ip, [sp, #16]
   8431e:	2800      	cmp	r0, #0
   84320:	f000 834e 	beq.w	849c0 <_vfiprintf_r+0xbd4>
   84324:	9504      	str	r5, [sp, #16]
   84326:	ebc6 0900 	rsb	r9, r6, r0
   8432a:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   8432e:	f04f 0c00 	mov.w	ip, #0
   84332:	e68d      	b.n	84050 <_vfiprintf_r+0x264>
   84334:	4a1b      	ldr	r2, [pc, #108]	; (843a4 <_vfiprintf_r+0x5b8>)
   84336:	f018 0f20 	tst.w	r8, #32
   8433a:	9503      	str	r5, [sp, #12]
   8433c:	46b4      	mov	ip, r6
   8433e:	9209      	str	r2, [sp, #36]	; 0x24
   84340:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84344:	f47f af71 	bne.w	8422a <_vfiprintf_r+0x43e>
   84348:	9904      	ldr	r1, [sp, #16]
   8434a:	f018 0f10 	tst.w	r8, #16
   8434e:	460a      	mov	r2, r1
   84350:	f040 8241 	bne.w	847d6 <_vfiprintf_r+0x9ea>
   84354:	f018 0f40 	tst.w	r8, #64	; 0x40
   84358:	f000 823d 	beq.w	847d6 <_vfiprintf_r+0x9ea>
   8435c:	3204      	adds	r2, #4
   8435e:	880e      	ldrh	r6, [r1, #0]
   84360:	2700      	movs	r7, #0
   84362:	9204      	str	r2, [sp, #16]
   84364:	e76a      	b.n	8423c <_vfiprintf_r+0x450>
   84366:	f89b 3000 	ldrb.w	r3, [fp]
   8436a:	2b6c      	cmp	r3, #108	; 0x6c
   8436c:	f000 82e9 	beq.w	84942 <_vfiprintf_r+0xb56>
   84370:	f048 0810 	orr.w	r8, r8, #16
   84374:	4658      	mov	r0, fp
   84376:	e5a2      	b.n	83ebe <_vfiprintf_r+0xd2>
   84378:	9a04      	ldr	r2, [sp, #16]
   8437a:	4613      	mov	r3, r2
   8437c:	6815      	ldr	r5, [r2, #0]
   8437e:	3304      	adds	r3, #4
   84380:	2d00      	cmp	r5, #0
   84382:	f2c0 82e6 	blt.w	84952 <_vfiprintf_r+0xb66>
   84386:	9304      	str	r3, [sp, #16]
   84388:	f89b 3000 	ldrb.w	r3, [fp]
   8438c:	4658      	mov	r0, fp
   8438e:	e596      	b.n	83ebe <_vfiprintf_r+0xd2>
   84390:	f89b 3000 	ldrb.w	r3, [fp]
   84394:	4658      	mov	r0, fp
   84396:	212b      	movs	r1, #43	; 0x2b
   84398:	e591      	b.n	83ebe <_vfiprintf_r+0xd2>
   8439a:	bf00      	nop
   8439c:	00086b00 	.word	0x00086b00
   843a0:	00086ad0 	.word	0x00086ad0
   843a4:	00086ae4 	.word	0x00086ae4
   843a8:	f89b 3000 	ldrb.w	r3, [fp]
   843ac:	f10b 0001 	add.w	r0, fp, #1
   843b0:	2b2a      	cmp	r3, #42	; 0x2a
   843b2:	f000 830f 	beq.w	849d4 <_vfiprintf_r+0xbe8>
   843b6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   843ba:	2a09      	cmp	r2, #9
   843bc:	4683      	mov	fp, r0
   843be:	f04f 0600 	mov.w	r6, #0
   843c2:	f63f ad7e 	bhi.w	83ec2 <_vfiprintf_r+0xd6>
   843c6:	f81b 3b01 	ldrb.w	r3, [fp], #1
   843ca:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   843ce:	eb02 0646 	add.w	r6, r2, r6, lsl #1
   843d2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   843d6:	2a09      	cmp	r2, #9
   843d8:	d9f5      	bls.n	843c6 <_vfiprintf_r+0x5da>
   843da:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
   843de:	e570      	b.n	83ec2 <_vfiprintf_r+0xd6>
   843e0:	f018 0f20 	tst.w	r8, #32
   843e4:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   843e8:	f000 8283 	beq.w	848f2 <_vfiprintf_r+0xb06>
   843ec:	9a04      	ldr	r2, [sp, #16]
   843ee:	4613      	mov	r3, r2
   843f0:	3304      	adds	r3, #4
   843f2:	9304      	str	r3, [sp, #16]
   843f4:	9b02      	ldr	r3, [sp, #8]
   843f6:	6811      	ldr	r1, [r2, #0]
   843f8:	17df      	asrs	r7, r3, #31
   843fa:	461a      	mov	r2, r3
   843fc:	463b      	mov	r3, r7
   843fe:	e9c1 2300 	strd	r2, r3, [r1]
   84402:	e525      	b.n	83e50 <_vfiprintf_r+0x64>
   84404:	4658      	mov	r0, fp
   84406:	f89b 3000 	ldrb.w	r3, [fp]
   8440a:	2900      	cmp	r1, #0
   8440c:	f47f ad57 	bne.w	83ebe <_vfiprintf_r+0xd2>
   84410:	2120      	movs	r1, #32
   84412:	e554      	b.n	83ebe <_vfiprintf_r+0xd2>
   84414:	f048 0801 	orr.w	r8, r8, #1
   84418:	4658      	mov	r0, fp
   8441a:	f89b 3000 	ldrb.w	r3, [fp]
   8441e:	e54e      	b.n	83ebe <_vfiprintf_r+0xd2>
   84420:	9503      	str	r5, [sp, #12]
   84422:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   84426:	2b00      	cmp	r3, #0
   84428:	f000 809c 	beq.w	84564 <_vfiprintf_r+0x778>
   8442c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   84430:	f04f 0300 	mov.w	r3, #0
   84434:	2601      	movs	r6, #1
   84436:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8443a:	ab10      	add	r3, sp, #64	; 0x40
   8443c:	46b1      	mov	r9, r6
   8443e:	9307      	str	r3, [sp, #28]
   84440:	e71d      	b.n	8427e <_vfiprintf_r+0x492>
   84442:	9801      	ldr	r0, [sp, #4]
   84444:	9900      	ldr	r1, [sp, #0]
   84446:	aa0d      	add	r2, sp, #52	; 0x34
   84448:	9308      	str	r3, [sp, #32]
   8444a:	f7ff fc93 	bl	83d74 <__sprint_r.part.0>
   8444e:	2800      	cmp	r0, #0
   84450:	f040 808f 	bne.w	84572 <_vfiprintf_r+0x786>
   84454:	990e      	ldr	r1, [sp, #56]	; 0x38
   84456:	46d4      	mov	ip, sl
   84458:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8445a:	f101 0e01 	add.w	lr, r1, #1
   8445e:	9b08      	ldr	r3, [sp, #32]
   84460:	e61d      	b.n	8409e <_vfiprintf_r+0x2b2>
   84462:	990e      	ldr	r1, [sp, #56]	; 0x38
   84464:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84466:	1c48      	adds	r0, r1, #1
   84468:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8446c:	b16b      	cbz	r3, 8448a <_vfiprintf_r+0x69e>
   8446e:	3201      	adds	r2, #1
   84470:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
   84474:	2101      	movs	r1, #1
   84476:	2807      	cmp	r0, #7
   84478:	920f      	str	r2, [sp, #60]	; 0x3c
   8447a:	900e      	str	r0, [sp, #56]	; 0x38
   8447c:	6023      	str	r3, [r4, #0]
   8447e:	6061      	str	r1, [r4, #4]
   84480:	f300 8134 	bgt.w	846ec <_vfiprintf_r+0x900>
   84484:	4601      	mov	r1, r0
   84486:	3408      	adds	r4, #8
   84488:	3001      	adds	r0, #1
   8448a:	9b05      	ldr	r3, [sp, #20]
   8448c:	b163      	cbz	r3, 844a8 <_vfiprintf_r+0x6bc>
   8448e:	3202      	adds	r2, #2
   84490:	a90c      	add	r1, sp, #48	; 0x30
   84492:	2302      	movs	r3, #2
   84494:	2807      	cmp	r0, #7
   84496:	920f      	str	r2, [sp, #60]	; 0x3c
   84498:	900e      	str	r0, [sp, #56]	; 0x38
   8449a:	e884 000a 	stmia.w	r4, {r1, r3}
   8449e:	f300 8134 	bgt.w	8470a <_vfiprintf_r+0x91e>
   844a2:	4601      	mov	r1, r0
   844a4:	3408      	adds	r4, #8
   844a6:	3001      	adds	r0, #1
   844a8:	9b06      	ldr	r3, [sp, #24]
   844aa:	2b80      	cmp	r3, #128	; 0x80
   844ac:	f000 80d4 	beq.w	84658 <_vfiprintf_r+0x86c>
   844b0:	ebc9 070c 	rsb	r7, r9, ip
   844b4:	2f00      	cmp	r7, #0
   844b6:	dd2b      	ble.n	84510 <_vfiprintf_r+0x724>
   844b8:	2f10      	cmp	r7, #16
   844ba:	4dab      	ldr	r5, [pc, #684]	; (84768 <_vfiprintf_r+0x97c>)
   844bc:	dd1f      	ble.n	844fe <_vfiprintf_r+0x712>
   844be:	46a6      	mov	lr, r4
   844c0:	2310      	movs	r3, #16
   844c2:	9c01      	ldr	r4, [sp, #4]
   844c4:	e007      	b.n	844d6 <_vfiprintf_r+0x6ea>
   844c6:	f101 0c02 	add.w	ip, r1, #2
   844ca:	4601      	mov	r1, r0
   844cc:	f10e 0e08 	add.w	lr, lr, #8
   844d0:	3f10      	subs	r7, #16
   844d2:	2f10      	cmp	r7, #16
   844d4:	dd11      	ble.n	844fa <_vfiprintf_r+0x70e>
   844d6:	1c48      	adds	r0, r1, #1
   844d8:	3210      	adds	r2, #16
   844da:	2807      	cmp	r0, #7
   844dc:	920f      	str	r2, [sp, #60]	; 0x3c
   844de:	f8ce 5000 	str.w	r5, [lr]
   844e2:	f8ce 3004 	str.w	r3, [lr, #4]
   844e6:	900e      	str	r0, [sp, #56]	; 0x38
   844e8:	dded      	ble.n	844c6 <_vfiprintf_r+0x6da>
   844ea:	bb6a      	cbnz	r2, 84548 <_vfiprintf_r+0x75c>
   844ec:	3f10      	subs	r7, #16
   844ee:	2f10      	cmp	r7, #16
   844f0:	f04f 0c01 	mov.w	ip, #1
   844f4:	4611      	mov	r1, r2
   844f6:	46d6      	mov	lr, sl
   844f8:	dced      	bgt.n	844d6 <_vfiprintf_r+0x6ea>
   844fa:	4674      	mov	r4, lr
   844fc:	4660      	mov	r0, ip
   844fe:	443a      	add	r2, r7
   84500:	2807      	cmp	r0, #7
   84502:	920f      	str	r2, [sp, #60]	; 0x3c
   84504:	e884 00a0 	stmia.w	r4, {r5, r7}
   84508:	900e      	str	r0, [sp, #56]	; 0x38
   8450a:	dc3b      	bgt.n	84584 <_vfiprintf_r+0x798>
   8450c:	3408      	adds	r4, #8
   8450e:	3001      	adds	r0, #1
   84510:	eb02 0309 	add.w	r3, r2, r9
   84514:	9a07      	ldr	r2, [sp, #28]
   84516:	2807      	cmp	r0, #7
   84518:	930f      	str	r3, [sp, #60]	; 0x3c
   8451a:	e884 0204 	stmia.w	r4, {r2, r9}
   8451e:	900e      	str	r0, [sp, #56]	; 0x38
   84520:	dd3d      	ble.n	8459e <_vfiprintf_r+0x7b2>
   84522:	2b00      	cmp	r3, #0
   84524:	f040 813f 	bne.w	847a6 <_vfiprintf_r+0x9ba>
   84528:	f018 0f04 	tst.w	r8, #4
   8452c:	930e      	str	r3, [sp, #56]	; 0x38
   8452e:	f040 8130 	bne.w	84792 <_vfiprintf_r+0x9a6>
   84532:	9b02      	ldr	r3, [sp, #8]
   84534:	9a03      	ldr	r2, [sp, #12]
   84536:	4296      	cmp	r6, r2
   84538:	bfac      	ite	ge
   8453a:	199b      	addge	r3, r3, r6
   8453c:	189b      	addlt	r3, r3, r2
   8453e:	9302      	str	r3, [sp, #8]
   84540:	2300      	movs	r3, #0
   84542:	930e      	str	r3, [sp, #56]	; 0x38
   84544:	4654      	mov	r4, sl
   84546:	e483      	b.n	83e50 <_vfiprintf_r+0x64>
   84548:	4620      	mov	r0, r4
   8454a:	9900      	ldr	r1, [sp, #0]
   8454c:	aa0d      	add	r2, sp, #52	; 0x34
   8454e:	9305      	str	r3, [sp, #20]
   84550:	f7ff fc10 	bl	83d74 <__sprint_r.part.0>
   84554:	b968      	cbnz	r0, 84572 <_vfiprintf_r+0x786>
   84556:	990e      	ldr	r1, [sp, #56]	; 0x38
   84558:	46d6      	mov	lr, sl
   8455a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8455c:	f101 0c01 	add.w	ip, r1, #1
   84560:	9b05      	ldr	r3, [sp, #20]
   84562:	e7b5      	b.n	844d0 <_vfiprintf_r+0x6e4>
   84564:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84566:	b123      	cbz	r3, 84572 <_vfiprintf_r+0x786>
   84568:	9801      	ldr	r0, [sp, #4]
   8456a:	9900      	ldr	r1, [sp, #0]
   8456c:	aa0d      	add	r2, sp, #52	; 0x34
   8456e:	f7ff fc01 	bl	83d74 <__sprint_r.part.0>
   84572:	9b00      	ldr	r3, [sp, #0]
   84574:	899b      	ldrh	r3, [r3, #12]
   84576:	065b      	lsls	r3, r3, #25
   84578:	f53f ad23 	bmi.w	83fc2 <_vfiprintf_r+0x1d6>
   8457c:	9802      	ldr	r0, [sp, #8]
   8457e:	b02b      	add	sp, #172	; 0xac
   84580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84584:	2a00      	cmp	r2, #0
   84586:	f040 8190 	bne.w	848aa <_vfiprintf_r+0xabe>
   8458a:	464b      	mov	r3, r9
   8458c:	4654      	mov	r4, sl
   8458e:	9907      	ldr	r1, [sp, #28]
   84590:	2201      	movs	r2, #1
   84592:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
   84596:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
   8459a:	911a      	str	r1, [sp, #104]	; 0x68
   8459c:	920e      	str	r2, [sp, #56]	; 0x38
   8459e:	f104 0208 	add.w	r2, r4, #8
   845a2:	f018 0f04 	tst.w	r8, #4
   845a6:	d039      	beq.n	8461c <_vfiprintf_r+0x830>
   845a8:	9903      	ldr	r1, [sp, #12]
   845aa:	1b8d      	subs	r5, r1, r6
   845ac:	2d00      	cmp	r5, #0
   845ae:	dd35      	ble.n	8461c <_vfiprintf_r+0x830>
   845b0:	2d10      	cmp	r5, #16
   845b2:	f340 8200 	ble.w	849b6 <_vfiprintf_r+0xbca>
   845b6:	980e      	ldr	r0, [sp, #56]	; 0x38
   845b8:	4f6c      	ldr	r7, [pc, #432]	; (8476c <_vfiprintf_r+0x980>)
   845ba:	2410      	movs	r4, #16
   845bc:	f8dd 8004 	ldr.w	r8, [sp, #4]
   845c0:	f8dd 9000 	ldr.w	r9, [sp]
   845c4:	e006      	b.n	845d4 <_vfiprintf_r+0x7e8>
   845c6:	f100 0e02 	add.w	lr, r0, #2
   845ca:	4608      	mov	r0, r1
   845cc:	3208      	adds	r2, #8
   845ce:	3d10      	subs	r5, #16
   845d0:	2d10      	cmp	r5, #16
   845d2:	dd10      	ble.n	845f6 <_vfiprintf_r+0x80a>
   845d4:	1c41      	adds	r1, r0, #1
   845d6:	3310      	adds	r3, #16
   845d8:	2907      	cmp	r1, #7
   845da:	930f      	str	r3, [sp, #60]	; 0x3c
   845dc:	6017      	str	r7, [r2, #0]
   845de:	6054      	str	r4, [r2, #4]
   845e0:	910e      	str	r1, [sp, #56]	; 0x38
   845e2:	ddf0      	ble.n	845c6 <_vfiprintf_r+0x7da>
   845e4:	2b00      	cmp	r3, #0
   845e6:	d12a      	bne.n	8463e <_vfiprintf_r+0x852>
   845e8:	3d10      	subs	r5, #16
   845ea:	2d10      	cmp	r5, #16
   845ec:	f04f 0e01 	mov.w	lr, #1
   845f0:	4618      	mov	r0, r3
   845f2:	4652      	mov	r2, sl
   845f4:	dcee      	bgt.n	845d4 <_vfiprintf_r+0x7e8>
   845f6:	442b      	add	r3, r5
   845f8:	f1be 0f07 	cmp.w	lr, #7
   845fc:	930f      	str	r3, [sp, #60]	; 0x3c
   845fe:	6017      	str	r7, [r2, #0]
   84600:	6055      	str	r5, [r2, #4]
   84602:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   84606:	dd09      	ble.n	8461c <_vfiprintf_r+0x830>
   84608:	2b00      	cmp	r3, #0
   8460a:	d092      	beq.n	84532 <_vfiprintf_r+0x746>
   8460c:	9801      	ldr	r0, [sp, #4]
   8460e:	9900      	ldr	r1, [sp, #0]
   84610:	aa0d      	add	r2, sp, #52	; 0x34
   84612:	f7ff fbaf 	bl	83d74 <__sprint_r.part.0>
   84616:	2800      	cmp	r0, #0
   84618:	d1ab      	bne.n	84572 <_vfiprintf_r+0x786>
   8461a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8461c:	9a02      	ldr	r2, [sp, #8]
   8461e:	9903      	ldr	r1, [sp, #12]
   84620:	428e      	cmp	r6, r1
   84622:	bfac      	ite	ge
   84624:	1992      	addge	r2, r2, r6
   84626:	1852      	addlt	r2, r2, r1
   84628:	9202      	str	r2, [sp, #8]
   8462a:	2b00      	cmp	r3, #0
   8462c:	d088      	beq.n	84540 <_vfiprintf_r+0x754>
   8462e:	9801      	ldr	r0, [sp, #4]
   84630:	9900      	ldr	r1, [sp, #0]
   84632:	aa0d      	add	r2, sp, #52	; 0x34
   84634:	f7ff fb9e 	bl	83d74 <__sprint_r.part.0>
   84638:	2800      	cmp	r0, #0
   8463a:	d081      	beq.n	84540 <_vfiprintf_r+0x754>
   8463c:	e799      	b.n	84572 <_vfiprintf_r+0x786>
   8463e:	4640      	mov	r0, r8
   84640:	4649      	mov	r1, r9
   84642:	aa0d      	add	r2, sp, #52	; 0x34
   84644:	f7ff fb96 	bl	83d74 <__sprint_r.part.0>
   84648:	2800      	cmp	r0, #0
   8464a:	d192      	bne.n	84572 <_vfiprintf_r+0x786>
   8464c:	980e      	ldr	r0, [sp, #56]	; 0x38
   8464e:	4652      	mov	r2, sl
   84650:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84652:	f100 0e01 	add.w	lr, r0, #1
   84656:	e7ba      	b.n	845ce <_vfiprintf_r+0x7e2>
   84658:	9b03      	ldr	r3, [sp, #12]
   8465a:	1b9f      	subs	r7, r3, r6
   8465c:	2f00      	cmp	r7, #0
   8465e:	f77f af27 	ble.w	844b0 <_vfiprintf_r+0x6c4>
   84662:	2f10      	cmp	r7, #16
   84664:	f340 81b3 	ble.w	849ce <_vfiprintf_r+0xbe2>
   84668:	4620      	mov	r0, r4
   8466a:	4d3f      	ldr	r5, [pc, #252]	; (84768 <_vfiprintf_r+0x97c>)
   8466c:	4664      	mov	r4, ip
   8466e:	2310      	movs	r3, #16
   84670:	4684      	mov	ip, r0
   84672:	e007      	b.n	84684 <_vfiprintf_r+0x898>
   84674:	f101 0e02 	add.w	lr, r1, #2
   84678:	4601      	mov	r1, r0
   8467a:	f10c 0c08 	add.w	ip, ip, #8
   8467e:	3f10      	subs	r7, #16
   84680:	2f10      	cmp	r7, #16
   84682:	dd11      	ble.n	846a8 <_vfiprintf_r+0x8bc>
   84684:	1c48      	adds	r0, r1, #1
   84686:	3210      	adds	r2, #16
   84688:	2807      	cmp	r0, #7
   8468a:	920f      	str	r2, [sp, #60]	; 0x3c
   8468c:	f8cc 5000 	str.w	r5, [ip]
   84690:	f8cc 3004 	str.w	r3, [ip, #4]
   84694:	900e      	str	r0, [sp, #56]	; 0x38
   84696:	dded      	ble.n	84674 <_vfiprintf_r+0x888>
   84698:	b9c2      	cbnz	r2, 846cc <_vfiprintf_r+0x8e0>
   8469a:	3f10      	subs	r7, #16
   8469c:	2f10      	cmp	r7, #16
   8469e:	f04f 0e01 	mov.w	lr, #1
   846a2:	4611      	mov	r1, r2
   846a4:	46d4      	mov	ip, sl
   846a6:	dced      	bgt.n	84684 <_vfiprintf_r+0x898>
   846a8:	4663      	mov	r3, ip
   846aa:	46a4      	mov	ip, r4
   846ac:	461c      	mov	r4, r3
   846ae:	443a      	add	r2, r7
   846b0:	f1be 0f07 	cmp.w	lr, #7
   846b4:	920f      	str	r2, [sp, #60]	; 0x3c
   846b6:	e884 00a0 	stmia.w	r4, {r5, r7}
   846ba:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   846be:	f300 80ee 	bgt.w	8489e <_vfiprintf_r+0xab2>
   846c2:	3408      	adds	r4, #8
   846c4:	f10e 0001 	add.w	r0, lr, #1
   846c8:	4671      	mov	r1, lr
   846ca:	e6f1      	b.n	844b0 <_vfiprintf_r+0x6c4>
   846cc:	9801      	ldr	r0, [sp, #4]
   846ce:	9900      	ldr	r1, [sp, #0]
   846d0:	aa0d      	add	r2, sp, #52	; 0x34
   846d2:	9305      	str	r3, [sp, #20]
   846d4:	f7ff fb4e 	bl	83d74 <__sprint_r.part.0>
   846d8:	2800      	cmp	r0, #0
   846da:	f47f af4a 	bne.w	84572 <_vfiprintf_r+0x786>
   846de:	990e      	ldr	r1, [sp, #56]	; 0x38
   846e0:	46d4      	mov	ip, sl
   846e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   846e4:	f101 0e01 	add.w	lr, r1, #1
   846e8:	9b05      	ldr	r3, [sp, #20]
   846ea:	e7c8      	b.n	8467e <_vfiprintf_r+0x892>
   846ec:	2a00      	cmp	r2, #0
   846ee:	f040 80c5 	bne.w	8487c <_vfiprintf_r+0xa90>
   846f2:	9b05      	ldr	r3, [sp, #20]
   846f4:	2b00      	cmp	r3, #0
   846f6:	f000 8085 	beq.w	84804 <_vfiprintf_r+0xa18>
   846fa:	aa0c      	add	r2, sp, #48	; 0x30
   846fc:	2302      	movs	r3, #2
   846fe:	921a      	str	r2, [sp, #104]	; 0x68
   84700:	4608      	mov	r0, r1
   84702:	931b      	str	r3, [sp, #108]	; 0x6c
   84704:	461a      	mov	r2, r3
   84706:	4654      	mov	r4, sl
   84708:	e6cb      	b.n	844a2 <_vfiprintf_r+0x6b6>
   8470a:	2a00      	cmp	r2, #0
   8470c:	f040 80a5 	bne.w	8485a <_vfiprintf_r+0xa6e>
   84710:	2001      	movs	r0, #1
   84712:	4611      	mov	r1, r2
   84714:	4654      	mov	r4, sl
   84716:	e6c7      	b.n	844a8 <_vfiprintf_r+0x6bc>
   84718:	bb03      	cbnz	r3, 8475c <_vfiprintf_r+0x970>
   8471a:	f018 0f01 	tst.w	r8, #1
   8471e:	d01d      	beq.n	8475c <_vfiprintf_r+0x970>
   84720:	ab2a      	add	r3, sp, #168	; 0xa8
   84722:	2230      	movs	r2, #48	; 0x30
   84724:	f803 2d41 	strb.w	r2, [r3, #-65]!
   84728:	ebc3 090a 	rsb	r9, r3, sl
   8472c:	9307      	str	r3, [sp, #28]
   8472e:	e48f      	b.n	84050 <_vfiprintf_r+0x264>
   84730:	46d1      	mov	r9, sl
   84732:	9809      	ldr	r0, [sp, #36]	; 0x24
   84734:	0933      	lsrs	r3, r6, #4
   84736:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   8473a:	0939      	lsrs	r1, r7, #4
   8473c:	f006 020f 	and.w	r2, r6, #15
   84740:	460f      	mov	r7, r1
   84742:	461e      	mov	r6, r3
   84744:	5c83      	ldrb	r3, [r0, r2]
   84746:	f809 3d01 	strb.w	r3, [r9, #-1]!
   8474a:	ea56 0307 	orrs.w	r3, r6, r7
   8474e:	d1f1      	bne.n	84734 <_vfiprintf_r+0x948>
   84750:	464b      	mov	r3, r9
   84752:	f8cd 901c 	str.w	r9, [sp, #28]
   84756:	ebc3 090a 	rsb	r9, r3, sl
   8475a:	e479      	b.n	84050 <_vfiprintf_r+0x264>
   8475c:	f8cd a01c 	str.w	sl, [sp, #28]
   84760:	e476      	b.n	84050 <_vfiprintf_r+0x264>
   84762:	2302      	movs	r3, #2
   84764:	e445      	b.n	83ff2 <_vfiprintf_r+0x206>
   84766:	bf00      	nop
   84768:	00086ac0 	.word	0x00086ac0
   8476c:	00086b00 	.word	0x00086b00
   84770:	2a00      	cmp	r2, #0
   84772:	f040 80d5 	bne.w	84920 <_vfiprintf_r+0xb34>
   84776:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8477a:	2b00      	cmp	r3, #0
   8477c:	f000 80ac 	beq.w	848d8 <_vfiprintf_r+0xaec>
   84780:	2301      	movs	r3, #1
   84782:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   84786:	4618      	mov	r0, r3
   84788:	931b      	str	r3, [sp, #108]	; 0x6c
   8478a:	461a      	mov	r2, r3
   8478c:	911a      	str	r1, [sp, #104]	; 0x68
   8478e:	4654      	mov	r4, sl
   84790:	e678      	b.n	84484 <_vfiprintf_r+0x698>
   84792:	9a03      	ldr	r2, [sp, #12]
   84794:	1b95      	subs	r5, r2, r6
   84796:	2d00      	cmp	r5, #0
   84798:	4652      	mov	r2, sl
   8479a:	f73f af09 	bgt.w	845b0 <_vfiprintf_r+0x7c4>
   8479e:	e6c8      	b.n	84532 <_vfiprintf_r+0x746>
   847a0:	465d      	mov	r5, fp
   847a2:	f7ff bb7c 	b.w	83e9e <_vfiprintf_r+0xb2>
   847a6:	9801      	ldr	r0, [sp, #4]
   847a8:	9900      	ldr	r1, [sp, #0]
   847aa:	aa0d      	add	r2, sp, #52	; 0x34
   847ac:	f7ff fae2 	bl	83d74 <__sprint_r.part.0>
   847b0:	2800      	cmp	r0, #0
   847b2:	f47f aede 	bne.w	84572 <_vfiprintf_r+0x786>
   847b6:	4652      	mov	r2, sl
   847b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   847ba:	e6f2      	b.n	845a2 <_vfiprintf_r+0x7b6>
   847bc:	9904      	ldr	r1, [sp, #16]
   847be:	2700      	movs	r7, #0
   847c0:	460a      	mov	r2, r1
   847c2:	3204      	adds	r2, #4
   847c4:	680e      	ldr	r6, [r1, #0]
   847c6:	9204      	str	r2, [sp, #16]
   847c8:	e413      	b.n	83ff2 <_vfiprintf_r+0x206>
   847ca:	3204      	adds	r2, #4
   847cc:	681e      	ldr	r6, [r3, #0]
   847ce:	2700      	movs	r7, #0
   847d0:	2301      	movs	r3, #1
   847d2:	9204      	str	r2, [sp, #16]
   847d4:	e40d      	b.n	83ff2 <_vfiprintf_r+0x206>
   847d6:	6816      	ldr	r6, [r2, #0]
   847d8:	3204      	adds	r2, #4
   847da:	9204      	str	r2, [sp, #16]
   847dc:	2700      	movs	r7, #0
   847de:	e52d      	b.n	8423c <_vfiprintf_r+0x450>
   847e0:	681e      	ldr	r6, [r3, #0]
   847e2:	3304      	adds	r3, #4
   847e4:	17f7      	asrs	r7, r6, #31
   847e6:	9304      	str	r3, [sp, #16]
   847e8:	4632      	mov	r2, r6
   847ea:	463b      	mov	r3, r7
   847ec:	e4c1      	b.n	84172 <_vfiprintf_r+0x386>
   847ee:	9801      	ldr	r0, [sp, #4]
   847f0:	9900      	ldr	r1, [sp, #0]
   847f2:	aa0d      	add	r2, sp, #52	; 0x34
   847f4:	f7ff fabe 	bl	83d74 <__sprint_r.part.0>
   847f8:	2800      	cmp	r0, #0
   847fa:	f47f aeba 	bne.w	84572 <_vfiprintf_r+0x786>
   847fe:	4654      	mov	r4, sl
   84800:	f7ff bbc0 	b.w	83f84 <_vfiprintf_r+0x198>
   84804:	4608      	mov	r0, r1
   84806:	4654      	mov	r4, sl
   84808:	4611      	mov	r1, r2
   8480a:	e64d      	b.n	844a8 <_vfiprintf_r+0x6bc>
   8480c:	46d1      	mov	r9, sl
   8480e:	f8cd c014 	str.w	ip, [sp, #20]
   84812:	4630      	mov	r0, r6
   84814:	4639      	mov	r1, r7
   84816:	220a      	movs	r2, #10
   84818:	2300      	movs	r3, #0
   8481a:	f001 fdd1 	bl	863c0 <__aeabi_uldivmod>
   8481e:	3230      	adds	r2, #48	; 0x30
   84820:	4630      	mov	r0, r6
   84822:	4639      	mov	r1, r7
   84824:	f809 2d01 	strb.w	r2, [r9, #-1]!
   84828:	2300      	movs	r3, #0
   8482a:	220a      	movs	r2, #10
   8482c:	f001 fdc8 	bl	863c0 <__aeabi_uldivmod>
   84830:	4606      	mov	r6, r0
   84832:	460f      	mov	r7, r1
   84834:	ea56 0307 	orrs.w	r3, r6, r7
   84838:	d1eb      	bne.n	84812 <_vfiprintf_r+0xa26>
   8483a:	f8dd c014 	ldr.w	ip, [sp, #20]
   8483e:	e787      	b.n	84750 <_vfiprintf_r+0x964>
   84840:	2b30      	cmp	r3, #48	; 0x30
   84842:	9b07      	ldr	r3, [sp, #28]
   84844:	d087      	beq.n	84756 <_vfiprintf_r+0x96a>
   84846:	3b01      	subs	r3, #1
   84848:	461a      	mov	r2, r3
   8484a:	9307      	str	r3, [sp, #28]
   8484c:	2330      	movs	r3, #48	; 0x30
   8484e:	ebc2 090a 	rsb	r9, r2, sl
   84852:	f801 3c01 	strb.w	r3, [r1, #-1]
   84856:	f7ff bbfb 	b.w	84050 <_vfiprintf_r+0x264>
   8485a:	9801      	ldr	r0, [sp, #4]
   8485c:	9900      	ldr	r1, [sp, #0]
   8485e:	aa0d      	add	r2, sp, #52	; 0x34
   84860:	f8cd c014 	str.w	ip, [sp, #20]
   84864:	f7ff fa86 	bl	83d74 <__sprint_r.part.0>
   84868:	2800      	cmp	r0, #0
   8486a:	f47f ae82 	bne.w	84572 <_vfiprintf_r+0x786>
   8486e:	990e      	ldr	r1, [sp, #56]	; 0x38
   84870:	4654      	mov	r4, sl
   84872:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84874:	1c48      	adds	r0, r1, #1
   84876:	f8dd c014 	ldr.w	ip, [sp, #20]
   8487a:	e615      	b.n	844a8 <_vfiprintf_r+0x6bc>
   8487c:	9801      	ldr	r0, [sp, #4]
   8487e:	9900      	ldr	r1, [sp, #0]
   84880:	aa0d      	add	r2, sp, #52	; 0x34
   84882:	f8cd c020 	str.w	ip, [sp, #32]
   84886:	f7ff fa75 	bl	83d74 <__sprint_r.part.0>
   8488a:	2800      	cmp	r0, #0
   8488c:	f47f ae71 	bne.w	84572 <_vfiprintf_r+0x786>
   84890:	990e      	ldr	r1, [sp, #56]	; 0x38
   84892:	4654      	mov	r4, sl
   84894:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84896:	1c48      	adds	r0, r1, #1
   84898:	f8dd c020 	ldr.w	ip, [sp, #32]
   8489c:	e5f5      	b.n	8448a <_vfiprintf_r+0x69e>
   8489e:	2a00      	cmp	r2, #0
   848a0:	d167      	bne.n	84972 <_vfiprintf_r+0xb86>
   848a2:	2001      	movs	r0, #1
   848a4:	4611      	mov	r1, r2
   848a6:	4654      	mov	r4, sl
   848a8:	e602      	b.n	844b0 <_vfiprintf_r+0x6c4>
   848aa:	9801      	ldr	r0, [sp, #4]
   848ac:	9900      	ldr	r1, [sp, #0]
   848ae:	aa0d      	add	r2, sp, #52	; 0x34
   848b0:	f7ff fa60 	bl	83d74 <__sprint_r.part.0>
   848b4:	2800      	cmp	r0, #0
   848b6:	f47f ae5c 	bne.w	84572 <_vfiprintf_r+0x786>
   848ba:	980e      	ldr	r0, [sp, #56]	; 0x38
   848bc:	4654      	mov	r4, sl
   848be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   848c0:	3001      	adds	r0, #1
   848c2:	e625      	b.n	84510 <_vfiprintf_r+0x724>
   848c4:	252d      	movs	r5, #45	; 0x2d
   848c6:	4276      	negs	r6, r6
   848c8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   848cc:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
   848d0:	46e1      	mov	r9, ip
   848d2:	2301      	movs	r3, #1
   848d4:	f7ff bb93 	b.w	83ffe <_vfiprintf_r+0x212>
   848d8:	9b05      	ldr	r3, [sp, #20]
   848da:	4611      	mov	r1, r2
   848dc:	2001      	movs	r0, #1
   848de:	4654      	mov	r4, sl
   848e0:	2b00      	cmp	r3, #0
   848e2:	f43f ade5 	beq.w	844b0 <_vfiprintf_r+0x6c4>
   848e6:	aa0c      	add	r2, sp, #48	; 0x30
   848e8:	2302      	movs	r3, #2
   848ea:	e88a 000c 	stmia.w	sl, {r2, r3}
   848ee:	461a      	mov	r2, r3
   848f0:	e5d7      	b.n	844a2 <_vfiprintf_r+0x6b6>
   848f2:	f018 0f10 	tst.w	r8, #16
   848f6:	d10b      	bne.n	84910 <_vfiprintf_r+0xb24>
   848f8:	f018 0f40 	tst.w	r8, #64	; 0x40
   848fc:	d008      	beq.n	84910 <_vfiprintf_r+0xb24>
   848fe:	9a04      	ldr	r2, [sp, #16]
   84900:	6813      	ldr	r3, [r2, #0]
   84902:	3204      	adds	r2, #4
   84904:	9204      	str	r2, [sp, #16]
   84906:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   8490a:	801a      	strh	r2, [r3, #0]
   8490c:	f7ff baa0 	b.w	83e50 <_vfiprintf_r+0x64>
   84910:	9a04      	ldr	r2, [sp, #16]
   84912:	6813      	ldr	r3, [r2, #0]
   84914:	3204      	adds	r2, #4
   84916:	9204      	str	r2, [sp, #16]
   84918:	9a02      	ldr	r2, [sp, #8]
   8491a:	601a      	str	r2, [r3, #0]
   8491c:	f7ff ba98 	b.w	83e50 <_vfiprintf_r+0x64>
   84920:	9801      	ldr	r0, [sp, #4]
   84922:	9900      	ldr	r1, [sp, #0]
   84924:	aa0d      	add	r2, sp, #52	; 0x34
   84926:	f8cd c020 	str.w	ip, [sp, #32]
   8492a:	f7ff fa23 	bl	83d74 <__sprint_r.part.0>
   8492e:	2800      	cmp	r0, #0
   84930:	f47f ae1f 	bne.w	84572 <_vfiprintf_r+0x786>
   84934:	990e      	ldr	r1, [sp, #56]	; 0x38
   84936:	4654      	mov	r4, sl
   84938:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8493a:	1c48      	adds	r0, r1, #1
   8493c:	f8dd c020 	ldr.w	ip, [sp, #32]
   84940:	e592      	b.n	84468 <_vfiprintf_r+0x67c>
   84942:	f048 0820 	orr.w	r8, r8, #32
   84946:	f10b 0001 	add.w	r0, fp, #1
   8494a:	f89b 3001 	ldrb.w	r3, [fp, #1]
   8494e:	f7ff bab6 	b.w	83ebe <_vfiprintf_r+0xd2>
   84952:	426d      	negs	r5, r5
   84954:	9304      	str	r3, [sp, #16]
   84956:	4658      	mov	r0, fp
   84958:	f7ff bbc8 	b.w	840ec <_vfiprintf_r+0x300>
   8495c:	9807      	ldr	r0, [sp, #28]
   8495e:	9504      	str	r5, [sp, #16]
   84960:	f7ff f9a6 	bl	83cb0 <strlen>
   84964:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   84968:	4681      	mov	r9, r0
   8496a:	f04f 0c00 	mov.w	ip, #0
   8496e:	f7ff bb6f 	b.w	84050 <_vfiprintf_r+0x264>
   84972:	9801      	ldr	r0, [sp, #4]
   84974:	9900      	ldr	r1, [sp, #0]
   84976:	aa0d      	add	r2, sp, #52	; 0x34
   84978:	f8cd c014 	str.w	ip, [sp, #20]
   8497c:	f7ff f9fa 	bl	83d74 <__sprint_r.part.0>
   84980:	2800      	cmp	r0, #0
   84982:	f47f adf6 	bne.w	84572 <_vfiprintf_r+0x786>
   84986:	990e      	ldr	r1, [sp, #56]	; 0x38
   84988:	4654      	mov	r4, sl
   8498a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8498c:	1c48      	adds	r0, r1, #1
   8498e:	f8dd c014 	ldr.w	ip, [sp, #20]
   84992:	e58d      	b.n	844b0 <_vfiprintf_r+0x6c4>
   84994:	990e      	ldr	r1, [sp, #56]	; 0x38
   84996:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84998:	3101      	adds	r1, #1
   8499a:	4f15      	ldr	r7, [pc, #84]	; (849f0 <_vfiprintf_r+0xc04>)
   8499c:	f7ff bb9a 	b.w	840d4 <_vfiprintf_r+0x2e8>
   849a0:	2e06      	cmp	r6, #6
   849a2:	4b14      	ldr	r3, [pc, #80]	; (849f4 <_vfiprintf_r+0xc08>)
   849a4:	bf28      	it	cs
   849a6:	f04f 0c06 	movcs.w	ip, #6
   849aa:	46e1      	mov	r9, ip
   849ac:	9504      	str	r5, [sp, #16]
   849ae:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
   849b2:	9307      	str	r3, [sp, #28]
   849b4:	e463      	b.n	8427e <_vfiprintf_r+0x492>
   849b6:	990e      	ldr	r1, [sp, #56]	; 0x38
   849b8:	4f0d      	ldr	r7, [pc, #52]	; (849f0 <_vfiprintf_r+0xc04>)
   849ba:	f101 0e01 	add.w	lr, r1, #1
   849be:	e61a      	b.n	845f6 <_vfiprintf_r+0x80a>
   849c0:	46e1      	mov	r9, ip
   849c2:	9504      	str	r5, [sp, #16]
   849c4:	4684      	mov	ip, r0
   849c6:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
   849ca:	f7ff bb41 	b.w	84050 <_vfiprintf_r+0x264>
   849ce:	4686      	mov	lr, r0
   849d0:	4d09      	ldr	r5, [pc, #36]	; (849f8 <_vfiprintf_r+0xc0c>)
   849d2:	e66c      	b.n	846ae <_vfiprintf_r+0x8c2>
   849d4:	9a04      	ldr	r2, [sp, #16]
   849d6:	f89b 3001 	ldrb.w	r3, [fp, #1]
   849da:	6816      	ldr	r6, [r2, #0]
   849dc:	3204      	adds	r2, #4
   849de:	2e00      	cmp	r6, #0
   849e0:	9204      	str	r2, [sp, #16]
   849e2:	f6bf aa6c 	bge.w	83ebe <_vfiprintf_r+0xd2>
   849e6:	f04f 36ff 	mov.w	r6, #4294967295
   849ea:	f7ff ba68 	b.w	83ebe <_vfiprintf_r+0xd2>
   849ee:	bf00      	nop
   849f0:	00086b00 	.word	0x00086b00
   849f4:	00086af8 	.word	0x00086af8
   849f8:	00086ac0 	.word	0x00086ac0

000849fc <__sbprintf>:
   849fc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   84a00:	4688      	mov	r8, r1
   84a02:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   84a04:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   84a08:	9719      	str	r7, [sp, #100]	; 0x64
   84a0a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   84a0e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   84a12:	f8b1 a00e 	ldrh.w	sl, [r1, #14]
   84a16:	9707      	str	r7, [sp, #28]
   84a18:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84a1c:	ac1a      	add	r4, sp, #104	; 0x68
   84a1e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   84a22:	f02e 0e02 	bic.w	lr, lr, #2
   84a26:	2600      	movs	r6, #0
   84a28:	4669      	mov	r1, sp
   84a2a:	9400      	str	r4, [sp, #0]
   84a2c:	9404      	str	r4, [sp, #16]
   84a2e:	9502      	str	r5, [sp, #8]
   84a30:	9505      	str	r5, [sp, #20]
   84a32:	f8ad e00c 	strh.w	lr, [sp, #12]
   84a36:	f8ad a00e 	strh.w	sl, [sp, #14]
   84a3a:	9709      	str	r7, [sp, #36]	; 0x24
   84a3c:	9606      	str	r6, [sp, #24]
   84a3e:	4605      	mov	r5, r0
   84a40:	f7ff f9d4 	bl	83dec <_vfiprintf_r>
   84a44:	1e04      	subs	r4, r0, #0
   84a46:	db07      	blt.n	84a58 <__sbprintf+0x5c>
   84a48:	4628      	mov	r0, r5
   84a4a:	4669      	mov	r1, sp
   84a4c:	f000 f92a 	bl	84ca4 <_fflush_r>
   84a50:	42b0      	cmp	r0, r6
   84a52:	bf18      	it	ne
   84a54:	f04f 34ff 	movne.w	r4, #4294967295
   84a58:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84a5c:	065b      	lsls	r3, r3, #25
   84a5e:	d505      	bpl.n	84a6c <__sbprintf+0x70>
   84a60:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84a68:	f8a8 300c 	strh.w	r3, [r8, #12]
   84a6c:	4620      	mov	r0, r4
   84a6e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   84a72:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   84a76:	bf00      	nop

00084a78 <__swsetup_r>:
   84a78:	b538      	push	{r3, r4, r5, lr}
   84a7a:	4b2f      	ldr	r3, [pc, #188]	; (84b38 <__swsetup_r+0xc0>)
   84a7c:	4605      	mov	r5, r0
   84a7e:	6818      	ldr	r0, [r3, #0]
   84a80:	460c      	mov	r4, r1
   84a82:	b110      	cbz	r0, 84a8a <__swsetup_r+0x12>
   84a84:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84a86:	2b00      	cmp	r3, #0
   84a88:	d036      	beq.n	84af8 <__swsetup_r+0x80>
   84a8a:	89a2      	ldrh	r2, [r4, #12]
   84a8c:	b293      	uxth	r3, r2
   84a8e:	0718      	lsls	r0, r3, #28
   84a90:	d50c      	bpl.n	84aac <__swsetup_r+0x34>
   84a92:	6920      	ldr	r0, [r4, #16]
   84a94:	b1a8      	cbz	r0, 84ac2 <__swsetup_r+0x4a>
   84a96:	f013 0201 	ands.w	r2, r3, #1
   84a9a:	d01e      	beq.n	84ada <__swsetup_r+0x62>
   84a9c:	6963      	ldr	r3, [r4, #20]
   84a9e:	2200      	movs	r2, #0
   84aa0:	425b      	negs	r3, r3
   84aa2:	61a3      	str	r3, [r4, #24]
   84aa4:	60a2      	str	r2, [r4, #8]
   84aa6:	b1f0      	cbz	r0, 84ae6 <__swsetup_r+0x6e>
   84aa8:	2000      	movs	r0, #0
   84aaa:	bd38      	pop	{r3, r4, r5, pc}
   84aac:	06d9      	lsls	r1, r3, #27
   84aae:	d53a      	bpl.n	84b26 <__swsetup_r+0xae>
   84ab0:	0758      	lsls	r0, r3, #29
   84ab2:	d424      	bmi.n	84afe <__swsetup_r+0x86>
   84ab4:	6920      	ldr	r0, [r4, #16]
   84ab6:	f042 0308 	orr.w	r3, r2, #8
   84aba:	81a3      	strh	r3, [r4, #12]
   84abc:	b29b      	uxth	r3, r3
   84abe:	2800      	cmp	r0, #0
   84ac0:	d1e9      	bne.n	84a96 <__swsetup_r+0x1e>
   84ac2:	f403 7220 	and.w	r2, r3, #640	; 0x280
   84ac6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84aca:	d0e4      	beq.n	84a96 <__swsetup_r+0x1e>
   84acc:	4628      	mov	r0, r5
   84ace:	4621      	mov	r1, r4
   84ad0:	f000 fcee 	bl	854b0 <__smakebuf_r>
   84ad4:	89a3      	ldrh	r3, [r4, #12]
   84ad6:	6920      	ldr	r0, [r4, #16]
   84ad8:	e7dd      	b.n	84a96 <__swsetup_r+0x1e>
   84ada:	0799      	lsls	r1, r3, #30
   84adc:	bf58      	it	pl
   84ade:	6962      	ldrpl	r2, [r4, #20]
   84ae0:	60a2      	str	r2, [r4, #8]
   84ae2:	2800      	cmp	r0, #0
   84ae4:	d1e0      	bne.n	84aa8 <__swsetup_r+0x30>
   84ae6:	89a3      	ldrh	r3, [r4, #12]
   84ae8:	061a      	lsls	r2, r3, #24
   84aea:	d5de      	bpl.n	84aaa <__swsetup_r+0x32>
   84aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84af0:	81a3      	strh	r3, [r4, #12]
   84af2:	f04f 30ff 	mov.w	r0, #4294967295
   84af6:	bd38      	pop	{r3, r4, r5, pc}
   84af8:	f000 f968 	bl	84dcc <__sinit>
   84afc:	e7c5      	b.n	84a8a <__swsetup_r+0x12>
   84afe:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84b00:	b149      	cbz	r1, 84b16 <__swsetup_r+0x9e>
   84b02:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84b06:	4299      	cmp	r1, r3
   84b08:	d003      	beq.n	84b12 <__swsetup_r+0x9a>
   84b0a:	4628      	mov	r0, r5
   84b0c:	f000 fa36 	bl	84f7c <_free_r>
   84b10:	89a2      	ldrh	r2, [r4, #12]
   84b12:	2300      	movs	r3, #0
   84b14:	6323      	str	r3, [r4, #48]	; 0x30
   84b16:	6920      	ldr	r0, [r4, #16]
   84b18:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   84b1c:	2300      	movs	r3, #0
   84b1e:	b292      	uxth	r2, r2
   84b20:	e884 0009 	stmia.w	r4, {r0, r3}
   84b24:	e7c7      	b.n	84ab6 <__swsetup_r+0x3e>
   84b26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   84b2a:	2309      	movs	r3, #9
   84b2c:	602b      	str	r3, [r5, #0]
   84b2e:	f04f 30ff 	mov.w	r0, #4294967295
   84b32:	81a2      	strh	r2, [r4, #12]
   84b34:	bd38      	pop	{r3, r4, r5, pc}
   84b36:	bf00      	nop
   84b38:	20070580 	.word	0x20070580

00084b3c <register_fini>:
   84b3c:	4b02      	ldr	r3, [pc, #8]	; (84b48 <register_fini+0xc>)
   84b3e:	b113      	cbz	r3, 84b46 <register_fini+0xa>
   84b40:	4802      	ldr	r0, [pc, #8]	; (84b4c <register_fini+0x10>)
   84b42:	f000 b805 	b.w	84b50 <atexit>
   84b46:	4770      	bx	lr
   84b48:	00000000 	.word	0x00000000
   84b4c:	00084de1 	.word	0x00084de1

00084b50 <atexit>:
   84b50:	4601      	mov	r1, r0
   84b52:	2000      	movs	r0, #0
   84b54:	4602      	mov	r2, r0
   84b56:	4603      	mov	r3, r0
   84b58:	f001 bb3e 	b.w	861d8 <__register_exitproc>

00084b5c <__sflush_r>:
   84b5c:	898b      	ldrh	r3, [r1, #12]
   84b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84b62:	b29a      	uxth	r2, r3
   84b64:	460d      	mov	r5, r1
   84b66:	0711      	lsls	r1, r2, #28
   84b68:	4680      	mov	r8, r0
   84b6a:	d43c      	bmi.n	84be6 <__sflush_r+0x8a>
   84b6c:	686a      	ldr	r2, [r5, #4]
   84b6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84b72:	2a00      	cmp	r2, #0
   84b74:	81ab      	strh	r3, [r5, #12]
   84b76:	dd65      	ble.n	84c44 <__sflush_r+0xe8>
   84b78:	6aae      	ldr	r6, [r5, #40]	; 0x28
   84b7a:	2e00      	cmp	r6, #0
   84b7c:	d04b      	beq.n	84c16 <__sflush_r+0xba>
   84b7e:	b29b      	uxth	r3, r3
   84b80:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   84b84:	2100      	movs	r1, #0
   84b86:	b292      	uxth	r2, r2
   84b88:	f8d8 4000 	ldr.w	r4, [r8]
   84b8c:	f8c8 1000 	str.w	r1, [r8]
   84b90:	2a00      	cmp	r2, #0
   84b92:	d05b      	beq.n	84c4c <__sflush_r+0xf0>
   84b94:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   84b96:	075f      	lsls	r7, r3, #29
   84b98:	d505      	bpl.n	84ba6 <__sflush_r+0x4a>
   84b9a:	6869      	ldr	r1, [r5, #4]
   84b9c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   84b9e:	1a52      	subs	r2, r2, r1
   84ba0:	b10b      	cbz	r3, 84ba6 <__sflush_r+0x4a>
   84ba2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   84ba4:	1ad2      	subs	r2, r2, r3
   84ba6:	4640      	mov	r0, r8
   84ba8:	69e9      	ldr	r1, [r5, #28]
   84baa:	2300      	movs	r3, #0
   84bac:	47b0      	blx	r6
   84bae:	1c46      	adds	r6, r0, #1
   84bb0:	d056      	beq.n	84c60 <__sflush_r+0x104>
   84bb2:	89ab      	ldrh	r3, [r5, #12]
   84bb4:	692a      	ldr	r2, [r5, #16]
   84bb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84bba:	b29b      	uxth	r3, r3
   84bbc:	2100      	movs	r1, #0
   84bbe:	602a      	str	r2, [r5, #0]
   84bc0:	04da      	lsls	r2, r3, #19
   84bc2:	81ab      	strh	r3, [r5, #12]
   84bc4:	6069      	str	r1, [r5, #4]
   84bc6:	d43b      	bmi.n	84c40 <__sflush_r+0xe4>
   84bc8:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84bca:	f8c8 4000 	str.w	r4, [r8]
   84bce:	b311      	cbz	r1, 84c16 <__sflush_r+0xba>
   84bd0:	f105 0340 	add.w	r3, r5, #64	; 0x40
   84bd4:	4299      	cmp	r1, r3
   84bd6:	d002      	beq.n	84bde <__sflush_r+0x82>
   84bd8:	4640      	mov	r0, r8
   84bda:	f000 f9cf 	bl	84f7c <_free_r>
   84bde:	2000      	movs	r0, #0
   84be0:	6328      	str	r0, [r5, #48]	; 0x30
   84be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84be6:	692e      	ldr	r6, [r5, #16]
   84be8:	b1ae      	cbz	r6, 84c16 <__sflush_r+0xba>
   84bea:	0791      	lsls	r1, r2, #30
   84bec:	682c      	ldr	r4, [r5, #0]
   84bee:	bf0c      	ite	eq
   84bf0:	696b      	ldreq	r3, [r5, #20]
   84bf2:	2300      	movne	r3, #0
   84bf4:	602e      	str	r6, [r5, #0]
   84bf6:	1ba4      	subs	r4, r4, r6
   84bf8:	60ab      	str	r3, [r5, #8]
   84bfa:	e00a      	b.n	84c12 <__sflush_r+0xb6>
   84bfc:	4632      	mov	r2, r6
   84bfe:	4623      	mov	r3, r4
   84c00:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   84c02:	4640      	mov	r0, r8
   84c04:	69e9      	ldr	r1, [r5, #28]
   84c06:	47b8      	blx	r7
   84c08:	2800      	cmp	r0, #0
   84c0a:	eba4 0400 	sub.w	r4, r4, r0
   84c0e:	4406      	add	r6, r0
   84c10:	dd04      	ble.n	84c1c <__sflush_r+0xc0>
   84c12:	2c00      	cmp	r4, #0
   84c14:	dcf2      	bgt.n	84bfc <__sflush_r+0xa0>
   84c16:	2000      	movs	r0, #0
   84c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c1c:	89ab      	ldrh	r3, [r5, #12]
   84c1e:	f04f 30ff 	mov.w	r0, #4294967295
   84c22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84c26:	81ab      	strh	r3, [r5, #12]
   84c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c2c:	89ab      	ldrh	r3, [r5, #12]
   84c2e:	692a      	ldr	r2, [r5, #16]
   84c30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84c34:	b29b      	uxth	r3, r3
   84c36:	81ab      	strh	r3, [r5, #12]
   84c38:	04db      	lsls	r3, r3, #19
   84c3a:	6069      	str	r1, [r5, #4]
   84c3c:	602a      	str	r2, [r5, #0]
   84c3e:	d5c3      	bpl.n	84bc8 <__sflush_r+0x6c>
   84c40:	6528      	str	r0, [r5, #80]	; 0x50
   84c42:	e7c1      	b.n	84bc8 <__sflush_r+0x6c>
   84c44:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84c46:	2a00      	cmp	r2, #0
   84c48:	dc96      	bgt.n	84b78 <__sflush_r+0x1c>
   84c4a:	e7e4      	b.n	84c16 <__sflush_r+0xba>
   84c4c:	2301      	movs	r3, #1
   84c4e:	4640      	mov	r0, r8
   84c50:	69e9      	ldr	r1, [r5, #28]
   84c52:	47b0      	blx	r6
   84c54:	1c43      	adds	r3, r0, #1
   84c56:	4602      	mov	r2, r0
   84c58:	d019      	beq.n	84c8e <__sflush_r+0x132>
   84c5a:	89ab      	ldrh	r3, [r5, #12]
   84c5c:	6aae      	ldr	r6, [r5, #40]	; 0x28
   84c5e:	e79a      	b.n	84b96 <__sflush_r+0x3a>
   84c60:	f8d8 1000 	ldr.w	r1, [r8]
   84c64:	2900      	cmp	r1, #0
   84c66:	d0e1      	beq.n	84c2c <__sflush_r+0xd0>
   84c68:	291d      	cmp	r1, #29
   84c6a:	d007      	beq.n	84c7c <__sflush_r+0x120>
   84c6c:	2916      	cmp	r1, #22
   84c6e:	d005      	beq.n	84c7c <__sflush_r+0x120>
   84c70:	89ab      	ldrh	r3, [r5, #12]
   84c72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84c76:	81ab      	strh	r3, [r5, #12]
   84c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c7c:	89ab      	ldrh	r3, [r5, #12]
   84c7e:	6929      	ldr	r1, [r5, #16]
   84c80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84c84:	2200      	movs	r2, #0
   84c86:	81ab      	strh	r3, [r5, #12]
   84c88:	e885 0006 	stmia.w	r5, {r1, r2}
   84c8c:	e79c      	b.n	84bc8 <__sflush_r+0x6c>
   84c8e:	f8d8 3000 	ldr.w	r3, [r8]
   84c92:	2b00      	cmp	r3, #0
   84c94:	d0e1      	beq.n	84c5a <__sflush_r+0xfe>
   84c96:	2b1d      	cmp	r3, #29
   84c98:	d001      	beq.n	84c9e <__sflush_r+0x142>
   84c9a:	2b16      	cmp	r3, #22
   84c9c:	d1be      	bne.n	84c1c <__sflush_r+0xc0>
   84c9e:	f8c8 4000 	str.w	r4, [r8]
   84ca2:	e7b8      	b.n	84c16 <__sflush_r+0xba>

00084ca4 <_fflush_r>:
   84ca4:	b510      	push	{r4, lr}
   84ca6:	4604      	mov	r4, r0
   84ca8:	b082      	sub	sp, #8
   84caa:	b108      	cbz	r0, 84cb0 <_fflush_r+0xc>
   84cac:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84cae:	b153      	cbz	r3, 84cc6 <_fflush_r+0x22>
   84cb0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84cb4:	b908      	cbnz	r0, 84cba <_fflush_r+0x16>
   84cb6:	b002      	add	sp, #8
   84cb8:	bd10      	pop	{r4, pc}
   84cba:	4620      	mov	r0, r4
   84cbc:	b002      	add	sp, #8
   84cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84cc2:	f7ff bf4b 	b.w	84b5c <__sflush_r>
   84cc6:	9101      	str	r1, [sp, #4]
   84cc8:	f000 f880 	bl	84dcc <__sinit>
   84ccc:	9901      	ldr	r1, [sp, #4]
   84cce:	e7ef      	b.n	84cb0 <_fflush_r+0xc>

00084cd0 <_cleanup_r>:
   84cd0:	4901      	ldr	r1, [pc, #4]	; (84cd8 <_cleanup_r+0x8>)
   84cd2:	f000 bbbb 	b.w	8544c <_fwalk_reent>
   84cd6:	bf00      	nop
   84cd8:	000862a1 	.word	0x000862a1

00084cdc <__sinit.part.1>:
   84cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84ce0:	4607      	mov	r7, r0
   84ce2:	4835      	ldr	r0, [pc, #212]	; (84db8 <__sinit.part.1+0xdc>)
   84ce4:	687d      	ldr	r5, [r7, #4]
   84ce6:	2400      	movs	r4, #0
   84ce8:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84cec:	2304      	movs	r3, #4
   84cee:	2103      	movs	r1, #3
   84cf0:	63f8      	str	r0, [r7, #60]	; 0x3c
   84cf2:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84cf6:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84cfa:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   84cfe:	b083      	sub	sp, #12
   84d00:	602c      	str	r4, [r5, #0]
   84d02:	606c      	str	r4, [r5, #4]
   84d04:	60ac      	str	r4, [r5, #8]
   84d06:	666c      	str	r4, [r5, #100]	; 0x64
   84d08:	81ec      	strh	r4, [r5, #14]
   84d0a:	612c      	str	r4, [r5, #16]
   84d0c:	616c      	str	r4, [r5, #20]
   84d0e:	61ac      	str	r4, [r5, #24]
   84d10:	81ab      	strh	r3, [r5, #12]
   84d12:	4621      	mov	r1, r4
   84d14:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84d18:	2208      	movs	r2, #8
   84d1a:	f7fe fef7 	bl	83b0c <memset>
   84d1e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84dbc <__sinit.part.1+0xe0>
   84d22:	68be      	ldr	r6, [r7, #8]
   84d24:	f8df a098 	ldr.w	sl, [pc, #152]	; 84dc0 <__sinit.part.1+0xe4>
   84d28:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84dc4 <__sinit.part.1+0xe8>
   84d2c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84dc8 <__sinit.part.1+0xec>
   84d30:	2301      	movs	r3, #1
   84d32:	2209      	movs	r2, #9
   84d34:	f8c5 b020 	str.w	fp, [r5, #32]
   84d38:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84d3c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84d40:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84d44:	61ed      	str	r5, [r5, #28]
   84d46:	4621      	mov	r1, r4
   84d48:	81f3      	strh	r3, [r6, #14]
   84d4a:	81b2      	strh	r2, [r6, #12]
   84d4c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   84d50:	6034      	str	r4, [r6, #0]
   84d52:	6074      	str	r4, [r6, #4]
   84d54:	60b4      	str	r4, [r6, #8]
   84d56:	6674      	str	r4, [r6, #100]	; 0x64
   84d58:	6134      	str	r4, [r6, #16]
   84d5a:	6174      	str	r4, [r6, #20]
   84d5c:	61b4      	str	r4, [r6, #24]
   84d5e:	2208      	movs	r2, #8
   84d60:	9301      	str	r3, [sp, #4]
   84d62:	f7fe fed3 	bl	83b0c <memset>
   84d66:	68fd      	ldr	r5, [r7, #12]
   84d68:	2012      	movs	r0, #18
   84d6a:	2202      	movs	r2, #2
   84d6c:	61f6      	str	r6, [r6, #28]
   84d6e:	f8c6 b020 	str.w	fp, [r6, #32]
   84d72:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84d76:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84d7a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   84d7e:	4621      	mov	r1, r4
   84d80:	81a8      	strh	r0, [r5, #12]
   84d82:	81ea      	strh	r2, [r5, #14]
   84d84:	602c      	str	r4, [r5, #0]
   84d86:	606c      	str	r4, [r5, #4]
   84d88:	60ac      	str	r4, [r5, #8]
   84d8a:	666c      	str	r4, [r5, #100]	; 0x64
   84d8c:	612c      	str	r4, [r5, #16]
   84d8e:	616c      	str	r4, [r5, #20]
   84d90:	61ac      	str	r4, [r5, #24]
   84d92:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84d96:	2208      	movs	r2, #8
   84d98:	f7fe feb8 	bl	83b0c <memset>
   84d9c:	9b01      	ldr	r3, [sp, #4]
   84d9e:	61ed      	str	r5, [r5, #28]
   84da0:	f8c5 b020 	str.w	fp, [r5, #32]
   84da4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84da8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84dac:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84db0:	63bb      	str	r3, [r7, #56]	; 0x38
   84db2:	b003      	add	sp, #12
   84db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84db8:	00084cd1 	.word	0x00084cd1
   84dbc:	00086015 	.word	0x00086015
   84dc0:	00086039 	.word	0x00086039
   84dc4:	00086071 	.word	0x00086071
   84dc8:	00086091 	.word	0x00086091

00084dcc <__sinit>:
   84dcc:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84dce:	b103      	cbz	r3, 84dd2 <__sinit+0x6>
   84dd0:	4770      	bx	lr
   84dd2:	f7ff bf83 	b.w	84cdc <__sinit.part.1>
   84dd6:	bf00      	nop

00084dd8 <__sfp_lock_acquire>:
   84dd8:	4770      	bx	lr
   84dda:	bf00      	nop

00084ddc <__sfp_lock_release>:
   84ddc:	4770      	bx	lr
   84dde:	bf00      	nop

00084de0 <__libc_fini_array>:
   84de0:	b538      	push	{r3, r4, r5, lr}
   84de2:	4b08      	ldr	r3, [pc, #32]	; (84e04 <__libc_fini_array+0x24>)
   84de4:	4d08      	ldr	r5, [pc, #32]	; (84e08 <__libc_fini_array+0x28>)
   84de6:	1aed      	subs	r5, r5, r3
   84de8:	10ac      	asrs	r4, r5, #2
   84dea:	bf18      	it	ne
   84dec:	18ed      	addne	r5, r5, r3
   84dee:	d005      	beq.n	84dfc <__libc_fini_array+0x1c>
   84df0:	3c01      	subs	r4, #1
   84df2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84df6:	4798      	blx	r3
   84df8:	2c00      	cmp	r4, #0
   84dfa:	d1f9      	bne.n	84df0 <__libc_fini_array+0x10>
   84dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84e00:	f001 be90 	b.w	86b24 <_fini>
   84e04:	00086b30 	.word	0x00086b30
   84e08:	00086b34 	.word	0x00086b34

00084e0c <__fputwc>:
   84e0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84e10:	b082      	sub	sp, #8
   84e12:	4607      	mov	r7, r0
   84e14:	460e      	mov	r6, r1
   84e16:	4614      	mov	r4, r2
   84e18:	f000 fb44 	bl	854a4 <__locale_mb_cur_max>
   84e1c:	2801      	cmp	r0, #1
   84e1e:	d040      	beq.n	84ea2 <__fputwc+0x96>
   84e20:	4638      	mov	r0, r7
   84e22:	a901      	add	r1, sp, #4
   84e24:	4632      	mov	r2, r6
   84e26:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84e2a:	f001 f989 	bl	86140 <_wcrtomb_r>
   84e2e:	f1b0 3fff 	cmp.w	r0, #4294967295
   84e32:	4680      	mov	r8, r0
   84e34:	d02e      	beq.n	84e94 <__fputwc+0x88>
   84e36:	2800      	cmp	r0, #0
   84e38:	d03b      	beq.n	84eb2 <__fputwc+0xa6>
   84e3a:	f89d 1004 	ldrb.w	r1, [sp, #4]
   84e3e:	2500      	movs	r5, #0
   84e40:	e009      	b.n	84e56 <__fputwc+0x4a>
   84e42:	6823      	ldr	r3, [r4, #0]
   84e44:	7019      	strb	r1, [r3, #0]
   84e46:	6823      	ldr	r3, [r4, #0]
   84e48:	3301      	adds	r3, #1
   84e4a:	6023      	str	r3, [r4, #0]
   84e4c:	3501      	adds	r5, #1
   84e4e:	45a8      	cmp	r8, r5
   84e50:	d92f      	bls.n	84eb2 <__fputwc+0xa6>
   84e52:	ab01      	add	r3, sp, #4
   84e54:	5d59      	ldrb	r1, [r3, r5]
   84e56:	68a3      	ldr	r3, [r4, #8]
   84e58:	3b01      	subs	r3, #1
   84e5a:	2b00      	cmp	r3, #0
   84e5c:	60a3      	str	r3, [r4, #8]
   84e5e:	daf0      	bge.n	84e42 <__fputwc+0x36>
   84e60:	69a2      	ldr	r2, [r4, #24]
   84e62:	4293      	cmp	r3, r2
   84e64:	db06      	blt.n	84e74 <__fputwc+0x68>
   84e66:	6823      	ldr	r3, [r4, #0]
   84e68:	7019      	strb	r1, [r3, #0]
   84e6a:	6823      	ldr	r3, [r4, #0]
   84e6c:	7819      	ldrb	r1, [r3, #0]
   84e6e:	3301      	adds	r3, #1
   84e70:	290a      	cmp	r1, #10
   84e72:	d1ea      	bne.n	84e4a <__fputwc+0x3e>
   84e74:	4638      	mov	r0, r7
   84e76:	4622      	mov	r2, r4
   84e78:	f001 f90e 	bl	86098 <__swbuf_r>
   84e7c:	f1a0 30ff 	sub.w	r0, r0, #4294967295
   84e80:	fab0 f080 	clz	r0, r0
   84e84:	0940      	lsrs	r0, r0, #5
   84e86:	2800      	cmp	r0, #0
   84e88:	d0e0      	beq.n	84e4c <__fputwc+0x40>
   84e8a:	f04f 30ff 	mov.w	r0, #4294967295
   84e8e:	b002      	add	sp, #8
   84e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e94:	89a3      	ldrh	r3, [r4, #12]
   84e96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84e9a:	81a3      	strh	r3, [r4, #12]
   84e9c:	b002      	add	sp, #8
   84e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ea2:	1e73      	subs	r3, r6, #1
   84ea4:	2bfe      	cmp	r3, #254	; 0xfe
   84ea6:	d8bb      	bhi.n	84e20 <__fputwc+0x14>
   84ea8:	b2f1      	uxtb	r1, r6
   84eaa:	4680      	mov	r8, r0
   84eac:	f88d 1004 	strb.w	r1, [sp, #4]
   84eb0:	e7c5      	b.n	84e3e <__fputwc+0x32>
   84eb2:	4630      	mov	r0, r6
   84eb4:	b002      	add	sp, #8
   84eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84eba:	bf00      	nop

00084ebc <_fputwc_r>:
   84ebc:	8993      	ldrh	r3, [r2, #12]
   84ebe:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   84ec2:	d10b      	bne.n	84edc <_fputwc_r+0x20>
   84ec4:	b410      	push	{r4}
   84ec6:	6e54      	ldr	r4, [r2, #100]	; 0x64
   84ec8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84ecc:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   84ed0:	6654      	str	r4, [r2, #100]	; 0x64
   84ed2:	8193      	strh	r3, [r2, #12]
   84ed4:	f85d 4b04 	ldr.w	r4, [sp], #4
   84ed8:	f7ff bf98 	b.w	84e0c <__fputwc>
   84edc:	f7ff bf96 	b.w	84e0c <__fputwc>

00084ee0 <_malloc_trim_r>:
   84ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84ee2:	460c      	mov	r4, r1
   84ee4:	4f22      	ldr	r7, [pc, #136]	; (84f70 <_malloc_trim_r+0x90>)
   84ee6:	4606      	mov	r6, r0
   84ee8:	f000 fe8e 	bl	85c08 <__malloc_lock>
   84eec:	68bb      	ldr	r3, [r7, #8]
   84eee:	685d      	ldr	r5, [r3, #4]
   84ef0:	f025 0503 	bic.w	r5, r5, #3
   84ef4:	1b29      	subs	r1, r5, r4
   84ef6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84efa:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84efe:	f021 010f 	bic.w	r1, r1, #15
   84f02:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   84f06:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   84f0a:	db07      	blt.n	84f1c <_malloc_trim_r+0x3c>
   84f0c:	4630      	mov	r0, r6
   84f0e:	2100      	movs	r1, #0
   84f10:	f001 f86e 	bl	85ff0 <_sbrk_r>
   84f14:	68bb      	ldr	r3, [r7, #8]
   84f16:	442b      	add	r3, r5
   84f18:	4298      	cmp	r0, r3
   84f1a:	d004      	beq.n	84f26 <_malloc_trim_r+0x46>
   84f1c:	4630      	mov	r0, r6
   84f1e:	f000 fe75 	bl	85c0c <__malloc_unlock>
   84f22:	2000      	movs	r0, #0
   84f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84f26:	4630      	mov	r0, r6
   84f28:	4261      	negs	r1, r4
   84f2a:	f001 f861 	bl	85ff0 <_sbrk_r>
   84f2e:	3001      	adds	r0, #1
   84f30:	d00d      	beq.n	84f4e <_malloc_trim_r+0x6e>
   84f32:	4b10      	ldr	r3, [pc, #64]	; (84f74 <_malloc_trim_r+0x94>)
   84f34:	68ba      	ldr	r2, [r7, #8]
   84f36:	6819      	ldr	r1, [r3, #0]
   84f38:	1b2d      	subs	r5, r5, r4
   84f3a:	f045 0501 	orr.w	r5, r5, #1
   84f3e:	4630      	mov	r0, r6
   84f40:	1b09      	subs	r1, r1, r4
   84f42:	6055      	str	r5, [r2, #4]
   84f44:	6019      	str	r1, [r3, #0]
   84f46:	f000 fe61 	bl	85c0c <__malloc_unlock>
   84f4a:	2001      	movs	r0, #1
   84f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84f4e:	4630      	mov	r0, r6
   84f50:	2100      	movs	r1, #0
   84f52:	f001 f84d 	bl	85ff0 <_sbrk_r>
   84f56:	68ba      	ldr	r2, [r7, #8]
   84f58:	1a83      	subs	r3, r0, r2
   84f5a:	2b0f      	cmp	r3, #15
   84f5c:	ddde      	ble.n	84f1c <_malloc_trim_r+0x3c>
   84f5e:	4c06      	ldr	r4, [pc, #24]	; (84f78 <_malloc_trim_r+0x98>)
   84f60:	4904      	ldr	r1, [pc, #16]	; (84f74 <_malloc_trim_r+0x94>)
   84f62:	6824      	ldr	r4, [r4, #0]
   84f64:	f043 0301 	orr.w	r3, r3, #1
   84f68:	1b00      	subs	r0, r0, r4
   84f6a:	6053      	str	r3, [r2, #4]
   84f6c:	6008      	str	r0, [r1, #0]
   84f6e:	e7d5      	b.n	84f1c <_malloc_trim_r+0x3c>
   84f70:	200705a8 	.word	0x200705a8
   84f74:	20078c48 	.word	0x20078c48
   84f78:	200709b4 	.word	0x200709b4

00084f7c <_free_r>:
   84f7c:	2900      	cmp	r1, #0
   84f7e:	d04e      	beq.n	8501e <_free_r+0xa2>
   84f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84f84:	460c      	mov	r4, r1
   84f86:	4680      	mov	r8, r0
   84f88:	f000 fe3e 	bl	85c08 <__malloc_lock>
   84f8c:	f854 7c04 	ldr.w	r7, [r4, #-4]
   84f90:	4962      	ldr	r1, [pc, #392]	; (8511c <_free_r+0x1a0>)
   84f92:	f1a4 0508 	sub.w	r5, r4, #8
   84f96:	f027 0201 	bic.w	r2, r7, #1
   84f9a:	18ab      	adds	r3, r5, r2
   84f9c:	688e      	ldr	r6, [r1, #8]
   84f9e:	6858      	ldr	r0, [r3, #4]
   84fa0:	429e      	cmp	r6, r3
   84fa2:	f020 0003 	bic.w	r0, r0, #3
   84fa6:	d05a      	beq.n	8505e <_free_r+0xe2>
   84fa8:	07fe      	lsls	r6, r7, #31
   84faa:	6058      	str	r0, [r3, #4]
   84fac:	d40b      	bmi.n	84fc6 <_free_r+0x4a>
   84fae:	f854 7c08 	ldr.w	r7, [r4, #-8]
   84fb2:	f101 0e08 	add.w	lr, r1, #8
   84fb6:	1bed      	subs	r5, r5, r7
   84fb8:	68ac      	ldr	r4, [r5, #8]
   84fba:	443a      	add	r2, r7
   84fbc:	4574      	cmp	r4, lr
   84fbe:	d067      	beq.n	85090 <_free_r+0x114>
   84fc0:	68ef      	ldr	r7, [r5, #12]
   84fc2:	60e7      	str	r7, [r4, #12]
   84fc4:	60bc      	str	r4, [r7, #8]
   84fc6:	181c      	adds	r4, r3, r0
   84fc8:	6864      	ldr	r4, [r4, #4]
   84fca:	07e4      	lsls	r4, r4, #31
   84fcc:	d40c      	bmi.n	84fe8 <_free_r+0x6c>
   84fce:	4f54      	ldr	r7, [pc, #336]	; (85120 <_free_r+0x1a4>)
   84fd0:	689c      	ldr	r4, [r3, #8]
   84fd2:	4402      	add	r2, r0
   84fd4:	42bc      	cmp	r4, r7
   84fd6:	d07c      	beq.n	850d2 <_free_r+0x156>
   84fd8:	68d8      	ldr	r0, [r3, #12]
   84fda:	f042 0301 	orr.w	r3, r2, #1
   84fde:	60e0      	str	r0, [r4, #12]
   84fe0:	6084      	str	r4, [r0, #8]
   84fe2:	606b      	str	r3, [r5, #4]
   84fe4:	50aa      	str	r2, [r5, r2]
   84fe6:	e003      	b.n	84ff0 <_free_r+0x74>
   84fe8:	f042 0301 	orr.w	r3, r2, #1
   84fec:	606b      	str	r3, [r5, #4]
   84fee:	50aa      	str	r2, [r5, r2]
   84ff0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84ff4:	d214      	bcs.n	85020 <_free_r+0xa4>
   84ff6:	08d2      	lsrs	r2, r2, #3
   84ff8:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
   84ffc:	2401      	movs	r4, #1
   84ffe:	6848      	ldr	r0, [r1, #4]
   85000:	1092      	asrs	r2, r2, #2
   85002:	fa04 f202 	lsl.w	r2, r4, r2
   85006:	689c      	ldr	r4, [r3, #8]
   85008:	4310      	orrs	r0, r2
   8500a:	60ac      	str	r4, [r5, #8]
   8500c:	60eb      	str	r3, [r5, #12]
   8500e:	6048      	str	r0, [r1, #4]
   85010:	609d      	str	r5, [r3, #8]
   85012:	60e5      	str	r5, [r4, #12]
   85014:	4640      	mov	r0, r8
   85016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8501a:	f000 bdf7 	b.w	85c0c <__malloc_unlock>
   8501e:	4770      	bx	lr
   85020:	0a53      	lsrs	r3, r2, #9
   85022:	2b04      	cmp	r3, #4
   85024:	d847      	bhi.n	850b6 <_free_r+0x13a>
   85026:	0993      	lsrs	r3, r2, #6
   85028:	f103 0438 	add.w	r4, r3, #56	; 0x38
   8502c:	0060      	lsls	r0, r4, #1
   8502e:	eb01 0080 	add.w	r0, r1, r0, lsl #2
   85032:	6883      	ldr	r3, [r0, #8]
   85034:	4939      	ldr	r1, [pc, #228]	; (8511c <_free_r+0x1a0>)
   85036:	4283      	cmp	r3, r0
   85038:	d043      	beq.n	850c2 <_free_r+0x146>
   8503a:	6859      	ldr	r1, [r3, #4]
   8503c:	f021 0103 	bic.w	r1, r1, #3
   85040:	4291      	cmp	r1, r2
   85042:	d902      	bls.n	8504a <_free_r+0xce>
   85044:	689b      	ldr	r3, [r3, #8]
   85046:	4298      	cmp	r0, r3
   85048:	d1f7      	bne.n	8503a <_free_r+0xbe>
   8504a:	68da      	ldr	r2, [r3, #12]
   8504c:	60ea      	str	r2, [r5, #12]
   8504e:	60ab      	str	r3, [r5, #8]
   85050:	4640      	mov	r0, r8
   85052:	6095      	str	r5, [r2, #8]
   85054:	60dd      	str	r5, [r3, #12]
   85056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8505a:	f000 bdd7 	b.w	85c0c <__malloc_unlock>
   8505e:	07ff      	lsls	r7, r7, #31
   85060:	4402      	add	r2, r0
   85062:	d407      	bmi.n	85074 <_free_r+0xf8>
   85064:	f854 4c08 	ldr.w	r4, [r4, #-8]
   85068:	1b2d      	subs	r5, r5, r4
   8506a:	68eb      	ldr	r3, [r5, #12]
   8506c:	68a8      	ldr	r0, [r5, #8]
   8506e:	4422      	add	r2, r4
   85070:	60c3      	str	r3, [r0, #12]
   85072:	6098      	str	r0, [r3, #8]
   85074:	4b2b      	ldr	r3, [pc, #172]	; (85124 <_free_r+0x1a8>)
   85076:	f042 0001 	orr.w	r0, r2, #1
   8507a:	681b      	ldr	r3, [r3, #0]
   8507c:	6068      	str	r0, [r5, #4]
   8507e:	429a      	cmp	r2, r3
   85080:	608d      	str	r5, [r1, #8]
   85082:	d3c7      	bcc.n	85014 <_free_r+0x98>
   85084:	4b28      	ldr	r3, [pc, #160]	; (85128 <_free_r+0x1ac>)
   85086:	4640      	mov	r0, r8
   85088:	6819      	ldr	r1, [r3, #0]
   8508a:	f7ff ff29 	bl	84ee0 <_malloc_trim_r>
   8508e:	e7c1      	b.n	85014 <_free_r+0x98>
   85090:	1819      	adds	r1, r3, r0
   85092:	6849      	ldr	r1, [r1, #4]
   85094:	07c9      	lsls	r1, r1, #31
   85096:	d409      	bmi.n	850ac <_free_r+0x130>
   85098:	68d9      	ldr	r1, [r3, #12]
   8509a:	4402      	add	r2, r0
   8509c:	689b      	ldr	r3, [r3, #8]
   8509e:	f042 0001 	orr.w	r0, r2, #1
   850a2:	60d9      	str	r1, [r3, #12]
   850a4:	608b      	str	r3, [r1, #8]
   850a6:	6068      	str	r0, [r5, #4]
   850a8:	50aa      	str	r2, [r5, r2]
   850aa:	e7b3      	b.n	85014 <_free_r+0x98>
   850ac:	f042 0301 	orr.w	r3, r2, #1
   850b0:	606b      	str	r3, [r5, #4]
   850b2:	50aa      	str	r2, [r5, r2]
   850b4:	e7ae      	b.n	85014 <_free_r+0x98>
   850b6:	2b14      	cmp	r3, #20
   850b8:	d814      	bhi.n	850e4 <_free_r+0x168>
   850ba:	f103 045b 	add.w	r4, r3, #91	; 0x5b
   850be:	0060      	lsls	r0, r4, #1
   850c0:	e7b5      	b.n	8502e <_free_r+0xb2>
   850c2:	684a      	ldr	r2, [r1, #4]
   850c4:	10a4      	asrs	r4, r4, #2
   850c6:	2001      	movs	r0, #1
   850c8:	40a0      	lsls	r0, r4
   850ca:	4302      	orrs	r2, r0
   850cc:	604a      	str	r2, [r1, #4]
   850ce:	461a      	mov	r2, r3
   850d0:	e7bc      	b.n	8504c <_free_r+0xd0>
   850d2:	f042 0301 	orr.w	r3, r2, #1
   850d6:	614d      	str	r5, [r1, #20]
   850d8:	610d      	str	r5, [r1, #16]
   850da:	60ec      	str	r4, [r5, #12]
   850dc:	60ac      	str	r4, [r5, #8]
   850de:	606b      	str	r3, [r5, #4]
   850e0:	50aa      	str	r2, [r5, r2]
   850e2:	e797      	b.n	85014 <_free_r+0x98>
   850e4:	2b54      	cmp	r3, #84	; 0x54
   850e6:	d804      	bhi.n	850f2 <_free_r+0x176>
   850e8:	0b13      	lsrs	r3, r2, #12
   850ea:	f103 046e 	add.w	r4, r3, #110	; 0x6e
   850ee:	0060      	lsls	r0, r4, #1
   850f0:	e79d      	b.n	8502e <_free_r+0xb2>
   850f2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   850f6:	d804      	bhi.n	85102 <_free_r+0x186>
   850f8:	0bd3      	lsrs	r3, r2, #15
   850fa:	f103 0477 	add.w	r4, r3, #119	; 0x77
   850fe:	0060      	lsls	r0, r4, #1
   85100:	e795      	b.n	8502e <_free_r+0xb2>
   85102:	f240 5054 	movw	r0, #1364	; 0x554
   85106:	4283      	cmp	r3, r0
   85108:	d804      	bhi.n	85114 <_free_r+0x198>
   8510a:	0c93      	lsrs	r3, r2, #18
   8510c:	f103 047c 	add.w	r4, r3, #124	; 0x7c
   85110:	0060      	lsls	r0, r4, #1
   85112:	e78c      	b.n	8502e <_free_r+0xb2>
   85114:	20fc      	movs	r0, #252	; 0xfc
   85116:	247e      	movs	r4, #126	; 0x7e
   85118:	e789      	b.n	8502e <_free_r+0xb2>
   8511a:	bf00      	nop
   8511c:	200705a8 	.word	0x200705a8
   85120:	200705b0 	.word	0x200705b0
   85124:	200709b0 	.word	0x200709b0
   85128:	20078c44 	.word	0x20078c44

0008512c <__sfvwrite_r>:
   8512c:	6893      	ldr	r3, [r2, #8]
   8512e:	2b00      	cmp	r3, #0
   85130:	f000 80b1 	beq.w	85296 <__sfvwrite_r+0x16a>
   85134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85138:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
   8513c:	b083      	sub	sp, #12
   8513e:	f01e 0f08 	tst.w	lr, #8
   85142:	460c      	mov	r4, r1
   85144:	4681      	mov	r9, r0
   85146:	4616      	mov	r6, r2
   85148:	d028      	beq.n	8519c <__sfvwrite_r+0x70>
   8514a:	690b      	ldr	r3, [r1, #16]
   8514c:	b333      	cbz	r3, 8519c <__sfvwrite_r+0x70>
   8514e:	f00e 0802 	and.w	r8, lr, #2
   85152:	fa1f f088 	uxth.w	r0, r8
   85156:	6835      	ldr	r5, [r6, #0]
   85158:	b380      	cbz	r0, 851bc <__sfvwrite_r+0x90>
   8515a:	f04f 0b00 	mov.w	fp, #0
   8515e:	46d8      	mov	r8, fp
   85160:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 85448 <__sfvwrite_r+0x31c>
   85164:	f1b8 0f00 	cmp.w	r8, #0
   85168:	f000 808f 	beq.w	8528a <__sfvwrite_r+0x15e>
   8516c:	45d0      	cmp	r8, sl
   8516e:	4643      	mov	r3, r8
   85170:	4648      	mov	r0, r9
   85172:	bf28      	it	cs
   85174:	4653      	movcs	r3, sl
   85176:	69e1      	ldr	r1, [r4, #28]
   85178:	465a      	mov	r2, fp
   8517a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8517c:	47b8      	blx	r7
   8517e:	2800      	cmp	r0, #0
   85180:	f340 80a8 	ble.w	852d4 <__sfvwrite_r+0x1a8>
   85184:	68b3      	ldr	r3, [r6, #8]
   85186:	4483      	add	fp, r0
   85188:	1a1b      	subs	r3, r3, r0
   8518a:	ebc0 0808 	rsb	r8, r0, r8
   8518e:	60b3      	str	r3, [r6, #8]
   85190:	2b00      	cmp	r3, #0
   85192:	d1e7      	bne.n	85164 <__sfvwrite_r+0x38>
   85194:	2000      	movs	r0, #0
   85196:	b003      	add	sp, #12
   85198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8519c:	4648      	mov	r0, r9
   8519e:	4621      	mov	r1, r4
   851a0:	f7ff fc6a 	bl	84a78 <__swsetup_r>
   851a4:	2800      	cmp	r0, #0
   851a6:	f040 8146 	bne.w	85436 <__sfvwrite_r+0x30a>
   851aa:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   851ae:	6835      	ldr	r5, [r6, #0]
   851b0:	f00e 0802 	and.w	r8, lr, #2
   851b4:	fa1f f088 	uxth.w	r0, r8
   851b8:	2800      	cmp	r0, #0
   851ba:	d1ce      	bne.n	8515a <__sfvwrite_r+0x2e>
   851bc:	f01e 0b01 	ands.w	fp, lr, #1
   851c0:	f040 8091 	bne.w	852e6 <__sfvwrite_r+0x1ba>
   851c4:	46d8      	mov	r8, fp
   851c6:	f1b8 0f00 	cmp.w	r8, #0
   851ca:	d058      	beq.n	8527e <__sfvwrite_r+0x152>
   851cc:	f41e 7f00 	tst.w	lr, #512	; 0x200
   851d0:	68a7      	ldr	r7, [r4, #8]
   851d2:	d062      	beq.n	8529a <__sfvwrite_r+0x16e>
   851d4:	45b8      	cmp	r8, r7
   851d6:	46ba      	mov	sl, r7
   851d8:	f0c0 80c2 	bcc.w	85360 <__sfvwrite_r+0x234>
   851dc:	f41e 6f90 	tst.w	lr, #1152	; 0x480
   851e0:	f000 80c0 	beq.w	85364 <__sfvwrite_r+0x238>
   851e4:	6967      	ldr	r7, [r4, #20]
   851e6:	6921      	ldr	r1, [r4, #16]
   851e8:	6823      	ldr	r3, [r4, #0]
   851ea:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   851ee:	1a5b      	subs	r3, r3, r1
   851f0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   851f4:	1c58      	adds	r0, r3, #1
   851f6:	107f      	asrs	r7, r7, #1
   851f8:	4440      	add	r0, r8
   851fa:	4287      	cmp	r7, r0
   851fc:	463a      	mov	r2, r7
   851fe:	bf3c      	itt	cc
   85200:	4607      	movcc	r7, r0
   85202:	463a      	movcc	r2, r7
   85204:	f41e 6f80 	tst.w	lr, #1024	; 0x400
   85208:	9300      	str	r3, [sp, #0]
   8520a:	f000 80fb 	beq.w	85404 <__sfvwrite_r+0x2d8>
   8520e:	4611      	mov	r1, r2
   85210:	4648      	mov	r0, r9
   85212:	f000 f9c5 	bl	855a0 <_malloc_r>
   85216:	9b00      	ldr	r3, [sp, #0]
   85218:	4682      	mov	sl, r0
   8521a:	2800      	cmp	r0, #0
   8521c:	f000 810e 	beq.w	8543c <__sfvwrite_r+0x310>
   85220:	461a      	mov	r2, r3
   85222:	6921      	ldr	r1, [r4, #16]
   85224:	9300      	str	r3, [sp, #0]
   85226:	f7fe fbfb 	bl	83a20 <memcpy>
   8522a:	89a2      	ldrh	r2, [r4, #12]
   8522c:	9b00      	ldr	r3, [sp, #0]
   8522e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85232:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85236:	81a2      	strh	r2, [r4, #12]
   85238:	eb0a 0003 	add.w	r0, sl, r3
   8523c:	f8c4 a010 	str.w	sl, [r4, #16]
   85240:	1afb      	subs	r3, r7, r3
   85242:	6167      	str	r7, [r4, #20]
   85244:	46c2      	mov	sl, r8
   85246:	4647      	mov	r7, r8
   85248:	6020      	str	r0, [r4, #0]
   8524a:	60a3      	str	r3, [r4, #8]
   8524c:	4652      	mov	r2, sl
   8524e:	4659      	mov	r1, fp
   85250:	f000 fc76 	bl	85b40 <memmove>
   85254:	68a0      	ldr	r0, [r4, #8]
   85256:	6822      	ldr	r2, [r4, #0]
   85258:	1bc0      	subs	r0, r0, r7
   8525a:	60a0      	str	r0, [r4, #8]
   8525c:	4640      	mov	r0, r8
   8525e:	eb02 030a 	add.w	r3, r2, sl
   85262:	6023      	str	r3, [r4, #0]
   85264:	68b3      	ldr	r3, [r6, #8]
   85266:	4483      	add	fp, r0
   85268:	1a1b      	subs	r3, r3, r0
   8526a:	ebc0 0808 	rsb	r8, r0, r8
   8526e:	60b3      	str	r3, [r6, #8]
   85270:	2b00      	cmp	r3, #0
   85272:	d08f      	beq.n	85194 <__sfvwrite_r+0x68>
   85274:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
   85278:	f1b8 0f00 	cmp.w	r8, #0
   8527c:	d1a6      	bne.n	851cc <__sfvwrite_r+0xa0>
   8527e:	f8d5 b000 	ldr.w	fp, [r5]
   85282:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85286:	3508      	adds	r5, #8
   85288:	e79d      	b.n	851c6 <__sfvwrite_r+0x9a>
   8528a:	f8d5 b000 	ldr.w	fp, [r5]
   8528e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85292:	3508      	adds	r5, #8
   85294:	e766      	b.n	85164 <__sfvwrite_r+0x38>
   85296:	2000      	movs	r0, #0
   85298:	4770      	bx	lr
   8529a:	6820      	ldr	r0, [r4, #0]
   8529c:	6923      	ldr	r3, [r4, #16]
   8529e:	4298      	cmp	r0, r3
   852a0:	d803      	bhi.n	852aa <__sfvwrite_r+0x17e>
   852a2:	6962      	ldr	r2, [r4, #20]
   852a4:	4590      	cmp	r8, r2
   852a6:	f080 8085 	bcs.w	853b4 <__sfvwrite_r+0x288>
   852aa:	4547      	cmp	r7, r8
   852ac:	bf28      	it	cs
   852ae:	4647      	movcs	r7, r8
   852b0:	4659      	mov	r1, fp
   852b2:	463a      	mov	r2, r7
   852b4:	f000 fc44 	bl	85b40 <memmove>
   852b8:	68a3      	ldr	r3, [r4, #8]
   852ba:	6822      	ldr	r2, [r4, #0]
   852bc:	1bdb      	subs	r3, r3, r7
   852be:	443a      	add	r2, r7
   852c0:	60a3      	str	r3, [r4, #8]
   852c2:	6022      	str	r2, [r4, #0]
   852c4:	2b00      	cmp	r3, #0
   852c6:	d149      	bne.n	8535c <__sfvwrite_r+0x230>
   852c8:	4648      	mov	r0, r9
   852ca:	4621      	mov	r1, r4
   852cc:	f7ff fcea 	bl	84ca4 <_fflush_r>
   852d0:	2800      	cmp	r0, #0
   852d2:	d043      	beq.n	8535c <__sfvwrite_r+0x230>
   852d4:	89a3      	ldrh	r3, [r4, #12]
   852d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   852da:	f04f 30ff 	mov.w	r0, #4294967295
   852de:	81a3      	strh	r3, [r4, #12]
   852e0:	b003      	add	sp, #12
   852e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   852e6:	4680      	mov	r8, r0
   852e8:	4683      	mov	fp, r0
   852ea:	4682      	mov	sl, r0
   852ec:	9000      	str	r0, [sp, #0]
   852ee:	f1ba 0f00 	cmp.w	sl, #0
   852f2:	d02b      	beq.n	8534c <__sfvwrite_r+0x220>
   852f4:	9b00      	ldr	r3, [sp, #0]
   852f6:	2b00      	cmp	r3, #0
   852f8:	d04f      	beq.n	8539a <__sfvwrite_r+0x26e>
   852fa:	45d0      	cmp	r8, sl
   852fc:	4643      	mov	r3, r8
   852fe:	bf28      	it	cs
   85300:	4653      	movcs	r3, sl
   85302:	6820      	ldr	r0, [r4, #0]
   85304:	6921      	ldr	r1, [r4, #16]
   85306:	461f      	mov	r7, r3
   85308:	4288      	cmp	r0, r1
   8530a:	f8d4 e008 	ldr.w	lr, [r4, #8]
   8530e:	6962      	ldr	r2, [r4, #20]
   85310:	d903      	bls.n	8531a <__sfvwrite_r+0x1ee>
   85312:	eb0e 0c02 	add.w	ip, lr, r2
   85316:	4563      	cmp	r3, ip
   85318:	dc5e      	bgt.n	853d8 <__sfvwrite_r+0x2ac>
   8531a:	4293      	cmp	r3, r2
   8531c:	db24      	blt.n	85368 <__sfvwrite_r+0x23c>
   8531e:	4613      	mov	r3, r2
   85320:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85322:	4648      	mov	r0, r9
   85324:	69e1      	ldr	r1, [r4, #28]
   85326:	465a      	mov	r2, fp
   85328:	47b8      	blx	r7
   8532a:	1e07      	subs	r7, r0, #0
   8532c:	ddd2      	ble.n	852d4 <__sfvwrite_r+0x1a8>
   8532e:	ebb8 0807 	subs.w	r8, r8, r7
   85332:	d029      	beq.n	85388 <__sfvwrite_r+0x25c>
   85334:	68b3      	ldr	r3, [r6, #8]
   85336:	44bb      	add	fp, r7
   85338:	1bdb      	subs	r3, r3, r7
   8533a:	ebc7 0a0a 	rsb	sl, r7, sl
   8533e:	60b3      	str	r3, [r6, #8]
   85340:	2b00      	cmp	r3, #0
   85342:	f43f af27 	beq.w	85194 <__sfvwrite_r+0x68>
   85346:	f1ba 0f00 	cmp.w	sl, #0
   8534a:	d1d3      	bne.n	852f4 <__sfvwrite_r+0x1c8>
   8534c:	2300      	movs	r3, #0
   8534e:	f8d5 b000 	ldr.w	fp, [r5]
   85352:	f8d5 a004 	ldr.w	sl, [r5, #4]
   85356:	9300      	str	r3, [sp, #0]
   85358:	3508      	adds	r5, #8
   8535a:	e7c8      	b.n	852ee <__sfvwrite_r+0x1c2>
   8535c:	4638      	mov	r0, r7
   8535e:	e781      	b.n	85264 <__sfvwrite_r+0x138>
   85360:	4647      	mov	r7, r8
   85362:	46c2      	mov	sl, r8
   85364:	6820      	ldr	r0, [r4, #0]
   85366:	e771      	b.n	8524c <__sfvwrite_r+0x120>
   85368:	461a      	mov	r2, r3
   8536a:	4659      	mov	r1, fp
   8536c:	9301      	str	r3, [sp, #4]
   8536e:	f000 fbe7 	bl	85b40 <memmove>
   85372:	68a2      	ldr	r2, [r4, #8]
   85374:	6821      	ldr	r1, [r4, #0]
   85376:	9b01      	ldr	r3, [sp, #4]
   85378:	ebb8 0807 	subs.w	r8, r8, r7
   8537c:	eba2 0203 	sub.w	r2, r2, r3
   85380:	440b      	add	r3, r1
   85382:	60a2      	str	r2, [r4, #8]
   85384:	6023      	str	r3, [r4, #0]
   85386:	d1d5      	bne.n	85334 <__sfvwrite_r+0x208>
   85388:	4648      	mov	r0, r9
   8538a:	4621      	mov	r1, r4
   8538c:	f7ff fc8a 	bl	84ca4 <_fflush_r>
   85390:	2800      	cmp	r0, #0
   85392:	d19f      	bne.n	852d4 <__sfvwrite_r+0x1a8>
   85394:	f8cd 8000 	str.w	r8, [sp]
   85398:	e7cc      	b.n	85334 <__sfvwrite_r+0x208>
   8539a:	4658      	mov	r0, fp
   8539c:	210a      	movs	r1, #10
   8539e:	4652      	mov	r2, sl
   853a0:	f000 fb84 	bl	85aac <memchr>
   853a4:	2800      	cmp	r0, #0
   853a6:	d041      	beq.n	8542c <__sfvwrite_r+0x300>
   853a8:	3001      	adds	r0, #1
   853aa:	2301      	movs	r3, #1
   853ac:	ebcb 0800 	rsb	r8, fp, r0
   853b0:	9300      	str	r3, [sp, #0]
   853b2:	e7a2      	b.n	852fa <__sfvwrite_r+0x1ce>
   853b4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   853b8:	4543      	cmp	r3, r8
   853ba:	bf28      	it	cs
   853bc:	4643      	movcs	r3, r8
   853be:	fb93 f3f2 	sdiv	r3, r3, r2
   853c2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   853c4:	fb03 f302 	mul.w	r3, r3, r2
   853c8:	4648      	mov	r0, r9
   853ca:	69e1      	ldr	r1, [r4, #28]
   853cc:	465a      	mov	r2, fp
   853ce:	47b8      	blx	r7
   853d0:	2800      	cmp	r0, #0
   853d2:	f73f af47 	bgt.w	85264 <__sfvwrite_r+0x138>
   853d6:	e77d      	b.n	852d4 <__sfvwrite_r+0x1a8>
   853d8:	4662      	mov	r2, ip
   853da:	4659      	mov	r1, fp
   853dc:	f8cd c004 	str.w	ip, [sp, #4]
   853e0:	f000 fbae 	bl	85b40 <memmove>
   853e4:	6823      	ldr	r3, [r4, #0]
   853e6:	f8dd c004 	ldr.w	ip, [sp, #4]
   853ea:	4648      	mov	r0, r9
   853ec:	4463      	add	r3, ip
   853ee:	6023      	str	r3, [r4, #0]
   853f0:	4621      	mov	r1, r4
   853f2:	f7ff fc57 	bl	84ca4 <_fflush_r>
   853f6:	f8dd c004 	ldr.w	ip, [sp, #4]
   853fa:	2800      	cmp	r0, #0
   853fc:	f47f af6a 	bne.w	852d4 <__sfvwrite_r+0x1a8>
   85400:	4667      	mov	r7, ip
   85402:	e794      	b.n	8532e <__sfvwrite_r+0x202>
   85404:	4648      	mov	r0, r9
   85406:	f000 fc03 	bl	85c10 <_realloc_r>
   8540a:	9b00      	ldr	r3, [sp, #0]
   8540c:	4682      	mov	sl, r0
   8540e:	2800      	cmp	r0, #0
   85410:	f47f af12 	bne.w	85238 <__sfvwrite_r+0x10c>
   85414:	4648      	mov	r0, r9
   85416:	6921      	ldr	r1, [r4, #16]
   85418:	f7ff fdb0 	bl	84f7c <_free_r>
   8541c:	89a3      	ldrh	r3, [r4, #12]
   8541e:	220c      	movs	r2, #12
   85420:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   85424:	b29b      	uxth	r3, r3
   85426:	f8c9 2000 	str.w	r2, [r9]
   8542a:	e754      	b.n	852d6 <__sfvwrite_r+0x1aa>
   8542c:	2301      	movs	r3, #1
   8542e:	f10a 0801 	add.w	r8, sl, #1
   85432:	9300      	str	r3, [sp, #0]
   85434:	e761      	b.n	852fa <__sfvwrite_r+0x1ce>
   85436:	f04f 30ff 	mov.w	r0, #4294967295
   8543a:	e6ac      	b.n	85196 <__sfvwrite_r+0x6a>
   8543c:	230c      	movs	r3, #12
   8543e:	f8c9 3000 	str.w	r3, [r9]
   85442:	89a3      	ldrh	r3, [r4, #12]
   85444:	e747      	b.n	852d6 <__sfvwrite_r+0x1aa>
   85446:	bf00      	nop
   85448:	7ffffc00 	.word	0x7ffffc00

0008544c <_fwalk_reent>:
   8544c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85450:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   85454:	d01e      	beq.n	85494 <_fwalk_reent+0x48>
   85456:	4688      	mov	r8, r1
   85458:	4607      	mov	r7, r0
   8545a:	f04f 0900 	mov.w	r9, #0
   8545e:	6875      	ldr	r5, [r6, #4]
   85460:	68b4      	ldr	r4, [r6, #8]
   85462:	3d01      	subs	r5, #1
   85464:	d410      	bmi.n	85488 <_fwalk_reent+0x3c>
   85466:	89a3      	ldrh	r3, [r4, #12]
   85468:	3d01      	subs	r5, #1
   8546a:	2b01      	cmp	r3, #1
   8546c:	d908      	bls.n	85480 <_fwalk_reent+0x34>
   8546e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85472:	3301      	adds	r3, #1
   85474:	d004      	beq.n	85480 <_fwalk_reent+0x34>
   85476:	4638      	mov	r0, r7
   85478:	4621      	mov	r1, r4
   8547a:	47c0      	blx	r8
   8547c:	ea49 0900 	orr.w	r9, r9, r0
   85480:	1c6b      	adds	r3, r5, #1
   85482:	f104 0468 	add.w	r4, r4, #104	; 0x68
   85486:	d1ee      	bne.n	85466 <_fwalk_reent+0x1a>
   85488:	6836      	ldr	r6, [r6, #0]
   8548a:	2e00      	cmp	r6, #0
   8548c:	d1e7      	bne.n	8545e <_fwalk_reent+0x12>
   8548e:	4648      	mov	r0, r9
   85490:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85494:	46b1      	mov	r9, r6
   85496:	4648      	mov	r0, r9
   85498:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008549c <__locale_charset>:
   8549c:	4800      	ldr	r0, [pc, #0]	; (854a0 <__locale_charset+0x4>)
   8549e:	4770      	bx	lr
   854a0:	20070584 	.word	0x20070584

000854a4 <__locale_mb_cur_max>:
   854a4:	4b01      	ldr	r3, [pc, #4]	; (854ac <__locale_mb_cur_max+0x8>)
   854a6:	6818      	ldr	r0, [r3, #0]
   854a8:	4770      	bx	lr
   854aa:	bf00      	nop
   854ac:	200705a4 	.word	0x200705a4

000854b0 <__smakebuf_r>:
   854b0:	898b      	ldrh	r3, [r1, #12]
   854b2:	b29a      	uxth	r2, r3
   854b4:	f012 0f02 	tst.w	r2, #2
   854b8:	d13c      	bne.n	85534 <__smakebuf_r+0x84>
   854ba:	b5f0      	push	{r4, r5, r6, r7, lr}
   854bc:	460c      	mov	r4, r1
   854be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   854c2:	b091      	sub	sp, #68	; 0x44
   854c4:	2900      	cmp	r1, #0
   854c6:	4605      	mov	r5, r0
   854c8:	db19      	blt.n	854fe <__smakebuf_r+0x4e>
   854ca:	aa01      	add	r2, sp, #4
   854cc:	f000 ff2a 	bl	86324 <_fstat_r>
   854d0:	2800      	cmp	r0, #0
   854d2:	db12      	blt.n	854fa <__smakebuf_r+0x4a>
   854d4:	9b02      	ldr	r3, [sp, #8]
   854d6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   854da:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
   854de:	fab7 f787 	clz	r7, r7
   854e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   854e6:	ea4f 1757 	mov.w	r7, r7, lsr #5
   854ea:	d02a      	beq.n	85542 <__smakebuf_r+0x92>
   854ec:	89a3      	ldrh	r3, [r4, #12]
   854ee:	f44f 6680 	mov.w	r6, #1024	; 0x400
   854f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   854f6:	81a3      	strh	r3, [r4, #12]
   854f8:	e00b      	b.n	85512 <__smakebuf_r+0x62>
   854fa:	89a3      	ldrh	r3, [r4, #12]
   854fc:	b29a      	uxth	r2, r3
   854fe:	f012 0f80 	tst.w	r2, #128	; 0x80
   85502:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85506:	81a3      	strh	r3, [r4, #12]
   85508:	bf0c      	ite	eq
   8550a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8550e:	2640      	movne	r6, #64	; 0x40
   85510:	2700      	movs	r7, #0
   85512:	4628      	mov	r0, r5
   85514:	4631      	mov	r1, r6
   85516:	f000 f843 	bl	855a0 <_malloc_r>
   8551a:	89a3      	ldrh	r3, [r4, #12]
   8551c:	b340      	cbz	r0, 85570 <__smakebuf_r+0xc0>
   8551e:	4a1a      	ldr	r2, [pc, #104]	; (85588 <__smakebuf_r+0xd8>)
   85520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85524:	63ea      	str	r2, [r5, #60]	; 0x3c
   85526:	81a3      	strh	r3, [r4, #12]
   85528:	6020      	str	r0, [r4, #0]
   8552a:	6120      	str	r0, [r4, #16]
   8552c:	6166      	str	r6, [r4, #20]
   8552e:	b99f      	cbnz	r7, 85558 <__smakebuf_r+0xa8>
   85530:	b011      	add	sp, #68	; 0x44
   85532:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85534:	f101 0343 	add.w	r3, r1, #67	; 0x43
   85538:	2201      	movs	r2, #1
   8553a:	600b      	str	r3, [r1, #0]
   8553c:	610b      	str	r3, [r1, #16]
   8553e:	614a      	str	r2, [r1, #20]
   85540:	4770      	bx	lr
   85542:	4b12      	ldr	r3, [pc, #72]	; (8558c <__smakebuf_r+0xdc>)
   85544:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   85546:	429a      	cmp	r2, r3
   85548:	d1d0      	bne.n	854ec <__smakebuf_r+0x3c>
   8554a:	89a3      	ldrh	r3, [r4, #12]
   8554c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85550:	4333      	orrs	r3, r6
   85552:	81a3      	strh	r3, [r4, #12]
   85554:	64e6      	str	r6, [r4, #76]	; 0x4c
   85556:	e7dc      	b.n	85512 <__smakebuf_r+0x62>
   85558:	4628      	mov	r0, r5
   8555a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8555e:	f000 fef5 	bl	8634c <_isatty_r>
   85562:	2800      	cmp	r0, #0
   85564:	d0e4      	beq.n	85530 <__smakebuf_r+0x80>
   85566:	89a3      	ldrh	r3, [r4, #12]
   85568:	f043 0301 	orr.w	r3, r3, #1
   8556c:	81a3      	strh	r3, [r4, #12]
   8556e:	e7df      	b.n	85530 <__smakebuf_r+0x80>
   85570:	059a      	lsls	r2, r3, #22
   85572:	d4dd      	bmi.n	85530 <__smakebuf_r+0x80>
   85574:	f104 0243 	add.w	r2, r4, #67	; 0x43
   85578:	f043 0302 	orr.w	r3, r3, #2
   8557c:	2101      	movs	r1, #1
   8557e:	81a3      	strh	r3, [r4, #12]
   85580:	6022      	str	r2, [r4, #0]
   85582:	6122      	str	r2, [r4, #16]
   85584:	6161      	str	r1, [r4, #20]
   85586:	e7d3      	b.n	85530 <__smakebuf_r+0x80>
   85588:	00084cd1 	.word	0x00084cd1
   8558c:	00086071 	.word	0x00086071

00085590 <malloc>:
   85590:	4b02      	ldr	r3, [pc, #8]	; (8559c <malloc+0xc>)
   85592:	4601      	mov	r1, r0
   85594:	6818      	ldr	r0, [r3, #0]
   85596:	f000 b803 	b.w	855a0 <_malloc_r>
   8559a:	bf00      	nop
   8559c:	20070580 	.word	0x20070580

000855a0 <_malloc_r>:
   855a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855a4:	f101 050b 	add.w	r5, r1, #11
   855a8:	2d16      	cmp	r5, #22
   855aa:	b083      	sub	sp, #12
   855ac:	4606      	mov	r6, r0
   855ae:	d927      	bls.n	85600 <_malloc_r+0x60>
   855b0:	f035 0507 	bics.w	r5, r5, #7
   855b4:	f100 80b6 	bmi.w	85724 <_malloc_r+0x184>
   855b8:	42a9      	cmp	r1, r5
   855ba:	f200 80b3 	bhi.w	85724 <_malloc_r+0x184>
   855be:	f000 fb23 	bl	85c08 <__malloc_lock>
   855c2:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   855c6:	d222      	bcs.n	8560e <_malloc_r+0x6e>
   855c8:	4fbc      	ldr	r7, [pc, #752]	; (858bc <_malloc_r+0x31c>)
   855ca:	08e8      	lsrs	r0, r5, #3
   855cc:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
   855d0:	68dc      	ldr	r4, [r3, #12]
   855d2:	429c      	cmp	r4, r3
   855d4:	f000 81bc 	beq.w	85950 <_malloc_r+0x3b0>
   855d8:	6863      	ldr	r3, [r4, #4]
   855da:	68e1      	ldr	r1, [r4, #12]
   855dc:	f023 0303 	bic.w	r3, r3, #3
   855e0:	4423      	add	r3, r4
   855e2:	685a      	ldr	r2, [r3, #4]
   855e4:	68a5      	ldr	r5, [r4, #8]
   855e6:	f042 0201 	orr.w	r2, r2, #1
   855ea:	60e9      	str	r1, [r5, #12]
   855ec:	4630      	mov	r0, r6
   855ee:	608d      	str	r5, [r1, #8]
   855f0:	605a      	str	r2, [r3, #4]
   855f2:	f000 fb0b 	bl	85c0c <__malloc_unlock>
   855f6:	3408      	adds	r4, #8
   855f8:	4620      	mov	r0, r4
   855fa:	b003      	add	sp, #12
   855fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85600:	2910      	cmp	r1, #16
   85602:	f200 808f 	bhi.w	85724 <_malloc_r+0x184>
   85606:	f000 faff 	bl	85c08 <__malloc_lock>
   8560a:	2510      	movs	r5, #16
   8560c:	e7dc      	b.n	855c8 <_malloc_r+0x28>
   8560e:	0a68      	lsrs	r0, r5, #9
   85610:	f000 808f 	beq.w	85732 <_malloc_r+0x192>
   85614:	2804      	cmp	r0, #4
   85616:	f200 8147 	bhi.w	858a8 <_malloc_r+0x308>
   8561a:	09a8      	lsrs	r0, r5, #6
   8561c:	3038      	adds	r0, #56	; 0x38
   8561e:	0041      	lsls	r1, r0, #1
   85620:	4fa6      	ldr	r7, [pc, #664]	; (858bc <_malloc_r+0x31c>)
   85622:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85626:	68cc      	ldr	r4, [r1, #12]
   85628:	42a1      	cmp	r1, r4
   8562a:	d106      	bne.n	8563a <_malloc_r+0x9a>
   8562c:	e00c      	b.n	85648 <_malloc_r+0xa8>
   8562e:	2a00      	cmp	r2, #0
   85630:	f280 8082 	bge.w	85738 <_malloc_r+0x198>
   85634:	68e4      	ldr	r4, [r4, #12]
   85636:	42a1      	cmp	r1, r4
   85638:	d006      	beq.n	85648 <_malloc_r+0xa8>
   8563a:	6863      	ldr	r3, [r4, #4]
   8563c:	f023 0303 	bic.w	r3, r3, #3
   85640:	1b5a      	subs	r2, r3, r5
   85642:	2a0f      	cmp	r2, #15
   85644:	ddf3      	ble.n	8562e <_malloc_r+0x8e>
   85646:	3801      	subs	r0, #1
   85648:	3001      	adds	r0, #1
   8564a:	499c      	ldr	r1, [pc, #624]	; (858bc <_malloc_r+0x31c>)
   8564c:	693c      	ldr	r4, [r7, #16]
   8564e:	f101 0e08 	add.w	lr, r1, #8
   85652:	4574      	cmp	r4, lr
   85654:	f000 8171 	beq.w	8593a <_malloc_r+0x39a>
   85658:	6863      	ldr	r3, [r4, #4]
   8565a:	f023 0303 	bic.w	r3, r3, #3
   8565e:	1b5a      	subs	r2, r3, r5
   85660:	2a0f      	cmp	r2, #15
   85662:	f300 8157 	bgt.w	85914 <_malloc_r+0x374>
   85666:	2a00      	cmp	r2, #0
   85668:	f8c1 e014 	str.w	lr, [r1, #20]
   8566c:	f8c1 e010 	str.w	lr, [r1, #16]
   85670:	da66      	bge.n	85740 <_malloc_r+0x1a0>
   85672:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85676:	f080 812d 	bcs.w	858d4 <_malloc_r+0x334>
   8567a:	08db      	lsrs	r3, r3, #3
   8567c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
   85680:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   85684:	684a      	ldr	r2, [r1, #4]
   85686:	2301      	movs	r3, #1
   85688:	fa03 f30c 	lsl.w	r3, r3, ip
   8568c:	f8d8 c008 	ldr.w	ip, [r8, #8]
   85690:	4313      	orrs	r3, r2
   85692:	f8c4 c008 	str.w	ip, [r4, #8]
   85696:	f8c4 800c 	str.w	r8, [r4, #12]
   8569a:	604b      	str	r3, [r1, #4]
   8569c:	f8c8 4008 	str.w	r4, [r8, #8]
   856a0:	f8cc 400c 	str.w	r4, [ip, #12]
   856a4:	1082      	asrs	r2, r0, #2
   856a6:	2401      	movs	r4, #1
   856a8:	4094      	lsls	r4, r2
   856aa:	429c      	cmp	r4, r3
   856ac:	d855      	bhi.n	8575a <_malloc_r+0x1ba>
   856ae:	4223      	tst	r3, r4
   856b0:	d106      	bne.n	856c0 <_malloc_r+0x120>
   856b2:	f020 0003 	bic.w	r0, r0, #3
   856b6:	0064      	lsls	r4, r4, #1
   856b8:	4223      	tst	r3, r4
   856ba:	f100 0004 	add.w	r0, r0, #4
   856be:	d0fa      	beq.n	856b6 <_malloc_r+0x116>
   856c0:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
   856c4:	46c4      	mov	ip, r8
   856c6:	4681      	mov	r9, r0
   856c8:	f8dc 300c 	ldr.w	r3, [ip, #12]
   856cc:	459c      	cmp	ip, r3
   856ce:	d107      	bne.n	856e0 <_malloc_r+0x140>
   856d0:	e135      	b.n	8593e <_malloc_r+0x39e>
   856d2:	2900      	cmp	r1, #0
   856d4:	f280 8145 	bge.w	85962 <_malloc_r+0x3c2>
   856d8:	68db      	ldr	r3, [r3, #12]
   856da:	459c      	cmp	ip, r3
   856dc:	f000 812f 	beq.w	8593e <_malloc_r+0x39e>
   856e0:	685a      	ldr	r2, [r3, #4]
   856e2:	f022 0203 	bic.w	r2, r2, #3
   856e6:	1b51      	subs	r1, r2, r5
   856e8:	290f      	cmp	r1, #15
   856ea:	ddf2      	ble.n	856d2 <_malloc_r+0x132>
   856ec:	461c      	mov	r4, r3
   856ee:	68da      	ldr	r2, [r3, #12]
   856f0:	f854 cf08 	ldr.w	ip, [r4, #8]!
   856f4:	f045 0901 	orr.w	r9, r5, #1
   856f8:	f041 0801 	orr.w	r8, r1, #1
   856fc:	441d      	add	r5, r3
   856fe:	f8c3 9004 	str.w	r9, [r3, #4]
   85702:	4630      	mov	r0, r6
   85704:	f8cc 200c 	str.w	r2, [ip, #12]
   85708:	f8c2 c008 	str.w	ip, [r2, #8]
   8570c:	617d      	str	r5, [r7, #20]
   8570e:	613d      	str	r5, [r7, #16]
   85710:	f8c5 e00c 	str.w	lr, [r5, #12]
   85714:	f8c5 e008 	str.w	lr, [r5, #8]
   85718:	f8c5 8004 	str.w	r8, [r5, #4]
   8571c:	5069      	str	r1, [r5, r1]
   8571e:	f000 fa75 	bl	85c0c <__malloc_unlock>
   85722:	e769      	b.n	855f8 <_malloc_r+0x58>
   85724:	2400      	movs	r4, #0
   85726:	4620      	mov	r0, r4
   85728:	230c      	movs	r3, #12
   8572a:	6033      	str	r3, [r6, #0]
   8572c:	b003      	add	sp, #12
   8572e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85732:	217e      	movs	r1, #126	; 0x7e
   85734:	203f      	movs	r0, #63	; 0x3f
   85736:	e773      	b.n	85620 <_malloc_r+0x80>
   85738:	4423      	add	r3, r4
   8573a:	685a      	ldr	r2, [r3, #4]
   8573c:	68e1      	ldr	r1, [r4, #12]
   8573e:	e751      	b.n	855e4 <_malloc_r+0x44>
   85740:	4423      	add	r3, r4
   85742:	685a      	ldr	r2, [r3, #4]
   85744:	4630      	mov	r0, r6
   85746:	f042 0201 	orr.w	r2, r2, #1
   8574a:	605a      	str	r2, [r3, #4]
   8574c:	3408      	adds	r4, #8
   8574e:	f000 fa5d 	bl	85c0c <__malloc_unlock>
   85752:	4620      	mov	r0, r4
   85754:	b003      	add	sp, #12
   85756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8575a:	68bc      	ldr	r4, [r7, #8]
   8575c:	6863      	ldr	r3, [r4, #4]
   8575e:	f023 0803 	bic.w	r8, r3, #3
   85762:	4545      	cmp	r5, r8
   85764:	d804      	bhi.n	85770 <_malloc_r+0x1d0>
   85766:	ebc5 0308 	rsb	r3, r5, r8
   8576a:	2b0f      	cmp	r3, #15
   8576c:	f300 808c 	bgt.w	85888 <_malloc_r+0x2e8>
   85770:	4b53      	ldr	r3, [pc, #332]	; (858c0 <_malloc_r+0x320>)
   85772:	f8df a15c 	ldr.w	sl, [pc, #348]	; 858d0 <_malloc_r+0x330>
   85776:	681a      	ldr	r2, [r3, #0]
   85778:	f8da 3000 	ldr.w	r3, [sl]
   8577c:	442a      	add	r2, r5
   8577e:	3301      	adds	r3, #1
   85780:	eb04 0b08 	add.w	fp, r4, r8
   85784:	f000 8151 	beq.w	85a2a <_malloc_r+0x48a>
   85788:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   8578c:	320f      	adds	r2, #15
   8578e:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   85792:	f022 020f 	bic.w	r2, r2, #15
   85796:	4611      	mov	r1, r2
   85798:	4630      	mov	r0, r6
   8579a:	9201      	str	r2, [sp, #4]
   8579c:	f000 fc28 	bl	85ff0 <_sbrk_r>
   857a0:	f1b0 3fff 	cmp.w	r0, #4294967295
   857a4:	4681      	mov	r9, r0
   857a6:	9a01      	ldr	r2, [sp, #4]
   857a8:	f000 8148 	beq.w	85a3c <_malloc_r+0x49c>
   857ac:	4583      	cmp	fp, r0
   857ae:	f200 80ef 	bhi.w	85990 <_malloc_r+0x3f0>
   857b2:	4b44      	ldr	r3, [pc, #272]	; (858c4 <_malloc_r+0x324>)
   857b4:	45cb      	cmp	fp, r9
   857b6:	6819      	ldr	r1, [r3, #0]
   857b8:	4411      	add	r1, r2
   857ba:	6019      	str	r1, [r3, #0]
   857bc:	f000 8143 	beq.w	85a46 <_malloc_r+0x4a6>
   857c0:	f8da 0000 	ldr.w	r0, [sl]
   857c4:	f8df e108 	ldr.w	lr, [pc, #264]	; 858d0 <_malloc_r+0x330>
   857c8:	3001      	adds	r0, #1
   857ca:	bf1b      	ittet	ne
   857cc:	ebcb 0b09 	rsbne	fp, fp, r9
   857d0:	4459      	addne	r1, fp
   857d2:	f8ce 9000 	streq.w	r9, [lr]
   857d6:	6019      	strne	r1, [r3, #0]
   857d8:	f019 0107 	ands.w	r1, r9, #7
   857dc:	f000 8108 	beq.w	859f0 <_malloc_r+0x450>
   857e0:	f1c1 0008 	rsb	r0, r1, #8
   857e4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   857e8:	4481      	add	r9, r0
   857ea:	3108      	adds	r1, #8
   857ec:	444a      	add	r2, r9
   857ee:	f3c2 020b 	ubfx	r2, r2, #0, #12
   857f2:	ebc2 0a01 	rsb	sl, r2, r1
   857f6:	4651      	mov	r1, sl
   857f8:	4630      	mov	r0, r6
   857fa:	9301      	str	r3, [sp, #4]
   857fc:	f000 fbf8 	bl	85ff0 <_sbrk_r>
   85800:	1c43      	adds	r3, r0, #1
   85802:	9b01      	ldr	r3, [sp, #4]
   85804:	f000 812d 	beq.w	85a62 <_malloc_r+0x4c2>
   85808:	ebc9 0200 	rsb	r2, r9, r0
   8580c:	4452      	add	r2, sl
   8580e:	f042 0201 	orr.w	r2, r2, #1
   85812:	6819      	ldr	r1, [r3, #0]
   85814:	42bc      	cmp	r4, r7
   85816:	4451      	add	r1, sl
   85818:	f8c7 9008 	str.w	r9, [r7, #8]
   8581c:	6019      	str	r1, [r3, #0]
   8581e:	f8c9 2004 	str.w	r2, [r9, #4]
   85822:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 858c4 <_malloc_r+0x324>
   85826:	d016      	beq.n	85856 <_malloc_r+0x2b6>
   85828:	f1b8 0f0f 	cmp.w	r8, #15
   8582c:	f240 80ef 	bls.w	85a0e <_malloc_r+0x46e>
   85830:	6862      	ldr	r2, [r4, #4]
   85832:	f1a8 030c 	sub.w	r3, r8, #12
   85836:	f023 0307 	bic.w	r3, r3, #7
   8583a:	f002 0201 	and.w	r2, r2, #1
   8583e:	18e0      	adds	r0, r4, r3
   85840:	f04f 0e05 	mov.w	lr, #5
   85844:	431a      	orrs	r2, r3
   85846:	2b0f      	cmp	r3, #15
   85848:	6062      	str	r2, [r4, #4]
   8584a:	f8c0 e004 	str.w	lr, [r0, #4]
   8584e:	f8c0 e008 	str.w	lr, [r0, #8]
   85852:	f200 810a 	bhi.w	85a6a <_malloc_r+0x4ca>
   85856:	4b1c      	ldr	r3, [pc, #112]	; (858c8 <_malloc_r+0x328>)
   85858:	68bc      	ldr	r4, [r7, #8]
   8585a:	681a      	ldr	r2, [r3, #0]
   8585c:	4291      	cmp	r1, r2
   8585e:	bf88      	it	hi
   85860:	6019      	strhi	r1, [r3, #0]
   85862:	4b1a      	ldr	r3, [pc, #104]	; (858cc <_malloc_r+0x32c>)
   85864:	681a      	ldr	r2, [r3, #0]
   85866:	4291      	cmp	r1, r2
   85868:	6862      	ldr	r2, [r4, #4]
   8586a:	bf88      	it	hi
   8586c:	6019      	strhi	r1, [r3, #0]
   8586e:	f022 0203 	bic.w	r2, r2, #3
   85872:	4295      	cmp	r5, r2
   85874:	eba2 0305 	sub.w	r3, r2, r5
   85878:	d801      	bhi.n	8587e <_malloc_r+0x2de>
   8587a:	2b0f      	cmp	r3, #15
   8587c:	dc04      	bgt.n	85888 <_malloc_r+0x2e8>
   8587e:	4630      	mov	r0, r6
   85880:	f000 f9c4 	bl	85c0c <__malloc_unlock>
   85884:	2400      	movs	r4, #0
   85886:	e6b7      	b.n	855f8 <_malloc_r+0x58>
   85888:	f045 0201 	orr.w	r2, r5, #1
   8588c:	f043 0301 	orr.w	r3, r3, #1
   85890:	4425      	add	r5, r4
   85892:	6062      	str	r2, [r4, #4]
   85894:	4630      	mov	r0, r6
   85896:	60bd      	str	r5, [r7, #8]
   85898:	3408      	adds	r4, #8
   8589a:	606b      	str	r3, [r5, #4]
   8589c:	f000 f9b6 	bl	85c0c <__malloc_unlock>
   858a0:	4620      	mov	r0, r4
   858a2:	b003      	add	sp, #12
   858a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   858a8:	2814      	cmp	r0, #20
   858aa:	d969      	bls.n	85980 <_malloc_r+0x3e0>
   858ac:	2854      	cmp	r0, #84	; 0x54
   858ae:	f200 8098 	bhi.w	859e2 <_malloc_r+0x442>
   858b2:	0b28      	lsrs	r0, r5, #12
   858b4:	306e      	adds	r0, #110	; 0x6e
   858b6:	0041      	lsls	r1, r0, #1
   858b8:	e6b2      	b.n	85620 <_malloc_r+0x80>
   858ba:	bf00      	nop
   858bc:	200705a8 	.word	0x200705a8
   858c0:	20078c44 	.word	0x20078c44
   858c4:	20078c48 	.word	0x20078c48
   858c8:	20078c40 	.word	0x20078c40
   858cc:	20078c3c 	.word	0x20078c3c
   858d0:	200709b4 	.word	0x200709b4
   858d4:	0a5a      	lsrs	r2, r3, #9
   858d6:	2a04      	cmp	r2, #4
   858d8:	d955      	bls.n	85986 <_malloc_r+0x3e6>
   858da:	2a14      	cmp	r2, #20
   858dc:	f200 80a7 	bhi.w	85a2e <_malloc_r+0x48e>
   858e0:	325b      	adds	r2, #91	; 0x5b
   858e2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   858e6:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
   858ea:	f8dc 1008 	ldr.w	r1, [ip, #8]
   858ee:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 85aa8 <_malloc_r+0x508>
   858f2:	4561      	cmp	r1, ip
   858f4:	d07f      	beq.n	859f6 <_malloc_r+0x456>
   858f6:	684a      	ldr	r2, [r1, #4]
   858f8:	f022 0203 	bic.w	r2, r2, #3
   858fc:	4293      	cmp	r3, r2
   858fe:	d202      	bcs.n	85906 <_malloc_r+0x366>
   85900:	6889      	ldr	r1, [r1, #8]
   85902:	458c      	cmp	ip, r1
   85904:	d1f7      	bne.n	858f6 <_malloc_r+0x356>
   85906:	68ca      	ldr	r2, [r1, #12]
   85908:	687b      	ldr	r3, [r7, #4]
   8590a:	60e2      	str	r2, [r4, #12]
   8590c:	60a1      	str	r1, [r4, #8]
   8590e:	6094      	str	r4, [r2, #8]
   85910:	60cc      	str	r4, [r1, #12]
   85912:	e6c7      	b.n	856a4 <_malloc_r+0x104>
   85914:	f045 0701 	orr.w	r7, r5, #1
   85918:	f042 0301 	orr.w	r3, r2, #1
   8591c:	4425      	add	r5, r4
   8591e:	6067      	str	r7, [r4, #4]
   85920:	4630      	mov	r0, r6
   85922:	614d      	str	r5, [r1, #20]
   85924:	610d      	str	r5, [r1, #16]
   85926:	f8c5 e00c 	str.w	lr, [r5, #12]
   8592a:	f8c5 e008 	str.w	lr, [r5, #8]
   8592e:	606b      	str	r3, [r5, #4]
   85930:	50aa      	str	r2, [r5, r2]
   85932:	3408      	adds	r4, #8
   85934:	f000 f96a 	bl	85c0c <__malloc_unlock>
   85938:	e65e      	b.n	855f8 <_malloc_r+0x58>
   8593a:	684b      	ldr	r3, [r1, #4]
   8593c:	e6b2      	b.n	856a4 <_malloc_r+0x104>
   8593e:	f109 0901 	add.w	r9, r9, #1
   85942:	f019 0f03 	tst.w	r9, #3
   85946:	f10c 0c08 	add.w	ip, ip, #8
   8594a:	f47f aebd 	bne.w	856c8 <_malloc_r+0x128>
   8594e:	e02c      	b.n	859aa <_malloc_r+0x40a>
   85950:	f104 0308 	add.w	r3, r4, #8
   85954:	6964      	ldr	r4, [r4, #20]
   85956:	42a3      	cmp	r3, r4
   85958:	bf08      	it	eq
   8595a:	3002      	addeq	r0, #2
   8595c:	f43f ae75 	beq.w	8564a <_malloc_r+0xaa>
   85960:	e63a      	b.n	855d8 <_malloc_r+0x38>
   85962:	461c      	mov	r4, r3
   85964:	441a      	add	r2, r3
   85966:	6851      	ldr	r1, [r2, #4]
   85968:	68db      	ldr	r3, [r3, #12]
   8596a:	f854 5f08 	ldr.w	r5, [r4, #8]!
   8596e:	f041 0101 	orr.w	r1, r1, #1
   85972:	6051      	str	r1, [r2, #4]
   85974:	4630      	mov	r0, r6
   85976:	60eb      	str	r3, [r5, #12]
   85978:	609d      	str	r5, [r3, #8]
   8597a:	f000 f947 	bl	85c0c <__malloc_unlock>
   8597e:	e63b      	b.n	855f8 <_malloc_r+0x58>
   85980:	305b      	adds	r0, #91	; 0x5b
   85982:	0041      	lsls	r1, r0, #1
   85984:	e64c      	b.n	85620 <_malloc_r+0x80>
   85986:	099a      	lsrs	r2, r3, #6
   85988:	3238      	adds	r2, #56	; 0x38
   8598a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   8598e:	e7aa      	b.n	858e6 <_malloc_r+0x346>
   85990:	42bc      	cmp	r4, r7
   85992:	4b45      	ldr	r3, [pc, #276]	; (85aa8 <_malloc_r+0x508>)
   85994:	f43f af0d 	beq.w	857b2 <_malloc_r+0x212>
   85998:	689c      	ldr	r4, [r3, #8]
   8599a:	6862      	ldr	r2, [r4, #4]
   8599c:	f022 0203 	bic.w	r2, r2, #3
   859a0:	e767      	b.n	85872 <_malloc_r+0x2d2>
   859a2:	f8d8 8000 	ldr.w	r8, [r8]
   859a6:	4598      	cmp	r8, r3
   859a8:	d17c      	bne.n	85aa4 <_malloc_r+0x504>
   859aa:	f010 0f03 	tst.w	r0, #3
   859ae:	f1a8 0308 	sub.w	r3, r8, #8
   859b2:	f100 30ff 	add.w	r0, r0, #4294967295
   859b6:	d1f4      	bne.n	859a2 <_malloc_r+0x402>
   859b8:	687b      	ldr	r3, [r7, #4]
   859ba:	ea23 0304 	bic.w	r3, r3, r4
   859be:	607b      	str	r3, [r7, #4]
   859c0:	0064      	lsls	r4, r4, #1
   859c2:	429c      	cmp	r4, r3
   859c4:	f63f aec9 	bhi.w	8575a <_malloc_r+0x1ba>
   859c8:	2c00      	cmp	r4, #0
   859ca:	f43f aec6 	beq.w	8575a <_malloc_r+0x1ba>
   859ce:	4223      	tst	r3, r4
   859d0:	4648      	mov	r0, r9
   859d2:	f47f ae75 	bne.w	856c0 <_malloc_r+0x120>
   859d6:	0064      	lsls	r4, r4, #1
   859d8:	4223      	tst	r3, r4
   859da:	f100 0004 	add.w	r0, r0, #4
   859de:	d0fa      	beq.n	859d6 <_malloc_r+0x436>
   859e0:	e66e      	b.n	856c0 <_malloc_r+0x120>
   859e2:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   859e6:	d818      	bhi.n	85a1a <_malloc_r+0x47a>
   859e8:	0be8      	lsrs	r0, r5, #15
   859ea:	3077      	adds	r0, #119	; 0x77
   859ec:	0041      	lsls	r1, r0, #1
   859ee:	e617      	b.n	85620 <_malloc_r+0x80>
   859f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   859f4:	e6fa      	b.n	857ec <_malloc_r+0x24c>
   859f6:	f8d8 3004 	ldr.w	r3, [r8, #4]
   859fa:	1092      	asrs	r2, r2, #2
   859fc:	f04f 0c01 	mov.w	ip, #1
   85a00:	fa0c f202 	lsl.w	r2, ip, r2
   85a04:	4313      	orrs	r3, r2
   85a06:	f8c8 3004 	str.w	r3, [r8, #4]
   85a0a:	460a      	mov	r2, r1
   85a0c:	e77d      	b.n	8590a <_malloc_r+0x36a>
   85a0e:	2301      	movs	r3, #1
   85a10:	f8c9 3004 	str.w	r3, [r9, #4]
   85a14:	464c      	mov	r4, r9
   85a16:	2200      	movs	r2, #0
   85a18:	e72b      	b.n	85872 <_malloc_r+0x2d2>
   85a1a:	f240 5354 	movw	r3, #1364	; 0x554
   85a1e:	4298      	cmp	r0, r3
   85a20:	d81c      	bhi.n	85a5c <_malloc_r+0x4bc>
   85a22:	0ca8      	lsrs	r0, r5, #18
   85a24:	307c      	adds	r0, #124	; 0x7c
   85a26:	0041      	lsls	r1, r0, #1
   85a28:	e5fa      	b.n	85620 <_malloc_r+0x80>
   85a2a:	3210      	adds	r2, #16
   85a2c:	e6b3      	b.n	85796 <_malloc_r+0x1f6>
   85a2e:	2a54      	cmp	r2, #84	; 0x54
   85a30:	d823      	bhi.n	85a7a <_malloc_r+0x4da>
   85a32:	0b1a      	lsrs	r2, r3, #12
   85a34:	326e      	adds	r2, #110	; 0x6e
   85a36:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85a3a:	e754      	b.n	858e6 <_malloc_r+0x346>
   85a3c:	68bc      	ldr	r4, [r7, #8]
   85a3e:	6862      	ldr	r2, [r4, #4]
   85a40:	f022 0203 	bic.w	r2, r2, #3
   85a44:	e715      	b.n	85872 <_malloc_r+0x2d2>
   85a46:	f3cb 000b 	ubfx	r0, fp, #0, #12
   85a4a:	2800      	cmp	r0, #0
   85a4c:	f47f aeb8 	bne.w	857c0 <_malloc_r+0x220>
   85a50:	4442      	add	r2, r8
   85a52:	68bb      	ldr	r3, [r7, #8]
   85a54:	f042 0201 	orr.w	r2, r2, #1
   85a58:	605a      	str	r2, [r3, #4]
   85a5a:	e6fc      	b.n	85856 <_malloc_r+0x2b6>
   85a5c:	21fc      	movs	r1, #252	; 0xfc
   85a5e:	207e      	movs	r0, #126	; 0x7e
   85a60:	e5de      	b.n	85620 <_malloc_r+0x80>
   85a62:	2201      	movs	r2, #1
   85a64:	f04f 0a00 	mov.w	sl, #0
   85a68:	e6d3      	b.n	85812 <_malloc_r+0x272>
   85a6a:	f104 0108 	add.w	r1, r4, #8
   85a6e:	4630      	mov	r0, r6
   85a70:	f7ff fa84 	bl	84f7c <_free_r>
   85a74:	f8da 1000 	ldr.w	r1, [sl]
   85a78:	e6ed      	b.n	85856 <_malloc_r+0x2b6>
   85a7a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85a7e:	d804      	bhi.n	85a8a <_malloc_r+0x4ea>
   85a80:	0bda      	lsrs	r2, r3, #15
   85a82:	3277      	adds	r2, #119	; 0x77
   85a84:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85a88:	e72d      	b.n	858e6 <_malloc_r+0x346>
   85a8a:	f240 5154 	movw	r1, #1364	; 0x554
   85a8e:	428a      	cmp	r2, r1
   85a90:	d804      	bhi.n	85a9c <_malloc_r+0x4fc>
   85a92:	0c9a      	lsrs	r2, r3, #18
   85a94:	327c      	adds	r2, #124	; 0x7c
   85a96:	ea4f 0c42 	mov.w	ip, r2, lsl #1
   85a9a:	e724      	b.n	858e6 <_malloc_r+0x346>
   85a9c:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
   85aa0:	227e      	movs	r2, #126	; 0x7e
   85aa2:	e720      	b.n	858e6 <_malloc_r+0x346>
   85aa4:	687b      	ldr	r3, [r7, #4]
   85aa6:	e78b      	b.n	859c0 <_malloc_r+0x420>
   85aa8:	200705a8 	.word	0x200705a8

00085aac <memchr>:
   85aac:	0783      	lsls	r3, r0, #30
   85aae:	b470      	push	{r4, r5, r6}
   85ab0:	b2c9      	uxtb	r1, r1
   85ab2:	d040      	beq.n	85b36 <memchr+0x8a>
   85ab4:	1e54      	subs	r4, r2, #1
   85ab6:	2a00      	cmp	r2, #0
   85ab8:	d03f      	beq.n	85b3a <memchr+0x8e>
   85aba:	7803      	ldrb	r3, [r0, #0]
   85abc:	428b      	cmp	r3, r1
   85abe:	bf18      	it	ne
   85ac0:	1c43      	addne	r3, r0, #1
   85ac2:	d105      	bne.n	85ad0 <memchr+0x24>
   85ac4:	e01c      	b.n	85b00 <memchr+0x54>
   85ac6:	b1ec      	cbz	r4, 85b04 <memchr+0x58>
   85ac8:	7802      	ldrb	r2, [r0, #0]
   85aca:	3c01      	subs	r4, #1
   85acc:	428a      	cmp	r2, r1
   85ace:	d017      	beq.n	85b00 <memchr+0x54>
   85ad0:	f013 0f03 	tst.w	r3, #3
   85ad4:	4618      	mov	r0, r3
   85ad6:	f103 0301 	add.w	r3, r3, #1
   85ada:	d1f4      	bne.n	85ac6 <memchr+0x1a>
   85adc:	2c03      	cmp	r4, #3
   85ade:	d814      	bhi.n	85b0a <memchr+0x5e>
   85ae0:	b184      	cbz	r4, 85b04 <memchr+0x58>
   85ae2:	7803      	ldrb	r3, [r0, #0]
   85ae4:	428b      	cmp	r3, r1
   85ae6:	d00b      	beq.n	85b00 <memchr+0x54>
   85ae8:	1905      	adds	r5, r0, r4
   85aea:	1c43      	adds	r3, r0, #1
   85aec:	e002      	b.n	85af4 <memchr+0x48>
   85aee:	7802      	ldrb	r2, [r0, #0]
   85af0:	428a      	cmp	r2, r1
   85af2:	d005      	beq.n	85b00 <memchr+0x54>
   85af4:	42ab      	cmp	r3, r5
   85af6:	4618      	mov	r0, r3
   85af8:	f103 0301 	add.w	r3, r3, #1
   85afc:	d1f7      	bne.n	85aee <memchr+0x42>
   85afe:	2000      	movs	r0, #0
   85b00:	bc70      	pop	{r4, r5, r6}
   85b02:	4770      	bx	lr
   85b04:	4620      	mov	r0, r4
   85b06:	bc70      	pop	{r4, r5, r6}
   85b08:	4770      	bx	lr
   85b0a:	4602      	mov	r2, r0
   85b0c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85b10:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85b14:	6813      	ldr	r3, [r2, #0]
   85b16:	4610      	mov	r0, r2
   85b18:	4073      	eors	r3, r6
   85b1a:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
   85b1e:	ea25 0303 	bic.w	r3, r5, r3
   85b22:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   85b26:	f102 0204 	add.w	r2, r2, #4
   85b2a:	d1d9      	bne.n	85ae0 <memchr+0x34>
   85b2c:	3c04      	subs	r4, #4
   85b2e:	2c03      	cmp	r4, #3
   85b30:	4610      	mov	r0, r2
   85b32:	d8ef      	bhi.n	85b14 <memchr+0x68>
   85b34:	e7d4      	b.n	85ae0 <memchr+0x34>
   85b36:	4614      	mov	r4, r2
   85b38:	e7d0      	b.n	85adc <memchr+0x30>
   85b3a:	4610      	mov	r0, r2
   85b3c:	e7e0      	b.n	85b00 <memchr+0x54>
   85b3e:	bf00      	nop

00085b40 <memmove>:
   85b40:	4288      	cmp	r0, r1
   85b42:	b5f0      	push	{r4, r5, r6, r7, lr}
   85b44:	d90d      	bls.n	85b62 <memmove+0x22>
   85b46:	188b      	adds	r3, r1, r2
   85b48:	4298      	cmp	r0, r3
   85b4a:	d20a      	bcs.n	85b62 <memmove+0x22>
   85b4c:	1881      	adds	r1, r0, r2
   85b4e:	2a00      	cmp	r2, #0
   85b50:	d054      	beq.n	85bfc <memmove+0xbc>
   85b52:	1a9a      	subs	r2, r3, r2
   85b54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   85b58:	4293      	cmp	r3, r2
   85b5a:	f801 4d01 	strb.w	r4, [r1, #-1]!
   85b5e:	d1f9      	bne.n	85b54 <memmove+0x14>
   85b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85b62:	2a0f      	cmp	r2, #15
   85b64:	d948      	bls.n	85bf8 <memmove+0xb8>
   85b66:	ea40 0301 	orr.w	r3, r0, r1
   85b6a:	079b      	lsls	r3, r3, #30
   85b6c:	d147      	bne.n	85bfe <memmove+0xbe>
   85b6e:	4615      	mov	r5, r2
   85b70:	f100 0410 	add.w	r4, r0, #16
   85b74:	f101 0310 	add.w	r3, r1, #16
   85b78:	f853 6c10 	ldr.w	r6, [r3, #-16]
   85b7c:	3d10      	subs	r5, #16
   85b7e:	f844 6c10 	str.w	r6, [r4, #-16]
   85b82:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   85b86:	2d0f      	cmp	r5, #15
   85b88:	f844 6c0c 	str.w	r6, [r4, #-12]
   85b8c:	f853 6c08 	ldr.w	r6, [r3, #-8]
   85b90:	f104 0410 	add.w	r4, r4, #16
   85b94:	f844 6c18 	str.w	r6, [r4, #-24]
   85b98:	f853 6c04 	ldr.w	r6, [r3, #-4]
   85b9c:	f103 0310 	add.w	r3, r3, #16
   85ba0:	f844 6c14 	str.w	r6, [r4, #-20]
   85ba4:	d8e8      	bhi.n	85b78 <memmove+0x38>
   85ba6:	f1a2 0310 	sub.w	r3, r2, #16
   85baa:	f023 030f 	bic.w	r3, r3, #15
   85bae:	f002 0e0f 	and.w	lr, r2, #15
   85bb2:	3310      	adds	r3, #16
   85bb4:	f1be 0f03 	cmp.w	lr, #3
   85bb8:	4419      	add	r1, r3
   85bba:	4403      	add	r3, r0
   85bbc:	d921      	bls.n	85c02 <memmove+0xc2>
   85bbe:	460e      	mov	r6, r1
   85bc0:	4674      	mov	r4, lr
   85bc2:	1f1d      	subs	r5, r3, #4
   85bc4:	f856 7b04 	ldr.w	r7, [r6], #4
   85bc8:	3c04      	subs	r4, #4
   85bca:	2c03      	cmp	r4, #3
   85bcc:	f845 7f04 	str.w	r7, [r5, #4]!
   85bd0:	d8f8      	bhi.n	85bc4 <memmove+0x84>
   85bd2:	f1ae 0404 	sub.w	r4, lr, #4
   85bd6:	f024 0403 	bic.w	r4, r4, #3
   85bda:	3404      	adds	r4, #4
   85bdc:	4423      	add	r3, r4
   85bde:	4421      	add	r1, r4
   85be0:	f002 0203 	and.w	r2, r2, #3
   85be4:	b152      	cbz	r2, 85bfc <memmove+0xbc>
   85be6:	3b01      	subs	r3, #1
   85be8:	440a      	add	r2, r1
   85bea:	f811 4b01 	ldrb.w	r4, [r1], #1
   85bee:	4291      	cmp	r1, r2
   85bf0:	f803 4f01 	strb.w	r4, [r3, #1]!
   85bf4:	d1f9      	bne.n	85bea <memmove+0xaa>
   85bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85bf8:	4603      	mov	r3, r0
   85bfa:	e7f3      	b.n	85be4 <memmove+0xa4>
   85bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85bfe:	4603      	mov	r3, r0
   85c00:	e7f1      	b.n	85be6 <memmove+0xa6>
   85c02:	4672      	mov	r2, lr
   85c04:	e7ee      	b.n	85be4 <memmove+0xa4>
   85c06:	bf00      	nop

00085c08 <__malloc_lock>:
   85c08:	4770      	bx	lr
   85c0a:	bf00      	nop

00085c0c <__malloc_unlock>:
   85c0c:	4770      	bx	lr
   85c0e:	bf00      	nop

00085c10 <_realloc_r>:
   85c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85c14:	4617      	mov	r7, r2
   85c16:	b083      	sub	sp, #12
   85c18:	460d      	mov	r5, r1
   85c1a:	2900      	cmp	r1, #0
   85c1c:	f000 80e2 	beq.w	85de4 <_realloc_r+0x1d4>
   85c20:	4681      	mov	r9, r0
   85c22:	f107 040b 	add.w	r4, r7, #11
   85c26:	f7ff ffef 	bl	85c08 <__malloc_lock>
   85c2a:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85c2e:	2c16      	cmp	r4, #22
   85c30:	f023 0603 	bic.w	r6, r3, #3
   85c34:	f1a5 0808 	sub.w	r8, r5, #8
   85c38:	d84b      	bhi.n	85cd2 <_realloc_r+0xc2>
   85c3a:	2210      	movs	r2, #16
   85c3c:	4614      	mov	r4, r2
   85c3e:	42a7      	cmp	r7, r4
   85c40:	d84c      	bhi.n	85cdc <_realloc_r+0xcc>
   85c42:	4296      	cmp	r6, r2
   85c44:	da51      	bge.n	85cea <_realloc_r+0xda>
   85c46:	f8df b3a4 	ldr.w	fp, [pc, #932]	; 85fec <_realloc_r+0x3dc>
   85c4a:	eb08 0106 	add.w	r1, r8, r6
   85c4e:	f8db 0008 	ldr.w	r0, [fp, #8]
   85c52:	4288      	cmp	r0, r1
   85c54:	f000 80d3 	beq.w	85dfe <_realloc_r+0x1ee>
   85c58:	6848      	ldr	r0, [r1, #4]
   85c5a:	f020 0e01 	bic.w	lr, r0, #1
   85c5e:	448e      	add	lr, r1
   85c60:	f8de e004 	ldr.w	lr, [lr, #4]
   85c64:	f01e 0f01 	tst.w	lr, #1
   85c68:	d154      	bne.n	85d14 <_realloc_r+0x104>
   85c6a:	f020 0003 	bic.w	r0, r0, #3
   85c6e:	4430      	add	r0, r6
   85c70:	4290      	cmp	r0, r2
   85c72:	f280 80bd 	bge.w	85df0 <_realloc_r+0x1e0>
   85c76:	07db      	lsls	r3, r3, #31
   85c78:	f100 8090 	bmi.w	85d9c <_realloc_r+0x18c>
   85c7c:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85c80:	ebc3 0a08 	rsb	sl, r3, r8
   85c84:	f8da 3004 	ldr.w	r3, [sl, #4]
   85c88:	f023 0303 	bic.w	r3, r3, #3
   85c8c:	eb00 0e03 	add.w	lr, r0, r3
   85c90:	4596      	cmp	lr, r2
   85c92:	db49      	blt.n	85d28 <_realloc_r+0x118>
   85c94:	4657      	mov	r7, sl
   85c96:	68cb      	ldr	r3, [r1, #12]
   85c98:	6889      	ldr	r1, [r1, #8]
   85c9a:	1f32      	subs	r2, r6, #4
   85c9c:	60cb      	str	r3, [r1, #12]
   85c9e:	6099      	str	r1, [r3, #8]
   85ca0:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85ca4:	f8da 300c 	ldr.w	r3, [sl, #12]
   85ca8:	2a24      	cmp	r2, #36	; 0x24
   85caa:	60cb      	str	r3, [r1, #12]
   85cac:	6099      	str	r1, [r3, #8]
   85cae:	f200 8133 	bhi.w	85f18 <_realloc_r+0x308>
   85cb2:	2a13      	cmp	r2, #19
   85cb4:	f240 80fa 	bls.w	85eac <_realloc_r+0x29c>
   85cb8:	682b      	ldr	r3, [r5, #0]
   85cba:	2a1b      	cmp	r2, #27
   85cbc:	f8ca 3008 	str.w	r3, [sl, #8]
   85cc0:	686b      	ldr	r3, [r5, #4]
   85cc2:	f8ca 300c 	str.w	r3, [sl, #12]
   85cc6:	f200 813b 	bhi.w	85f40 <_realloc_r+0x330>
   85cca:	3508      	adds	r5, #8
   85ccc:	f10a 0310 	add.w	r3, sl, #16
   85cd0:	e0ed      	b.n	85eae <_realloc_r+0x29e>
   85cd2:	f024 0407 	bic.w	r4, r4, #7
   85cd6:	2c00      	cmp	r4, #0
   85cd8:	4622      	mov	r2, r4
   85cda:	dab0      	bge.n	85c3e <_realloc_r+0x2e>
   85cdc:	230c      	movs	r3, #12
   85cde:	2000      	movs	r0, #0
   85ce0:	f8c9 3000 	str.w	r3, [r9]
   85ce4:	b003      	add	sp, #12
   85ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85cea:	462f      	mov	r7, r5
   85cec:	1b32      	subs	r2, r6, r4
   85cee:	2a0f      	cmp	r2, #15
   85cf0:	f003 0301 	and.w	r3, r3, #1
   85cf4:	d840      	bhi.n	85d78 <_realloc_r+0x168>
   85cf6:	4333      	orrs	r3, r6
   85cf8:	f8c8 3004 	str.w	r3, [r8, #4]
   85cfc:	4446      	add	r6, r8
   85cfe:	6873      	ldr	r3, [r6, #4]
   85d00:	f043 0301 	orr.w	r3, r3, #1
   85d04:	6073      	str	r3, [r6, #4]
   85d06:	4648      	mov	r0, r9
   85d08:	f7ff ff80 	bl	85c0c <__malloc_unlock>
   85d0c:	4638      	mov	r0, r7
   85d0e:	b003      	add	sp, #12
   85d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85d14:	07d9      	lsls	r1, r3, #31
   85d16:	d441      	bmi.n	85d9c <_realloc_r+0x18c>
   85d18:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85d1c:	ebc3 0a08 	rsb	sl, r3, r8
   85d20:	f8da 3004 	ldr.w	r3, [sl, #4]
   85d24:	f023 0303 	bic.w	r3, r3, #3
   85d28:	4433      	add	r3, r6
   85d2a:	4293      	cmp	r3, r2
   85d2c:	db36      	blt.n	85d9c <_realloc_r+0x18c>
   85d2e:	4657      	mov	r7, sl
   85d30:	f8da 100c 	ldr.w	r1, [sl, #12]
   85d34:	f857 0f08 	ldr.w	r0, [r7, #8]!
   85d38:	1f32      	subs	r2, r6, #4
   85d3a:	2a24      	cmp	r2, #36	; 0x24
   85d3c:	60c1      	str	r1, [r0, #12]
   85d3e:	6088      	str	r0, [r1, #8]
   85d40:	f200 80f5 	bhi.w	85f2e <_realloc_r+0x31e>
   85d44:	2a13      	cmp	r2, #19
   85d46:	f240 80f0 	bls.w	85f2a <_realloc_r+0x31a>
   85d4a:	6829      	ldr	r1, [r5, #0]
   85d4c:	2a1b      	cmp	r2, #27
   85d4e:	f8ca 1008 	str.w	r1, [sl, #8]
   85d52:	6869      	ldr	r1, [r5, #4]
   85d54:	f8ca 100c 	str.w	r1, [sl, #12]
   85d58:	f200 8107 	bhi.w	85f6a <_realloc_r+0x35a>
   85d5c:	3508      	adds	r5, #8
   85d5e:	f10a 0210 	add.w	r2, sl, #16
   85d62:	6829      	ldr	r1, [r5, #0]
   85d64:	461e      	mov	r6, r3
   85d66:	6011      	str	r1, [r2, #0]
   85d68:	6869      	ldr	r1, [r5, #4]
   85d6a:	46d0      	mov	r8, sl
   85d6c:	6051      	str	r1, [r2, #4]
   85d6e:	68ab      	ldr	r3, [r5, #8]
   85d70:	6093      	str	r3, [r2, #8]
   85d72:	f8da 3004 	ldr.w	r3, [sl, #4]
   85d76:	e7b9      	b.n	85cec <_realloc_r+0xdc>
   85d78:	eb08 0104 	add.w	r1, r8, r4
   85d7c:	4323      	orrs	r3, r4
   85d7e:	f042 0001 	orr.w	r0, r2, #1
   85d82:	f8c8 3004 	str.w	r3, [r8, #4]
   85d86:	440a      	add	r2, r1
   85d88:	6048      	str	r0, [r1, #4]
   85d8a:	6853      	ldr	r3, [r2, #4]
   85d8c:	3108      	adds	r1, #8
   85d8e:	f043 0301 	orr.w	r3, r3, #1
   85d92:	6053      	str	r3, [r2, #4]
   85d94:	4648      	mov	r0, r9
   85d96:	f7ff f8f1 	bl	84f7c <_free_r>
   85d9a:	e7b4      	b.n	85d06 <_realloc_r+0xf6>
   85d9c:	4639      	mov	r1, r7
   85d9e:	4648      	mov	r0, r9
   85da0:	f7ff fbfe 	bl	855a0 <_malloc_r>
   85da4:	4607      	mov	r7, r0
   85da6:	2800      	cmp	r0, #0
   85da8:	d0ad      	beq.n	85d06 <_realloc_r+0xf6>
   85daa:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85dae:	f1a0 0108 	sub.w	r1, r0, #8
   85db2:	f023 0201 	bic.w	r2, r3, #1
   85db6:	4442      	add	r2, r8
   85db8:	4291      	cmp	r1, r2
   85dba:	f000 80a6 	beq.w	85f0a <_realloc_r+0x2fa>
   85dbe:	1f32      	subs	r2, r6, #4
   85dc0:	2a24      	cmp	r2, #36	; 0x24
   85dc2:	f200 8093 	bhi.w	85eec <_realloc_r+0x2dc>
   85dc6:	2a13      	cmp	r2, #19
   85dc8:	d865      	bhi.n	85e96 <_realloc_r+0x286>
   85dca:	4603      	mov	r3, r0
   85dcc:	462a      	mov	r2, r5
   85dce:	6811      	ldr	r1, [r2, #0]
   85dd0:	6019      	str	r1, [r3, #0]
   85dd2:	6851      	ldr	r1, [r2, #4]
   85dd4:	6059      	str	r1, [r3, #4]
   85dd6:	6892      	ldr	r2, [r2, #8]
   85dd8:	609a      	str	r2, [r3, #8]
   85dda:	4629      	mov	r1, r5
   85ddc:	4648      	mov	r0, r9
   85dde:	f7ff f8cd 	bl	84f7c <_free_r>
   85de2:	e790      	b.n	85d06 <_realloc_r+0xf6>
   85de4:	4611      	mov	r1, r2
   85de6:	b003      	add	sp, #12
   85de8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85dec:	f7ff bbd8 	b.w	855a0 <_malloc_r>
   85df0:	68ca      	ldr	r2, [r1, #12]
   85df2:	6889      	ldr	r1, [r1, #8]
   85df4:	462f      	mov	r7, r5
   85df6:	60ca      	str	r2, [r1, #12]
   85df8:	4606      	mov	r6, r0
   85dfa:	6091      	str	r1, [r2, #8]
   85dfc:	e776      	b.n	85cec <_realloc_r+0xdc>
   85dfe:	6841      	ldr	r1, [r0, #4]
   85e00:	f104 0010 	add.w	r0, r4, #16
   85e04:	f021 0103 	bic.w	r1, r1, #3
   85e08:	4431      	add	r1, r6
   85e0a:	4281      	cmp	r1, r0
   85e0c:	da5a      	bge.n	85ec4 <_realloc_r+0x2b4>
   85e0e:	07db      	lsls	r3, r3, #31
   85e10:	d4c4      	bmi.n	85d9c <_realloc_r+0x18c>
   85e12:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85e16:	ebc3 0a08 	rsb	sl, r3, r8
   85e1a:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e1e:	f023 0303 	bic.w	r3, r3, #3
   85e22:	eb01 0c03 	add.w	ip, r1, r3
   85e26:	4560      	cmp	r0, ip
   85e28:	f73f af7e 	bgt.w	85d28 <_realloc_r+0x118>
   85e2c:	4657      	mov	r7, sl
   85e2e:	f8da 300c 	ldr.w	r3, [sl, #12]
   85e32:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85e36:	1f32      	subs	r2, r6, #4
   85e38:	2a24      	cmp	r2, #36	; 0x24
   85e3a:	60cb      	str	r3, [r1, #12]
   85e3c:	6099      	str	r1, [r3, #8]
   85e3e:	f200 80b6 	bhi.w	85fae <_realloc_r+0x39e>
   85e42:	2a13      	cmp	r2, #19
   85e44:	f240 80a7 	bls.w	85f96 <_realloc_r+0x386>
   85e48:	682b      	ldr	r3, [r5, #0]
   85e4a:	2a1b      	cmp	r2, #27
   85e4c:	f8ca 3008 	str.w	r3, [sl, #8]
   85e50:	686b      	ldr	r3, [r5, #4]
   85e52:	f8ca 300c 	str.w	r3, [sl, #12]
   85e56:	f200 80b3 	bhi.w	85fc0 <_realloc_r+0x3b0>
   85e5a:	3508      	adds	r5, #8
   85e5c:	f10a 0310 	add.w	r3, sl, #16
   85e60:	682a      	ldr	r2, [r5, #0]
   85e62:	601a      	str	r2, [r3, #0]
   85e64:	686a      	ldr	r2, [r5, #4]
   85e66:	605a      	str	r2, [r3, #4]
   85e68:	68aa      	ldr	r2, [r5, #8]
   85e6a:	609a      	str	r2, [r3, #8]
   85e6c:	ebc4 030c 	rsb	r3, r4, ip
   85e70:	eb0a 0204 	add.w	r2, sl, r4
   85e74:	f043 0301 	orr.w	r3, r3, #1
   85e78:	f8cb 2008 	str.w	r2, [fp, #8]
   85e7c:	6053      	str	r3, [r2, #4]
   85e7e:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e82:	4648      	mov	r0, r9
   85e84:	f003 0301 	and.w	r3, r3, #1
   85e88:	431c      	orrs	r4, r3
   85e8a:	f8ca 4004 	str.w	r4, [sl, #4]
   85e8e:	f7ff febd 	bl	85c0c <__malloc_unlock>
   85e92:	4638      	mov	r0, r7
   85e94:	e73b      	b.n	85d0e <_realloc_r+0xfe>
   85e96:	682b      	ldr	r3, [r5, #0]
   85e98:	2a1b      	cmp	r2, #27
   85e9a:	6003      	str	r3, [r0, #0]
   85e9c:	686b      	ldr	r3, [r5, #4]
   85e9e:	6043      	str	r3, [r0, #4]
   85ea0:	d828      	bhi.n	85ef4 <_realloc_r+0x2e4>
   85ea2:	f100 0308 	add.w	r3, r0, #8
   85ea6:	f105 0208 	add.w	r2, r5, #8
   85eaa:	e790      	b.n	85dce <_realloc_r+0x1be>
   85eac:	463b      	mov	r3, r7
   85eae:	682a      	ldr	r2, [r5, #0]
   85eb0:	4676      	mov	r6, lr
   85eb2:	601a      	str	r2, [r3, #0]
   85eb4:	686a      	ldr	r2, [r5, #4]
   85eb6:	46d0      	mov	r8, sl
   85eb8:	605a      	str	r2, [r3, #4]
   85eba:	68aa      	ldr	r2, [r5, #8]
   85ebc:	609a      	str	r2, [r3, #8]
   85ebe:	f8da 3004 	ldr.w	r3, [sl, #4]
   85ec2:	e713      	b.n	85cec <_realloc_r+0xdc>
   85ec4:	1b0b      	subs	r3, r1, r4
   85ec6:	eb08 0204 	add.w	r2, r8, r4
   85eca:	f043 0301 	orr.w	r3, r3, #1
   85ece:	f8cb 2008 	str.w	r2, [fp, #8]
   85ed2:	6053      	str	r3, [r2, #4]
   85ed4:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85ed8:	4648      	mov	r0, r9
   85eda:	f003 0301 	and.w	r3, r3, #1
   85ede:	431c      	orrs	r4, r3
   85ee0:	f845 4c04 	str.w	r4, [r5, #-4]
   85ee4:	f7ff fe92 	bl	85c0c <__malloc_unlock>
   85ee8:	4628      	mov	r0, r5
   85eea:	e710      	b.n	85d0e <_realloc_r+0xfe>
   85eec:	4629      	mov	r1, r5
   85eee:	f7ff fe27 	bl	85b40 <memmove>
   85ef2:	e772      	b.n	85dda <_realloc_r+0x1ca>
   85ef4:	68ab      	ldr	r3, [r5, #8]
   85ef6:	2a24      	cmp	r2, #36	; 0x24
   85ef8:	6083      	str	r3, [r0, #8]
   85efa:	68eb      	ldr	r3, [r5, #12]
   85efc:	60c3      	str	r3, [r0, #12]
   85efe:	d02b      	beq.n	85f58 <_realloc_r+0x348>
   85f00:	f100 0310 	add.w	r3, r0, #16
   85f04:	f105 0210 	add.w	r2, r5, #16
   85f08:	e761      	b.n	85dce <_realloc_r+0x1be>
   85f0a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85f0e:	462f      	mov	r7, r5
   85f10:	f022 0203 	bic.w	r2, r2, #3
   85f14:	4416      	add	r6, r2
   85f16:	e6e9      	b.n	85cec <_realloc_r+0xdc>
   85f18:	4629      	mov	r1, r5
   85f1a:	4638      	mov	r0, r7
   85f1c:	4676      	mov	r6, lr
   85f1e:	46d0      	mov	r8, sl
   85f20:	f7ff fe0e 	bl	85b40 <memmove>
   85f24:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f28:	e6e0      	b.n	85cec <_realloc_r+0xdc>
   85f2a:	463a      	mov	r2, r7
   85f2c:	e719      	b.n	85d62 <_realloc_r+0x152>
   85f2e:	4629      	mov	r1, r5
   85f30:	4638      	mov	r0, r7
   85f32:	461e      	mov	r6, r3
   85f34:	46d0      	mov	r8, sl
   85f36:	f7ff fe03 	bl	85b40 <memmove>
   85f3a:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f3e:	e6d5      	b.n	85cec <_realloc_r+0xdc>
   85f40:	68ab      	ldr	r3, [r5, #8]
   85f42:	2a24      	cmp	r2, #36	; 0x24
   85f44:	f8ca 3010 	str.w	r3, [sl, #16]
   85f48:	68eb      	ldr	r3, [r5, #12]
   85f4a:	f8ca 3014 	str.w	r3, [sl, #20]
   85f4e:	d018      	beq.n	85f82 <_realloc_r+0x372>
   85f50:	3510      	adds	r5, #16
   85f52:	f10a 0318 	add.w	r3, sl, #24
   85f56:	e7aa      	b.n	85eae <_realloc_r+0x29e>
   85f58:	692a      	ldr	r2, [r5, #16]
   85f5a:	f100 0318 	add.w	r3, r0, #24
   85f5e:	6102      	str	r2, [r0, #16]
   85f60:	6969      	ldr	r1, [r5, #20]
   85f62:	f105 0218 	add.w	r2, r5, #24
   85f66:	6141      	str	r1, [r0, #20]
   85f68:	e731      	b.n	85dce <_realloc_r+0x1be>
   85f6a:	68a9      	ldr	r1, [r5, #8]
   85f6c:	2a24      	cmp	r2, #36	; 0x24
   85f6e:	f8ca 1010 	str.w	r1, [sl, #16]
   85f72:	68e9      	ldr	r1, [r5, #12]
   85f74:	f8ca 1014 	str.w	r1, [sl, #20]
   85f78:	d00f      	beq.n	85f9a <_realloc_r+0x38a>
   85f7a:	3510      	adds	r5, #16
   85f7c:	f10a 0218 	add.w	r2, sl, #24
   85f80:	e6ef      	b.n	85d62 <_realloc_r+0x152>
   85f82:	692a      	ldr	r2, [r5, #16]
   85f84:	f10a 0320 	add.w	r3, sl, #32
   85f88:	f8ca 2018 	str.w	r2, [sl, #24]
   85f8c:	696a      	ldr	r2, [r5, #20]
   85f8e:	3518      	adds	r5, #24
   85f90:	f8ca 201c 	str.w	r2, [sl, #28]
   85f94:	e78b      	b.n	85eae <_realloc_r+0x29e>
   85f96:	463b      	mov	r3, r7
   85f98:	e762      	b.n	85e60 <_realloc_r+0x250>
   85f9a:	6929      	ldr	r1, [r5, #16]
   85f9c:	f10a 0220 	add.w	r2, sl, #32
   85fa0:	f8ca 1018 	str.w	r1, [sl, #24]
   85fa4:	6969      	ldr	r1, [r5, #20]
   85fa6:	3518      	adds	r5, #24
   85fa8:	f8ca 101c 	str.w	r1, [sl, #28]
   85fac:	e6d9      	b.n	85d62 <_realloc_r+0x152>
   85fae:	4629      	mov	r1, r5
   85fb0:	4638      	mov	r0, r7
   85fb2:	f8cd c004 	str.w	ip, [sp, #4]
   85fb6:	f7ff fdc3 	bl	85b40 <memmove>
   85fba:	f8dd c004 	ldr.w	ip, [sp, #4]
   85fbe:	e755      	b.n	85e6c <_realloc_r+0x25c>
   85fc0:	68ab      	ldr	r3, [r5, #8]
   85fc2:	2a24      	cmp	r2, #36	; 0x24
   85fc4:	f8ca 3010 	str.w	r3, [sl, #16]
   85fc8:	68eb      	ldr	r3, [r5, #12]
   85fca:	f8ca 3014 	str.w	r3, [sl, #20]
   85fce:	d003      	beq.n	85fd8 <_realloc_r+0x3c8>
   85fd0:	3510      	adds	r5, #16
   85fd2:	f10a 0318 	add.w	r3, sl, #24
   85fd6:	e743      	b.n	85e60 <_realloc_r+0x250>
   85fd8:	692a      	ldr	r2, [r5, #16]
   85fda:	f10a 0320 	add.w	r3, sl, #32
   85fde:	f8ca 2018 	str.w	r2, [sl, #24]
   85fe2:	696a      	ldr	r2, [r5, #20]
   85fe4:	3518      	adds	r5, #24
   85fe6:	f8ca 201c 	str.w	r2, [sl, #28]
   85fea:	e739      	b.n	85e60 <_realloc_r+0x250>
   85fec:	200705a8 	.word	0x200705a8

00085ff0 <_sbrk_r>:
   85ff0:	b538      	push	{r3, r4, r5, lr}
   85ff2:	4c07      	ldr	r4, [pc, #28]	; (86010 <_sbrk_r+0x20>)
   85ff4:	2300      	movs	r3, #0
   85ff6:	4605      	mov	r5, r0
   85ff8:	4608      	mov	r0, r1
   85ffa:	6023      	str	r3, [r4, #0]
   85ffc:	f7fc fdc4 	bl	82b88 <_sbrk>
   86000:	1c43      	adds	r3, r0, #1
   86002:	d000      	beq.n	86006 <_sbrk_r+0x16>
   86004:	bd38      	pop	{r3, r4, r5, pc}
   86006:	6823      	ldr	r3, [r4, #0]
   86008:	2b00      	cmp	r3, #0
   8600a:	d0fb      	beq.n	86004 <_sbrk_r+0x14>
   8600c:	602b      	str	r3, [r5, #0]
   8600e:	bd38      	pop	{r3, r4, r5, pc}
   86010:	20078ca4 	.word	0x20078ca4

00086014 <__sread>:
   86014:	b510      	push	{r4, lr}
   86016:	460c      	mov	r4, r1
   86018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8601c:	f000 f9bc 	bl	86398 <_read_r>
   86020:	2800      	cmp	r0, #0
   86022:	db03      	blt.n	8602c <__sread+0x18>
   86024:	6d23      	ldr	r3, [r4, #80]	; 0x50
   86026:	4403      	add	r3, r0
   86028:	6523      	str	r3, [r4, #80]	; 0x50
   8602a:	bd10      	pop	{r4, pc}
   8602c:	89a3      	ldrh	r3, [r4, #12]
   8602e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86032:	81a3      	strh	r3, [r4, #12]
   86034:	bd10      	pop	{r4, pc}
   86036:	bf00      	nop

00086038 <__swrite>:
   86038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8603c:	460c      	mov	r4, r1
   8603e:	8989      	ldrh	r1, [r1, #12]
   86040:	461d      	mov	r5, r3
   86042:	05cb      	lsls	r3, r1, #23
   86044:	4616      	mov	r6, r2
   86046:	4607      	mov	r7, r0
   86048:	d506      	bpl.n	86058 <__swrite+0x20>
   8604a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8604e:	2200      	movs	r2, #0
   86050:	2302      	movs	r3, #2
   86052:	f000 f98d 	bl	86370 <_lseek_r>
   86056:	89a1      	ldrh	r1, [r4, #12]
   86058:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8605c:	81a1      	strh	r1, [r4, #12]
   8605e:	4638      	mov	r0, r7
   86060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86064:	4632      	mov	r2, r6
   86066:	462b      	mov	r3, r5
   86068:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8606c:	f000 b8a0 	b.w	861b0 <_write_r>

00086070 <__sseek>:
   86070:	b510      	push	{r4, lr}
   86072:	460c      	mov	r4, r1
   86074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86078:	f000 f97a 	bl	86370 <_lseek_r>
   8607c:	89a3      	ldrh	r3, [r4, #12]
   8607e:	1c42      	adds	r2, r0, #1
   86080:	bf0e      	itee	eq
   86082:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   86086:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8608a:	6520      	strne	r0, [r4, #80]	; 0x50
   8608c:	81a3      	strh	r3, [r4, #12]
   8608e:	bd10      	pop	{r4, pc}

00086090 <__sclose>:
   86090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86094:	f000 b8f2 	b.w	8627c <_close_r>

00086098 <__swbuf_r>:
   86098:	b570      	push	{r4, r5, r6, lr}
   8609a:	460d      	mov	r5, r1
   8609c:	4614      	mov	r4, r2
   8609e:	4606      	mov	r6, r0
   860a0:	b110      	cbz	r0, 860a8 <__swbuf_r+0x10>
   860a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   860a4:	2b00      	cmp	r3, #0
   860a6:	d048      	beq.n	8613a <__swbuf_r+0xa2>
   860a8:	89a2      	ldrh	r2, [r4, #12]
   860aa:	69a3      	ldr	r3, [r4, #24]
   860ac:	b291      	uxth	r1, r2
   860ae:	0708      	lsls	r0, r1, #28
   860b0:	60a3      	str	r3, [r4, #8]
   860b2:	d538      	bpl.n	86126 <__swbuf_r+0x8e>
   860b4:	6923      	ldr	r3, [r4, #16]
   860b6:	2b00      	cmp	r3, #0
   860b8:	d035      	beq.n	86126 <__swbuf_r+0x8e>
   860ba:	0489      	lsls	r1, r1, #18
   860bc:	b2ed      	uxtb	r5, r5
   860be:	d515      	bpl.n	860ec <__swbuf_r+0x54>
   860c0:	6822      	ldr	r2, [r4, #0]
   860c2:	6961      	ldr	r1, [r4, #20]
   860c4:	1ad3      	subs	r3, r2, r3
   860c6:	428b      	cmp	r3, r1
   860c8:	da1c      	bge.n	86104 <__swbuf_r+0x6c>
   860ca:	3301      	adds	r3, #1
   860cc:	68a1      	ldr	r1, [r4, #8]
   860ce:	1c50      	adds	r0, r2, #1
   860d0:	3901      	subs	r1, #1
   860d2:	60a1      	str	r1, [r4, #8]
   860d4:	6020      	str	r0, [r4, #0]
   860d6:	7015      	strb	r5, [r2, #0]
   860d8:	6962      	ldr	r2, [r4, #20]
   860da:	429a      	cmp	r2, r3
   860dc:	d01a      	beq.n	86114 <__swbuf_r+0x7c>
   860de:	89a3      	ldrh	r3, [r4, #12]
   860e0:	07db      	lsls	r3, r3, #31
   860e2:	d501      	bpl.n	860e8 <__swbuf_r+0x50>
   860e4:	2d0a      	cmp	r5, #10
   860e6:	d015      	beq.n	86114 <__swbuf_r+0x7c>
   860e8:	4628      	mov	r0, r5
   860ea:	bd70      	pop	{r4, r5, r6, pc}
   860ec:	6e61      	ldr	r1, [r4, #100]	; 0x64
   860ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   860f2:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   860f6:	81a2      	strh	r2, [r4, #12]
   860f8:	6822      	ldr	r2, [r4, #0]
   860fa:	6661      	str	r1, [r4, #100]	; 0x64
   860fc:	6961      	ldr	r1, [r4, #20]
   860fe:	1ad3      	subs	r3, r2, r3
   86100:	428b      	cmp	r3, r1
   86102:	dbe2      	blt.n	860ca <__swbuf_r+0x32>
   86104:	4630      	mov	r0, r6
   86106:	4621      	mov	r1, r4
   86108:	f7fe fdcc 	bl	84ca4 <_fflush_r>
   8610c:	b940      	cbnz	r0, 86120 <__swbuf_r+0x88>
   8610e:	6822      	ldr	r2, [r4, #0]
   86110:	2301      	movs	r3, #1
   86112:	e7db      	b.n	860cc <__swbuf_r+0x34>
   86114:	4630      	mov	r0, r6
   86116:	4621      	mov	r1, r4
   86118:	f7fe fdc4 	bl	84ca4 <_fflush_r>
   8611c:	2800      	cmp	r0, #0
   8611e:	d0e3      	beq.n	860e8 <__swbuf_r+0x50>
   86120:	f04f 30ff 	mov.w	r0, #4294967295
   86124:	bd70      	pop	{r4, r5, r6, pc}
   86126:	4630      	mov	r0, r6
   86128:	4621      	mov	r1, r4
   8612a:	f7fe fca5 	bl	84a78 <__swsetup_r>
   8612e:	2800      	cmp	r0, #0
   86130:	d1f6      	bne.n	86120 <__swbuf_r+0x88>
   86132:	89a2      	ldrh	r2, [r4, #12]
   86134:	6923      	ldr	r3, [r4, #16]
   86136:	b291      	uxth	r1, r2
   86138:	e7bf      	b.n	860ba <__swbuf_r+0x22>
   8613a:	f7fe fe47 	bl	84dcc <__sinit>
   8613e:	e7b3      	b.n	860a8 <__swbuf_r+0x10>

00086140 <_wcrtomb_r>:
   86140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86144:	4605      	mov	r5, r0
   86146:	b086      	sub	sp, #24
   86148:	461e      	mov	r6, r3
   8614a:	460c      	mov	r4, r1
   8614c:	b1a1      	cbz	r1, 86178 <_wcrtomb_r+0x38>
   8614e:	4b10      	ldr	r3, [pc, #64]	; (86190 <_wcrtomb_r+0x50>)
   86150:	4617      	mov	r7, r2
   86152:	f8d3 8000 	ldr.w	r8, [r3]
   86156:	f7ff f9a1 	bl	8549c <__locale_charset>
   8615a:	9600      	str	r6, [sp, #0]
   8615c:	4603      	mov	r3, r0
   8615e:	4621      	mov	r1, r4
   86160:	463a      	mov	r2, r7
   86162:	4628      	mov	r0, r5
   86164:	47c0      	blx	r8
   86166:	1c43      	adds	r3, r0, #1
   86168:	d103      	bne.n	86172 <_wcrtomb_r+0x32>
   8616a:	2200      	movs	r2, #0
   8616c:	238a      	movs	r3, #138	; 0x8a
   8616e:	6032      	str	r2, [r6, #0]
   86170:	602b      	str	r3, [r5, #0]
   86172:	b006      	add	sp, #24
   86174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86178:	4b05      	ldr	r3, [pc, #20]	; (86190 <_wcrtomb_r+0x50>)
   8617a:	681f      	ldr	r7, [r3, #0]
   8617c:	f7ff f98e 	bl	8549c <__locale_charset>
   86180:	9600      	str	r6, [sp, #0]
   86182:	4603      	mov	r3, r0
   86184:	4622      	mov	r2, r4
   86186:	4628      	mov	r0, r5
   86188:	a903      	add	r1, sp, #12
   8618a:	47b8      	blx	r7
   8618c:	e7eb      	b.n	86166 <_wcrtomb_r+0x26>
   8618e:	bf00      	nop
   86190:	200709b8 	.word	0x200709b8

00086194 <__ascii_wctomb>:
   86194:	b121      	cbz	r1, 861a0 <__ascii_wctomb+0xc>
   86196:	2aff      	cmp	r2, #255	; 0xff
   86198:	d804      	bhi.n	861a4 <__ascii_wctomb+0x10>
   8619a:	700a      	strb	r2, [r1, #0]
   8619c:	2001      	movs	r0, #1
   8619e:	4770      	bx	lr
   861a0:	4608      	mov	r0, r1
   861a2:	4770      	bx	lr
   861a4:	238a      	movs	r3, #138	; 0x8a
   861a6:	6003      	str	r3, [r0, #0]
   861a8:	f04f 30ff 	mov.w	r0, #4294967295
   861ac:	4770      	bx	lr
   861ae:	bf00      	nop

000861b0 <_write_r>:
   861b0:	b570      	push	{r4, r5, r6, lr}
   861b2:	4c08      	ldr	r4, [pc, #32]	; (861d4 <_write_r+0x24>)
   861b4:	4606      	mov	r6, r0
   861b6:	2500      	movs	r5, #0
   861b8:	4608      	mov	r0, r1
   861ba:	4611      	mov	r1, r2
   861bc:	461a      	mov	r2, r3
   861be:	6025      	str	r5, [r4, #0]
   861c0:	f7fc f834 	bl	8222c <_write>
   861c4:	1c43      	adds	r3, r0, #1
   861c6:	d000      	beq.n	861ca <_write_r+0x1a>
   861c8:	bd70      	pop	{r4, r5, r6, pc}
   861ca:	6823      	ldr	r3, [r4, #0]
   861cc:	2b00      	cmp	r3, #0
   861ce:	d0fb      	beq.n	861c8 <_write_r+0x18>
   861d0:	6033      	str	r3, [r6, #0]
   861d2:	bd70      	pop	{r4, r5, r6, pc}
   861d4:	20078ca4 	.word	0x20078ca4

000861d8 <__register_exitproc>:
   861d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   861dc:	4c25      	ldr	r4, [pc, #148]	; (86274 <__register_exitproc+0x9c>)
   861de:	4606      	mov	r6, r0
   861e0:	6825      	ldr	r5, [r4, #0]
   861e2:	4688      	mov	r8, r1
   861e4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   861e8:	4692      	mov	sl, r2
   861ea:	4699      	mov	r9, r3
   861ec:	b3c4      	cbz	r4, 86260 <__register_exitproc+0x88>
   861ee:	6860      	ldr	r0, [r4, #4]
   861f0:	281f      	cmp	r0, #31
   861f2:	dc17      	bgt.n	86224 <__register_exitproc+0x4c>
   861f4:	1c41      	adds	r1, r0, #1
   861f6:	b176      	cbz	r6, 86216 <__register_exitproc+0x3e>
   861f8:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   861fc:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   86200:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   86204:	2201      	movs	r2, #1
   86206:	4082      	lsls	r2, r0
   86208:	4315      	orrs	r5, r2
   8620a:	2e02      	cmp	r6, #2
   8620c:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   86210:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   86214:	d01e      	beq.n	86254 <__register_exitproc+0x7c>
   86216:	1c83      	adds	r3, r0, #2
   86218:	6061      	str	r1, [r4, #4]
   8621a:	2000      	movs	r0, #0
   8621c:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   86220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86224:	4b14      	ldr	r3, [pc, #80]	; (86278 <__register_exitproc+0xa0>)
   86226:	b303      	cbz	r3, 8626a <__register_exitproc+0x92>
   86228:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8622c:	f7ff f9b0 	bl	85590 <malloc>
   86230:	4604      	mov	r4, r0
   86232:	b1d0      	cbz	r0, 8626a <__register_exitproc+0x92>
   86234:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   86238:	2700      	movs	r7, #0
   8623a:	e884 0088 	stmia.w	r4, {r3, r7}
   8623e:	4638      	mov	r0, r7
   86240:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   86244:	2101      	movs	r1, #1
   86246:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   8624a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   8624e:	2e00      	cmp	r6, #0
   86250:	d0e1      	beq.n	86216 <__register_exitproc+0x3e>
   86252:	e7d1      	b.n	861f8 <__register_exitproc+0x20>
   86254:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   86258:	431a      	orrs	r2, r3
   8625a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   8625e:	e7da      	b.n	86216 <__register_exitproc+0x3e>
   86260:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   86264:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   86268:	e7c1      	b.n	861ee <__register_exitproc+0x16>
   8626a:	f04f 30ff 	mov.w	r0, #4294967295
   8626e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86272:	bf00      	nop
   86274:	00086abc 	.word	0x00086abc
   86278:	00085591 	.word	0x00085591

0008627c <_close_r>:
   8627c:	b538      	push	{r3, r4, r5, lr}
   8627e:	4c07      	ldr	r4, [pc, #28]	; (8629c <_close_r+0x20>)
   86280:	2300      	movs	r3, #0
   86282:	4605      	mov	r5, r0
   86284:	4608      	mov	r0, r1
   86286:	6023      	str	r3, [r4, #0]
   86288:	f7fc fc98 	bl	82bbc <_close>
   8628c:	1c43      	adds	r3, r0, #1
   8628e:	d000      	beq.n	86292 <_close_r+0x16>
   86290:	bd38      	pop	{r3, r4, r5, pc}
   86292:	6823      	ldr	r3, [r4, #0]
   86294:	2b00      	cmp	r3, #0
   86296:	d0fb      	beq.n	86290 <_close_r+0x14>
   86298:	602b      	str	r3, [r5, #0]
   8629a:	bd38      	pop	{r3, r4, r5, pc}
   8629c:	20078ca4 	.word	0x20078ca4

000862a0 <_fclose_r>:
   862a0:	2900      	cmp	r1, #0
   862a2:	d03d      	beq.n	86320 <_fclose_r+0x80>
   862a4:	b570      	push	{r4, r5, r6, lr}
   862a6:	4605      	mov	r5, r0
   862a8:	460c      	mov	r4, r1
   862aa:	b108      	cbz	r0, 862b0 <_fclose_r+0x10>
   862ac:	6b83      	ldr	r3, [r0, #56]	; 0x38
   862ae:	b37b      	cbz	r3, 86310 <_fclose_r+0x70>
   862b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   862b4:	b90b      	cbnz	r3, 862ba <_fclose_r+0x1a>
   862b6:	2000      	movs	r0, #0
   862b8:	bd70      	pop	{r4, r5, r6, pc}
   862ba:	4628      	mov	r0, r5
   862bc:	4621      	mov	r1, r4
   862be:	f7fe fc4d 	bl	84b5c <__sflush_r>
   862c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   862c4:	4606      	mov	r6, r0
   862c6:	b133      	cbz	r3, 862d6 <_fclose_r+0x36>
   862c8:	4628      	mov	r0, r5
   862ca:	69e1      	ldr	r1, [r4, #28]
   862cc:	4798      	blx	r3
   862ce:	2800      	cmp	r0, #0
   862d0:	bfb8      	it	lt
   862d2:	f04f 36ff 	movlt.w	r6, #4294967295
   862d6:	89a3      	ldrh	r3, [r4, #12]
   862d8:	061b      	lsls	r3, r3, #24
   862da:	d41c      	bmi.n	86316 <_fclose_r+0x76>
   862dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
   862de:	b141      	cbz	r1, 862f2 <_fclose_r+0x52>
   862e0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   862e4:	4299      	cmp	r1, r3
   862e6:	d002      	beq.n	862ee <_fclose_r+0x4e>
   862e8:	4628      	mov	r0, r5
   862ea:	f7fe fe47 	bl	84f7c <_free_r>
   862ee:	2300      	movs	r3, #0
   862f0:	6323      	str	r3, [r4, #48]	; 0x30
   862f2:	6c61      	ldr	r1, [r4, #68]	; 0x44
   862f4:	b121      	cbz	r1, 86300 <_fclose_r+0x60>
   862f6:	4628      	mov	r0, r5
   862f8:	f7fe fe40 	bl	84f7c <_free_r>
   862fc:	2300      	movs	r3, #0
   862fe:	6463      	str	r3, [r4, #68]	; 0x44
   86300:	f7fe fd6a 	bl	84dd8 <__sfp_lock_acquire>
   86304:	2300      	movs	r3, #0
   86306:	81a3      	strh	r3, [r4, #12]
   86308:	f7fe fd68 	bl	84ddc <__sfp_lock_release>
   8630c:	4630      	mov	r0, r6
   8630e:	bd70      	pop	{r4, r5, r6, pc}
   86310:	f7fe fd5c 	bl	84dcc <__sinit>
   86314:	e7cc      	b.n	862b0 <_fclose_r+0x10>
   86316:	4628      	mov	r0, r5
   86318:	6921      	ldr	r1, [r4, #16]
   8631a:	f7fe fe2f 	bl	84f7c <_free_r>
   8631e:	e7dd      	b.n	862dc <_fclose_r+0x3c>
   86320:	2000      	movs	r0, #0
   86322:	4770      	bx	lr

00086324 <_fstat_r>:
   86324:	b538      	push	{r3, r4, r5, lr}
   86326:	4c08      	ldr	r4, [pc, #32]	; (86348 <_fstat_r+0x24>)
   86328:	2300      	movs	r3, #0
   8632a:	4605      	mov	r5, r0
   8632c:	4608      	mov	r0, r1
   8632e:	4611      	mov	r1, r2
   86330:	6023      	str	r3, [r4, #0]
   86332:	f7fc fc47 	bl	82bc4 <_fstat>
   86336:	1c43      	adds	r3, r0, #1
   86338:	d000      	beq.n	8633c <_fstat_r+0x18>
   8633a:	bd38      	pop	{r3, r4, r5, pc}
   8633c:	6823      	ldr	r3, [r4, #0]
   8633e:	2b00      	cmp	r3, #0
   86340:	d0fb      	beq.n	8633a <_fstat_r+0x16>
   86342:	602b      	str	r3, [r5, #0]
   86344:	bd38      	pop	{r3, r4, r5, pc}
   86346:	bf00      	nop
   86348:	20078ca4 	.word	0x20078ca4

0008634c <_isatty_r>:
   8634c:	b538      	push	{r3, r4, r5, lr}
   8634e:	4c07      	ldr	r4, [pc, #28]	; (8636c <_isatty_r+0x20>)
   86350:	2300      	movs	r3, #0
   86352:	4605      	mov	r5, r0
   86354:	4608      	mov	r0, r1
   86356:	6023      	str	r3, [r4, #0]
   86358:	f7fc fc3a 	bl	82bd0 <_isatty>
   8635c:	1c43      	adds	r3, r0, #1
   8635e:	d000      	beq.n	86362 <_isatty_r+0x16>
   86360:	bd38      	pop	{r3, r4, r5, pc}
   86362:	6823      	ldr	r3, [r4, #0]
   86364:	2b00      	cmp	r3, #0
   86366:	d0fb      	beq.n	86360 <_isatty_r+0x14>
   86368:	602b      	str	r3, [r5, #0]
   8636a:	bd38      	pop	{r3, r4, r5, pc}
   8636c:	20078ca4 	.word	0x20078ca4

00086370 <_lseek_r>:
   86370:	b570      	push	{r4, r5, r6, lr}
   86372:	4c08      	ldr	r4, [pc, #32]	; (86394 <_lseek_r+0x24>)
   86374:	4606      	mov	r6, r0
   86376:	2500      	movs	r5, #0
   86378:	4608      	mov	r0, r1
   8637a:	4611      	mov	r1, r2
   8637c:	461a      	mov	r2, r3
   8637e:	6025      	str	r5, [r4, #0]
   86380:	f7fc fc28 	bl	82bd4 <_lseek>
   86384:	1c43      	adds	r3, r0, #1
   86386:	d000      	beq.n	8638a <_lseek_r+0x1a>
   86388:	bd70      	pop	{r4, r5, r6, pc}
   8638a:	6823      	ldr	r3, [r4, #0]
   8638c:	2b00      	cmp	r3, #0
   8638e:	d0fb      	beq.n	86388 <_lseek_r+0x18>
   86390:	6033      	str	r3, [r6, #0]
   86392:	bd70      	pop	{r4, r5, r6, pc}
   86394:	20078ca4 	.word	0x20078ca4

00086398 <_read_r>:
   86398:	b570      	push	{r4, r5, r6, lr}
   8639a:	4c08      	ldr	r4, [pc, #32]	; (863bc <_read_r+0x24>)
   8639c:	4606      	mov	r6, r0
   8639e:	2500      	movs	r5, #0
   863a0:	4608      	mov	r0, r1
   863a2:	4611      	mov	r1, r2
   863a4:	461a      	mov	r2, r3
   863a6:	6025      	str	r5, [r4, #0]
   863a8:	f7f9 ff7c 	bl	802a4 <_read>
   863ac:	1c43      	adds	r3, r0, #1
   863ae:	d000      	beq.n	863b2 <_read_r+0x1a>
   863b0:	bd70      	pop	{r4, r5, r6, pc}
   863b2:	6823      	ldr	r3, [r4, #0]
   863b4:	2b00      	cmp	r3, #0
   863b6:	d0fb      	beq.n	863b0 <_read_r+0x18>
   863b8:	6033      	str	r3, [r6, #0]
   863ba:	bd70      	pop	{r4, r5, r6, pc}
   863bc:	20078ca4 	.word	0x20078ca4

000863c0 <__aeabi_uldivmod>:
   863c0:	b953      	cbnz	r3, 863d8 <__aeabi_uldivmod+0x18>
   863c2:	b94a      	cbnz	r2, 863d8 <__aeabi_uldivmod+0x18>
   863c4:	2900      	cmp	r1, #0
   863c6:	bf08      	it	eq
   863c8:	2800      	cmpeq	r0, #0
   863ca:	bf1c      	itt	ne
   863cc:	f04f 31ff 	movne.w	r1, #4294967295
   863d0:	f04f 30ff 	movne.w	r0, #4294967295
   863d4:	f000 b83c 	b.w	86450 <__aeabi_idiv0>
   863d8:	b082      	sub	sp, #8
   863da:	46ec      	mov	ip, sp
   863dc:	e92d 5000 	stmdb	sp!, {ip, lr}
   863e0:	f000 f81e 	bl	86420 <__gnu_uldivmod_helper>
   863e4:	f8dd e004 	ldr.w	lr, [sp, #4]
   863e8:	b002      	add	sp, #8
   863ea:	bc0c      	pop	{r2, r3}
   863ec:	4770      	bx	lr
   863ee:	bf00      	nop

000863f0 <__gnu_ldivmod_helper>:
   863f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   863f4:	9c06      	ldr	r4, [sp, #24]
   863f6:	4690      	mov	r8, r2
   863f8:	4606      	mov	r6, r0
   863fa:	460f      	mov	r7, r1
   863fc:	461d      	mov	r5, r3
   863fe:	f000 f829 	bl	86454 <__divdi3>
   86402:	fb08 fc01 	mul.w	ip, r8, r1
   86406:	fba8 2300 	umull	r2, r3, r8, r0
   8640a:	fb00 c505 	mla	r5, r0, r5, ip
   8640e:	1ab2      	subs	r2, r6, r2
   86410:	442b      	add	r3, r5
   86412:	eb67 0303 	sbc.w	r3, r7, r3
   86416:	4686      	mov	lr, r0
   86418:	e9c4 2300 	strd	r2, r3, [r4]
   8641c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00086420 <__gnu_uldivmod_helper>:
   86420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86424:	9e08      	ldr	r6, [sp, #32]
   86426:	4617      	mov	r7, r2
   86428:	4680      	mov	r8, r0
   8642a:	4689      	mov	r9, r1
   8642c:	461d      	mov	r5, r3
   8642e:	f000 f967 	bl	86700 <__udivdi3>
   86432:	fb00 f305 	mul.w	r3, r0, r5
   86436:	fba0 4507 	umull	r4, r5, r0, r7
   8643a:	fb07 3701 	mla	r7, r7, r1, r3
   8643e:	ebb8 0404 	subs.w	r4, r8, r4
   86442:	443d      	add	r5, r7
   86444:	eb69 0505 	sbc.w	r5, r9, r5
   86448:	e9c6 4500 	strd	r4, r5, [r6]
   8644c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00086450 <__aeabi_idiv0>:
   86450:	4770      	bx	lr
   86452:	bf00      	nop

00086454 <__divdi3>:
   86454:	2900      	cmp	r1, #0
   86456:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8645a:	f2c0 80a8 	blt.w	865ae <__divdi3+0x15a>
   8645e:	2600      	movs	r6, #0
   86460:	2b00      	cmp	r3, #0
   86462:	f2c0 809e 	blt.w	865a2 <__divdi3+0x14e>
   86466:	4681      	mov	r9, r0
   86468:	468e      	mov	lr, r1
   8646a:	4690      	mov	r8, r2
   8646c:	469c      	mov	ip, r3
   8646e:	4617      	mov	r7, r2
   86470:	4604      	mov	r4, r0
   86472:	460d      	mov	r5, r1
   86474:	2b00      	cmp	r3, #0
   86476:	d13d      	bne.n	864f4 <__divdi3+0xa0>
   86478:	428a      	cmp	r2, r1
   8647a:	d959      	bls.n	86530 <__divdi3+0xdc>
   8647c:	fab2 f382 	clz	r3, r2
   86480:	b13b      	cbz	r3, 86492 <__divdi3+0x3e>
   86482:	f1c3 0220 	rsb	r2, r3, #32
   86486:	409d      	lsls	r5, r3
   86488:	fa20 f202 	lsr.w	r2, r0, r2
   8648c:	409f      	lsls	r7, r3
   8648e:	4315      	orrs	r5, r2
   86490:	409c      	lsls	r4, r3
   86492:	0c39      	lsrs	r1, r7, #16
   86494:	fbb5 f0f1 	udiv	r0, r5, r1
   86498:	fa1f fe87 	uxth.w	lr, r7
   8649c:	fb01 5510 	mls	r5, r1, r0, r5
   864a0:	fb0e f300 	mul.w	r3, lr, r0
   864a4:	0c22      	lsrs	r2, r4, #16
   864a6:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
   864aa:	42ab      	cmp	r3, r5
   864ac:	d909      	bls.n	864c2 <__divdi3+0x6e>
   864ae:	19ed      	adds	r5, r5, r7
   864b0:	f100 32ff 	add.w	r2, r0, #4294967295
   864b4:	f080 810b 	bcs.w	866ce <__divdi3+0x27a>
   864b8:	42ab      	cmp	r3, r5
   864ba:	f240 8108 	bls.w	866ce <__divdi3+0x27a>
   864be:	3802      	subs	r0, #2
   864c0:	443d      	add	r5, r7
   864c2:	1aed      	subs	r5, r5, r3
   864c4:	fbb5 f3f1 	udiv	r3, r5, r1
   864c8:	fb01 5513 	mls	r5, r1, r3, r5
   864cc:	fb0e fe03 	mul.w	lr, lr, r3
   864d0:	b2a4      	uxth	r4, r4
   864d2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   864d6:	45ae      	cmp	lr, r5
   864d8:	d908      	bls.n	864ec <__divdi3+0x98>
   864da:	19ed      	adds	r5, r5, r7
   864dc:	f103 32ff 	add.w	r2, r3, #4294967295
   864e0:	f080 80f7 	bcs.w	866d2 <__divdi3+0x27e>
   864e4:	45ae      	cmp	lr, r5
   864e6:	f240 80f4 	bls.w	866d2 <__divdi3+0x27e>
   864ea:	3b02      	subs	r3, #2
   864ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   864f0:	2200      	movs	r2, #0
   864f2:	e003      	b.n	864fc <__divdi3+0xa8>
   864f4:	428b      	cmp	r3, r1
   864f6:	d90f      	bls.n	86518 <__divdi3+0xc4>
   864f8:	2200      	movs	r2, #0
   864fa:	4613      	mov	r3, r2
   864fc:	1c34      	adds	r4, r6, #0
   864fe:	bf18      	it	ne
   86500:	2401      	movne	r4, #1
   86502:	4260      	negs	r0, r4
   86504:	f04f 0500 	mov.w	r5, #0
   86508:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
   8650c:	4058      	eors	r0, r3
   8650e:	4051      	eors	r1, r2
   86510:	1900      	adds	r0, r0, r4
   86512:	4169      	adcs	r1, r5
   86514:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86518:	fab3 f283 	clz	r2, r3
   8651c:	2a00      	cmp	r2, #0
   8651e:	f040 8089 	bne.w	86634 <__divdi3+0x1e0>
   86522:	428b      	cmp	r3, r1
   86524:	d302      	bcc.n	8652c <__divdi3+0xd8>
   86526:	4580      	cmp	r8, r0
   86528:	f200 80e2 	bhi.w	866f0 <__divdi3+0x29c>
   8652c:	2301      	movs	r3, #1
   8652e:	e7e5      	b.n	864fc <__divdi3+0xa8>
   86530:	b912      	cbnz	r2, 86538 <__divdi3+0xe4>
   86532:	2301      	movs	r3, #1
   86534:	fbb3 f7f2 	udiv	r7, r3, r2
   86538:	fab7 f887 	clz	r8, r7
   8653c:	f1b8 0f00 	cmp.w	r8, #0
   86540:	d13b      	bne.n	865ba <__divdi3+0x166>
   86542:	1bed      	subs	r5, r5, r7
   86544:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   86548:	fa1f fe87 	uxth.w	lr, r7
   8654c:	2201      	movs	r2, #1
   8654e:	fbb5 f0fc 	udiv	r0, r5, ip
   86552:	fb0c 5510 	mls	r5, ip, r0, r5
   86556:	fb0e f300 	mul.w	r3, lr, r0
   8655a:	0c21      	lsrs	r1, r4, #16
   8655c:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   86560:	42ab      	cmp	r3, r5
   86562:	d907      	bls.n	86574 <__divdi3+0x120>
   86564:	19ed      	adds	r5, r5, r7
   86566:	f100 31ff 	add.w	r1, r0, #4294967295
   8656a:	d202      	bcs.n	86572 <__divdi3+0x11e>
   8656c:	42ab      	cmp	r3, r5
   8656e:	f200 80c3 	bhi.w	866f8 <__divdi3+0x2a4>
   86572:	4608      	mov	r0, r1
   86574:	1aed      	subs	r5, r5, r3
   86576:	fbb5 f3fc 	udiv	r3, r5, ip
   8657a:	fb0c 5513 	mls	r5, ip, r3, r5
   8657e:	fb0e fe03 	mul.w	lr, lr, r3
   86582:	b2a4      	uxth	r4, r4
   86584:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
   86588:	45ae      	cmp	lr, r5
   8658a:	d907      	bls.n	8659c <__divdi3+0x148>
   8658c:	19ed      	adds	r5, r5, r7
   8658e:	f103 31ff 	add.w	r1, r3, #4294967295
   86592:	d202      	bcs.n	8659a <__divdi3+0x146>
   86594:	45ae      	cmp	lr, r5
   86596:	f200 80ad 	bhi.w	866f4 <__divdi3+0x2a0>
   8659a:	460b      	mov	r3, r1
   8659c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   865a0:	e7ac      	b.n	864fc <__divdi3+0xa8>
   865a2:	4252      	negs	r2, r2
   865a4:	ea6f 0606 	mvn.w	r6, r6
   865a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   865ac:	e75b      	b.n	86466 <__divdi3+0x12>
   865ae:	4240      	negs	r0, r0
   865b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   865b4:	f04f 36ff 	mov.w	r6, #4294967295
   865b8:	e752      	b.n	86460 <__divdi3+0xc>
   865ba:	fa07 f708 	lsl.w	r7, r7, r8
   865be:	f1c8 0220 	rsb	r2, r8, #32
   865c2:	fa25 f302 	lsr.w	r3, r5, r2
   865c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   865ca:	fbb3 f1fc 	udiv	r1, r3, ip
   865ce:	fa1f fe87 	uxth.w	lr, r7
   865d2:	fb0c 3311 	mls	r3, ip, r1, r3
   865d6:	fa24 f202 	lsr.w	r2, r4, r2
   865da:	fa05 f508 	lsl.w	r5, r5, r8
   865de:	fb0e f901 	mul.w	r9, lr, r1
   865e2:	432a      	orrs	r2, r5
   865e4:	0c10      	lsrs	r0, r2, #16
   865e6:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   865ea:	4599      	cmp	r9, r3
   865ec:	fa04 f408 	lsl.w	r4, r4, r8
   865f0:	d907      	bls.n	86602 <__divdi3+0x1ae>
   865f2:	19db      	adds	r3, r3, r7
   865f4:	f101 30ff 	add.w	r0, r1, #4294967295
   865f8:	d278      	bcs.n	866ec <__divdi3+0x298>
   865fa:	4599      	cmp	r9, r3
   865fc:	d976      	bls.n	866ec <__divdi3+0x298>
   865fe:	3902      	subs	r1, #2
   86600:	443b      	add	r3, r7
   86602:	ebc9 0303 	rsb	r3, r9, r3
   86606:	fbb3 f0fc 	udiv	r0, r3, ip
   8660a:	fb0c 3310 	mls	r3, ip, r0, r3
   8660e:	fb0e f500 	mul.w	r5, lr, r0
   86612:	b292      	uxth	r2, r2
   86614:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   86618:	429d      	cmp	r5, r3
   8661a:	d907      	bls.n	8662c <__divdi3+0x1d8>
   8661c:	19db      	adds	r3, r3, r7
   8661e:	f100 32ff 	add.w	r2, r0, #4294967295
   86622:	d25f      	bcs.n	866e4 <__divdi3+0x290>
   86624:	429d      	cmp	r5, r3
   86626:	d95d      	bls.n	866e4 <__divdi3+0x290>
   86628:	3802      	subs	r0, #2
   8662a:	443b      	add	r3, r7
   8662c:	1b5d      	subs	r5, r3, r5
   8662e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   86632:	e78c      	b.n	8654e <__divdi3+0xfa>
   86634:	f1c2 0320 	rsb	r3, r2, #32
   86638:	fa28 f103 	lsr.w	r1, r8, r3
   8663c:	fa0c fc02 	lsl.w	ip, ip, r2
   86640:	ea41 0c0c 	orr.w	ip, r1, ip
   86644:	ea4f 401c 	mov.w	r0, ip, lsr #16
   86648:	fa2e f103 	lsr.w	r1, lr, r3
   8664c:	fbb1 f5f0 	udiv	r5, r1, r0
   86650:	fa1f f78c 	uxth.w	r7, ip
   86654:	fb00 1115 	mls	r1, r0, r5, r1
   86658:	fa29 f303 	lsr.w	r3, r9, r3
   8665c:	fa0e fe02 	lsl.w	lr, lr, r2
   86660:	fb07 f905 	mul.w	r9, r7, r5
   86664:	ea43 0e0e 	orr.w	lr, r3, lr
   86668:	ea4f 431e 	mov.w	r3, lr, lsr #16
   8666c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   86670:	4589      	cmp	r9, r1
   86672:	fa08 f802 	lsl.w	r8, r8, r2
   86676:	d908      	bls.n	8668a <__divdi3+0x236>
   86678:	eb11 010c 	adds.w	r1, r1, ip
   8667c:	f105 33ff 	add.w	r3, r5, #4294967295
   86680:	d232      	bcs.n	866e8 <__divdi3+0x294>
   86682:	4589      	cmp	r9, r1
   86684:	d930      	bls.n	866e8 <__divdi3+0x294>
   86686:	3d02      	subs	r5, #2
   86688:	4461      	add	r1, ip
   8668a:	ebc9 0101 	rsb	r1, r9, r1
   8668e:	fbb1 f3f0 	udiv	r3, r1, r0
   86692:	fb00 1113 	mls	r1, r0, r3, r1
   86696:	fb07 f703 	mul.w	r7, r7, r3
   8669a:	fa1f fe8e 	uxth.w	lr, lr
   8669e:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
   866a2:	4577      	cmp	r7, lr
   866a4:	d908      	bls.n	866b8 <__divdi3+0x264>
   866a6:	eb1e 0e0c 	adds.w	lr, lr, ip
   866aa:	f103 31ff 	add.w	r1, r3, #4294967295
   866ae:	d217      	bcs.n	866e0 <__divdi3+0x28c>
   866b0:	4577      	cmp	r7, lr
   866b2:	d915      	bls.n	866e0 <__divdi3+0x28c>
   866b4:	3b02      	subs	r3, #2
   866b6:	44e6      	add	lr, ip
   866b8:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
   866bc:	fba3 8908 	umull	r8, r9, r3, r8
   866c0:	ebc7 0e0e 	rsb	lr, r7, lr
   866c4:	45ce      	cmp	lr, r9
   866c6:	d309      	bcc.n	866dc <__divdi3+0x288>
   866c8:	d005      	beq.n	866d6 <__divdi3+0x282>
   866ca:	2200      	movs	r2, #0
   866cc:	e716      	b.n	864fc <__divdi3+0xa8>
   866ce:	4610      	mov	r0, r2
   866d0:	e6f7      	b.n	864c2 <__divdi3+0x6e>
   866d2:	4613      	mov	r3, r2
   866d4:	e70a      	b.n	864ec <__divdi3+0x98>
   866d6:	4094      	lsls	r4, r2
   866d8:	4544      	cmp	r4, r8
   866da:	d2f6      	bcs.n	866ca <__divdi3+0x276>
   866dc:	3b01      	subs	r3, #1
   866de:	e7f4      	b.n	866ca <__divdi3+0x276>
   866e0:	460b      	mov	r3, r1
   866e2:	e7e9      	b.n	866b8 <__divdi3+0x264>
   866e4:	4610      	mov	r0, r2
   866e6:	e7a1      	b.n	8662c <__divdi3+0x1d8>
   866e8:	461d      	mov	r5, r3
   866ea:	e7ce      	b.n	8668a <__divdi3+0x236>
   866ec:	4601      	mov	r1, r0
   866ee:	e788      	b.n	86602 <__divdi3+0x1ae>
   866f0:	4613      	mov	r3, r2
   866f2:	e703      	b.n	864fc <__divdi3+0xa8>
   866f4:	3b02      	subs	r3, #2
   866f6:	e751      	b.n	8659c <__divdi3+0x148>
   866f8:	3802      	subs	r0, #2
   866fa:	443d      	add	r5, r7
   866fc:	e73a      	b.n	86574 <__divdi3+0x120>
   866fe:	bf00      	nop

00086700 <__udivdi3>:
   86700:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   86704:	2b00      	cmp	r3, #0
   86706:	d144      	bne.n	86792 <__udivdi3+0x92>
   86708:	428a      	cmp	r2, r1
   8670a:	4615      	mov	r5, r2
   8670c:	4604      	mov	r4, r0
   8670e:	d94f      	bls.n	867b0 <__udivdi3+0xb0>
   86710:	fab2 f782 	clz	r7, r2
   86714:	460e      	mov	r6, r1
   86716:	b14f      	cbz	r7, 8672c <__udivdi3+0x2c>
   86718:	f1c7 0320 	rsb	r3, r7, #32
   8671c:	40b9      	lsls	r1, r7
   8671e:	fa20 f603 	lsr.w	r6, r0, r3
   86722:	fa02 f507 	lsl.w	r5, r2, r7
   86726:	430e      	orrs	r6, r1
   86728:	fa00 f407 	lsl.w	r4, r0, r7
   8672c:	0c2f      	lsrs	r7, r5, #16
   8672e:	fbb6 f0f7 	udiv	r0, r6, r7
   86732:	fa1f fe85 	uxth.w	lr, r5
   86736:	fb07 6210 	mls	r2, r7, r0, r6
   8673a:	fb0e f100 	mul.w	r1, lr, r0
   8673e:	0c26      	lsrs	r6, r4, #16
   86740:	ea46 4302 	orr.w	r3, r6, r2, lsl #16
   86744:	4299      	cmp	r1, r3
   86746:	d909      	bls.n	8675c <__udivdi3+0x5c>
   86748:	195b      	adds	r3, r3, r5
   8674a:	f100 32ff 	add.w	r2, r0, #4294967295
   8674e:	f080 80ee 	bcs.w	8692e <__udivdi3+0x22e>
   86752:	4299      	cmp	r1, r3
   86754:	f240 80eb 	bls.w	8692e <__udivdi3+0x22e>
   86758:	3802      	subs	r0, #2
   8675a:	442b      	add	r3, r5
   8675c:	1a59      	subs	r1, r3, r1
   8675e:	fbb1 f3f7 	udiv	r3, r1, r7
   86762:	fb07 1113 	mls	r1, r7, r3, r1
   86766:	fb0e fe03 	mul.w	lr, lr, r3
   8676a:	b2a4      	uxth	r4, r4
   8676c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
   86770:	458e      	cmp	lr, r1
   86772:	d908      	bls.n	86786 <__udivdi3+0x86>
   86774:	1949      	adds	r1, r1, r5
   86776:	f103 32ff 	add.w	r2, r3, #4294967295
   8677a:	f080 80da 	bcs.w	86932 <__udivdi3+0x232>
   8677e:	458e      	cmp	lr, r1
   86780:	f240 80d7 	bls.w	86932 <__udivdi3+0x232>
   86784:	3b02      	subs	r3, #2
   86786:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   8678a:	2600      	movs	r6, #0
   8678c:	4631      	mov	r1, r6
   8678e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86792:	428b      	cmp	r3, r1
   86794:	d847      	bhi.n	86826 <__udivdi3+0x126>
   86796:	fab3 f683 	clz	r6, r3
   8679a:	2e00      	cmp	r6, #0
   8679c:	d148      	bne.n	86830 <__udivdi3+0x130>
   8679e:	428b      	cmp	r3, r1
   867a0:	d302      	bcc.n	867a8 <__udivdi3+0xa8>
   867a2:	4282      	cmp	r2, r0
   867a4:	f200 80cf 	bhi.w	86946 <__udivdi3+0x246>
   867a8:	2001      	movs	r0, #1
   867aa:	4631      	mov	r1, r6
   867ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   867b0:	b912      	cbnz	r2, 867b8 <__udivdi3+0xb8>
   867b2:	2501      	movs	r5, #1
   867b4:	fbb5 f5f2 	udiv	r5, r5, r2
   867b8:	fab5 fc85 	clz	ip, r5
   867bc:	f1bc 0f00 	cmp.w	ip, #0
   867c0:	d178      	bne.n	868b4 <__udivdi3+0x1b4>
   867c2:	1b49      	subs	r1, r1, r5
   867c4:	0c2f      	lsrs	r7, r5, #16
   867c6:	fa1f fe85 	uxth.w	lr, r5
   867ca:	2601      	movs	r6, #1
   867cc:	fbb1 f0f7 	udiv	r0, r1, r7
   867d0:	fb07 1110 	mls	r1, r7, r0, r1
   867d4:	fb0e f200 	mul.w	r2, lr, r0
   867d8:	0c23      	lsrs	r3, r4, #16
   867da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
   867de:	428a      	cmp	r2, r1
   867e0:	d907      	bls.n	867f2 <__udivdi3+0xf2>
   867e2:	1949      	adds	r1, r1, r5
   867e4:	f100 33ff 	add.w	r3, r0, #4294967295
   867e8:	d202      	bcs.n	867f0 <__udivdi3+0xf0>
   867ea:	428a      	cmp	r2, r1
   867ec:	f200 80bc 	bhi.w	86968 <__udivdi3+0x268>
   867f0:	4618      	mov	r0, r3
   867f2:	1a89      	subs	r1, r1, r2
   867f4:	fbb1 f3f7 	udiv	r3, r1, r7
   867f8:	fb07 1113 	mls	r1, r7, r3, r1
   867fc:	fb0e fe03 	mul.w	lr, lr, r3
   86800:	b2a4      	uxth	r4, r4
   86802:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   86806:	4596      	cmp	lr, r2
   86808:	d908      	bls.n	8681c <__udivdi3+0x11c>
   8680a:	1952      	adds	r2, r2, r5
   8680c:	f103 31ff 	add.w	r1, r3, #4294967295
   86810:	f080 8091 	bcs.w	86936 <__udivdi3+0x236>
   86814:	4596      	cmp	lr, r2
   86816:	f240 808e 	bls.w	86936 <__udivdi3+0x236>
   8681a:	3b02      	subs	r3, #2
   8681c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   86820:	4631      	mov	r1, r6
   86822:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86826:	2600      	movs	r6, #0
   86828:	4630      	mov	r0, r6
   8682a:	4631      	mov	r1, r6
   8682c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   86830:	f1c6 0420 	rsb	r4, r6, #32
   86834:	fa22 f504 	lsr.w	r5, r2, r4
   86838:	40b3      	lsls	r3, r6
   8683a:	432b      	orrs	r3, r5
   8683c:	fa21 f704 	lsr.w	r7, r1, r4
   86840:	ea4f 4813 	mov.w	r8, r3, lsr #16
   86844:	fbb7 fcf8 	udiv	ip, r7, r8
   86848:	fa1f f983 	uxth.w	r9, r3
   8684c:	fb08 771c 	mls	r7, r8, ip, r7
   86850:	fa20 fe04 	lsr.w	lr, r0, r4
   86854:	fa01 f506 	lsl.w	r5, r1, r6
   86858:	fb09 f40c 	mul.w	r4, r9, ip
   8685c:	ea4e 0505 	orr.w	r5, lr, r5
   86860:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   86864:	ea4e 4707 	orr.w	r7, lr, r7, lsl #16
   86868:	42bc      	cmp	r4, r7
   8686a:	fa02 f206 	lsl.w	r2, r2, r6
   8686e:	d904      	bls.n	8687a <__udivdi3+0x17a>
   86870:	18ff      	adds	r7, r7, r3
   86872:	f10c 31ff 	add.w	r1, ip, #4294967295
   86876:	d368      	bcc.n	8694a <__udivdi3+0x24a>
   86878:	468c      	mov	ip, r1
   8687a:	1b3f      	subs	r7, r7, r4
   8687c:	fbb7 f4f8 	udiv	r4, r7, r8
   86880:	fb08 7714 	mls	r7, r8, r4, r7
   86884:	fb09 f904 	mul.w	r9, r9, r4
   86888:	b2ad      	uxth	r5, r5
   8688a:	ea45 4107 	orr.w	r1, r5, r7, lsl #16
   8688e:	4589      	cmp	r9, r1
   86890:	d904      	bls.n	8689c <__udivdi3+0x19c>
   86892:	18c9      	adds	r1, r1, r3
   86894:	f104 35ff 	add.w	r5, r4, #4294967295
   86898:	d35d      	bcc.n	86956 <__udivdi3+0x256>
   8689a:	462c      	mov	r4, r5
   8689c:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
   868a0:	fba4 2302 	umull	r2, r3, r4, r2
   868a4:	ebc9 0101 	rsb	r1, r9, r1
   868a8:	4299      	cmp	r1, r3
   868aa:	d349      	bcc.n	86940 <__udivdi3+0x240>
   868ac:	d045      	beq.n	8693a <__udivdi3+0x23a>
   868ae:	4620      	mov	r0, r4
   868b0:	2600      	movs	r6, #0
   868b2:	e76b      	b.n	8678c <__udivdi3+0x8c>
   868b4:	f1cc 0420 	rsb	r4, ip, #32
   868b8:	fa05 f50c 	lsl.w	r5, r5, ip
   868bc:	fa21 f304 	lsr.w	r3, r1, r4
   868c0:	0c2a      	lsrs	r2, r5, #16
   868c2:	fbb3 f6f2 	udiv	r6, r3, r2
   868c6:	fa1f fe85 	uxth.w	lr, r5
   868ca:	fb02 3816 	mls	r8, r2, r6, r3
   868ce:	fa20 f704 	lsr.w	r7, r0, r4
   868d2:	fa01 f10c 	lsl.w	r1, r1, ip
   868d6:	fb0e f906 	mul.w	r9, lr, r6
   868da:	430f      	orrs	r7, r1
   868dc:	0c3c      	lsrs	r4, r7, #16
   868de:	ea44 4308 	orr.w	r3, r4, r8, lsl #16
   868e2:	4599      	cmp	r9, r3
   868e4:	fa00 f40c 	lsl.w	r4, r0, ip
   868e8:	d907      	bls.n	868fa <__udivdi3+0x1fa>
   868ea:	195b      	adds	r3, r3, r5
   868ec:	f106 31ff 	add.w	r1, r6, #4294967295
   868f0:	d238      	bcs.n	86964 <__udivdi3+0x264>
   868f2:	4599      	cmp	r9, r3
   868f4:	d936      	bls.n	86964 <__udivdi3+0x264>
   868f6:	3e02      	subs	r6, #2
   868f8:	442b      	add	r3, r5
   868fa:	ebc9 0303 	rsb	r3, r9, r3
   868fe:	fbb3 f0f2 	udiv	r0, r3, r2
   86902:	fb02 3310 	mls	r3, r2, r0, r3
   86906:	fb0e f100 	mul.w	r1, lr, r0
   8690a:	b2bf      	uxth	r7, r7
   8690c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
   86910:	4299      	cmp	r1, r3
   86912:	d907      	bls.n	86924 <__udivdi3+0x224>
   86914:	195b      	adds	r3, r3, r5
   86916:	f100 37ff 	add.w	r7, r0, #4294967295
   8691a:	d221      	bcs.n	86960 <__udivdi3+0x260>
   8691c:	4299      	cmp	r1, r3
   8691e:	d91f      	bls.n	86960 <__udivdi3+0x260>
   86920:	3802      	subs	r0, #2
   86922:	442b      	add	r3, r5
   86924:	4617      	mov	r7, r2
   86926:	1a59      	subs	r1, r3, r1
   86928:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
   8692c:	e74e      	b.n	867cc <__udivdi3+0xcc>
   8692e:	4610      	mov	r0, r2
   86930:	e714      	b.n	8675c <__udivdi3+0x5c>
   86932:	4613      	mov	r3, r2
   86934:	e727      	b.n	86786 <__udivdi3+0x86>
   86936:	460b      	mov	r3, r1
   86938:	e770      	b.n	8681c <__udivdi3+0x11c>
   8693a:	40b0      	lsls	r0, r6
   8693c:	4290      	cmp	r0, r2
   8693e:	d2b6      	bcs.n	868ae <__udivdi3+0x1ae>
   86940:	1e60      	subs	r0, r4, #1
   86942:	2600      	movs	r6, #0
   86944:	e722      	b.n	8678c <__udivdi3+0x8c>
   86946:	4630      	mov	r0, r6
   86948:	e720      	b.n	8678c <__udivdi3+0x8c>
   8694a:	42bc      	cmp	r4, r7
   8694c:	d994      	bls.n	86878 <__udivdi3+0x178>
   8694e:	f1ac 0c02 	sub.w	ip, ip, #2
   86952:	441f      	add	r7, r3
   86954:	e791      	b.n	8687a <__udivdi3+0x17a>
   86956:	4589      	cmp	r9, r1
   86958:	d99f      	bls.n	8689a <__udivdi3+0x19a>
   8695a:	3c02      	subs	r4, #2
   8695c:	4419      	add	r1, r3
   8695e:	e79d      	b.n	8689c <__udivdi3+0x19c>
   86960:	4638      	mov	r0, r7
   86962:	e7df      	b.n	86924 <__udivdi3+0x224>
   86964:	460e      	mov	r6, r1
   86966:	e7c8      	b.n	868fa <__udivdi3+0x1fa>
   86968:	3802      	subs	r0, #2
   8696a:	4429      	add	r1, r5
   8696c:	e741      	b.n	867f2 <__udivdi3+0xf2>
   8696e:	bf00      	nop
   86970:	6d726554 	.word	0x6d726554
   86974:	6c616e69 	.word	0x6c616e69
   86978:	62656420 	.word	0x62656420
   8697c:	69676775 	.word	0x69676775
   86980:	6520676e 	.word	0x6520676e
   86984:	6c62616e 	.word	0x6c62616e
   86988:	000a6465 	.word	0x000a6465
   8698c:	73657250 	.word	0x73657250
   86990:	76207465 	.word	0x76207465
   86994:	65756c61 	.word	0x65756c61
   86998:	000a3a73 	.word	0x000a3a73
   8699c:	203a506b 	.word	0x203a506b
   869a0:	0d0a7525 	.word	0x0d0a7525
   869a4:	00000000 	.word	0x00000000
   869a8:	203a496b 	.word	0x203a496b
   869ac:	0d0a7525 	.word	0x0d0a7525
   869b0:	00000000 	.word	0x00000000
   869b4:	203a446b 	.word	0x203a446b
   869b8:	0d0a7525 	.word	0x0d0a7525
   869bc:	00000000 	.word	0x00000000
   869c0:	70746553 	.word	0x70746553
   869c4:	746e696f 	.word	0x746e696f
   869c8:	203a6d43 	.word	0x203a6d43
   869cc:	0d0a7525 	.word	0x0d0a7525
   869d0:	00000000 	.word	0x00000000
   869d4:	756c6156 	.word	0x756c6156
   869d8:	0a3a7365 	.word	0x0a3a7365
   869dc:	00000000 	.word	0x00000000
   869e0:	0d0a6925 	.word	0x0d0a6925
   869e4:	00000000 	.word	0x00000000
   869e8:	09097325 	.word	0x09097325
   869ec:	25096325 	.word	0x25096325
   869f0:	75250975 	.word	0x75250975
   869f4:	0d752509 	.word	0x0d752509
   869f8:	0000000a 	.word	0x0000000a
   869fc:	454c4449 	.word	0x454c4449
   86a00:	00000000 	.word	0x00000000
   86a04:	20726d54 	.word	0x20726d54
   86a08:	00637653 	.word	0x00637653
   86a0c:	00000001 	.word	0x00000001
   86a10:	00000002 	.word	0x00000002
   86a14:	00000004 	.word	0x00000004
   86a18:	00000008 	.word	0x00000008
   86a1c:	00000010 	.word	0x00000010
   86a20:	00000020 	.word	0x00000020
   86a24:	00000040 	.word	0x00000040
   86a28:	00000080 	.word	0x00000080
   86a2c:	00000100 	.word	0x00000100
   86a30:	00000200 	.word	0x00000200
   86a34:	00000400 	.word	0x00000400
   86a38:	52444950 	.word	0x52444950
   86a3c:	6c756765 	.word	0x6c756765
   86a40:	6f697461 	.word	0x6f697461
   86a44:	0000006e 	.word	0x0000006e
   86a48:	6c696146 	.word	0x6c696146
   86a4c:	74206465 	.word	0x74206465
   86a50:	7263206f 	.word	0x7263206f
   86a54:	65746165 	.word	0x65746165
   86a58:	44495020 	.word	0x44495020
   86a5c:	75676552 	.word	0x75676552
   86a60:	6974616c 	.word	0x6974616c
   86a64:	61546e6f 	.word	0x61546e6f
   86a68:	0a0d6b73 	.word	0x0a0d6b73
   86a6c:	00000000 	.word	0x00000000
   86a70:	69726553 	.word	0x69726553
   86a74:	6f436c61 	.word	0x6f436c61
   86a78:	7361546d 	.word	0x7361546d
   86a7c:	0000006b 	.word	0x0000006b
   86a80:	6c696146 	.word	0x6c696146
   86a84:	74206465 	.word	0x74206465
   86a88:	7263206f 	.word	0x7263206f
   86a8c:	65746165 	.word	0x65746165
   86a90:	72655320 	.word	0x72655320
   86a94:	436c6169 	.word	0x436c6169
   86a98:	61546d6f 	.word	0x61546d6f
   86a9c:	0a0d6b73 	.word	0x0a0d6b73
   86aa0:	00000000 	.word	0x00000000
   86aa4:	75736e49 	.word	0x75736e49
   86aa8:	63696666 	.word	0x63696666
   86aac:	746e6569 	.word	0x746e6569
   86ab0:	4d415220 	.word	0x4d415220
   86ab4:	00000a0d 	.word	0x00000a0d
   86ab8:	00000043 	.word	0x00000043

00086abc <_global_impure_ptr>:
   86abc:	20070158                                X.. 

00086ac0 <zeroes.6869>:
   86ac0:	30303030 30303030 30303030 30303030     0000000000000000
   86ad0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   86ae0:	00000000 33323130 37363534 62613938     ....0123456789ab
   86af0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00086b00 <blanks.6868>:
   86b00:	20202020 20202020 20202020 20202020                     

00086b10 <_init>:
   86b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86b12:	bf00      	nop
   86b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86b16:	bc08      	pop	{r3}
   86b18:	469e      	mov	lr, r3
   86b1a:	4770      	bx	lr

00086b1c <__init_array_start>:
   86b1c:	00084b3d 	.word	0x00084b3d

00086b20 <__frame_dummy_init_array_entry>:
   86b20:	00080119                                ....

00086b24 <_fini>:
   86b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86b26:	bf00      	nop
   86b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86b2a:	bc08      	pop	{r3}
   86b2c:	469e      	mov	lr, r3
   86b2e:	4770      	bx	lr

00086b30 <__fini_array_start>:
   86b30:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070150 	.word	0x20070150

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <adc_filter_values>:
2007012c:	00000001 00000001 00000001 00000001     ................
2007013c:	00000001                                ....

20070140 <isMatlab>:
20070140:	00000001                                ....

20070144 <uxCriticalNesting>:
20070144:	aaaaaaaa                                ....

20070148 <xFreeBytesRemaining>:
20070148:	00008000                                ....

2007014c <xNextTaskUnblockTime>:
2007014c:	0000ffff                                ....

20070150 <SystemCoreClock>:
20070150:	003d0900 00000000                       ..=.....

20070158 <impure_data>:
20070158:	00000000 20070444 200704ac 20070514     ....D.. ... ... 
	...
2007018c:	00086ab8 00000000 00000000 00000000     .j..............
	...
20070200:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070210:	0005deec 0000000b 00000000 00000000     ................
	...

20070580 <_impure_ptr>:
20070580:	20070158                                X.. 

20070584 <lc_ctype_charset>:
20070584:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705a4 <__mb_cur_max>:
200705a4:	00000001                                ....

200705a8 <__malloc_av_>:
	...
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 

200709b0 <__malloc_trim_threshold>:
200709b0:	00020000                                ....

200709b4 <__malloc_sbrk_base>:
200709b4:	ffffffff                                ....

200709b8 <__wctomb>:
200709b8:	00086195                                .a..
