

================================================================
== Vivado HLS Report for 'load32'
================================================================
* Date:           Sun Mar 28 21:18:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma64_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         1|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conf_info_mac_n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conf_info_mac_n)" [../src/espacc.cc:133]   --->   Operation 5 'read' 'conf_info_mac_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%chunk_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chunk)" [../src/espacc.cc:133]   --->   Operation 6 'read' 'chunk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mac_len_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mac_len)" [../src/espacc.cc:133]   --->   Operation 7 'read' 'mac_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mac_vec_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mac_vec)" [../src/espacc.cc:133]   --->   Operation 8 'read' 'mac_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_vec_out, i32 %mac_vec_read)" [../src/espacc.cc:133]   --->   Operation 9 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_len_out, i32 %mac_len_read)" [../src/espacc.cc:133]   --->   Operation 10 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %chunk_out, i32 %chunk_read)" [../src/espacc.cc:133]   --->   Operation 11 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %conf_info_mac_n_out, i32 %conf_info_mac_n_read)" [../src/espacc.cc:133]   --->   Operation 12 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (5.48ns)   --->   "%mul_ln18 = mul i32 %mac_vec_read, %mac_len_read" [../src/espacc.cc:18->../src/espacc.cc:133]   --->   Operation 13 'mul' 'mul_ln18' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.50>
ST_2 : Operation 14 [1/1] (1.51ns)   --->   "%add_ln18 = add i32 %mul_ln18, -1" [../src/espacc.cc:18->../src/espacc.cc:133]   --->   Operation 14 'add' 'add_ln18' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node length)   --->   "%or_ln18 = or i32 %add_ln18, 1" [../src/espacc.cc:18->../src/espacc.cc:133]   --->   Operation 15 'or' 'or_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.51ns) (out node of the LUT)   --->   "%length = add i32 %or_ln18, 1" [../src/espacc.cc:18->../src/espacc.cc:133]   --->   Operation 16 'add' 'length' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (5.48ns)   --->   "%index = mul i32 %length, %chunk_read" [../src/espacc.cc:19->../src/espacc.cc:133]   --->   Operation 17 'mul' 'index' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%dma_length = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %length, i32 1, i32 31)" [../src/espacc.cc:21->../src/espacc.cc:133]   --->   Operation 18 'partselect' 'dma_length' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%dma_length_2 = zext i31 %dma_length to i32" [../src/espacc.cc:21->../src/espacc.cc:133]   --->   Operation 19 'zext' 'dma_length_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%dma_index = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %index, i32 1, i32 31)" [../src/espacc.cc:22->../src/espacc.cc:133]   --->   Operation 20 'partselect' 'dma_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dma_index_2 = zext i31 %dma_index to i32" [../src/espacc.cc:22->../src/espacc.cc:133]   --->   Operation 21 'zext' 'dma_index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%load_ctrl3_part_set_s = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 2, i32 %dma_length_2, i32 %dma_index_2)" [../src/espacc.cc:26->../src/espacc.cc:133]   --->   Operation 22 'bitconcatenate' 'load_ctrl3_part_set_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %load_ctrl, i96 %load_ctrl3_part_set_s)" [../src/espacc.cc:26->../src/espacc.cc:133]   --->   Operation 23 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %chunk_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %conf_info_mac_n_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in1_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %load_ctrl, i96 %load_ctrl3_part_set_s)" [../src/espacc.cc:26->../src/espacc.cc:133]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.85ns)   --->   "br label %0" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i31 [ 0, %entry ], [ %i, %.preheader.preheader.i.i.i ]"   --->   Operation 38 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.25ns)   --->   "%icmp_ln28 = icmp eq i31 %i_0_i_i_i, %dma_length" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 39 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (1.50ns)   --->   "%i = add i31 %i_0_i_i_i, 1" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.exit, label %.preheader.preheader.i.i.i" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.39ns)   --->   "%in1_word_V_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in1_word_V)" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 42 'read' 'in1_word_V_read' <Predicate = (!icmp_ln28)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i64 %in1_word_V_read to i32" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 43 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i31 %i_0_i_i_i to i64" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 44 'zext' 'zext_ln180' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_inbuff_0_V_addr = getelementptr [3200 x i32]* %p_inbuff_0_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 45 'getelementptr' 'p_inbuff_0_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.26ns)   --->   "store i32 %trunc_ln180, i32* %p_inbuff_0_V_addr, align 4" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 46 'store' <Predicate = (!icmp_ln28)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3200> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2_i_i_i = call i32 @_ssdm_op_PartSelect.i32.i64.i8.i8(i64 %in1_word_V_read, i8 32, i8 63)" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 47 'partselect' 'tmp_2_i_i_i' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_inbuff_1_V_addr = getelementptr [3200 x i32]* %p_inbuff_1_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 48 'getelementptr' 'p_inbuff_1_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.26ns)   --->   "store i32 %tmp_2_i_i_i, i32* %p_inbuff_1_V_addr, align 4" [../src/espacc.cc:30->../src/espacc.cc:133]   --->   Operation 49 'store' <Predicate = (!icmp_ln28)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3200> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %0" [../src/espacc.cc:28->../src/espacc.cc:133]   --->   Operation 50 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [../src/espacc.cc:133]   --->   Operation 51 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inbuff_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_inbuff_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_word_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_vec]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mac_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ load_ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ chunk]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conf_info_mac_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mac_vec_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ chunk_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conf_info_mac_n_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conf_info_mac_n_read  (read          ) [ 00000]
chunk_read            (read          ) [ 00100]
mac_len_read          (read          ) [ 00000]
mac_vec_read          (read          ) [ 00000]
write_ln133           (write         ) [ 00000]
write_ln133           (write         ) [ 00000]
write_ln133           (write         ) [ 00000]
write_ln133           (write         ) [ 00000]
mul_ln18              (mul           ) [ 00100]
add_ln18              (add           ) [ 00000]
or_ln18               (or            ) [ 00000]
length                (add           ) [ 00000]
index                 (mul           ) [ 00000]
dma_length            (partselect    ) [ 00011]
dma_length_2          (zext          ) [ 00000]
dma_index             (partselect    ) [ 00000]
dma_index_2           (zext          ) [ 00000]
load_ctrl3_part_set_s (bitconcatenate) [ 00010]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
write_ln26            (write         ) [ 00000]
br_ln28               (br            ) [ 00011]
i_0_i_i_i             (phi           ) [ 00001]
icmp_ln28             (icmp          ) [ 00001]
i                     (add           ) [ 00011]
br_ln28               (br            ) [ 00000]
in1_word_V_read       (read          ) [ 00000]
trunc_ln180           (trunc         ) [ 00000]
zext_ln180            (zext          ) [ 00000]
p_inbuff_0_V_addr     (getelementptr ) [ 00000]
store_ln30            (store         ) [ 00000]
tmp_2_i_i_i           (partselect    ) [ 00000]
p_inbuff_1_V_addr     (getelementptr ) [ 00000]
store_ln30            (store         ) [ 00000]
br_ln28               (br            ) [ 00011]
ret_ln133             (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inbuff_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inbuff_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inbuff_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inbuff_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1_word_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_word_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mac_vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mac_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="load_ctrl">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_ctrl"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="chunk">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conf_info_mac_n">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conf_info_mac_n"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mac_vec_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mac_len_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="chunk_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conf_info_mac_n_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conf_info_mac_n_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i96P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="conf_info_mac_n_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conf_info_mac_n_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="chunk_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mac_len_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_len_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mac_vec_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_vec_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln133_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln133/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln133_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln133/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln133_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln133/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln133_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln133/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="96" slack="0"/>
<pin id="133" dir="0" index="2" bw="96" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="in1_word_V_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_word_V_read/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_inbuff_0_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="31" slack="0"/>
<pin id="147" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_0_V_addr/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln30_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_inbuff_1_V_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="31" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_inbuff_1_V_addr/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln30_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i_i_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="1"/>
<pin id="171" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i_i_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="31" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln18_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln18_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln18_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="length_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="index_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="dma_length_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dma_length/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="dma_length_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dma_length_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="dma_index_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="31" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dma_index/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="dma_index_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dma_index_2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="load_ctrl3_part_set_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="96" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="31" slack="0"/>
<pin id="240" dir="0" index="3" bw="31" slack="0"/>
<pin id="241" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="load_ctrl3_part_set_s/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="31" slack="0"/>
<pin id="249" dir="0" index="1" bw="31" slack="2"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln180_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln180/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln180_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_i_i_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_i_i_i/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="chunk_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="chunk_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="mul_ln18_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="290" class="1005" name="dma_length_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="2"/>
<pin id="292" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="dma_length "/>
</bind>
</comp>

<comp id="295" class="1005" name="load_ctrl3_part_set_s_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="96" slack="1"/>
<pin id="297" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="load_ctrl3_part_set_s "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="86" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="80" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="74" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="92" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="86" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="197" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="208" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="203" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="218" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="232" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="246"><net_src comp="236" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="251"><net_src comp="173" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="173" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="137" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="266"><net_src comp="173" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="137" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="72" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="279"><net_src comp="269" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="283"><net_src comp="80" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="288"><net_src comp="180" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="293"><net_src comp="208" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="298"><net_src comp="236" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="306"><net_src comp="252" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_inbuff_0_V | {4 }
	Port: p_inbuff_1_V | {4 }
	Port: load_ctrl | {3 }
	Port: mac_vec_out | {1 }
	Port: mac_len_out | {1 }
	Port: chunk_out | {1 }
	Port: conf_info_mac_n_out | {1 }
 - Input state : 
	Port: load32 : in1_word_V | {4 }
	Port: load32 : mac_vec | {1 }
	Port: load32 : mac_len | {1 }
	Port: load32 : chunk | {1 }
	Port: load32 : conf_info_mac_n | {1 }
  - Chain level:
	State 1
	State 2
		or_ln18 : 1
		length : 1
		index : 2
		dma_length : 2
		dma_length_2 : 3
		dma_index : 3
		dma_index_2 : 4
		load_ctrl3_part_set_s : 5
		write_ln26 : 6
	State 3
	State 4
		icmp_ln28 : 1
		i : 1
		br_ln28 : 2
		zext_ln180 : 1
		p_inbuff_0_V_addr : 2
		store_ln30 : 3
		p_inbuff_1_V_addr : 2
		store_ln30 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln18_fu_186         |    0    |    0    |    39   |
|    add   |          length_fu_197          |    0    |    0    |    39   |
|          |             i_fu_252            |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |         mul_ln18_fu_180         |    3    |    0    |    21   |
|          |           index_fu_203          |    3    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln28_fu_247        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          | conf_info_mac_n_read_read_fu_74 |    0    |    0    |    0    |
|          |      chunk_read_read_fu_80      |    0    |    0    |    0    |
|   read   |     mac_len_read_read_fu_86     |    0    |    0    |    0    |
|          |     mac_vec_read_read_fu_92     |    0    |    0    |    0    |
|          |   in1_word_V_read_read_fu_137   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln133_write_fu_98     |    0    |    0    |    0    |
|          |     write_ln133_write_fu_106    |    0    |    0    |    0    |
|   write  |     write_ln133_write_fu_114    |    0    |    0    |    0    |
|          |     write_ln133_write_fu_122    |    0    |    0    |    0    |
|          |         grp_write_fu_130        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    or    |          or_ln18_fu_191         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        dma_length_fu_208        |    0    |    0    |    0    |
|partselect|         dma_index_fu_222        |    0    |    0    |    0    |
|          |        tmp_2_i_i_i_fu_269       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |       dma_length_2_fu_218       |    0    |    0    |    0    |
|   zext   |        dma_index_2_fu_232       |    0    |    0    |    0    |
|          |        zext_ln180_fu_263        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|   load_ctrl3_part_set_s_fu_236  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln180_fu_258       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    6    |    0    |   176   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      chunk_read_reg_280     |   32   |
|      dma_length_reg_290     |   31   |
|      i_0_i_i_i_reg_169      |   31   |
|          i_reg_303          |   31   |
|load_ctrl3_part_set_s_reg_295|   96   |
|       mul_ln18_reg_285      |   32   |
+-----------------------------+--------+
|            Total            |   253  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_130 |  p2  |   2  |  96  |   192  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||   0.85  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   253  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    0   |   253  |   185  |
+-----------+--------+--------+--------+--------+
