# vsim -c Nbit_FullAdderTb 
# Start time: 19:15:49 on May 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: verification/nbit_fulladdr_tb.sv(8): (vopt-2241) Connection width does not match width of port 'CI'. The port definition is at: design/nbit_fulladdr.sv(1).
# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Nbit_FullAdderTb(fast)
# A=  -4, B=  10, CI=  0, sum=   6, CO=1
# precomp: 100000110. postcomp: 011111010.
# A= -10, B=   4, CI=  0, sum=  -6, CO=0
# precomp: 011111010. postcomp: 100000110.
# A=   4, B= -10, CI=  0, sum=  -6, CO=0
# precomp: 011111010. postcomp: 100000110.
# A=  -4, B= -10, CI=  0, sum= -14, CO=1
# precomp: 111110010. postcomp: 000001110.
# End time: 19:22:11 on May 23,2021, Elapsed time: 0:06:22
# Errors: 0, Warnings: 1
