#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov 13 20:59:00 2022
# Process ID: 13800
# Current directory: D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dut/xsim_script.tcl}
# Log file: D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/xsim.log
# Journal file: D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog\xsim.jou
# Running On: LAPTOP-P5G6NA7F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16931 MB
#-----------------------------------------------------------
source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dut.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut//AESL_inst_dut_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_1_fu_130/grp_dut_Pipeline_1_fu_130_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_2_fu_136/grp_dut_Pipeline_2_fu_136_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_3_fu_142/grp_dut_Pipeline_3_fu_142_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148/grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160/grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160_activity
Time resolution is 1 ps
open_wave_config dut_dataflow_ana.wcfg
source dut.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_dut_top/AESL_inst_dut/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $src_buff__dst_buff_group]
## set wdata_group [add_wave_group "Write Channel" -into $src_buff__dst_buff_group]
## set ctrl_group [add_wave_group "Handshakes" -into $src_buff__dst_buff_group]
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set src_buff__src_sz__dst_buff_group [add_wave_group src_buff__src_sz__dst_buff(axi_slave) -into $cinputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_buff__src_sz__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_buff__src_sz__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_buff__src_sz__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_buff__src_sz__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_buff__src_sz__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_buff__src_sz__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_buff__src_sz__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_buff__src_sz__dst_buff_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_start -into $blocksiggroup
## add_wave /apatb_dut_top/AESL_inst_dut/ap_done -into $blocksiggroup
## add_wave /apatb_dut_top/AESL_inst_dut/ap_idle -into $blocksiggroup
## add_wave /apatb_dut_top/AESL_inst_dut/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup
## save_wave_config dut.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "118000"
// RTL Simulation : 1 / 1 [n/a] @ "3038955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3039000600 ps : File "D:/Documents/HLS/LabC/Big_Data_Ser/baseline/sim/verilog/dut.autotb.v" Line 491
run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1211.500 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 47908 KB (Peak: 47908 KB), Simulation CPU Usage: 16546 ms
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 20:59:53 2022...
