// Seed: 15971353
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9
);
  assign id_8 = id_5 ? id_3 : 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd26,
    parameter id_14 = 32'd72
) (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input tri id_10
);
  logic [7:0] id_12;
  module_0(
      id_10, id_4, id_2, id_5, id_6, id_5, id_5, id_7, id_2, id_2
  );
  assign id_12[1'b0] = id_9;
  defparam id_13.id_14 = 1;
endmodule
