WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 18056326 heartbeat IPC: 0.642828 cumulative IPC: 0.642828 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 33473114 heartbeat IPC: 0.648644 cumulative IPC: 0.645723 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 49061377 heartbeat IPC: 0.641509 cumulative IPC: 0.644312 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 63425724 heartbeat IPC: 0.696169 cumulative IPC: 0.656538 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 78097734 heartbeat IPC: 0.68157 cumulative IPC: 0.661396 (Simulation time: 0 hr 5 min 38 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 75597688 cumulative IPC: 0.661396 (Simulation time: 0 hr 5 min 38 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 75597688 (Simulation time: 0 hr 5 min 38 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.661396 instructions: 50000003 cycles: 75597688
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.6356 Average ROB Occupancy at Mispredict: 336.491
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.6356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1046887  HIT:       1973  MISS:    1044914
LLC LOAD         ACCESS:     450947  HIT:       1962  MISS:     448985
LLC RFO          ACCESS:     297696  HIT:          0  MISS:     297696
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     297939  HIT:          0  MISS:     297939
LLC TRANSLATION  ACCESS:        305  HIT:         11  MISS:        294
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 371.564 cycles
cpu0_DTLB TOTAL       ACCESS:   13912173  HIT:   13837725  MISS:      74448
cpu0_DTLB LOAD         ACCESS:   13912173  HIT:   13837725  MISS:      74448
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.7246 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16913794  HIT:   14466318  MISS:    2447476
cpu0_L1D LOAD         ACCESS:    7749881  HIT:    6431368  MISS:    1318513
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9153242  HIT:    8034929  MISS:    1118313
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 168.831 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 759.375 cycles
cpu0_L2C TOTAL       ACCESS:    1162224  HIT:     413273  MISS:     748951
cpu0_L2C LOAD         ACCESS:     518713  HIT:      67763  MISS:     450950
cpu0_L2C RFO          ACCESS:     314896  HIT:      17200  MISS:     297696
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     317965  HIT:     317965  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:      10345  MISS:        305
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 539.392 cycles
cpu0_STLB TOTAL       ACCESS:      55841  HIT:      45197  MISS:      10644
cpu0_STLB LOAD         ACCESS:      55841  HIT:      45197  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 234.849 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     452023
  ROW_BUFFER_MISS:     294946
 AVG DBUS CONGESTED CYCLE:    3.92922
 WQ ROW_BUFFER_HIT:     150128
  ROW_BUFFER_MISS:     147707  FULL:          0
