<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fsmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_30168dac808c8ac2b97106172ddd8c3b.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_fsmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__fsmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE_ENABLED) || defined(HAL_PCCARD_MODULE_ENABLED) \</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">    || defined(HAL_SRAM_MODULE_ENABLED)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/* ----------------------- FSMC registers bit mask --------------------------- */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#if defined(FSMC_Bank1)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* --- BCR Register ---*/</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* BCR register clear mask */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* --- BTR Register ---*/</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* BTR register clear mask */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define BTR_CLEAR_MASK    ((uint32_t)(FSMC_BTR1_ADDSET | FSMC_BTR1_ADDHLD  |\</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">                                      FSMC_BTR1_DATAST | FSMC_BTR1_BUSTURN |\</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">                                      FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT  |\</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                      FSMC_BTR1_ACCMOD))</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/* --- BWTR Register ---*/</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* BWTR register clear mask */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define BWTR_CLEAR_MASK   ((uint32_t)(FSMC_BWTR1_ADDSET | FSMC_BWTR1_ADDHLD  |\</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">                                      FSMC_BWTR1_DATAST | FSMC_BWTR1_BUSTURN |\</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">                                      FSMC_BWTR1_ACCMOD))</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#if defined(FSMC_Bank2_3)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#if defined (FSMC_PCR_PWAITEN)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FSMC_PCR_PWAITEN | FSMC_PCR_PBKEN  | \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                                      FSMC_PCR_PTYP    | FSMC_PCR_PWID   | \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                                      FSMC_PCR_ECCEN   | FSMC_PCR_TCLR   | \</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">                                      FSMC_PCR_TAR     | FSMC_PCR_ECCPS))</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FSMC_PMEM_MEMSET2  | FSMC_PMEM_MEMWAIT2 |\</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">                                      FSMC_PMEM_MEMHOLD2 | FSMC_PMEM_MEMHIZ2))</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FSMC_PATT_ATTSET2  | FSMC_PATT_ATTWAIT2 |\</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">                                      FSMC_PATT_ATTHOLD2 | FSMC_PATT_ATTHIZ2))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FSMC_PCR2_PWAITEN | FSMC_PCR2_PBKEN  | \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">                                      FSMC_PCR2_PTYP    | FSMC_PCR2_PWID   | \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">                                      FSMC_PCR2_ECCEN   | FSMC_PCR2_TCLR   | \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                      FSMC_PCR2_TAR     | FSMC_PCR2_ECCPS))</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FSMC_PMEM2_MEMSET2  | FSMC_PMEM2_MEMWAIT2 |\</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">                                      FSMC_PMEM2_MEMHOLD2 | FSMC_PMEM2_MEMHIZ2))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FSMC_PATT2_ATTSET2  | FSMC_PATT2_ATTWAIT2 |\</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                                      FSMC_PATT2_ATTHOLD2 | FSMC_PATT2_ATTHIZ2))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_PCR_PWAITEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#if defined(FSMC_Bank4)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define PCR4_CLEAR_MASK   ((uint32_t)(FSMC_PCR4_PWAITEN | FSMC_PCR4_PBKEN  | \</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">                                      FSMC_PCR4_PTYP    | FSMC_PCR4_PWID   | \</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">                                      FSMC_PCR4_ECCEN   | FSMC_PCR4_TCLR   | \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                                      FSMC_PCR4_TAR     | FSMC_PCR4_ECCPS))</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define PMEM4_CLEAR_MASK  ((uint32_t)(FSMC_PMEM4_MEMSET4  | FSMC_PMEM4_MEMWAIT4 |\</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">                                      FSMC_PMEM4_MEMHOLD4 | FSMC_PMEM4_MEMHIZ4))</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define PATT4_CLEAR_MASK  ((uint32_t)(FSMC_PATT4_ATTSET4  | FSMC_PATT4_ATTWAIT4 |\</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                                      FSMC_PATT4_ATTHOLD4 | FSMC_PATT4_ATTHIZ4))</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* --- PIO4 Register ---*/</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* PIO4 register clear mask */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define PIO4_CLEAR_MASK   ((uint32_t)(FSMC_PIO4_IOSET4  | FSMC_PIO4_IOWAIT4 | \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                      FSMC_PIO4_IOHOLD4 | FSMC_PIO4_IOHIZ4))</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#if defined(FSMC_Bank1)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                                     <span class="keyword">const</span> FSMC_NORSRAM_InitTypeDef *Init)</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>{</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  uint32_t flashaccess;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  uint32_t btcr_reg;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  uint32_t mask;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Init-&gt;NSBank));</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MUX(Init-&gt;DataAddressMux));</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_MEMORY(Init-&gt;MemoryType));</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_BURSTMODE(Init-&gt;BurstAccessMode));</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_POLARITY(Init-&gt;WaitSignalPolarity));</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#if defined(FSMC_BCR1_WRAPMOD)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRAP_MODE(Init-&gt;WrapMode));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WRAPMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_SIGNAL_ACTIVE(Init-&gt;WaitSignalActive));</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_OPERATION(Init-&gt;WriteOperation));</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAITE_SIGNAL(Init-&gt;WaitSignal));</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_EXTENDED_MODE(Init-&gt;ExtendedMode));</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ASYNWAIT(Init-&gt;AsynchronousWait));</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_BURST(Init-&gt;WriteBurst));</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#if defined(FSMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CONTINOUS_CLOCK(Init-&gt;ContinuousClock));</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#if defined(FSMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WRITE_FIFO(Init-&gt;WriteFifo));</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PAGESIZE(Init-&gt;PageSize));</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="comment">/* Disable NORSRAM Device */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  __FSMC_NORSRAM_DISABLE(Device, Init-&gt;NSBank);</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordflow">if</span> (Init-&gt;MemoryType == FSMC_MEMORY_TYPE_NOR)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  }</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  btcr_reg = (flashaccess                   | \</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>              Init-&gt;DataAddressMux          | \</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>              Init-&gt;MemoryType              | \</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>              Init-&gt;MemoryDataWidth         | \</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>              Init-&gt;BurstAccessMode         | \</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>              Init-&gt;WaitSignalPolarity      | \</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>              Init-&gt;WaitSignalActive        | \</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>              Init-&gt;WriteOperation          | \</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>              Init-&gt;WaitSignal              | \</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>              Init-&gt;ExtendedMode            | \</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>              Init-&gt;AsynchronousWait        | \</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>              Init-&gt;WriteBurst);</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#if defined(FSMC_BCR1_WRAPMOD)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  btcr_reg |= Init-&gt;WrapMode;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WRAPMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#if defined(FSMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  btcr_reg |= Init-&gt;ContinuousClock;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#if defined(FSMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  btcr_reg |= Init-&gt;WriteFifo;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  btcr_reg |= Init-&gt;PageSize;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  mask = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a>                |</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a>                |</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a>                 |</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a>                 |</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a>               |</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a>              |</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a>              |</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a>              |</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a>                 |</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a>               |</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a>               |</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a>            |</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a>);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#if defined(FSMC_BCR1_WRAPMOD)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WRAPMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#if defined(FSMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9494ad5921ba93dd2449680e9a2f0bb3">FSMC_BCR1_CCLKEN</a>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#if defined(FSMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd5fa72dc69563c5123171c14bdd781d">FSMC_BCR1_WFDIS</a>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga192791b6dc4c25e4992b07f098006a4e">FSMC_BCR1_CPSIZE</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[Init-&gt;NSBank], mask, btcr_reg);</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#if defined(FSMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="comment">/* Configure synchronous mode when Continuous clock is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">if</span> ((Init-&gt;ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) &amp;&amp; (Init-&gt;NSBank != FSMC_NORSRAM_BANK1))</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  {</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[FSMC_NORSRAM_BANK1], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9494ad5921ba93dd2449680e9a2f0bb3">FSMC_BCR1_CCLKEN</a>, Init-&gt;ContinuousClock);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  }</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#if defined(FSMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <span class="keywordflow">if</span> (Init-&gt;NSBank != FSMC_NORSRAM_BANK1)</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  {</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="comment">/* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init-&gt;WriteFifo));</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>}</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_DeInit(FSMC_NORSRAM_TypeDef *Device,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>                                      FSMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>{</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_EXTENDED_DEVICE(ExDevice));</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="comment">/* Disable the FSMC_NORSRAM device */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  __FSMC_NORSRAM_DISABLE(Device, Bank);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="comment">/* De-initialize the FSMC_NORSRAM device */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="comment">/* FSMC_NORSRAM_BANK1 */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="keywordflow">if</span> (Bank == FSMC_NORSRAM_BANK1)</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  {</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    Device-&gt;BTCR[Bank] = 0x000030DBU;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  }</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="comment">/* FSMC_NORSRAM_BANK2, FSMC_NORSRAM_BANK3 or FSMC_NORSRAM_BANK4 */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  {</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    Device-&gt;BTCR[Bank] = 0x000030D2U;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  }</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  Device-&gt;BTCR[Bank + 1U] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  ExDevice-&gt;BWTR[Bank]   = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>}</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                                           <span class="keyword">const</span> FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>{</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#if defined(FSMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  uint32_t tmpr;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_CLK_DIV(Timing-&gt;CLKDivision));</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATA_LATENCY(Timing-&gt;DataLatency));</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="comment">/* Set FSMC_NORSRAM device timing parameters */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  Device-&gt;BTCR[Bank + 1U] =</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    (Timing-&gt;AddressSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad2b6109a964212ec400829faa37e113a">FSMC_BTR1_ADDSET_Pos</a>) |</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    (Timing-&gt;AddressHoldTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab8d311b7f571c7f1b55638b62da5a5a1">FSMC_BTR1_ADDHLD_Pos</a>) |</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    (Timing-&gt;DataSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c6cf527aad7fcdb2e57ef4483cd4e91">FSMC_BTR1_DATAST_Pos</a>) |</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    (Timing-&gt;BusTurnAroundDuration &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga164a173346248449423d03e8d1d40a31">FSMC_BTR1_BUSTURN_Pos</a>) |</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    ((Timing-&gt;CLKDivision - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga514bdebcbaf4a3e4d0ede4fef6bb0dd7">FSMC_BTR1_CLKDIV_Pos</a>) |</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    ((Timing-&gt;DataLatency - 2U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1bc0aee3036c6ddba4a1e66b92b0913c">FSMC_BTR1_DATLAT_Pos</a>) |</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    Timing-&gt;AccessMode;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#if defined(FSMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="comment">/* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;BTCR[FSMC_NORSRAM_BANK1], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9494ad5921ba93dd2449680e9a2f0bb3">FSMC_BCR1_CCLKEN</a>))</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  {</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    tmpr = (uint32_t)(Device-&gt;BTCR[FSMC_NORSRAM_BANK1 + 1U] &amp; ~((0x0FU) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga514bdebcbaf4a3e4d0ede4fef6bb0dd7">FSMC_BTR1_CLKDIV_Pos</a>));</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    tmpr |= (uint32_t)(((Timing-&gt;CLKDivision) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga514bdebcbaf4a3e4d0ede4fef6bb0dd7">FSMC_BTR1_CLKDIV_Pos</a>);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[FSMC_NORSRAM_BANK1 + 1U], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a>, tmpr);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  }</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>}</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                                                    <span class="keyword">const</span> FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>                                                    uint32_t ExtendedMode)</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>{</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_EXTENDED_MODE(ExtendedMode));</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordflow">if</span> (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_EXTENDED_DEVICE(Device));</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BWTR[Bank], BWTR_CLEAR_MASK, (Timing-&gt;AddressSetupTime                                    |</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                                                     ((Timing-&gt;AddressHoldTime)        &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6e3be36c874835e8d5b50c546a6e5ce">FSMC_BWTR1_ADDHLD_Pos</a>)  |</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                                                     ((Timing-&gt;DataSetupTime)          &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga816436841706a81e91cc1627906c7e64">FSMC_BWTR1_DATAST_Pos</a>)  |</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>                                                     Timing-&gt;AccessMode                                          |</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>                                                     ((Timing-&gt;BusTurnAroundDuration)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade809e856484f40f6e54001fd88c7c80">FSMC_BWTR1_BUSTURN_Pos</a>)));</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  }</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  {</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    Device-&gt;BWTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  }</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>}</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_WriteOperation_Enable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>{</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="comment">/* Enable write operation */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[Bank], FSMC_WRITE_OPERATION_ENABLE);</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>}</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NORSRAM_WriteOperation_Disable(FSMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="comment">/* Disable write operation */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;BTCR[Bank], FSMC_WRITE_OPERATION_ENABLE);</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>}</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#if defined(FSMC_Bank2_3)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, <span class="keyword">const</span> FSMC_NAND_InitTypeDef *Init)</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>{</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Init-&gt;NandBank));</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ECC_STATE(Init-&gt;EccComputation));</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_ECCPAGE_SIZE(Init-&gt;ECCPageSize));</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TAR_TIME(Init-&gt;TARSetupTime));</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="comment">/* Set NAND device control parameters */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keywordflow">if</span> (Init-&gt;NandBank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  {</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR2, PCR_CLEAR_MASK, (Init-&gt;Waitfeature                                      |</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                                              FSMC_PCR_MEMORY_TYPE_NAND                               |</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>                                              Init-&gt;MemoryDataWidth                                  |</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>                                              Init-&gt;EccComputation                                   |</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                                              Init-&gt;ECCPageSize                                      |</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                                              ((Init-&gt;TCLRSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c24b437e7873367aa3db5fe3f9526e5">FSMC_PCR2_TCLR_Pos</a>) |</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                                              ((Init-&gt;TARSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c4fe782dd038165f42f57ebac4721bf">FSMC_PCR2_TAR_Pos</a>)));</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  }</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  {</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR3, PCR_CLEAR_MASK, (Init-&gt;Waitfeature                                      |</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>                                              FSMC_PCR_MEMORY_TYPE_NAND                               |</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                                              Init-&gt;MemoryDataWidth                                  |</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                                              Init-&gt;EccComputation                                   |</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                                              Init-&gt;ECCPageSize                                      |</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>                                              ((Init-&gt;TCLRSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c24b437e7873367aa3db5fe3f9526e5">FSMC_PCR2_TCLR_Pos</a>)  |</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                                              ((Init-&gt;TARSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c4fe782dd038165f42f57ebac4721bf">FSMC_PCR2_TAR_Pos</a>)));</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  }</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>}</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                                                    <span class="keyword">const</span> FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>{</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="comment">/* Set FSMC_NAND device timing parameters */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keywordflow">if</span> (Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  {</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM2, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0072f7fa82f3fb4ca184511738fc4d30">FSMC_PMEM2_MEMWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e62ae5b193c0df1b570af7489ad9e78">FSMC_PMEM2_MEMHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1964483dae67a5aff01ddd046583acb7">FSMC_PMEM2_MEMHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  }</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  {</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM3, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0072f7fa82f3fb4ca184511738fc4d30">FSMC_PMEM2_MEMWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e62ae5b193c0df1b570af7489ad9e78">FSMC_PMEM2_MEMHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1964483dae67a5aff01ddd046583acb7">FSMC_PMEM2_MEMHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  }</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>}</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>                                                       <span class="keyword">const</span> FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>{</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="comment">/* Set FSMC_NAND device timing parameters */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <span class="keywordflow">if</span> (Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  {</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT2, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae092c85efe222aa5d2788335544ab0f1">FSMC_PATT2_ATTWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga82a9f758e7aac1ee2529a904e5ae7e62">FSMC_PATT2_ATTHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a79c090eb6e9372f579f1912d266a51">FSMC_PATT2_ATTHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT3, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae092c85efe222aa5d2788335544ab0f1">FSMC_PATT2_ATTWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga82a9f758e7aac1ee2529a904e5ae7e62">FSMC_PATT2_ATTHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a79c090eb6e9372f579f1912d266a51">FSMC_PATT2_ATTHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  }</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>}</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_DeInit(FSMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>{</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="comment">/* Disable the NAND Bank */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  __FSMC_NAND_DISABLE(Device, Bank);</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <span class="comment">/* De-initialize the NAND Bank */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">if</span> (Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  {</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="comment">/* Set the FSMC_NAND_BANK2 registers to their reset values */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR2,  0x00000018U);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR2,   0x00000040U);</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM2, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT2, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  }</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="comment">/* FSMC_Bank3_NAND */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  {</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    <span class="comment">/* Set the FSMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR3,  0x00000018U);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR3,   0x00000040U);</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM3, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT3, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  }</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>}</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_ECC_Enable(FSMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>{</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="comment">/* Enable ECC feature */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordflow">if</span> (Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  {</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  }</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  {</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  }</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span> </div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>}</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_ECC_Disable(FSMC_NAND_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>{</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <span class="comment">/* Disable ECC feature */</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  <span class="keywordflow">if</span> (Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  {</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  }</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  {</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  }</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>}</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_NAND_GetECC(<span class="keyword">const</span> FSMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                                   uint32_t Timeout)</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>{</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <span class="comment">/* Wait until FIFO is empty */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <span class="keywordflow">while</span> (__FSMC_NAND_GET_FLAG(Device, Bank, FSMC_FLAG_FEMPT) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  {</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>    <span class="keywordflow">if</span> (Timeout != <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    {</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>      <span class="keywordflow">if</span> (((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart) &gt; Timeout) || (Timeout == 0U))</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      {</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>      }</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    }</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  }</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <span class="keywordflow">if</span> (Bank == FSMC_NAND_BANK2)</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  {</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <span class="comment">/* Get the ECCR2 register value */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>    *ECCval = (uint32_t)Device-&gt;ECCR2;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  }</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  {</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>    <span class="comment">/* Get the ECCR3 register value */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    *ECCval = (uint32_t)Device-&gt;ECCR3;</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  }</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>}</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#if defined(FSMC_Bank4)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_Init(FSMC_PCCARD_TypeDef *Device, <span class="keyword">const</span> FSMC_PCCARD_InitTypeDef *Init)</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>{</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#if defined(FSMC_Bank2_3)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_TAR_TIME(Init-&gt;TARSetupTime));</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <span class="comment">/* Set FSMC_PCCARD device control parameters */</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR4,</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</a>                                          |</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a>                                       |</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a>                                          |</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a>                                          |</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a>),</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>             (FSMC_PCR_MEMORY_TYPE_PCCARD                             |</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>              Init-&gt;Waitfeature                                      |</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>              FSMC_NAND_PCC_MEM_BUS_WIDTH_16                          |</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>              (Init-&gt;TCLRSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2db09770ae63805a9a06c0382b66c640">FSMC_PCR4_TCLR_Pos</a>)   |</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>              (Init-&gt;TARSetupTime  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf67899acb4972b2feffc057c69460dc2">FSMC_PCR4_TAR_Pos</a>)));</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>}</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_CommonSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>                                                      <span class="keyword">const</span> FSMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>{</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#if defined(FSMC_Bank2_3)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <span class="comment">/* Set PCCARD timing parameters */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM4, (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>                            ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga265881544d02839df4b2a9b03be04358">FSMC_PMEM4_MEMWAIT4_Pos</a>)  |</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>                            ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa288ec797541c772dfd1ce78ef63335e">FSMC_PMEM4_MEMHOLD4_Pos</a>)  |</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                            ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab27dd74b58a232a823408c58277b19ef">FSMC_PMEM4_MEMHIZ4_Pos</a>)));</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>}</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_AttributeSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>                                                         <span class="keyword">const</span> FSMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>{</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#if defined(FSMC_Bank2_3)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="comment">/* Set PCCARD timing parameters */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT4, (Timing-&gt;SetupTime                                                 |</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>                            ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga11a97fde0b98868526b7ea722e3185d3">FSMC_PATT4_ATTWAIT4_Pos</a>)  |</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>                            ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga443220812626d4a02edc701390f33a3d">FSMC_PATT4_ATTHOLD4_Pos</a>)  |</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>                            ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa7e76eb10b9d92b8d3d88d4d026679fb">FSMC_PATT4_ATTHIZ4_Pos</a>)));</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>}</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_IOSpace_Timing_Init(FSMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>                                                  <span class="keyword">const</span> FSMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>{</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#if defined(FSMC_Bank2_3)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <span class="comment">/* Set FSMC_PCCARD device timing parameters */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PIO4, (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>                           (Timing-&gt;WaitSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7003102b5d51a06d74a8176ca1299099">FSMC_PIO4_IOWAIT4_Pos</a>) |</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>                           (Timing-&gt;HoldSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga162d7f97cc7753670f748753357fafd2">FSMC_PIO4_IOHOLD4_Pos</a>) |</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>                           (Timing-&gt;HiZSetupTime  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaac653ebed9641460a4275d30047630">FSMC_PIO4_IOHIZ4_Pos</a>)));</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>}</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FSMC_PCCARD_DeInit(FSMC_PCCARD_TypeDef *Device)</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>{</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FSMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="comment">/* Disable the FSMC_PCCARD device */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  __FSMC_PCCARD_DISABLE(Device);</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="comment">/* De-initialize the FSMC_PCCARD device */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  Device-&gt;PCR4    = 0x00000018U;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  Device-&gt;SR4     = 0x00000040U;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  Device-&gt;PMEM4   = 0xFCFCFCFCU;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  Device-&gt;PATT4   = 0xFCFCFCFCU;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  Device-&gt;PIO4    = 0xFCFCFCFCU;</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>}</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#endif </span><span class="comment">/* FSMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_NOR_MODULE_ENABLED */</span><span class="preprocessor"></span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00213">stm32f4xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00211">stm32f4xx.h:211</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00219">stm32f4xx.h:219</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00223">stm32f4xx.h:223</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00186">stm32f4xx.h:186</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal_8c_source.html#l00323">stm32f4xx_hal.c:323</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0072f7fa82f3fb4ca184511738fc4d30"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0072f7fa82f3fb4ca184511738fc4d30">FSMC_PMEM2_MEMWAIT2_Pos</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMWAIT2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07401">stm32f405xx.h:7401</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga015672f5aa2132a55e316f5b7a577174"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174">FSMC_BCR1_CBURSTRW</a></div><div class="ttdeci">#define FSMC_BCR1_CBURSTRW</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06606">stm32f405xx.h:6606</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c4fe782dd038165f42f57ebac4721bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c4fe782dd038165f42f57ebac4721bf">FSMC_PCR2_TAR_Pos</a></div><div class="ttdeci">#define FSMC_PCR2_TAR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07216">stm32f405xx.h:7216</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c583f305906f19b15ce3dc177fa21bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd">FSMC_PCR4_TAR</a></div><div class="ttdeci">#define FSMC_PCR4_TAR</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07306">stm32f405xx.h:7306</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga11a97fde0b98868526b7ea722e3185d3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11a97fde0b98868526b7ea722e3185d3">FSMC_PATT4_ATTWAIT4_Pos</a></div><div class="ttdeci">#define FSMC_PATT4_ATTWAIT4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07646">stm32f405xx.h:7646</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga141a337e3f1479e79d62b567ba685bcf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf">FSMC_BCR1_WAITCFG</a></div><div class="ttdeci">#define FSMC_BCR1_WAITCFG</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06585">stm32f405xx.h:6585</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14aaca2a8bccab73c7726cf73ee9be16"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16">FSMC_BCR1_FACCEN</a></div><div class="ttdeci">#define FSMC_BCR1_FACCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06573">stm32f405xx.h:6573</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga162d7f97cc7753670f748753357fafd2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga162d7f97cc7753670f748753357fafd2">FSMC_PIO4_IOHOLD4_Pos</a></div><div class="ttdeci">#define FSMC_PIO4_IOHOLD4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07707">stm32f405xx.h:7707</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga164a173346248449423d03e8d1d40a31"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga164a173346248449423d03e8d1d40a31">FSMC_BTR1_BUSTURN_Pos</a></div><div class="ttdeci">#define FSMC_BTR1_BUSTURN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06808">stm32f405xx.h:6808</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga192791b6dc4c25e4992b07f098006a4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga192791b6dc4c25e4992b07f098006a4e">FSMC_BCR1_CPSIZE</a></div><div class="ttdeci">#define FSMC_BCR1_CPSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06600">stm32f405xx.h:6600</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1964483dae67a5aff01ddd046583acb7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1964483dae67a5aff01ddd046583acb7">FSMC_PMEM2_MEMHIZ2_Pos</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMHIZ2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07425">stm32f405xx.h:7425</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bc0aee3036c6ddba4a1e66b92b0913c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bc0aee3036c6ddba4a1e66b92b0913c">FSMC_BTR1_DATLAT_Pos</a></div><div class="ttdeci">#define FSMC_BTR1_DATLAT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06824">stm32f405xx.h:6824</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga265881544d02839df4b2a9b03be04358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga265881544d02839df4b2a9b03be04358">FSMC_PMEM4_MEMWAIT4_Pos</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMWAIT4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07499">stm32f405xx.h:7499</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga28dd9f93d8687cdc08745df9fcc38e89"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89">FSMC_BCR1_MUXEN</a></div><div class="ttdeci">#define FSMC_BCR1_MUXEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06557">stm32f405xx.h:6557</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2db09770ae63805a9a06c0382b66c640"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2db09770ae63805a9a06c0382b66c640">FSMC_PCR4_TCLR_Pos</a></div><div class="ttdeci">#define FSMC_PCR4_TCLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07296">stm32f405xx.h:7296</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga443220812626d4a02edc701390f33a3d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga443220812626d4a02edc701390f33a3d">FSMC_PATT4_ATTHOLD4_Pos</a></div><div class="ttdeci">#define FSMC_PATT4_ATTHOLD4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07658">stm32f405xx.h:7658</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga514bdebcbaf4a3e4d0ede4fef6bb0dd7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga514bdebcbaf4a3e4d0ede4fef6bb0dd7">FSMC_BTR1_CLKDIV_Pos</a></div><div class="ttdeci">#define FSMC_BTR1_CLKDIV_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06816">stm32f405xx.h:6816</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57dbc565fbc7d8ec20fda7ef0da30df4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4">FSMC_BCR1_WAITPOL</a></div><div class="ttdeci">#define FSMC_BCR1_WAITPOL</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06579">stm32f405xx.h:6579</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a79c090eb6e9372f579f1912d266a51"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a79c090eb6e9372f579f1912d266a51">FSMC_PATT2_ATTHIZ2_Pos</a></div><div class="ttdeci">#define FSMC_PATT2_ATTHIZ2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07572">stm32f405xx.h:7572</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c6cf527aad7fcdb2e57ef4483cd4e91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c6cf527aad7fcdb2e57ef4483cd4e91">FSMC_BTR1_DATAST_Pos</a></div><div class="ttdeci">#define FSMC_BTR1_DATAST_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06796">stm32f405xx.h:6796</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c24b437e7873367aa3db5fe3f9526e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c24b437e7873367aa3db5fe3f9526e5">FSMC_PCR2_TCLR_Pos</a></div><div class="ttdeci">#define FSMC_PCR2_TCLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07208">stm32f405xx.h:7208</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7003102b5d51a06d74a8176ca1299099"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7003102b5d51a06d74a8176ca1299099">FSMC_PIO4_IOWAIT4_Pos</a></div><div class="ttdeci">#define FSMC_PIO4_IOWAIT4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07695">stm32f405xx.h:7695</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7936ff74a1cfba880a9b5bc943dc8661"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661">FSMC_BCR1_EXTMOD</a></div><div class="ttdeci">#define FSMC_BCR1_EXTMOD</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06594">stm32f405xx.h:6594</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c7164974019263cacbc7dda2fc14126"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126">FSMC_PCR4_TCLR</a></div><div class="ttdeci">#define FSMC_PCR4_TCLR</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07298">stm32f405xx.h:7298</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e62ae5b193c0df1b570af7489ad9e78"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e62ae5b193c0df1b570af7489ad9e78">FSMC_PMEM2_MEMHOLD2_Pos</a></div><div class="ttdeci">#define FSMC_PMEM2_MEMHOLD2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07413">stm32f405xx.h:7413</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga816436841706a81e91cc1627906c7e64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga816436841706a81e91cc1627906c7e64">FSMC_BWTR1_DATAST_Pos</a></div><div class="ttdeci">#define FSMC_BWTR1_DATAST_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07032">stm32f405xx.h:7032</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga82a9f758e7aac1ee2529a904e5ae7e62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga82a9f758e7aac1ee2529a904e5ae7e62">FSMC_PATT2_ATTHOLD2_Pos</a></div><div class="ttdeci">#define FSMC_PATT2_ATTHOLD2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07560">stm32f405xx.h:7560</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94857a0177ae12f1172da65d8708ae97"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97">FSMC_BCR1_BURSTEN</a></div><div class="ttdeci">#define FSMC_BCR1_BURSTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06576">stm32f405xx.h:6576</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9486b2b7346570ecc5715f1d551c168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a">FSMC_PCR4_PWID</a></div><div class="ttdeci">#define FSMC_PCR4_PWID</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07288">stm32f405xx.h:7288</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9494ad5921ba93dd2449680e9a2f0bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9494ad5921ba93dd2449680e9a2f0bb3">FSMC_BCR1_CCLKEN</a></div><div class="ttdeci">#define FSMC_BCR1_CCLKEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f412rx_8h_source.html#l06725">stm32f412rx.h:6725</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9bab7a47703902d187502ac765ebb05d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d">FSMC_BCR1_MTYP</a></div><div class="ttdeci">#define FSMC_BCR1_MTYP</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06561">stm32f405xx.h:6561</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa12297787a0580fedbd5244f0caa0a76"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76">FSMC_BCR1_MWID</a></div><div class="ttdeci">#define FSMC_BCR1_MWID</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06567">stm32f405xx.h:6567</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa288ec797541c772dfd1ce78ef63335e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa288ec797541c772dfd1ce78ef63335e">FSMC_PMEM4_MEMHOLD4_Pos</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMHOLD4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07511">stm32f405xx.h:7511</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa6e3be36c874835e8d5b50c546a6e5ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6e3be36c874835e8d5b50c546a6e5ce">FSMC_BWTR1_ADDHLD_Pos</a></div><div class="ttdeci">#define FSMC_BWTR1_ADDHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07024">stm32f405xx.h:7024</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7349a91da7ba38277a068f4e8eea314"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314">FSMC_BCR1_WREN</a></div><div class="ttdeci">#define FSMC_BCR1_WREN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06588">stm32f405xx.h:6588</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7e76eb10b9d92b8d3d88d4d026679fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7e76eb10b9d92b8d3d88d4d026679fb">FSMC_PATT4_ATTHIZ4_Pos</a></div><div class="ttdeci">#define FSMC_PATT4_ATTHIZ4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07670">stm32f405xx.h:7670</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab07ce7c785eb296a615b2c50415de21b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b">FSMC_PCR4_PWAITEN</a></div><div class="ttdeci">#define FSMC_PCR4_PWAITEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07278">stm32f405xx.h:7278</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab27dd74b58a232a823408c58277b19ef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab27dd74b58a232a823408c58277b19ef">FSMC_PMEM4_MEMHIZ4_Pos</a></div><div class="ttdeci">#define FSMC_PMEM4_MEMHIZ4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07523">stm32f405xx.h:7523</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab8d311b7f571c7f1b55638b62da5a5a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8d311b7f571c7f1b55638b62da5a5a1">FSMC_BTR1_ADDHLD_Pos</a></div><div class="ttdeci">#define FSMC_BTR1_ADDHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06788">stm32f405xx.h:6788</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe2d6f4e9bdef35436d521ebbdca5e40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40">FSMC_PCR4_PTYP</a></div><div class="ttdeci">#define FSMC_PCR4_PTYP</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07284">stm32f405xx.h:7284</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe4611a02a4fa635b66d5b5e52328fc5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5">FSMC_BCR1_WAITEN</a></div><div class="ttdeci">#define FSMC_BCR1_WAITEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06591">stm32f405xx.h:6591</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7c4dbd43df84559e30a9c332b265ad5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5">FSMC_BTR1_CLKDIV</a></div><div class="ttdeci">#define FSMC_BTR1_CLKDIV</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06818">stm32f405xx.h:6818</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd5fa72dc69563c5123171c14bdd781d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd5fa72dc69563c5123171c14bdd781d">FSMC_BCR1_WFDIS</a></div><div class="ttdeci">#define FSMC_BCR1_WFDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32f412rx_8h_source.html#l06728">stm32f412rx.h:6728</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad154cab86ce34cebfe1f76e5c2f78e61"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61">FSMC_BCR1_MBKEN</a></div><div class="ttdeci">#define FSMC_BCR1_MBKEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06554">stm32f405xx.h:6554</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad215e95feee8339393bd93a2bcea11f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1">FSMC_BCR1_WRAPMOD</a></div><div class="ttdeci">#define FSMC_BCR1_WRAPMOD</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06582">stm32f405xx.h:6582</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2b6109a964212ec400829faa37e113a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2b6109a964212ec400829faa37e113a">FSMC_BTR1_ADDSET_Pos</a></div><div class="ttdeci">#define FSMC_BTR1_ADDSET_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06780">stm32f405xx.h:6780</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade809e856484f40f6e54001fd88c7c80"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade809e856484f40f6e54001fd88c7c80">FSMC_BWTR1_BUSTURN_Pos</a></div><div class="ttdeci">#define FSMC_BWTR1_BUSTURN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07044">stm32f405xx.h:7044</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae092c85efe222aa5d2788335544ab0f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae092c85efe222aa5d2788335544ab0f1">FSMC_PATT2_ATTWAIT2_Pos</a></div><div class="ttdeci">#define FSMC_PATT2_ATTWAIT2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07548">stm32f405xx.h:7548</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaac653ebed9641460a4275d30047630"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaac653ebed9641460a4275d30047630">FSMC_PIO4_IOHIZ4_Pos</a></div><div class="ttdeci">#define FSMC_PIO4_IOHIZ4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07719">stm32f405xx.h:7719</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5673d96c0fb27c7faed335e05ad41c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1">FSMC_BCR1_ASYNCWAIT</a></div><div class="ttdeci">#define FSMC_BCR1_ASYNCWAIT</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l06597">stm32f405xx.h:6597</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf67899acb4972b2feffc057c69460dc2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf67899acb4972b2feffc057c69460dc2">FSMC_PCR4_TAR_Pos</a></div><div class="ttdeci">#define FSMC_PCR4_TAR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07304">stm32f405xx.h:7304</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa528d578aec8bc0f77a2550d4e48438"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438">FSMC_PCR2_ECCEN</a></div><div class="ttdeci">#define FSMC_PCR2_ECCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f405xx_8h_source.html#l07206">stm32f405xx.h:7206</a></div></div>
<div class="ttc" id="astm32f4xx__hal_8h_html"><div class="ttname"><a href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32f4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__conf_8h_source.html#l00488">stm32f4xx_hal_conf.h:488</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00063">stm32f4xx_hal_def.h:63</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00038">stm32f4xx_hal_def.h:39</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00043">stm32f4xx_hal_def.h:43</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00040">stm32f4xx_hal_def.h:40</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00061">stm32f4xx_hal_def.h:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
