{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682117693130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682117693137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 17:54:52 2023 " "Processing started: Fri Apr 21 17:54:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682117693137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682117693137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarmclockfinal -c alarmclockfinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarmclockfinal -c alarmclockfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682117693137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682117693688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682117693688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alarmclockfinal " "Found entity 1: alarmclockfinal" {  } { { "alarmclockfinal.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117698419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682117698419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarmclockfinal " "Elaborating entity \"alarmclockfinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682117699996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117700245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117700245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst19 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst19\"" {  } { { "alarmclockfinal.bdf" "inst19" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 96 1328 1448 272 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117700246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_converter2.v 1 1 " "Using design file bcd_converter2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter2 " "Found entity 1: bcd_converter2" {  } { { "bcd_converter2.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/bcd_converter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117700401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117700401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter2 bcd_converter2:inst18 " "Elaborating entity \"bcd_converter2\" for hierarchy \"bcd_converter2:inst18\"" {  } { { "alarmclockfinal.bdf" "inst18" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 248 1048 1184 424 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117700403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.v 1 1 " "Using design file 2to1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1mux " "Found entity 1: 2to1mux" {  } { { "2to1mux.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/2to1mux.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117700561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117700561 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "2to1mux " "Found the following files while searching for definition of entity \"2to1mux\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "2to1mux.bdf " "File: 2to1mux.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117700562 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117700562 "|alarmclockfinal|2to1mux:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1mux 2to1mux:inst2 " "Elaborating entity \"2to1mux\" for hierarchy \"2to1mux:inst2\"" {  } { { "alarmclockfinal.bdf" "inst2" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { -32 712 808 64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117700562 ""}
{ "Warning" "WSGN_SEARCH_FILE" "60countnodebounce.v 1 1 " "Using design file 60countnodebounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 60countnodebounce " "Found entity 1: 60countnodebounce" {  } { { "60countnodebounce.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/60countnodebounce.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117700725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117700725 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "60countnodebounce " "Found the following files while searching for definition of entity \"60countnodebounce\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "60countnodebounce.bdf " "File: 60countnodebounce.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117700725 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117700725 "|alarmclockfinal|60countnodebounce:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "60countnodebounce 60countnodebounce:inst " "Elaborating entity \"60countnodebounce\" for hierarchy \"60countnodebounce:inst\"" {  } { { "alarmclockfinal.bdf" "inst" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 120 392 520 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117700727 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockgenerator.v 1 1 " "Using design file clockgenerator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockGenerator " "Found entity 1: clockGenerator" {  } { { "clockgenerator.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/clockgenerator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117700892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117700892 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "clockGenerator " "Found the following files while searching for definition of entity \"clockGenerator\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "clockGenerator.bdf " "File: clockGenerator.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117700892 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117700892 "|alarmclockfinal|clockGenerator:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:inst1 " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:inst1\"" {  } { { "alarmclockfinal.bdf" "inst1" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 128 -240 -80 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117700892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_5.v 1 1 " "Using design file divide_by_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_5 " "Found entity 1: divide_by_5" {  } { { "divide_by_5.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/divide_by_5.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117701041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117701041 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_5 " "Found the following files while searching for definition of entity \"divide_by_5\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_5.bdf " "File: divide_by_5.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117701041 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117701041 "|alarmclockfinal|clockGenerator:inst1|divide_by_5:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_5 clockGenerator:inst1\|divide_by_5:b2v_inst " "Elaborating entity \"divide_by_5\" for hierarchy \"clockGenerator:inst1\|divide_by_5:b2v_inst\"" {  } { { "clockgenerator.v" "b2v_inst" { Text "U:/CprE281/finalProject/alarmclockfinal/clockgenerator.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117701041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_10.v 1 1 " "Using design file divide_by_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10 " "Found entity 1: divide_by_10" {  } { { "divide_by_10.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/divide_by_10.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117701223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117701223 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_10 " "Found the following files while searching for definition of entity \"divide_by_10\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_10.bdf " "File: divide_by_10.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117701223 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117701223 "|alarmclockfinal|clockGenerator:inst1|divide_by_10:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clockGenerator:inst1\|divide_by_10:b2v_inst1 " "Elaborating entity \"divide_by_10\" for hierarchy \"clockGenerator:inst1\|divide_by_10:b2v_inst1\"" {  } { { "clockgenerator.v" "b2v_inst1" { Text "U:/CprE281/finalProject/alarmclockfinal/clockgenerator.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117701224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_2.v 1 1 " "Using design file divide_by_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_2 " "Found entity 1: divide_by_2" {  } { { "divide_by_2.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/divide_by_2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117701386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117701386 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_2 " "Found the following files while searching for definition of entity \"divide_by_2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_2.bdf " "File: divide_by_2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117701387 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117701387 "|alarmclockfinal|clockGenerator:inst1|divide_by_10:b2v_inst1|divide_by_2:b2v_div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_2 clockGenerator:inst1\|divide_by_10:b2v_inst1\|divide_by_2:b2v_div2 " "Elaborating entity \"divide_by_2\" for hierarchy \"clockGenerator:inst1\|divide_by_10:b2v_inst1\|divide_by_2:b2v_div2\"" {  } { { "divide_by_10.v" "b2v_div2" { Text "U:/CprE281/finalProject/alarmclockfinal/divide_by_10.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117701387 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/debouncer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117701547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117701547 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "debouncer " "Found the following files while searching for definition of entity \"debouncer\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "debouncer.bdf " "File: debouncer.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117701547 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117701547 "|alarmclockfinal|debouncer:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst32 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst32\"" {  } { { "alarmclockfinal.bdf" "inst32" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { -240 296 392 -96 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117701548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclockfinal/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117702624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117702624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debouncer:inst32\|clock_divider_1024:b2v_inst " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debouncer:inst32\|clock_divider_1024:b2v_inst\"" {  } { { "debouncer.v" "b2v_inst" { Text "U:/CprE281/finalProject/alarmclockfinal/debouncer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117702624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "single6bitregister.v 1 1 " "Using design file single6bitregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 single6bitregister " "Found entity 1: single6bitregister" {  } { { "single6bitregister.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/single6bitregister.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117703057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117703057 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "single6bitregister " "Found the following files while searching for definition of entity \"single6bitregister\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "single6bitregister.bdf " "File: single6bitregister.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117703058 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117703058 "|alarmclockfinal|single6bitregister:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single6bitregister single6bitregister:inst15 " "Elaborating entity \"single6bitregister\" for hierarchy \"single6bitregister:inst15\"" {  } { { "alarmclockfinal.bdf" "inst15" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 360 280 432 568 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117703059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "60count.v 1 1 " "Using design file 60count.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 60count " "Found entity 1: 60count" {  } { { "60count.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/60count.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117703211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117703211 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "60count " "Found the following files while searching for definition of entity \"60count\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "60count.bdf " "File: 60count.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117703211 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117703211 "|alarmclockfinal|60count:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "60count 60count:inst14 " "Elaborating entity \"60count\" for hierarchy \"60count:inst14\"" {  } { { "alarmclockfinal.bdf" "inst14" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 408 56 168 568 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117703211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_converter.v 1 1 " "Using design file bcd_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117703371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117703371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:inst24 " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:inst24\"" {  } { { "alarmclockfinal.bdf" "inst24" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 928 1296 1432 1104 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117703371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clocknobounce.v 1 1 " "Using design file clocknobounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clocknobounce " "Found entity 1: clocknobounce" {  } { { "clocknobounce.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/clocknobounce.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117703531 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117703531 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "clocknobounce " "Found the following files while searching for definition of entity \"clocknobounce\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "clocknobounce.bdf " "File: clocknobounce.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117703532 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117703532 "|alarmclockfinal|clocknobounce:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocknobounce clocknobounce:inst8 " "Elaborating entity \"clocknobounce\" for hierarchy \"clocknobounce:inst8\"" {  } { { "alarmclockfinal.bdf" "inst8" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 792 680 776 920 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117703533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "single5bitregister.v 1 1 " "Using design file single5bitregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 single5bitregister " "Found entity 1: single5bitregister" {  } { { "single5bitregister.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/single5bitregister.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117703688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117703688 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "single5bitregister " "Found the following files while searching for definition of entity \"single5bitregister\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "single5bitregister.bdf " "File: single5bitregister.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117703688 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117703688 "|alarmclockfinal|single5bitregister:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single5bitregister single5bitregister:inst23 " "Elaborating entity \"single5bitregister\" for hierarchy \"single5bitregister:inst23\"" {  } { { "alarmclockfinal.bdf" "inst23" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 944 560 712 1120 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117703688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fullclock.v 1 1 " "Using design file fullclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fullClock " "Found entity 1: fullClock" {  } { { "fullclock.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/fullclock.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117703844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117703844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullClock fullClock:HrClock " "Elaborating entity \"fullClock\" for hierarchy \"fullClock:HrClock\"" {  } { { "alarmclockfinal.bdf" "HrClock" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 992 384 496 1120 "HrClock" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117703846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarmmin.v 1 1 " "Using design file alarmmin.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alarmmin " "Found entity 1: alarmmin" {  } { { "alarmmin.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/alarmmin.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117704017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117704017 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "alarmmin " "Found the following files while searching for definition of entity \"alarmmin\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "alarmmin.bdf " "File: alarmmin.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117704017 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117704017 "|alarmclockfinal|alarmmin:alarm6bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmmin alarmmin:alarm6bit " "Elaborating entity \"alarmmin\" for hierarchy \"alarmmin:alarm6bit\"" {  } { { "alarmclockfinal.bdf" "alarm6bit" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { -416 664 792 -160 "alarm6bit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117704018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarm.v 1 1 " "Using design file alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/alarm.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682117704172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682117704172 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "alarm " "Found the following files while searching for definition of entity \"alarm\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "alarm.bdf " "File: alarm.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1682117704173 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1682117704173 "|alarmclockfinal|alarm:alarm5bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm5bit " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm5bit\"" {  } { { "alarmclockfinal.bdf" "alarm5bit" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 1392 808 936 1616 "alarm5bit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117704173 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "2to1mux:inst33\|out~0 " "Found clock multiplexer 2to1mux:inst33\|out~0" {  } { { "2to1mux.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/2to1mux.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1682117704743 "|alarmclockfinal|2to1mux:inst33|out~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "2to1mux:hrsetmux\|out~0 " "Found clock multiplexer 2to1mux:hrsetmux\|out~0" {  } { { "2to1mux.v" "" { Text "U:/CprE281/finalProject/alarmclockfinal/2to1mux.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1682117704743 "|alarmclockfinal|2to1mux:hrsetmux|out~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1682117704743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HrL1 GND " "Pin \"HrL1\" is stuck at GND" {  } { { "alarmclockfinal.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclockfinal/alarmclockfinal.bdf" { { 824 1736 1912 840 "HrL1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682117705065 "|alarmclockfinal|HrL1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682117705065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682117705118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682117706036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682117706036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682117706488 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682117706488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Implemented 238 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682117706488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682117706488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682117706574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 17:55:06 2023 " "Processing ended: Fri Apr 21 17:55:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682117706574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682117706574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682117706574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682117706574 ""}
