-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Wed Sep 15 20:56:46 2021
-- Host        : DESKTOP-89IFM66 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/wesle/Desktop/VideoProcessingwithFPGA/Lab1_TPG/Lab1_TPG.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_sim_netlist.vhdl
-- Design      : design_1_v_tpg_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    and_ln1765_fu_361_p2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \and_ln1765_reg_769_pp0_iter3_reg_reg[0]\ : out STD_LOGIC;
    \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\ : out STD_LOGIC;
    \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \int_dpYUVCoef_reg[0]_0\ : out STD_LOGIC;
    \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\ : out STD_LOGIC;
    \int_dpYUVCoef_reg[0]_1\ : out STD_LOGIC;
    \int_colorFormat_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_colorFormat_reg[1]_0\ : out STD_LOGIC;
    \int_height_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[15]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \int_height_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_width_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[15]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \x_reg_904_pp0_iter9_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[13]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_width_reg[12]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \xCount_V_2_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ce_reg_reg : out STD_LOGIC;
    ap_ce_reg_reg_0 : out STD_LOGIC;
    \int_width_reg[8]_0\ : out STD_LOGIC;
    \int_width_reg[12]_1\ : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    \int_width_reg[12]_2\ : out STD_LOGIC;
    \int_colorFormat_reg[7]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rampVal_3_flag_0_fu_494_reg[0]\ : out STD_LOGIC;
    \hdata_flag_0_fu_430_reg[0]\ : out STD_LOGIC;
    hdata_flag_0_fu_4300 : out STD_LOGIC;
    \rampVal_2_flag_0_fu_410_reg[0]\ : out STD_LOGIC;
    outpix_val_V_0_3_fu_3901128_out : out STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg : out STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[3]\ : out STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[7]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_colorFormat_reg[0]_0\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_0\ : out STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[0]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_1\ : out STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[2]\ : out STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[4]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_1 : out STD_LOGIC;
    \int_bckgndId_reg[1]_2\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_2 : out STD_LOGIC;
    \int_bckgndId_reg[1]_3\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_3 : out STD_LOGIC;
    \bluYuv_load_reg_5160_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter15_reg_4 : out STD_LOGIC;
    \select_ln1607_3_reg_5083_reg[0]\ : out STD_LOGIC;
    \int_colorFormat_reg[1]_1\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[1]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_5 : out STD_LOGIC;
    \int_colorFormat_reg[0]_1\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_4\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_5\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_6\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_6 : out STD_LOGIC;
    \int_bckgndId_reg[0]_2\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_3\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_4\ : out STD_LOGIC;
    \outpix_val_V_1_16_reg_4499_reg[6]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_7\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[2]\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[3]\ : out STD_LOGIC;
    \outpix_val_V_1_10_reg_5135_reg[4]\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[5]\ : out STD_LOGIC;
    \select_ln1581_reg_5093_reg[6]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_8\ : out STD_LOGIC;
    \outpix_val_V_0_14_reg_5140_reg[1]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_7 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_8 : out STD_LOGIC;
    \int_colorFormat_reg[0]_2\ : out STD_LOGIC;
    \reg_1294_reg[5]\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_9\ : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    tpgBackground_U0_ap_start : out STD_LOGIC;
    \int_bckgndId_reg[0]_5\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_6\ : out STD_LOGIC;
    \outpix_val_V_1_reg_5115_reg[6]\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_7\ : out STD_LOGIC;
    \int_bckgndId_reg[1]_10\ : out STD_LOGIC;
    \int_bckgndId_reg[4]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_9 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \int_colorFormat_reg[0]_3\ : out STD_LOGIC;
    \int_bckgndId_reg[2]_1\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_10 : out STD_LOGIC;
    \int_bckgndId_reg[3]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_11 : out STD_LOGIC;
    ap_enable_reg_pp0_iter16_reg : out STD_LOGIC;
    \int_bckgndId_reg[6]_0\ : out STD_LOGIC;
    p_169_in : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_12 : out STD_LOGIC;
    \outpix_val_V_1_16_reg_4499_reg[1]\ : out STD_LOGIC;
    \bluYuv_load_reg_5160_reg[4]\ : out STD_LOGIC;
    \grnYuv_load_reg_5165_reg[5]\ : out STD_LOGIC;
    \outpix_val_V_1_16_reg_4499_reg[5]\ : out STD_LOGIC;
    \int_bckgndId_reg[2]_2\ : out STD_LOGIC;
    \int_bckgndId_reg[3]_1\ : out STD_LOGIC;
    \int_colorFormat_reg[5]_0\ : out STD_LOGIC;
    \g_2_reg_4801_pp0_iter14_reg_reg[6]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter16_reg_0 : out STD_LOGIC;
    tpgBarSelRgb_b_ce0 : out STD_LOGIC;
    \int_bckgndId_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter14_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_127_in : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[0]_10\ : out STD_LOGIC;
    RDEN : out STD_LOGIC;
    tpgSinTableArray_load_reg_48170 : out STD_LOGIC;
    ap_enable_reg_pp0_iter16_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[1]_12\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_11\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter16_reg_2 : out STD_LOGIC;
    \int_colorFormat_reg[1]_2\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_12\ : out STD_LOGIC;
    \int_bckgndId_reg[0]_13\ : out STD_LOGIC;
    select_ln1150_fu_3084_p3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_colorFormat_reg[2]_0\ : out STD_LOGIC;
    \int_bck_motion_en_reg[10]_0\ : out STD_LOGIC;
    \int_bck_motion_en_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_height_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_motionSpeed_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_motionSpeed_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_ZplateHorContStart_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_ZplateHorContStart_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_ZplateHorContStart_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_ZplateHorContStart_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    barWidth_cast_fu_1490_p1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    add5_i_fu_1436_p2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_cast_fu_1420_p4 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \int_crossHairX_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_crossHairX_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxColorG_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln746_reg_994_reg[0]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \int_colorFormat_reg[0]_4\ : out STD_LOGIC;
    \int_boxColorB_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_boxColorR_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \int_boxColorR_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_ovrlayId_reg[0]_0\ : out STD_LOGIC;
    \or_ln1913_reg_1033_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \int_ovrlayId_reg[1]_0\ : out STD_LOGIC;
    \int_height_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_height_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_crossHairY_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_crossHairY_reg[11]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_crossHairY_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \boxTop_fu_112_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_motionSpeed_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_motionSpeed_reg[6]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \boxLeft_fu_116_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fid : out STD_LOGIC;
    \int_field_id_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[9]_0\ : out STD_LOGIC;
    \int_width_reg[9]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_ZplateHorContDelta_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_boxSize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sub_cast_fu_252_p1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \int_boxSize_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_boxSize_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_boxSize_reg[14]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_motionSpeed_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[3]_2\ : out STD_LOGIC;
    \int_bckgndId_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[0]_14\ : out STD_LOGIC;
    \int_bckgndId_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter14_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter14_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bckgndId_reg[0]_15\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter16_reg_3 : out STD_LOGIC;
    \int_motionSpeed_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_motionSpeed_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[12]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_3\ : out STD_LOGIC;
    \g_reg_4712_pp0_iter6_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ZplateVerContDelta_reg[14]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_reg_904_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1765_8_reg_922_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln1765_8_reg_922_reg[4]\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln1765_12_fu_676_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    select_ln1765_8_fu_660_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    and_ln1765_reg_769_pp0_iter3_reg : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_3_reg_910_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[4]_0\ : in STD_LOGIC;
    int_ap_start_reg_i_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \vHatch_reg[0]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \vHatch_reg[0]_i_4_1\ : in STD_LOGIC;
    \xCount_V_2_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \xCount_V_2[9]_i_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \yCount_V_2_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rampVal_3_flag_0_fu_494 : in STD_LOGIC;
    hdata_flag_0_fu_430 : in STD_LOGIC;
    rampVal_2_flag_0_fu_410 : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[2]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[3]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_1\ : in STD_LOGIC;
    \redYuv_load_reg_5170_reg[4]\ : in STD_LOGIC;
    redYuv_load_reg_5170 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bluYuv_load_reg_5160 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    outpix_val_V_2_4_fu_398 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_2_4_fu_398_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_2_4_fu_398_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[7]_i_9_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_2_4_fu_398[0]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[0]_i_2_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[0]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln1765_2_reg_915 : in STD_LOGIC;
    DPtpgBarSelRgb_VESA_b_load_reg_890 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_2_4_fu_398[7]_i_9_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_2_4_fu_398_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[7]_i_9_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_1_1_fu_394[7]_i_9_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_1_1_fu_394[0]_i_3\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[1]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[0]\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_0_3_fu_390_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[2]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[4]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[5]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[6]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[7]_0\ : in STD_LOGIC;
    grp_tpgPatternDPColorSquare_fu_1154_ap_return_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_1_fu_394[2]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[3]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[3]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[4]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[5]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[6]_i_4_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[7]\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[7]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[7]_i_9_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[1]\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_0_3_fu_390_reg[1]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_0_3_fu_390_reg[2]_1\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[2]_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[2]_3\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[3]_1\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[4]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[5]\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[5]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_2\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_tpgForeground_U0_full_n : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_reg_9040 : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_0_3_fu_390_reg[5]_1\ : in STD_LOGIC;
    reg_1310 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_2_4_fu_398_reg[7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \outpix_val_V_2_4_fu_398_reg[7]_3\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[4]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[7]_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_1_1_fu_394_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_1306 : in STD_LOGIC_VECTOR ( 0 to 0 );
    blkYuv_load_reg_5155 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_1_fu_394[7]_i_8_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    rampStart_1_reg_4487 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    outpix_val_V_0_4_reg_5110 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_1302 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_1_fu_394_reg[0]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_0_3_fu_390_reg[6]_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_3\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_3\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]_0\ : in STD_LOGIC;
    outpix_val_V_0_19_reg_4796_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_0_3_fu_390[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    outpix_val_V_0_15_reg_5088 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_2_4_fu_398[4]_i_3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_2_18_reg_5186_reg[7]\ : in STD_LOGIC;
    \outpix_val_V_2_18_reg_5186_reg[7]_0\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_1_1_fu_394[6]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grnYuv_load_reg_5165 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \outpix_val_V_1_1_fu_394_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    g_2_reg_4801_pp0_iter14_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_1_1_fu_394[7]_i_9_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \outpix_val_V_1_1_fu_394[1]_i_2_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[7]_i_9_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \outpix_val_V_1_1_fu_394[2]_i_2_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[4]_i_2_1\ : in STD_LOGIC;
    outpix_val_V_0_20_reg_4584_pp0_iter14_reg : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[4]_1\ : in STD_LOGIC;
    blkYuv_ce0 : in STD_LOGIC;
    \xCount_V_3_reg[9]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter14 : in STD_LOGIC;
    \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]\ : in STD_LOGIC;
    icmp_ln527_reg_4605_pp0_iter6_reg : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter16 : in STD_LOGIC;
    outpix_val_V_0_20_reg_4584_pp0_iter12_reg : in STD_LOGIC;
    \icmp_ln1256_reg_4876_reg[0]\ : in STD_LOGIC;
    \icmp_ln1256_reg_4876[0]_i_2_0\ : in STD_LOGIC;
    \rampStart_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_mul_reg_916_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rampStart_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    phi_mul_reg_916_reg : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1913_1_fu_620_p2_carry : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_0 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_1 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_2 : in STD_LOGIC;
    trunc_ln746_fu_509_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1913_1_fu_620_p2_carry_3 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_4 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_5 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_6 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_7 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_8 : in STD_LOGIC;
    icmp_ln1913_1_fu_620_p2_carry_9 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\ : in STD_LOGIC;
    trunc_ln746_reg_989 : in STD_LOGIC;
    \SRL_SIG_reg[15][0]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][1]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][2]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][3]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][4]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][5]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][6]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][7]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][8]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][9]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][10]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][11]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][12]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][13]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][14]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][15]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][16]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][17]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][18]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][19]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][20]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][21]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][22]_srl16\ : in STD_LOGIC;
    \SRL_SIG_reg[15][23]_srl16\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]_0\ : in STD_LOGIC;
    or_ln1913_reg_1033_pp0_iter1_reg : in STD_LOGIC;
    \icmp_ln1913_fu_498_p2_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln1855_fu_566_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1855_fu_566_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1845_fu_537_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1845_fu_537_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fid_preg_reg[0]\ : in STD_LOGIC;
    counter_loc_0_fu_126_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fid_preg_reg[0]_0\ : in STD_LOGIC;
    \fid_preg_reg[0]_1\ : in STD_LOGIC;
    fid_in : in STD_LOGIC;
    \fid_preg_reg[0]_2\ : in STD_LOGIC;
    \fid_preg_reg[0]_3\ : in STD_LOGIC;
    j_reg_215_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln957_fu_291_p2_inferred__0/i__carry\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    \reg_1298_reg[0]\ : in STD_LOGIC;
    \zonePlateVDelta_reg[3]\ : in STD_LOGIC;
    \g_2_reg_4801_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    g_reg_4712_pp0_iter6_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1302_2_fu_2448_p2__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_ap_start_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_isr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_1_reg_4880 : in STD_LOGIC;
    \zonePlateVDelta_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi : entity is "design_1_v_tpg_0_0_CTRL_s_axi";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ZplateHorContStart : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ZplateVerContDelta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZplateVerContStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\ : STD_LOGIC;
  signal \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]\ : STD_LOGIC;
  signal \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\ : STD_LOGIC;
  signal \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\ : STD_LOGIC;
  signal \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_2\ : STD_LOGIC;
  signal \^ap_ce_reg_reg\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_0\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_1\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_2\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_10\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_11\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_12\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_2\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_3\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_4\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_6\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_7\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_8\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_9\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter16_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter16_reg_0\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_4_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_4_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_4_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg[5]_i_6_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[9]_i_3_n_4\ : STD_LOGIC;
  signal \ap_return_int_reg_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_10_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_11_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_12_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_13_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_14_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_15_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_16_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_17_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_18_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_19_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_5_n_3 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_5_n_4 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_5_n_5 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_6_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_6_n_3 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_6_n_4 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_6_n_5 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_7_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_7_n_3 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_7_n_4 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_7_n_5 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_8_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_9_n_2 : STD_LOGIC;
  signal bckgndId : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal boxColorB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal boxColorG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal boxColorR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \boxVCoord[15]_i_11_n_2\ : STD_LOGIC;
  signal colorFormat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal crossHairX : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal crossHairY : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal dpDynamicRange : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dpYUVCoef : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fid_INST_0_i_10_n_2 : STD_LOGIC;
  signal fid_INST_0_i_2_n_2 : STD_LOGIC;
  signal fid_INST_0_i_3_n_2 : STD_LOGIC;
  signal fid_INST_0_i_4_n_2 : STD_LOGIC;
  signal fid_INST_0_i_5_n_2 : STD_LOGIC;
  signal fid_INST_0_i_9_n_2 : STD_LOGIC;
  signal field_id : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^hdata_flag_0_fu_4300\ : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \icmp_ln1256_reg_4876[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1256_reg_4876[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln1256_reg_4876[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \^icmp_ln746_reg_994_reg[0]\ : STD_LOGIC;
  signal int_ZplateHorContDelta0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateHorContDelta[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_zplatehorcontdelta_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_ZplateHorContStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateHorContStart[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_zplatehorcontstart_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_ZplateVerContDelta0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateVerContDelta[15]_i_1_n_2\ : STD_LOGIC;
  signal int_ZplateVerContStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ZplateVerContStart[15]_i_1_n_2\ : STD_LOGIC;
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_done_i_2_n_2 : STD_LOGIC;
  signal int_ap_done_i_3_n_2 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_ap_start_i_7_n_2 : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_bck_motion_en0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_bck_motion_en[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_bck_motion_en_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_bckgndId0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_bckgndId[7]_i_1_n_2\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_10\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_11\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_5\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_6\ : STD_LOGIC;
  signal \^int_bckgndid_reg[0]_7\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_1\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_10\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_12\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_2\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_3\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_4\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_5\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_6\ : STD_LOGIC;
  signal \^int_bckgndid_reg[1]_8\ : STD_LOGIC;
  signal \^int_bckgndid_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^int_bckgndid_reg[2]_1\ : STD_LOGIC;
  signal \^int_bckgndid_reg[2]_2\ : STD_LOGIC;
  signal \^int_bckgndid_reg[3]_0\ : STD_LOGIC;
  signal \^int_bckgndid_reg[3]_1\ : STD_LOGIC;
  signal \^int_bckgndid_reg[4]_0\ : STD_LOGIC;
  signal \^int_bckgndid_reg[6]_0\ : STD_LOGIC;
  signal \^int_bckgndid_reg[7]_0\ : STD_LOGIC;
  signal int_boxColorB0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxColorB[15]_i_1_n_2\ : STD_LOGIC;
  signal int_boxColorG0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxColorG[15]_i_1_n_2\ : STD_LOGIC;
  signal int_boxColorR0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxColorR[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_boxcolorr_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_boxSize0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_boxSize[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_boxsize_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_colorFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_colorFormat[7]_i_1_n_2\ : STD_LOGIC;
  signal \^int_colorformat_reg[0]_0\ : STD_LOGIC;
  signal \^int_colorformat_reg[0]_3\ : STD_LOGIC;
  signal \^int_colorformat_reg[0]_4\ : STD_LOGIC;
  signal \^int_colorformat_reg[1]_0\ : STD_LOGIC;
  signal \^int_colorformat_reg[1]_1\ : STD_LOGIC;
  signal \^int_colorformat_reg[2]_0\ : STD_LOGIC;
  signal \^int_colorformat_reg[5]_0\ : STD_LOGIC;
  signal \^int_colorformat_reg[6]_0\ : STD_LOGIC;
  signal int_crossHairX0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_crossHairX[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_crosshairx_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_crossHairY0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_crossHairY[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_crosshairy_reg[11]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_dpDynamicRange0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_dpDynamicRange[7]_i_1_n_2\ : STD_LOGIC;
  signal int_dpYUVCoef0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_dpYUVCoef[7]_i_1_n_2\ : STD_LOGIC;
  signal \^int_dpyuvcoef_reg[0]_0\ : STD_LOGIC;
  signal \^int_dpyuvcoef_reg[0]_1\ : STD_LOGIC;
  signal int_field_id0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_field_id[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_field_id_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_i_2_n_2 : STD_LOGIC;
  signal int_gie_i_3_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_2\ : STD_LOGIC;
  signal \int_height[15]_i_3_n_2\ : STD_LOGIC;
  signal \^int_height_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^int_height_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal int_maskId0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_maskId[7]_i_1_n_2\ : STD_LOGIC;
  signal int_motionSpeed0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_motionSpeed[7]_i_1_n_2\ : STD_LOGIC;
  signal \^int_motionspeed_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_ovrlayId0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ovrlayId[7]_i_1_n_2\ : STD_LOGIC;
  signal \^int_ovrlayid_reg[1]_0\ : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_2\ : STD_LOGIC;
  signal \^int_width_reg[12]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^int_width_reg[12]_1\ : STD_LOGIC;
  signal \^int_width_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal maskId : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mul_ln1301_2_reg_4774[12]_i_7_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_8_n_2\ : STD_LOGIC;
  signal \or_ln1765_2_reg_915[0]_i_5_n_2\ : STD_LOGIC;
  signal \or_ln1765_2_reg_915[0]_i_6_n_2\ : STD_LOGIC;
  signal \or_ln1765_2_reg_915[0]_i_7_n_2\ : STD_LOGIC;
  signal \or_ln1765_2_reg_915[0]_i_8_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_0_3_fu_3901128_out\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[0]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[0]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[0]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[0]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[1]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[1]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[1]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[2]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[2]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[2]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[2]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_16_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_17_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[6]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[6]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[6]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[6]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_17_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_18_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_20_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_21_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_22_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_23_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_24_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_25_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_26_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_30_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_8_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_1_10_reg_5135_reg[4]\ : STD_LOGIC;
  signal \^outpix_val_v_1_16_reg_4499_reg[6]\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[0]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[1]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[1]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[1]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[2]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[2]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[2]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[3]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[3]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[4]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_16_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_16_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_18_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_19_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_20_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_21_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_23_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_24_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_27_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_28_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_29_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_31_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[0]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[0]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[0]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[0]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[1]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[1]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[1]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[2]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[2]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[2]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[2]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[3]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[3]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[3]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[3]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[3]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[4]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[5]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[5]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[5]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_16_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[7]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_load_reg_5212[6]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_load_reg_5212[6]_i_3_n_2\ : STD_LOGIC;
  signal ovrlayId : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \^p_127_in\ : STD_LOGIC;
  signal \^p_169_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \phi_mul_reg_916[0]_i_4_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[0]_i_5_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[0]_i_6_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[0]_i_7_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[12]_i_3_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[12]_i_4_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[12]_i_5_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[4]_i_2_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[4]_i_3_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[4]_i_4_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[4]_i_5_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[8]_i_2_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[8]_i_3_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[8]_i_4_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916[8]_i_5_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \phi_mul_reg_916_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \q0[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \q0[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \rampStart[3]_i_2_n_2\ : STD_LOGIC;
  signal \rampStart[3]_i_3_n_2\ : STD_LOGIC;
  signal \rampStart[3]_i_4_n_2\ : STD_LOGIC;
  signal \rampStart[3]_i_5_n_2\ : STD_LOGIC;
  signal \rampStart[7]_i_4_n_2\ : STD_LOGIC;
  signal \rampStart[7]_i_5_n_2\ : STD_LOGIC;
  signal \rampStart[7]_i_6_n_2\ : STD_LOGIC;
  signal \rampStart_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \rampStart_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \rampStart_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \rampStart_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \rampStart_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \rampStart_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \rampStart_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_10_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_13_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_11_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_13_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_2\ : STD_LOGIC;
  signal \rdata_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \rdata_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_reg[1]_i_10_n_2\ : STD_LOGIC;
  signal \rdata_reg[1]_i_7_n_2\ : STD_LOGIC;
  signal \rdata_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \rdata_reg[2]_i_6_n_2\ : STD_LOGIC;
  signal \rdata_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_reg[4]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \rdata_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_6_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln1765_8_reg_922[3]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1765_8_reg_922[4]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1765_8_reg_922[5]_i_2_n_2\ : STD_LOGIC;
  signal \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\ : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1443_fu_260_p2\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\ : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\ : STD_LOGIC;
  signal \tpgBackground_U0/outpix_val_V_0_3_fu_3901173_out\ : STD_LOGIC;
  signal \^tpgbackground_u0_ap_start\ : STD_LOGIC;
  signal \vHatch[0]_i_11_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_12_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_13_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_17_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_18_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_19_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_5_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_6_n_2\ : STD_LOGIC;
  signal \vHatch[0]_i_7_n_2\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_16_n_5\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \vHatch_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[7]\ : STD_LOGIC;
  signal \xBar_V[3]_i_8_n_2\ : STD_LOGIC;
  signal \xBar_V[3]_i_9_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_9_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_9_n_3\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_9_n_4\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_9_n_5\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_7_n_4\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_10_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_11_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_12_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_7_n_4\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_8_n_4\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \xCount_V_3_reg[9]_i_10_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \xCount_V_3_reg[9]_i_10_n_4\ : STD_LOGIC;
  signal \xCount_V_3_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_27_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_28_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_29_n_2\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_20_n_2\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_20_n_3\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_20_n_4\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_20_n_5\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_24_n_2\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_24_n_3\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_24_n_4\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_24_n_5\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_26_n_2\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_26_n_3\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_26_n_4\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_26_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[11]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_10_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_11_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[3]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta[7]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVDelta_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \NLW_ap_return_int_reg_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ap_return_int_reg_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_return_int_reg_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_axi_last_V_fu_311_p2_carry_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1443_2_reg_557_reg[0]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_icmp_ln1443_2_reg_557_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln1467_reg_576_reg[0]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_icmp_ln1467_reg_576_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_phi_mul_reg_916_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rampStart_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vHatch_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_vHatch_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vHatch_reg[0]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vHatch_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xBar_V_reg[10]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xBar_V_reg[10]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xBar_V_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xCount_V_3_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_xCount_V_3_reg[9]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xCount_V_3_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_yCount_V_3_reg[9]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yCount_V_3_reg[9]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_yCount_V_3_reg[9]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair43";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[6]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[5]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[9]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_return_int_reg_reg[9]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of axi_last_V_fu_311_p2_carry_i_5 : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of axi_last_V_fu_311_p2_carry_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of axi_last_V_fu_311_p2_carry_i_6 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of axi_last_V_fu_311_p2_carry_i_6 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of axi_last_V_fu_311_p2_carry_i_7 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of axi_last_V_fu_311_p2_carry_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \boxVCoord[15]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \hdata_flag_0_fu_430[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \hdata_flag_0_fu_430[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_426[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[13]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[14]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[15]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_ZplateHorContDelta[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[11]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[12]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[13]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[14]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[15]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_ZplateHorContStart[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[13]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[14]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[15]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_ZplateVerContDelta[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[11]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[12]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[13]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[14]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[15]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_ZplateVerContStart[9]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of int_ap_start_i_7 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_bck_motion_en[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_bck_motion_en[10]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_bck_motion_en[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_bck_motion_en[12]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_bck_motion_en[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_bck_motion_en[14]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_bck_motion_en[15]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_bck_motion_en[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_bck_motion_en[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_bck_motion_en[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_bck_motion_en[4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_bck_motion_en[5]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_bck_motion_en[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_bck_motion_en[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_bck_motion_en[8]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_bck_motion_en[9]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_bckgndId[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_bckgndId[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_bckgndId[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_bckgndId[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_bckgndId[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_bckgndId[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_bckgndId[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_bckgndId[7]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_boxColorB[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_boxColorB[10]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_boxColorB[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_boxColorB[12]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_boxColorB[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_boxColorB[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_boxColorB[15]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_boxColorB[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_boxColorB[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_boxColorB[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_boxColorB[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_boxColorB[5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_boxColorB[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_boxColorB[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_boxColorB[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_boxColorB[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_boxColorG[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_boxColorG[10]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_boxColorG[11]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_boxColorG[12]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_boxColorG[13]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_boxColorG[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_boxColorG[15]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_boxColorG[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_boxColorG[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_boxColorG[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_boxColorG[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_boxColorG[5]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_boxColorG[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_boxColorG[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_boxColorG[8]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_boxColorG[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_boxColorR[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_boxColorR[10]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_boxColorR[11]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_boxColorR[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_boxColorR[13]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_boxColorR[14]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_boxColorR[15]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_boxColorR[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_boxColorR[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_boxColorR[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_boxColorR[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_boxColorR[5]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_boxColorR[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_boxColorR[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_boxColorR[8]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_boxColorR[9]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_boxSize[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_boxSize[10]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_boxSize[11]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_boxSize[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_boxSize[13]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_boxSize[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_boxSize[15]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_boxSize[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_boxSize[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_boxSize[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_boxSize[4]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_boxSize[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_boxSize[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_boxSize[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_boxSize[8]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_boxSize[9]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_colorFormat[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_colorFormat[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_colorFormat[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_colorFormat[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_colorFormat[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_colorFormat[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_colorFormat[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_colorFormat[7]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_crossHairX[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_crossHairX[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_crossHairX[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_crossHairX[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_crossHairX[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_crossHairX[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_crossHairX[15]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_crossHairX[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_crossHairX[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_crossHairX[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_crossHairX[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_crossHairX[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_crossHairX[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_crossHairX[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_crossHairX[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_crossHairX[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_crossHairY[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_crossHairY[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_crossHairY[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_crossHairY[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_crossHairY[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_crossHairY[14]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_crossHairY[15]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_crossHairY[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_crossHairY[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_crossHairY[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_crossHairY[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_crossHairY[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_crossHairY[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_crossHairY[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_crossHairY[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_crossHairY[9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_dpDynamicRange[7]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_dpYUVCoef[7]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_field_id[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_field_id[10]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_field_id[11]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_field_id[12]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_field_id[13]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_field_id[14]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_field_id[15]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_field_id[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_field_id[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_field_id[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_field_id[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_field_id[5]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_field_id[6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_field_id[7]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_field_id[8]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_field_id[9]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_height[15]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_maskId[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_maskId[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_maskId[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_maskId[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_maskId[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_maskId[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_maskId[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_maskId[7]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_motionSpeed[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_motionSpeed[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_motionSpeed[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_motionSpeed[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_motionSpeed[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_motionSpeed[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_motionSpeed[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_motionSpeed[7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_ovrlayId[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_ovrlayId[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_ovrlayId[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_ovrlayId[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ovrlayId[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ovrlayId[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_ovrlayId[7]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mul_ln1301_2_reg_4774[12]_i_7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \or_ln1765_2_reg_915[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \or_ln1765_2_reg_915[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \or_ln1765_2_reg_915[0]_i_6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[0]_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[1]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[3]_i_10\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[3]_i_9\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[5]_i_12\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[5]_i_13\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[5]_i_15\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[6]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[6]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_12\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_15\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_16\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_17\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_18\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_19\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_20\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_22\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_23\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_24\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_32\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_8\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[7]_i_9\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_load_reg_5202[7]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[0]_i_11\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[0]_i_13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[1]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[4]_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[5]_i_16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[5]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[6]_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[7]_i_17\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[7]_i_24\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[7]_i_31\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[7]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[1]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[2]_i_6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[3]_i_11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[3]_i_12\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[3]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[4]_i_12\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[4]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[4]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[4]_i_9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[5]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[5]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[6]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[7]_i_18\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[7]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_load_reg_5212[6]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_load_reg_5212[7]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_load_reg_5212[7]_i_3\ : label is "soft_lutpair12";
  attribute ADDER_THRESHOLD of \phi_mul_reg_916_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \phi_mul_reg_916_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \phi_mul_reg_916_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \phi_mul_reg_916_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \q0[7]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q0[7]_i_2__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \q0[7]_i_3__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q0[7]_i_4__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of q0_reg_i_12 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rSerie_V[27]_i_1\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD of \rampStart_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rampStart_reg[7]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \rampVal[7]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rampVal_2_flag_0_fu_410[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rampVal_2_flag_0_fu_410[0]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rampVal_2_new_0_fu_406[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rampVal_3_flag_0_fu_494[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rampVal_3_flag_0_fu_494[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_490[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_482[7]_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rdata[14]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdata[1]_i_6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \select_ln1324_reg_5191[7]_i_6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \select_ln1324_reg_5191[7]_i_7\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \select_ln1423_reg_5125[7]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \select_ln1581_reg_5093[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \select_ln1765_12_reg_927[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \select_ln1765_3_reg_910[5]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \select_ln1765_3_reg_910[6]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \select_ln1765_3_reg_910[7]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \select_ln1765_8_reg_922[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \select_ln1913_2_reg_1079[3]_i_3\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD of \vHatch_reg[0]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \vHatch_reg[0]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \vHatch_reg[0]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \vHatch_reg[0]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \xBar_V_reg[10]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \xBar_V_reg[10]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \xBar_V_reg[3]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \xBar_V_reg[7]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of \xCount_V_2[3]_i_8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \xCount_V_2[7]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \xCount_V_2[7]_i_8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \xCount_V_3[9]_i_1\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[3]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[9]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[9]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \yCount_V_3_reg[9]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \yCount_V_3_reg[9]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \yCount_V_3_reg[9]_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \yCount_V_3_reg[9]_i_26\ : label is 35;
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  \and_ln1765_reg_769_pp0_iter3_reg_reg[0]\ <= \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]\;
  \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\ <= \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\;
  \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\ <= \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\;
  \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\ <= \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\;
  ap_ce_reg_reg <= \^ap_ce_reg_reg\;
  ap_ce_reg_reg_0 <= \^ap_ce_reg_reg_0\;
  ap_ce_reg_reg_1 <= \^ap_ce_reg_reg_1\;
  ap_ce_reg_reg_2 <= \^ap_ce_reg_reg_2\;
  ap_enable_reg_pp0_iter15_reg <= \^ap_enable_reg_pp0_iter15_reg\;
  ap_enable_reg_pp0_iter15_reg_0 <= \^ap_enable_reg_pp0_iter15_reg_0\;
  ap_enable_reg_pp0_iter15_reg_1 <= \^ap_enable_reg_pp0_iter15_reg_1\;
  ap_enable_reg_pp0_iter15_reg_10 <= \^ap_enable_reg_pp0_iter15_reg_10\;
  ap_enable_reg_pp0_iter15_reg_11 <= \^ap_enable_reg_pp0_iter15_reg_11\;
  ap_enable_reg_pp0_iter15_reg_12 <= \^ap_enable_reg_pp0_iter15_reg_12\;
  ap_enable_reg_pp0_iter15_reg_2 <= \^ap_enable_reg_pp0_iter15_reg_2\;
  ap_enable_reg_pp0_iter15_reg_3 <= \^ap_enable_reg_pp0_iter15_reg_3\;
  ap_enable_reg_pp0_iter15_reg_4 <= \^ap_enable_reg_pp0_iter15_reg_4\;
  ap_enable_reg_pp0_iter15_reg_5 <= \^ap_enable_reg_pp0_iter15_reg_5\;
  ap_enable_reg_pp0_iter15_reg_6 <= \^ap_enable_reg_pp0_iter15_reg_6\;
  ap_enable_reg_pp0_iter15_reg_7 <= \^ap_enable_reg_pp0_iter15_reg_7\;
  ap_enable_reg_pp0_iter15_reg_8 <= \^ap_enable_reg_pp0_iter15_reg_8\;
  ap_enable_reg_pp0_iter15_reg_9 <= \^ap_enable_reg_pp0_iter15_reg_9\;
  ap_enable_reg_pp0_iter16_reg <= \^ap_enable_reg_pp0_iter16_reg\;
  ap_enable_reg_pp0_iter16_reg_0 <= \^ap_enable_reg_pp0_iter16_reg_0\;
  hdata_flag_0_fu_4300 <= \^hdata_flag_0_fu_4300\;
  \icmp_ln746_reg_994_reg[0]\ <= \^icmp_ln746_reg_994_reg[0]\;
  \int_ZplateHorContDelta_reg[15]_0\(15 downto 0) <= \^int_zplatehorcontdelta_reg[15]_0\(15 downto 0);
  \int_ZplateHorContStart_reg[15]_0\(0) <= \^int_zplatehorcontstart_reg[15]_0\(0);
  \int_bck_motion_en_reg[15]_0\(15 downto 0) <= \^int_bck_motion_en_reg[15]_0\(15 downto 0);
  \int_bckgndId_reg[0]_10\ <= \^int_bckgndid_reg[0]_10\;
  \int_bckgndId_reg[0]_11\ <= \^int_bckgndid_reg[0]_11\;
  \int_bckgndId_reg[0]_5\ <= \^int_bckgndid_reg[0]_5\;
  \int_bckgndId_reg[0]_6\ <= \^int_bckgndid_reg[0]_6\;
  \int_bckgndId_reg[0]_7\ <= \^int_bckgndid_reg[0]_7\;
  \int_bckgndId_reg[1]_1\ <= \^int_bckgndid_reg[1]_1\;
  \int_bckgndId_reg[1]_10\ <= \^int_bckgndid_reg[1]_10\;
  \int_bckgndId_reg[1]_12\ <= \^int_bckgndid_reg[1]_12\;
  \int_bckgndId_reg[1]_2\ <= \^int_bckgndid_reg[1]_2\;
  \int_bckgndId_reg[1]_3\ <= \^int_bckgndid_reg[1]_3\;
  \int_bckgndId_reg[1]_4\ <= \^int_bckgndid_reg[1]_4\;
  \int_bckgndId_reg[1]_5\ <= \^int_bckgndid_reg[1]_5\;
  \int_bckgndId_reg[1]_6\ <= \^int_bckgndid_reg[1]_6\;
  \int_bckgndId_reg[1]_8\ <= \^int_bckgndid_reg[1]_8\;
  \int_bckgndId_reg[2]_0\(2 downto 0) <= \^int_bckgndid_reg[2]_0\(2 downto 0);
  \int_bckgndId_reg[2]_1\ <= \^int_bckgndid_reg[2]_1\;
  \int_bckgndId_reg[2]_2\ <= \^int_bckgndid_reg[2]_2\;
  \int_bckgndId_reg[3]_0\ <= \^int_bckgndid_reg[3]_0\;
  \int_bckgndId_reg[3]_1\ <= \^int_bckgndid_reg[3]_1\;
  \int_bckgndId_reg[4]_0\ <= \^int_bckgndid_reg[4]_0\;
  \int_bckgndId_reg[6]_0\ <= \^int_bckgndid_reg[6]_0\;
  \int_bckgndId_reg[7]_0\ <= \^int_bckgndid_reg[7]_0\;
  \int_boxColorR_reg[7]_0\(0) <= \^int_boxcolorr_reg[7]_0\(0);
  \int_boxSize_reg[15]_0\(15 downto 0) <= \^int_boxsize_reg[15]_0\(15 downto 0);
  \int_colorFormat_reg[0]_0\ <= \^int_colorformat_reg[0]_0\;
  \int_colorFormat_reg[0]_3\ <= \^int_colorformat_reg[0]_3\;
  \int_colorFormat_reg[0]_4\ <= \^int_colorformat_reg[0]_4\;
  \int_colorFormat_reg[1]_0\ <= \^int_colorformat_reg[1]_0\;
  \int_colorFormat_reg[1]_1\ <= \^int_colorformat_reg[1]_1\;
  \int_colorFormat_reg[2]_0\ <= \^int_colorformat_reg[2]_0\;
  \int_colorFormat_reg[5]_0\ <= \^int_colorformat_reg[5]_0\;
  \int_colorFormat_reg[6]_0\ <= \^int_colorformat_reg[6]_0\;
  \int_crossHairX_reg[15]_0\(3 downto 0) <= \^int_crosshairx_reg[15]_0\(3 downto 0);
  \int_crossHairY_reg[11]_0\(8 downto 0) <= \^int_crosshairy_reg[11]_0\(8 downto 0);
  \int_dpYUVCoef_reg[0]_0\ <= \^int_dpyuvcoef_reg[0]_0\;
  \int_dpYUVCoef_reg[0]_1\ <= \^int_dpyuvcoef_reg[0]_1\;
  \int_field_id_reg[0]_0\(0) <= \^int_field_id_reg[0]_0\(0);
  \int_height_reg[14]_0\(14 downto 0) <= \^int_height_reg[14]_0\(14 downto 0);
  \int_height_reg[8]_0\(3 downto 0) <= \^int_height_reg[8]_0\(3 downto 0);
  \int_motionSpeed_reg[7]_0\(7 downto 0) <= \^int_motionspeed_reg[7]_0\(7 downto 0);
  \int_ovrlayId_reg[1]_0\ <= \^int_ovrlayid_reg[1]_0\;
  \int_width_reg[12]_0\(4 downto 0) <= \^int_width_reg[12]_0\(4 downto 0);
  \int_width_reg[12]_1\ <= \^int_width_reg[12]_1\;
  \int_width_reg[15]_0\(15 downto 0) <= \^int_width_reg[15]_0\(15 downto 0);
  internal_full_n_reg <= \^internal_full_n_reg\;
  outpix_val_V_0_3_fu_3901128_out <= \^outpix_val_v_0_3_fu_3901128_out\;
  \outpix_val_V_1_10_reg_5135_reg[4]\ <= \^outpix_val_v_1_10_reg_5135_reg[4]\;
  \outpix_val_V_1_16_reg_4499_reg[6]\ <= \^outpix_val_v_1_16_reg_4499_reg[6]\;
  p_127_in <= \^p_127_in\;
  p_169_in <= \^p_169_in\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
  tpgBackground_U0_ap_start <= \^tpgbackground_u0_ap_start\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ss\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][0]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_ovrlayid_reg[1]_0\,
      I1 => or_ln1913_reg_1033_pp0_iter1_reg,
      O => \or_ln1913_reg_1033_pp0_iter1_reg_reg[0]\
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][11]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][12]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][13]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][14]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][15]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][16]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][17]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][18]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][19]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][1]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][20]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][21]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][22]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(2),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][2]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][3]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][4]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][5]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][6]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][7]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(0),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][8]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][9]_srl16\,
      I1 => \^int_colorformat_reg[0]_4\,
      I2 => maskId(1),
      O => \in\(9)
    );
\and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(0),
      I1 => colorFormat(7),
      I2 => colorFormat(6),
      I3 => \^q\(0),
      I4 => colorFormat(1),
      I5 => \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\,
      O => and_ln1765_fu_361_p2
    );
\and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => colorFormat(5),
      I1 => colorFormat(2),
      I2 => colorFormat(4),
      I3 => colorFormat(3),
      O => \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4_n_2\,
      I1 => \ap_CS_fsm[3]_i_5_n_2\,
      I2 => \^int_width_reg[15]_0\(9),
      I3 => \^int_width_reg[15]_0\(7),
      I4 => \^int_width_reg[15]_0\(12),
      O => \int_width_reg[9]_0\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      I1 => \^int_width_reg[15]_0\(1),
      I2 => \^int_width_reg[15]_0\(0),
      I3 => \^int_width_reg[15]_0\(8),
      I4 => \^int_width_reg[15]_0\(11),
      I5 => \^int_width_reg[15]_0\(5),
      O => \ap_CS_fsm[3]_i_4_n_2\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      I1 => \^int_width_reg[15]_0\(10),
      I2 => \^int_width_reg[15]_0\(4),
      I3 => \^int_width_reg[15]_0\(6),
      O => \ap_CS_fsm[3]_i_5_n_2\
    );
\ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0[7]_i_4__0_n_2\,
      I1 => \^int_bckgndid_reg[2]_0\(2),
      I2 => bckgndId(3),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      O => \^int_bckgndid_reg[2]_1\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(7),
      I2 => boxColorG(0),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(0),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(0)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(8),
      I2 => boxColorG(1),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(1),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(1)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(9),
      I2 => boxColorG(2),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(2),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(2)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(10),
      I2 => boxColorG(3),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(3),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(3)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(11),
      I2 => boxColorG(4),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(4),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(4)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(12),
      I2 => boxColorG(5),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(5),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(5)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(13),
      I2 => boxColorG(6),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(6),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(6)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEEEEEEEEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I2 => boxColorG(7),
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\,
      I4 => boxColorB(7),
      I5 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      O => \int_boxColorG_reg[7]_0\(7)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_4_n_2\,
      I1 => trunc_ln746_reg_989,
      O => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => colorFormat(6),
      I1 => colorFormat(5),
      I2 => colorFormat(7),
      I3 => colorFormat(1),
      I4 => colorFormat(2),
      I5 => \mul_ln1301_2_reg_4774[12]_i_8_n_2\,
      O => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_4_n_2\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(14),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorB(0),
      O => \int_boxColorB_reg[7]_0\(0)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(15),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorB(1),
      O => \int_boxColorB_reg[7]_0\(1)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(16),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorB(2),
      O => \int_boxColorB_reg[7]_0\(2)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(17),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorB(3),
      O => \int_boxColorB_reg[7]_0\(3)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \out\(18),
      I1 => \^icmp_ln746_reg_994_reg[0]\,
      I2 => \^int_colorformat_reg[0]_4\,
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I5 => boxColorB(4),
      O => \int_boxColorB_reg[7]_0\(4)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \out\(19),
      I1 => \^icmp_ln746_reg_994_reg[0]\,
      I2 => \^int_colorformat_reg[0]_4\,
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I5 => boxColorB(5),
      O => \int_boxColorB_reg[7]_0\(5)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888F888F8"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_4\,
      I1 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I2 => \out\(20),
      I3 => \^icmp_ln746_reg_994_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I5 => boxColorB(6),
      O => \int_boxColorB_reg[7]_0\(6)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_4_n_2\,
      I1 => \^q\(0),
      O => \^int_colorformat_reg[0]_4\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \out\(21),
      I1 => \^icmp_ln746_reg_994_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I4 => boxColorB(7),
      O => \int_boxColorB_reg[7]_0\(7)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(0),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorR(0),
      O => \int_boxColorR_reg[6]_0\(0)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(1),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorR(1),
      O => \int_boxColorR_reg[6]_0\(1)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]\,
      I1 => \out\(2),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I3 => boxColorR(2),
      O => \int_boxColorR_reg[6]_0\(2)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I1 => boxColorR(3),
      I2 => \^icmp_ln746_reg_994_reg[0]\,
      I3 => \out\(3),
      O => \int_boxColorR_reg[6]_0\(3)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \out\(4),
      I1 => \^icmp_ln746_reg_994_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I4 => boxColorR(4),
      O => \int_boxColorR_reg[6]_0\(4)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \out\(5),
      I1 => \^icmp_ln746_reg_994_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I4 => boxColorR(5),
      O => \int_boxColorR_reg[6]_0\(5)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF2F2F2"
    )
        port map (
      I0 => \out\(6),
      I1 => \^icmp_ln746_reg_994_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\,
      I3 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\,
      I4 => boxColorR(6),
      O => \int_boxColorR_reg[6]_0\(6)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]_0\,
      I1 => \boxVCoord[15]_i_11_n_2\,
      I2 => ovrlayId(0),
      I3 => ovrlayId(1),
      O => \^icmp_ln746_reg_994_reg[0]\
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => colorFormat(7),
      I1 => colorFormat(6),
      I2 => colorFormat(4),
      I3 => colorFormat(5),
      I4 => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_4_n_2\,
      O => \int_colorFormat_reg[7]_0\
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => colorFormat(1),
      I1 => \^q\(0),
      I2 => colorFormat(3),
      I3 => colorFormat(2),
      O => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_4_n_2\
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(0),
      O => \int_width_reg[13]_0\(0)
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(1),
      I1 => \^int_width_reg[12]_0\(0),
      O => \int_width_reg[13]_0\(1)
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(3),
      I1 => \^int_width_reg[12]_0\(0),
      I2 => \^int_width_reg[12]_0\(1),
      I3 => \^int_width_reg[12]_0\(2),
      I4 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(4),
      O => \int_width_reg[13]_0\(2)
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(4),
      I1 => \^int_width_reg[12]_0\(2),
      I2 => \^int_width_reg[12]_0\(1),
      I3 => \^int_width_reg[12]_0\(0),
      I4 => \^int_width_reg[12]_0\(3),
      I5 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(5),
      O => \int_width_reg[13]_0\(3)
    );
\ap_return_int_reg[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      O => \ap_return_int_reg[5]_i_4_n_2\
    );
\ap_return_int_reg[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      O => \ap_return_int_reg[5]_i_5_n_2\
    );
\ap_return_int_reg[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(1),
      O => \ap_return_int_reg[5]_i_6_n_2\
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[12]_1\,
      I1 => \^int_width_reg[12]_0\(4),
      O => \int_width_reg[13]_0\(4)
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(4),
      I1 => \^int_width_reg[12]_1\,
      I2 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(7),
      O => \int_width_reg[13]_0\(5)
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(8),
      I1 => \^int_width_reg[12]_0\(4),
      I2 => \^int_width_reg[12]_1\,
      I3 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(7),
      O => \int_width_reg[13]_0\(6)
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(9),
      I1 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(8),
      I2 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(7),
      I3 => \^int_width_reg[12]_1\,
      I4 => \^int_width_reg[12]_0\(4),
      O => \int_width_reg[13]_0\(7)
    );
\ap_return_int_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(5),
      I1 => \^int_width_reg[12]_0\(3),
      I2 => \^int_width_reg[12]_0\(0),
      I3 => \^int_width_reg[12]_0\(1),
      I4 => \^int_width_reg[12]_0\(2),
      I5 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(4),
      O => \^int_width_reg[12]_1\
    );
\ap_return_int_reg_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[5]_i_3_n_2\,
      CO(3) => \ap_return_int_reg_reg[5]_i_2_n_2\,
      CO(2) => \ap_return_int_reg_reg[5]_i_2_n_3\,
      CO(1) => \ap_return_int_reg_reg[5]_i_2_n_4\,
      CO(0) => \ap_return_int_reg_reg[5]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(4),
      O(2 downto 0) => \^int_width_reg[12]_0\(3 downto 1),
      S(3 downto 0) => \^int_width_reg[15]_0\(8 downto 5)
    );
\ap_return_int_reg_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_return_int_reg_reg[5]_i_3_n_2\,
      CO(2) => \ap_return_int_reg_reg[5]_i_3_n_3\,
      CO(1) => \ap_return_int_reg_reg[5]_i_3_n_4\,
      CO(0) => \ap_return_int_reg_reg[5]_i_3_n_5\,
      CYINIT => \^int_width_reg[15]_0\(0),
      DI(3) => '0',
      DI(2 downto 0) => \^int_width_reg[15]_0\(3 downto 1),
      O(3) => \^int_width_reg[12]_0\(0),
      O(2 downto 0) => \NLW_ap_return_int_reg_reg[5]_i_3_O_UNCONNECTED\(2 downto 0),
      S(3) => \^int_width_reg[15]_0\(4),
      S(2) => \ap_return_int_reg[5]_i_4_n_2\,
      S(1) => \ap_return_int_reg[5]_i_5_n_2\,
      S(0) => \ap_return_int_reg[5]_i_6_n_2\
    );
\ap_return_int_reg_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[9]_i_3_n_2\,
      CO(3 downto 0) => \NLW_ap_return_int_reg_reg[9]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ap_return_int_reg_reg[9]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(9),
      S(3 downto 1) => B"000",
      S(0) => \^int_width_reg[15]_0\(13)
    );
\ap_return_int_reg_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_return_int_reg_reg[5]_i_2_n_2\,
      CO(3) => \ap_return_int_reg_reg[9]_i_3_n_2\,
      CO(2) => \ap_return_int_reg_reg[9]_i_3_n_3\,
      CO(1) => \ap_return_int_reg_reg[9]_i_3_n_4\,
      CO(0) => \ap_return_int_reg_reg[9]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(8 downto 7),
      O(1) => \^int_width_reg[12]_0\(4),
      O(0) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(5),
      S(3 downto 0) => \^int_width_reg[15]_0\(12 downto 9)
    );
axi_last_V_fu_311_p2_carry_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(10),
      O => axi_last_V_fu_311_p2_carry_i_10_n_2
    );
axi_last_V_fu_311_p2_carry_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(9),
      O => axi_last_V_fu_311_p2_carry_i_11_n_2
    );
axi_last_V_fu_311_p2_carry_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(8),
      O => axi_last_V_fu_311_p2_carry_i_12_n_2
    );
axi_last_V_fu_311_p2_carry_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(7),
      O => axi_last_V_fu_311_p2_carry_i_13_n_2
    );
axi_last_V_fu_311_p2_carry_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(6),
      O => axi_last_V_fu_311_p2_carry_i_14_n_2
    );
axi_last_V_fu_311_p2_carry_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(5),
      O => axi_last_V_fu_311_p2_carry_i_15_n_2
    );
axi_last_V_fu_311_p2_carry_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(4),
      O => axi_last_V_fu_311_p2_carry_i_16_n_2
    );
axi_last_V_fu_311_p2_carry_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      O => axi_last_V_fu_311_p2_carry_i_17_n_2
    );
axi_last_V_fu_311_p2_carry_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      O => axi_last_V_fu_311_p2_carry_i_18_n_2
    );
axi_last_V_fu_311_p2_carry_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(1),
      O => axi_last_V_fu_311_p2_carry_i_19_n_2
    );
axi_last_V_fu_311_p2_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_311_p2_carry_i_6_n_2,
      CO(3) => NLW_axi_last_V_fu_311_p2_carry_i_5_CO_UNCONNECTED(3),
      CO(2) => axi_last_V_fu_311_p2_carry_i_5_n_3,
      CO(1) => axi_last_V_fu_311_p2_carry_i_5_n_4,
      CO(0) => axi_last_V_fu_311_p2_carry_i_5_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^int_width_reg[15]_0\(11 downto 9),
      O(3 downto 0) => sub_cast_fu_252_p1(11 downto 8),
      S(3) => axi_last_V_fu_311_p2_carry_i_8_n_2,
      S(2) => axi_last_V_fu_311_p2_carry_i_9_n_2,
      S(1) => axi_last_V_fu_311_p2_carry_i_10_n_2,
      S(0) => axi_last_V_fu_311_p2_carry_i_11_n_2
    );
axi_last_V_fu_311_p2_carry_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_311_p2_carry_i_7_n_2,
      CO(3) => axi_last_V_fu_311_p2_carry_i_6_n_2,
      CO(2) => axi_last_V_fu_311_p2_carry_i_6_n_3,
      CO(1) => axi_last_V_fu_311_p2_carry_i_6_n_4,
      CO(0) => axi_last_V_fu_311_p2_carry_i_6_n_5,
      CYINIT => '0',
      DI(3 downto 0) => \^int_width_reg[15]_0\(8 downto 5),
      O(3 downto 0) => sub_cast_fu_252_p1(7 downto 4),
      S(3) => axi_last_V_fu_311_p2_carry_i_12_n_2,
      S(2) => axi_last_V_fu_311_p2_carry_i_13_n_2,
      S(1) => axi_last_V_fu_311_p2_carry_i_14_n_2,
      S(0) => axi_last_V_fu_311_p2_carry_i_15_n_2
    );
axi_last_V_fu_311_p2_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_311_p2_carry_i_7_n_2,
      CO(2) => axi_last_V_fu_311_p2_carry_i_7_n_3,
      CO(1) => axi_last_V_fu_311_p2_carry_i_7_n_4,
      CO(0) => axi_last_V_fu_311_p2_carry_i_7_n_5,
      CYINIT => \^int_width_reg[15]_0\(0),
      DI(3 downto 0) => \^int_width_reg[15]_0\(4 downto 1),
      O(3 downto 0) => sub_cast_fu_252_p1(3 downto 0),
      S(3) => axi_last_V_fu_311_p2_carry_i_16_n_2,
      S(2) => axi_last_V_fu_311_p2_carry_i_17_n_2,
      S(1) => axi_last_V_fu_311_p2_carry_i_18_n_2,
      S(0) => axi_last_V_fu_311_p2_carry_i_19_n_2
    );
axi_last_V_fu_311_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(12),
      O => axi_last_V_fu_311_p2_carry_i_8_n_2
    );
axi_last_V_fu_311_p2_carry_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(11),
      O => axi_last_V_fu_311_p2_carry_i_9_n_2
    );
\blkYuv_load_reg_5155[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000008"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[7]_0\,
      I3 => \redYuv_load_reg_5170_reg[4]\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => blkYuv_load_reg_5155(0),
      O => \int_bckgndId_reg[0]_14\
    );
\bluYuv_load_reg_5160[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^int_bckgndid_reg[7]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => bluYuv_load_reg_5160(1),
      O => \int_bckgndId_reg[0]_0\
    );
\boxBottom_fu_687_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(7),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(7),
      O => \int_boxSize_reg[7]_0\(3)
    );
\boxBottom_fu_687_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(6),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(6),
      O => \int_boxSize_reg[7]_0\(2)
    );
\boxBottom_fu_687_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(5),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(5),
      O => \int_boxSize_reg[7]_0\(1)
    );
\boxBottom_fu_687_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(4),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(4),
      O => \int_boxSize_reg[7]_0\(0)
    );
\boxBottom_fu_687_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(11),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(11),
      O => \int_boxSize_reg[11]_0\(3)
    );
\boxBottom_fu_687_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(10),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(10),
      O => \int_boxSize_reg[11]_0\(2)
    );
\boxBottom_fu_687_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(9),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(9),
      O => \int_boxSize_reg[11]_0\(1)
    );
\boxBottom_fu_687_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(8),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(8),
      O => \int_boxSize_reg[11]_0\(0)
    );
\boxBottom_fu_687_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(14),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(14),
      O => \int_boxSize_reg[14]_0\(2)
    );
\boxBottom_fu_687_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(13),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(13),
      O => \int_boxSize_reg[14]_0\(1)
    );
\boxBottom_fu_687_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(12),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(12),
      O => \int_boxSize_reg[14]_0\(0)
    );
boxBottom_fu_687_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(3),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(3),
      O => \int_boxSize_reg[3]_0\(3)
    );
boxBottom_fu_687_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(2),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(2),
      O => \int_boxSize_reg[3]_0\(2)
    );
boxBottom_fu_687_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(1),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(1),
      O => \int_boxSize_reg[3]_0\(1)
    );
boxBottom_fu_687_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(0),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(0),
      O => \int_boxSize_reg[3]_0\(0)
    );
\boxRight_fu_682_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(7),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(7),
      O => \int_boxSize_reg[7]_1\(3)
    );
\boxRight_fu_682_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(6),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(6),
      O => \int_boxSize_reg[7]_1\(2)
    );
\boxRight_fu_682_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(5),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(5),
      O => \int_boxSize_reg[7]_1\(1)
    );
\boxRight_fu_682_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(4),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(4),
      O => \int_boxSize_reg[7]_1\(0)
    );
\boxRight_fu_682_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(11),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(11),
      O => \int_boxSize_reg[11]_1\(3)
    );
\boxRight_fu_682_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(10),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(10),
      O => \int_boxSize_reg[11]_1\(2)
    );
\boxRight_fu_682_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(9),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(9),
      O => \int_boxSize_reg[11]_1\(1)
    );
\boxRight_fu_682_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(8),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(8),
      O => \int_boxSize_reg[11]_1\(0)
    );
\boxRight_fu_682_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(14),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(14),
      O => \int_boxSize_reg[14]_1\(2)
    );
\boxRight_fu_682_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(13),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(13),
      O => \int_boxSize_reg[14]_1\(1)
    );
\boxRight_fu_682_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(12),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(12),
      O => \int_boxSize_reg[14]_1\(0)
    );
boxRight_fu_682_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(3),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(3),
      O => \int_boxSize_reg[3]_1\(3)
    );
boxRight_fu_682_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(2),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(2),
      O => \int_boxSize_reg[3]_1\(2)
    );
boxRight_fu_682_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(1),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(1),
      O => \int_boxSize_reg[3]_1\(1)
    );
boxRight_fu_682_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(0),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(0),
      O => \int_boxSize_reg[3]_1\(0)
    );
\boxVCoord[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ovrlayId(2),
      I1 => ovrlayId(7),
      I2 => ovrlayId(3),
      I3 => ovrlayId(4),
      I4 => ovrlayId(6),
      I5 => ovrlayId(5),
      O => \boxVCoord[15]_i_11_n_2\
    );
\boxVCoord[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \boxVCoord[15]_i_11_n_2\,
      I1 => ovrlayId(0),
      I2 => ovrlayId(1),
      O => \int_ovrlayId_reg[0]_0\
    );
\boxVCoord[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(3),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(3),
      O => \int_motionSpeed_reg[3]_0\(3)
    );
\boxVCoord[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(2),
      O => \int_motionSpeed_reg[3]_0\(2)
    );
\boxVCoord[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(1),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(1),
      O => \int_motionSpeed_reg[3]_0\(1)
    );
\boxVCoord[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(0),
      O => \int_motionSpeed_reg[3]_0\(0)
    );
\boxVCoord[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(7),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(7),
      O => \int_motionSpeed_reg[7]_1\(3)
    );
\boxVCoord[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(6),
      O => \int_motionSpeed_reg[7]_1\(2)
    );
\boxVCoord[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(5),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(5),
      O => \int_motionSpeed_reg[7]_1\(1)
    );
\boxVCoord[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(4),
      O => \int_motionSpeed_reg[7]_1\(0)
    );
\count_new_0_fu_450[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^int_bckgndid_reg[4]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      O => \^int_bckgndid_reg[0]_7\
    );
fid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010401040104FFFE"
    )
        port map (
      I0 => \fid_preg_reg[0]\,
      I1 => field_id(1),
      I2 => fid_INST_0_i_2_n_2,
      I3 => counter_loc_0_fu_126_reg(0),
      I4 => fid_INST_0_i_3_n_2,
      I5 => fid_INST_0_i_4_n_2,
      O => fid
    );
fid_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => field_id(15),
      I1 => field_id(13),
      I2 => field_id(12),
      I3 => field_id(14),
      I4 => field_id(10),
      I5 => field_id(11),
      O => fid_INST_0_i_10_n_2
    );
fid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => field_id(2),
      I1 => fid_INST_0_i_5_n_2,
      O => fid_INST_0_i_2_n_2
    );
fid_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330335333333333"
    )
        port map (
      I0 => fid_in,
      I1 => \fid_preg_reg[0]_2\,
      I2 => field_id(2),
      I3 => fid_INST_0_i_5_n_2,
      I4 => field_id(1),
      I5 => \fid_preg_reg[0]_3\,
      O => fid_INST_0_i_3_n_2
    );
fid_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFA25"
    )
        port map (
      I0 => \^int_field_id_reg[0]_0\(0),
      I1 => \fid_preg_reg[0]_0\,
      I2 => field_id(1),
      I3 => field_id(2),
      I4 => fid_INST_0_i_5_n_2,
      I5 => \fid_preg_reg[0]_1\,
      O => fid_INST_0_i_4_n_2
    );
fid_INST_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fid_INST_0_i_9_n_2,
      I1 => field_id(8),
      I2 => field_id(5),
      I3 => field_id(4),
      I4 => fid_INST_0_i_10_n_2,
      O => fid_INST_0_i_5_n_2
    );
fid_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => field_id(9),
      I1 => field_id(7),
      I2 => field_id(6),
      I3 => field_id(3),
      O => fid_INST_0_i_9_n_2
    );
\g_2_reg_4801[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(0),
      I3 => \add_ln1302_2_fu_2448_p2__0\(0),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(0)
    );
\g_2_reg_4801[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(1),
      I3 => \add_ln1302_2_fu_2448_p2__0\(1),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(1)
    );
\g_2_reg_4801[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(2),
      I3 => \add_ln1302_2_fu_2448_p2__0\(2),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(2)
    );
\g_2_reg_4801[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(3),
      I3 => \add_ln1302_2_fu_2448_p2__0\(3),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(3)
    );
\g_2_reg_4801[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(4),
      I3 => \add_ln1302_2_fu_2448_p2__0\(4),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(4)
    );
\g_2_reg_4801[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(5),
      I3 => \add_ln1302_2_fu_2448_p2__0\(5),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(5)
    );
\g_2_reg_4801[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(6),
      I3 => \add_ln1302_2_fu_2448_p2__0\(6),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(6)
    );
\g_2_reg_4801[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => \g_2_reg_4801_reg[7]\(0),
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => g_reg_4712_pp0_iter6_reg(7),
      I3 => \add_ln1302_2_fu_2448_p2__0\(7),
      O => \g_reg_4712_pp0_iter6_reg_reg[7]\(7)
    );
grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAABA"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => bckgndYUV_full_n,
      I2 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I3 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[2]_0\(1),
      O => internal_full_n_reg_0
    );
\hMax_fu_351_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(7),
      I1 => \^int_boxsize_reg[15]_0\(7),
      O => \int_width_reg[7]_0\(3)
    );
\hMax_fu_351_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(6),
      I1 => \^int_boxsize_reg[15]_0\(6),
      O => \int_width_reg[7]_0\(2)
    );
\hMax_fu_351_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(5),
      I1 => \^int_boxsize_reg[15]_0\(5),
      O => \int_width_reg[7]_0\(1)
    );
\hMax_fu_351_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(4),
      I1 => \^int_boxsize_reg[15]_0\(4),
      O => \int_width_reg[7]_0\(0)
    );
\hMax_fu_351_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(11),
      I1 => \^int_boxsize_reg[15]_0\(11),
      O => \int_width_reg[11]_0\(3)
    );
\hMax_fu_351_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(10),
      I1 => \^int_boxsize_reg[15]_0\(10),
      O => \int_width_reg[11]_0\(2)
    );
\hMax_fu_351_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(9),
      I1 => \^int_boxsize_reg[15]_0\(9),
      O => \int_width_reg[11]_0\(1)
    );
\hMax_fu_351_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(8),
      I1 => \^int_boxsize_reg[15]_0\(8),
      O => \int_width_reg[11]_0\(0)
    );
\hMax_fu_351_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(15),
      I1 => \^int_boxsize_reg[15]_0\(15),
      O => \int_width_reg[15]_2\(3)
    );
\hMax_fu_351_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(14),
      I1 => \^int_boxsize_reg[15]_0\(14),
      O => \int_width_reg[15]_2\(2)
    );
\hMax_fu_351_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(13),
      I1 => \^int_boxsize_reg[15]_0\(13),
      O => \int_width_reg[15]_2\(1)
    );
\hMax_fu_351_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(12),
      I1 => \^int_boxsize_reg[15]_0\(12),
      O => \int_width_reg[15]_2\(0)
    );
hMax_fu_351_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      I1 => \^int_boxsize_reg[15]_0\(3),
      O => \int_width_reg[3]_0\(3)
    );
hMax_fu_351_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      I1 => \^int_boxsize_reg[15]_0\(2),
      O => \int_width_reg[3]_0\(2)
    );
hMax_fu_351_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(1),
      I1 => \^int_boxsize_reg[15]_0\(1),
      O => \int_width_reg[3]_0\(1)
    );
hMax_fu_351_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(0),
      I1 => \^int_boxsize_reg[15]_0\(0),
      O => \int_width_reg[3]_0\(0)
    );
\hdata_flag_0_fu_430[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^hdata_flag_0_fu_4300\,
      I1 => hdata_flag_0_fu_430,
      O => \hdata_flag_0_fu_430_reg[0]\
    );
\hdata_flag_0_fu_430[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[3]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      O => \^hdata_flag_0_fu_4300\
    );
\hdata_new_0_fu_426[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter14,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[3]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      O => ap_enable_reg_pp0_iter14_reg(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(12),
      I1 => j_reg_215_reg(12),
      O => \int_width_reg[12]_3\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(9),
      I1 => j_reg_215_reg(9),
      I2 => j_reg_215_reg(11),
      I3 => \^int_width_reg[15]_0\(11),
      I4 => j_reg_215_reg(10),
      I5 => \^int_width_reg[15]_0\(10),
      O => \int_width_reg[9]_1\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(7),
      I1 => j_reg_215_reg(7),
      I2 => j_reg_215_reg(8),
      I3 => \^int_width_reg[15]_0\(8),
      I4 => j_reg_215_reg(6),
      I5 => \^int_width_reg[15]_0\(6),
      O => \int_width_reg[9]_1\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      I1 => j_reg_215_reg(3),
      I2 => j_reg_215_reg(5),
      I3 => \^int_width_reg[15]_0\(5),
      I4 => j_reg_215_reg(4),
      I5 => \^int_width_reg[15]_0\(4),
      O => \int_width_reg[9]_1\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(0),
      I1 => j_reg_215_reg(0),
      I2 => j_reg_215_reg(1),
      I3 => \^int_width_reg[15]_0\(1),
      I4 => j_reg_215_reg(2),
      I5 => \^int_width_reg[15]_0\(2),
      O => \int_width_reg[9]_1\(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(0),
      I1 => \icmp_ln957_fu_291_p2_inferred__0/i__carry\(0),
      I2 => \icmp_ln957_fu_291_p2_inferred__0/i__carry\(2),
      I3 => \^int_height_reg[14]_0\(2),
      I4 => \icmp_ln957_fu_291_p2_inferred__0/i__carry\(1),
      I5 => \^int_height_reg[14]_0\(1),
      O => \int_height_reg[0]_1\(0)
    );
\icmp_ln1256_reg_4876[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555554"
    )
        port map (
      I0 => \icmp_ln1256_reg_4876_reg[0]\,
      I1 => \^int_bck_motion_en_reg[15]_0\(10),
      I2 => \^int_bck_motion_en_reg[15]_0\(13),
      I3 => \^int_bck_motion_en_reg[15]_0\(15),
      I4 => \icmp_ln1256_reg_4876[0]_i_5_n_2\,
      I5 => \icmp_ln1256_reg_4876[0]_i_6_n_2\,
      O => \int_bck_motion_en_reg[10]_0\
    );
\icmp_ln1256_reg_4876[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \^int_bck_motion_en_reg[15]_0\(14),
      I2 => \^int_bck_motion_en_reg[15]_0\(12),
      I3 => \^int_bck_motion_en_reg[15]_0\(9),
      I4 => \^int_bck_motion_en_reg[15]_0\(11),
      I5 => \^int_bck_motion_en_reg[15]_0\(1),
      O => \icmp_ln1256_reg_4876[0]_i_5_n_2\
    );
\icmp_ln1256_reg_4876[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFEFF"
    )
        port map (
      I0 => \icmp_ln1256_reg_4876[0]_i_8_n_2\,
      I1 => \^int_bck_motion_en_reg[15]_0\(8),
      I2 => \^int_bck_motion_en_reg[15]_0\(2),
      I3 => ap_ce_reg,
      I4 => \^int_bck_motion_en_reg[15]_0\(4),
      I5 => \icmp_ln1256_reg_4876[0]_i_2_0\,
      O => \icmp_ln1256_reg_4876[0]_i_6_n_2\
    );
\icmp_ln1256_reg_4876[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(6),
      I1 => \^int_bck_motion_en_reg[15]_0\(7),
      I2 => \^int_bck_motion_en_reg[15]_0\(3),
      I3 => \^int_bck_motion_en_reg[15]_0\(5),
      O => \icmp_ln1256_reg_4876[0]_i_8_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height(15),
      O => \icmp_ln1443_2_reg_557[0]_i_14_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(14),
      O => \icmp_ln1443_2_reg_557[0]_i_15_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(13),
      O => \icmp_ln1443_2_reg_557[0]_i_16_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(12),
      O => \icmp_ln1443_2_reg_557[0]_i_17_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(11),
      O => \icmp_ln1443_2_reg_557[0]_i_18_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(10),
      O => \icmp_ln1443_2_reg_557[0]_i_19_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(9),
      O => \icmp_ln1443_2_reg_557[0]_i_20_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(8),
      O => \icmp_ln1443_2_reg_557[0]_i_21_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(7),
      O => \icmp_ln1443_2_reg_557[0]_i_22_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(6),
      O => \icmp_ln1443_2_reg_557[0]_i_23_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(5),
      O => \icmp_ln1443_2_reg_557[0]_i_24_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(4),
      O => \icmp_ln1443_2_reg_557[0]_i_25_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(3),
      O => \icmp_ln1443_2_reg_557[0]_i_26_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(2),
      O => \icmp_ln1443_2_reg_557[0]_i_27_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(1),
      O => \icmp_ln1443_2_reg_557[0]_i_28_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \icmp_ln1443_2_reg_557_reg[0]_i_10_n_2\,
      I1 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1443_fu_260_p2\(15),
      I2 => int_ap_start_reg_i_2(3),
      O => S(0)
    );
\icmp_ln1443_2_reg_557_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1443_2_reg_557_reg[0]_i_11_n_2\,
      CO(3) => \icmp_ln1443_2_reg_557_reg[0]_i_10_n_2\,
      CO(2) => \NLW_icmp_ln1443_2_reg_557_reg[0]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \icmp_ln1443_2_reg_557_reg[0]_i_10_n_4\,
      CO(0) => \icmp_ln1443_2_reg_557_reg[0]_i_10_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => height(15),
      DI(1 downto 0) => \^int_height_reg[14]_0\(14 downto 13),
      O(3) => \NLW_icmp_ln1443_2_reg_557_reg[0]_i_10_O_UNCONNECTED\(3),
      O(2) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1443_fu_260_p2\(15),
      O(1 downto 0) => \int_height_reg[15]_0\(13 downto 12),
      S(3) => '1',
      S(2) => \icmp_ln1443_2_reg_557[0]_i_14_n_2\,
      S(1) => \icmp_ln1443_2_reg_557[0]_i_15_n_2\,
      S(0) => \icmp_ln1443_2_reg_557[0]_i_16_n_2\
    );
\icmp_ln1443_2_reg_557_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1443_2_reg_557_reg[0]_i_12_n_2\,
      CO(3) => \icmp_ln1443_2_reg_557_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln1443_2_reg_557_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln1443_2_reg_557_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln1443_2_reg_557_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_height_reg[14]_0\(12 downto 9),
      O(3 downto 0) => \int_height_reg[15]_0\(11 downto 8),
      S(3) => \icmp_ln1443_2_reg_557[0]_i_17_n_2\,
      S(2) => \icmp_ln1443_2_reg_557[0]_i_18_n_2\,
      S(1) => \icmp_ln1443_2_reg_557[0]_i_19_n_2\,
      S(0) => \icmp_ln1443_2_reg_557[0]_i_20_n_2\
    );
\icmp_ln1443_2_reg_557_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1443_2_reg_557_reg[0]_i_13_n_2\,
      CO(3) => \icmp_ln1443_2_reg_557_reg[0]_i_12_n_2\,
      CO(2) => \icmp_ln1443_2_reg_557_reg[0]_i_12_n_3\,
      CO(1) => \icmp_ln1443_2_reg_557_reg[0]_i_12_n_4\,
      CO(0) => \icmp_ln1443_2_reg_557_reg[0]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_height_reg[14]_0\(8 downto 5),
      O(3 downto 0) => \int_height_reg[15]_0\(7 downto 4),
      S(3) => \icmp_ln1443_2_reg_557[0]_i_21_n_2\,
      S(2) => \icmp_ln1443_2_reg_557[0]_i_22_n_2\,
      S(1) => \icmp_ln1443_2_reg_557[0]_i_23_n_2\,
      S(0) => \icmp_ln1443_2_reg_557[0]_i_24_n_2\
    );
\icmp_ln1443_2_reg_557_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1443_2_reg_557_reg[0]_i_13_n_2\,
      CO(2) => \icmp_ln1443_2_reg_557_reg[0]_i_13_n_3\,
      CO(1) => \icmp_ln1443_2_reg_557_reg[0]_i_13_n_4\,
      CO(0) => \icmp_ln1443_2_reg_557_reg[0]_i_13_n_5\,
      CYINIT => \^int_height_reg[14]_0\(0),
      DI(3 downto 0) => \^int_height_reg[14]_0\(4 downto 1),
      O(3 downto 0) => \int_height_reg[15]_0\(3 downto 0),
      S(3) => \icmp_ln1443_2_reg_557[0]_i_25_n_2\,
      S(2) => \icmp_ln1443_2_reg_557[0]_i_26_n_2\,
      S(1) => \icmp_ln1443_2_reg_557[0]_i_27_n_2\,
      S(0) => \icmp_ln1443_2_reg_557[0]_i_28_n_2\
    );
\icmp_ln1467_reg_576[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(15),
      O => \icmp_ln1467_reg_576[0]_i_14_n_2\
    );
\icmp_ln1467_reg_576[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(14),
      O => \icmp_ln1467_reg_576[0]_i_15_n_2\
    );
\icmp_ln1467_reg_576[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(13),
      O => \icmp_ln1467_reg_576[0]_i_16_n_2\
    );
\icmp_ln1467_reg_576[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(12),
      O => \icmp_ln1467_reg_576[0]_i_17_n_2\
    );
\icmp_ln1467_reg_576[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(11),
      O => \icmp_ln1467_reg_576[0]_i_18_n_2\
    );
\icmp_ln1467_reg_576[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(10),
      O => \icmp_ln1467_reg_576[0]_i_19_n_2\
    );
\icmp_ln1467_reg_576[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(9),
      O => \icmp_ln1467_reg_576[0]_i_20_n_2\
    );
\icmp_ln1467_reg_576[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(8),
      O => \icmp_ln1467_reg_576[0]_i_21_n_2\
    );
\icmp_ln1467_reg_576[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(7),
      O => \icmp_ln1467_reg_576[0]_i_22_n_2\
    );
\icmp_ln1467_reg_576[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(6),
      O => \icmp_ln1467_reg_576[0]_i_23_n_2\
    );
\icmp_ln1467_reg_576[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(5),
      O => \icmp_ln1467_reg_576[0]_i_24_n_2\
    );
\icmp_ln1467_reg_576[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(4),
      O => \icmp_ln1467_reg_576[0]_i_25_n_2\
    );
\icmp_ln1467_reg_576[0]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      O => \icmp_ln1467_reg_576[0]_i_26_n_2\
    );
\icmp_ln1467_reg_576[0]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      O => \icmp_ln1467_reg_576[0]_i_27_n_2\
    );
\icmp_ln1467_reg_576[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(1),
      O => \icmp_ln1467_reg_576[0]_i_28_n_2\
    );
\icmp_ln1467_reg_576[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \icmp_ln1467_reg_576_reg[0]_i_10_n_2\,
      I1 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(15),
      I2 => x_reg_904_pp0_iter9_reg(3),
      O => \x_reg_904_pp0_iter9_reg_reg[15]\(0)
    );
\icmp_ln1467_reg_576[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(0),
      I1 => x_reg_904_pp0_iter9_reg(0),
      I2 => x_reg_904_pp0_iter9_reg(2),
      I3 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(2),
      I4 => x_reg_904_pp0_iter9_reg(1),
      I5 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(1),
      O => \int_width_reg[0]_0\(0)
    );
\icmp_ln1467_reg_576_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1467_reg_576_reg[0]_i_11_n_2\,
      CO(3) => \icmp_ln1467_reg_576_reg[0]_i_10_n_2\,
      CO(2) => \NLW_icmp_ln1467_reg_576_reg[0]_i_10_CO_UNCONNECTED\(2),
      CO(1) => \icmp_ln1467_reg_576_reg[0]_i_10_n_4\,
      CO(0) => \icmp_ln1467_reg_576_reg[0]_i_10_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^int_width_reg[15]_0\(15 downto 13),
      O(3) => \NLW_icmp_ln1467_reg_576_reg[0]_i_10_O_UNCONNECTED\(3),
      O(2) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(15),
      O(1 downto 0) => \int_width_reg[15]_1\(11 downto 10),
      S(3) => '1',
      S(2) => \icmp_ln1467_reg_576[0]_i_14_n_2\,
      S(1) => \icmp_ln1467_reg_576[0]_i_15_n_2\,
      S(0) => \icmp_ln1467_reg_576[0]_i_16_n_2\
    );
\icmp_ln1467_reg_576_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1467_reg_576_reg[0]_i_12_n_2\,
      CO(3) => \icmp_ln1467_reg_576_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln1467_reg_576_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln1467_reg_576_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln1467_reg_576_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_width_reg[15]_0\(12 downto 9),
      O(3 downto 0) => \int_width_reg[15]_1\(9 downto 6),
      S(3) => \icmp_ln1467_reg_576[0]_i_17_n_2\,
      S(2) => \icmp_ln1467_reg_576[0]_i_18_n_2\,
      S(1) => \icmp_ln1467_reg_576[0]_i_19_n_2\,
      S(0) => \icmp_ln1467_reg_576[0]_i_20_n_2\
    );
\icmp_ln1467_reg_576_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1467_reg_576_reg[0]_i_13_n_2\,
      CO(3) => \icmp_ln1467_reg_576_reg[0]_i_12_n_2\,
      CO(2) => \icmp_ln1467_reg_576_reg[0]_i_12_n_3\,
      CO(1) => \icmp_ln1467_reg_576_reg[0]_i_12_n_4\,
      CO(0) => \icmp_ln1467_reg_576_reg[0]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_width_reg[15]_0\(8 downto 5),
      O(3 downto 0) => \int_width_reg[15]_1\(5 downto 2),
      S(3) => \icmp_ln1467_reg_576[0]_i_21_n_2\,
      S(2) => \icmp_ln1467_reg_576[0]_i_22_n_2\,
      S(1) => \icmp_ln1467_reg_576[0]_i_23_n_2\,
      S(0) => \icmp_ln1467_reg_576[0]_i_24_n_2\
    );
\icmp_ln1467_reg_576_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1467_reg_576_reg[0]_i_13_n_2\,
      CO(2) => \icmp_ln1467_reg_576_reg[0]_i_13_n_3\,
      CO(1) => \icmp_ln1467_reg_576_reg[0]_i_13_n_4\,
      CO(0) => \icmp_ln1467_reg_576_reg[0]_i_13_n_5\,
      CYINIT => \^int_width_reg[15]_0\(0),
      DI(3 downto 0) => \^int_width_reg[15]_0\(4 downto 1),
      O(3 downto 2) => \int_width_reg[15]_1\(1 downto 0),
      O(1 downto 0) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(2 downto 1),
      S(3) => \icmp_ln1467_reg_576[0]_i_25_n_2\,
      S(2) => \icmp_ln1467_reg_576[0]_i_26_n_2\,
      S(1) => \icmp_ln1467_reg_576[0]_i_27_n_2\,
      S(0) => \icmp_ln1467_reg_576[0]_i_28_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1845_fu_537_p2_carry__0_0\(3),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(15),
      I2 => \icmp_ln1845_fu_537_p2_carry__0_0\(2),
      I3 => \icmp_ln1845_fu_537_p2_carry__0\(14),
      O => \boxLeft_fu_116_reg[15]\(1)
    );
\icmp_ln1845_fu_537_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1845_fu_537_p2_carry__0_0\(1),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(13),
      I2 => \icmp_ln1845_fu_537_p2_carry__0_0\(0),
      I3 => \icmp_ln1845_fu_537_p2_carry__0\(12),
      O => \boxLeft_fu_116_reg[15]\(0)
    );
icmp_ln1849_fu_548_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(7),
      I2 => \^int_motionspeed_reg[7]_0\(5),
      I3 => \icmp_ln1845_fu_537_p2_carry__0\(6),
      O => \int_motionSpeed_reg[6]_2\(3)
    );
icmp_ln1849_fu_548_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(5),
      I2 => \^int_motionspeed_reg[7]_0\(3),
      I3 => \icmp_ln1845_fu_537_p2_carry__0\(4),
      O => \int_motionSpeed_reg[6]_2\(2)
    );
icmp_ln1849_fu_548_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(3),
      I2 => \^int_motionspeed_reg[7]_0\(1),
      I3 => \icmp_ln1845_fu_537_p2_carry__0\(2),
      O => \int_motionSpeed_reg[6]_2\(1)
    );
icmp_ln1849_fu_548_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => \icmp_ln1845_fu_537_p2_carry__0\(1),
      O => \int_motionSpeed_reg[6]_2\(0)
    );
\icmp_ln1855_fu_566_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1855_fu_566_p2_carry__0\(3),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(15),
      I2 => \icmp_ln1855_fu_566_p2_carry__0\(2),
      I3 => \icmp_ln1855_fu_566_p2_carry__0_0\(14),
      O => \boxTop_fu_112_reg[15]\(1)
    );
\icmp_ln1855_fu_566_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \icmp_ln1855_fu_566_p2_carry__0\(1),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(13),
      I2 => \icmp_ln1855_fu_566_p2_carry__0\(0),
      I3 => \icmp_ln1855_fu_566_p2_carry__0_0\(12),
      O => \boxTop_fu_112_reg[15]\(0)
    );
icmp_ln1859_fu_577_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(1),
      O => DI(0)
    );
icmp_ln1859_fu_577_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(7),
      I2 => \^int_motionspeed_reg[7]_0\(5),
      I3 => \icmp_ln1855_fu_566_p2_carry__0_0\(6),
      O => \int_motionSpeed_reg[6]_1\(2)
    );
icmp_ln1859_fu_577_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(5),
      I2 => \^int_motionspeed_reg[7]_0\(3),
      I3 => \icmp_ln1855_fu_566_p2_carry__0_0\(4),
      O => \int_motionSpeed_reg[6]_1\(1)
    );
icmp_ln1859_fu_577_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => \icmp_ln1855_fu_566_p2_carry__0_0\(3),
      I2 => \^int_motionspeed_reg[7]_0\(1),
      I3 => \icmp_ln1855_fu_566_p2_carry__0_0\(2),
      O => \int_motionSpeed_reg[6]_1\(0)
    );
icmp_ln1913_1_fu_620_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairX(11),
      I1 => icmp_ln1913_1_fu_620_p2_carry,
      I2 => crossHairX(9),
      I3 => icmp_ln1913_1_fu_620_p2_carry_0,
      I4 => icmp_ln1913_1_fu_620_p2_carry_1,
      I5 => crossHairX(10),
      O => \int_crossHairX_reg[11]_0\(3)
    );
icmp_ln1913_1_fu_620_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairX(8),
      I1 => icmp_ln1913_1_fu_620_p2_carry_7,
      I2 => crossHairX(6),
      I3 => icmp_ln1913_1_fu_620_p2_carry_8,
      I4 => icmp_ln1913_1_fu_620_p2_carry_9,
      I5 => crossHairX(7),
      O => \int_crossHairX_reg[11]_0\(2)
    );
icmp_ln1913_1_fu_620_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairX(5),
      I1 => icmp_ln1913_1_fu_620_p2_carry_4,
      I2 => crossHairX(3),
      I3 => icmp_ln1913_1_fu_620_p2_carry_5,
      I4 => icmp_ln1913_1_fu_620_p2_carry_6,
      I5 => crossHairX(4),
      O => \int_crossHairX_reg[11]_0\(1)
    );
icmp_ln1913_1_fu_620_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairX(2),
      I1 => icmp_ln1913_1_fu_620_p2_carry_2,
      I2 => crossHairX(0),
      I3 => trunc_ln746_fu_509_p1(0),
      I4 => icmp_ln1913_1_fu_620_p2_carry_3,
      I5 => crossHairX(1),
      O => \int_crossHairX_reg[11]_0\(0)
    );
\icmp_ln1913_fu_498_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => crossHairY(15),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(9),
      O => \int_crossHairY_reg[15]_0\(1)
    );
\icmp_ln1913_fu_498_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairY(14),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(8),
      I2 => \icmp_ln1913_fu_498_p2_carry__0\(6),
      I3 => crossHairY(12),
      I4 => \icmp_ln1913_fu_498_p2_carry__0\(7),
      I5 => crossHairY(13),
      O => \int_crossHairY_reg[15]_0\(0)
    );
icmp_ln1913_fu_498_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crossHairY(4),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(4),
      I2 => \icmp_ln1913_fu_498_p2_carry__0\(5),
      I3 => crossHairY(5),
      I4 => \icmp_ln1913_fu_498_p2_carry__0\(3),
      I5 => crossHairY(3),
      O => \int_crossHairY_reg[4]_0\(0)
    );
\icmp_ln744_fu_493_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => height(15),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(9),
      O => \int_height_reg[15]_1\(1)
    );
\icmp_ln744_fu_493_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(14),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(8),
      I2 => \icmp_ln1913_fu_498_p2_carry__0\(6),
      I3 => \^int_height_reg[14]_0\(12),
      I4 => \icmp_ln1913_fu_498_p2_carry__0\(7),
      I5 => \^int_height_reg[14]_0\(13),
      O => \int_height_reg[15]_1\(0)
    );
icmp_ln744_fu_493_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(4),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(4),
      I2 => \icmp_ln1913_fu_498_p2_carry__0\(5),
      I3 => \^int_height_reg[14]_0\(5),
      I4 => \icmp_ln1913_fu_498_p2_carry__0\(3),
      I5 => \^int_height_reg[14]_0\(3),
      O => \int_height_reg[4]_0\(1)
    );
icmp_ln744_fu_493_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(0),
      I1 => \icmp_ln1913_fu_498_p2_carry__0\(0),
      I2 => \icmp_ln1913_fu_498_p2_carry__0\(2),
      I3 => \^int_height_reg[14]_0\(2),
      I4 => \icmp_ln1913_fu_498_p2_carry__0\(1),
      I5 => \^int_height_reg[14]_0\(1),
      O => \int_height_reg[4]_0\(0)
    );
\int_ZplateHorContDelta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(0),
      O => int_ZplateHorContDelta0(0)
    );
\int_ZplateHorContDelta[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(10),
      O => int_ZplateHorContDelta0(10)
    );
\int_ZplateHorContDelta[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(11),
      O => int_ZplateHorContDelta0(11)
    );
\int_ZplateHorContDelta[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(12),
      O => int_ZplateHorContDelta0(12)
    );
\int_ZplateHorContDelta[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(13),
      O => int_ZplateHorContDelta0(13)
    );
\int_ZplateHorContDelta[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(14),
      O => int_ZplateHorContDelta0(14)
    );
\int_ZplateHorContDelta[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_ZplateHorContDelta[15]_i_1_n_2\
    );
\int_ZplateHorContDelta[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(15),
      O => int_ZplateHorContDelta0(15)
    );
\int_ZplateHorContDelta[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(1),
      O => int_ZplateHorContDelta0(1)
    );
\int_ZplateHorContDelta[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(2),
      O => int_ZplateHorContDelta0(2)
    );
\int_ZplateHorContDelta[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(3),
      O => int_ZplateHorContDelta0(3)
    );
\int_ZplateHorContDelta[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(4),
      O => int_ZplateHorContDelta0(4)
    );
\int_ZplateHorContDelta[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(5),
      O => int_ZplateHorContDelta0(5)
    );
\int_ZplateHorContDelta[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(6),
      O => int_ZplateHorContDelta0(6)
    );
\int_ZplateHorContDelta[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(7),
      O => int_ZplateHorContDelta0(7)
    );
\int_ZplateHorContDelta[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(8),
      O => int_ZplateHorContDelta0(8)
    );
\int_ZplateHorContDelta[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(9),
      O => int_ZplateHorContDelta0(9)
    );
\int_ZplateHorContDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(0),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(10),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(10),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(11),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(11),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(12),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(12),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(13),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(13),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(14),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(14),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(15),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(15),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(1),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(2),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(3),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(4),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(4),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(5),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(5),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(6),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(6),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(7),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(7),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(8),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(8),
      R => \^ss\(0)
    );
\int_ZplateHorContDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContDelta[15]_i_1_n_2\,
      D => int_ZplateHorContDelta0(9),
      Q => \^int_zplatehorcontdelta_reg[15]_0\(9),
      R => \^ss\(0)
    );
\int_ZplateHorContStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(0),
      O => int_ZplateHorContStart0(0)
    );
\int_ZplateHorContStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(10),
      O => int_ZplateHorContStart0(10)
    );
\int_ZplateHorContStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(11),
      O => int_ZplateHorContStart0(11)
    );
\int_ZplateHorContStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(12),
      O => int_ZplateHorContStart0(12)
    );
\int_ZplateHorContStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(13),
      O => int_ZplateHorContStart0(13)
    );
\int_ZplateHorContStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(14),
      O => int_ZplateHorContStart0(14)
    );
\int_ZplateHorContStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[5]\,
      I5 => \waddr_reg_n_2_[7]\,
      O => \int_ZplateHorContStart[15]_i_1_n_2\
    );
\int_ZplateHorContStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_zplatehorcontstart_reg[15]_0\(0),
      O => int_ZplateHorContStart0(15)
    );
\int_ZplateHorContStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(1),
      O => int_ZplateHorContStart0(1)
    );
\int_ZplateHorContStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(2),
      O => int_ZplateHorContStart0(2)
    );
\int_ZplateHorContStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(3),
      O => int_ZplateHorContStart0(3)
    );
\int_ZplateHorContStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(4),
      O => int_ZplateHorContStart0(4)
    );
\int_ZplateHorContStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(5),
      O => int_ZplateHorContStart0(5)
    );
\int_ZplateHorContStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(6),
      O => int_ZplateHorContStart0(6)
    );
\int_ZplateHorContStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateHorContStart(7),
      O => int_ZplateHorContStart0(7)
    );
\int_ZplateHorContStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(8),
      O => int_ZplateHorContStart0(8)
    );
\int_ZplateHorContStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateHorContStart(9),
      O => int_ZplateHorContStart0(9)
    );
\int_ZplateHorContStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(0),
      Q => ZplateHorContStart(0),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(10),
      Q => ZplateHorContStart(10),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(11),
      Q => ZplateHorContStart(11),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(12),
      Q => ZplateHorContStart(12),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(13),
      Q => ZplateHorContStart(13),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(14),
      Q => ZplateHorContStart(14),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(15),
      Q => \^int_zplatehorcontstart_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(1),
      Q => ZplateHorContStart(1),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(2),
      Q => ZplateHorContStart(2),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(3),
      Q => ZplateHorContStart(3),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(4),
      Q => ZplateHorContStart(4),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(5),
      Q => ZplateHorContStart(5),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(6),
      Q => ZplateHorContStart(6),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(7),
      Q => ZplateHorContStart(7),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(8),
      Q => ZplateHorContStart(8),
      R => \^ss\(0)
    );
\int_ZplateHorContStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateHorContStart[15]_i_1_n_2\,
      D => int_ZplateHorContStart0(9),
      Q => ZplateHorContStart(9),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(0),
      O => int_ZplateVerContDelta0(0)
    );
\int_ZplateVerContDelta[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(10),
      O => int_ZplateVerContDelta0(10)
    );
\int_ZplateVerContDelta[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(11),
      O => int_ZplateVerContDelta0(11)
    );
\int_ZplateVerContDelta[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(12),
      O => int_ZplateVerContDelta0(12)
    );
\int_ZplateVerContDelta[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(13),
      O => int_ZplateVerContDelta0(13)
    );
\int_ZplateVerContDelta[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(14),
      O => int_ZplateVerContDelta0(14)
    );
\int_ZplateVerContDelta[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[5]\,
      I5 => \waddr_reg_n_2_[7]\,
      O => \int_ZplateVerContDelta[15]_i_1_n_2\
    );
\int_ZplateVerContDelta[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(15),
      O => int_ZplateVerContDelta0(15)
    );
\int_ZplateVerContDelta[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(1),
      O => int_ZplateVerContDelta0(1)
    );
\int_ZplateVerContDelta[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(2),
      O => int_ZplateVerContDelta0(2)
    );
\int_ZplateVerContDelta[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(3),
      O => int_ZplateVerContDelta0(3)
    );
\int_ZplateVerContDelta[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(4),
      O => int_ZplateVerContDelta0(4)
    );
\int_ZplateVerContDelta[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(5),
      O => int_ZplateVerContDelta0(5)
    );
\int_ZplateVerContDelta[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(6),
      O => int_ZplateVerContDelta0(6)
    );
\int_ZplateVerContDelta[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContDelta(7),
      O => int_ZplateVerContDelta0(7)
    );
\int_ZplateVerContDelta[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(8),
      O => int_ZplateVerContDelta0(8)
    );
\int_ZplateVerContDelta[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContDelta(9),
      O => int_ZplateVerContDelta0(9)
    );
\int_ZplateVerContDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(0),
      Q => ZplateVerContDelta(0),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(10),
      Q => ZplateVerContDelta(10),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(11),
      Q => ZplateVerContDelta(11),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(12),
      Q => ZplateVerContDelta(12),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(13),
      Q => ZplateVerContDelta(13),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(14),
      Q => ZplateVerContDelta(14),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(15),
      Q => ZplateVerContDelta(15),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(1),
      Q => ZplateVerContDelta(1),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(2),
      Q => ZplateVerContDelta(2),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(3),
      Q => ZplateVerContDelta(3),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(4),
      Q => ZplateVerContDelta(4),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(5),
      Q => ZplateVerContDelta(5),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(6),
      Q => ZplateVerContDelta(6),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(7),
      Q => ZplateVerContDelta(7),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(8),
      Q => ZplateVerContDelta(8),
      R => \^ss\(0)
    );
\int_ZplateVerContDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContDelta[15]_i_1_n_2\,
      D => int_ZplateVerContDelta0(9),
      Q => ZplateVerContDelta(9),
      R => \^ss\(0)
    );
\int_ZplateVerContStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(0),
      O => int_ZplateVerContStart0(0)
    );
\int_ZplateVerContStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(10),
      O => int_ZplateVerContStart0(10)
    );
\int_ZplateVerContStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(11),
      O => int_ZplateVerContStart0(11)
    );
\int_ZplateVerContStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(12),
      O => int_ZplateVerContStart0(12)
    );
\int_ZplateVerContStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(13),
      O => int_ZplateVerContStart0(13)
    );
\int_ZplateVerContStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(14),
      O => int_ZplateVerContStart0(14)
    );
\int_ZplateVerContStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_ZplateVerContStart[15]_i_1_n_2\
    );
\int_ZplateVerContStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(15),
      O => int_ZplateVerContStart0(15)
    );
\int_ZplateVerContStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(1),
      O => int_ZplateVerContStart0(1)
    );
\int_ZplateVerContStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(2),
      O => int_ZplateVerContStart0(2)
    );
\int_ZplateVerContStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(3),
      O => int_ZplateVerContStart0(3)
    );
\int_ZplateVerContStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(4),
      O => int_ZplateVerContStart0(4)
    );
\int_ZplateVerContStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(5),
      O => int_ZplateVerContStart0(5)
    );
\int_ZplateVerContStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(6),
      O => int_ZplateVerContStart0(6)
    );
\int_ZplateVerContStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ZplateVerContStart(7),
      O => int_ZplateVerContStart0(7)
    );
\int_ZplateVerContStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(8),
      O => int_ZplateVerContStart0(8)
    );
\int_ZplateVerContStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ZplateVerContStart(9),
      O => int_ZplateVerContStart0(9)
    );
\int_ZplateVerContStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(0),
      Q => ZplateVerContStart(0),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(10),
      Q => ZplateVerContStart(10),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(11),
      Q => ZplateVerContStart(11),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(12),
      Q => ZplateVerContStart(12),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(13),
      Q => ZplateVerContStart(13),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(14),
      Q => ZplateVerContStart(14),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(15),
      Q => ZplateVerContStart(15),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(1),
      Q => ZplateVerContStart(1),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(2),
      Q => ZplateVerContStart(2),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(3),
      Q => ZplateVerContStart(3),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(4),
      Q => ZplateVerContStart(4),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(5),
      Q => ZplateVerContStart(5),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(6),
      Q => ZplateVerContStart(6),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(7),
      Q => ZplateVerContStart(7),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(8),
      Q => ZplateVerContStart(8),
      R => \^ss\(0)
    );
\int_ZplateVerContStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ZplateVerContStart[15]_i_1_n_2\,
      D => int_ZplateVerContStart0(9),
      Q => ZplateVerContStart(9),
      R => \^ss\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_ready,
      I1 => int_ap_done_i_2_n_2,
      I2 => int_ap_done_i_3_n_2,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => data0(1),
      O => int_ap_done_i_1_n_2
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => s_axi_CTRL_ARVALID,
      I5 => \^fsm_onehot_rstate_reg[1]_0\,
      O => int_ap_done_i_2_n_2
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => int_ap_done_i_3_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => data0(1),
      R => \^ss\(0)
    );
int_ap_idle_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^tpgbackground_u0_ap_start\,
      I1 => start_once_reg,
      I2 => start_for_tpgForeground_U0_full_n,
      O => int_ap_start_reg_0
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ss\(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => data0(3),
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => data0(7),
      I1 => int_ap_start_reg_1(0),
      I2 => int_ap_start_reg_2(0),
      I3 => int_ap_start3_out,
      I4 => \^tpgbackground_u0_ap_start\,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(0),
      I1 => int_ap_start_reg_i_2(0),
      I2 => int_ap_start_reg_i_2(1),
      I3 => \^int_height_reg[14]_0\(1),
      I4 => int_ap_start_reg_i_2(2),
      I5 => \^int_height_reg[14]_0\(2),
      O => \int_height_reg[0]_0\(0)
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_2_[3]\,
      I3 => int_ap_start_i_7_n_2,
      I4 => \waddr_reg_n_2_[4]\,
      I5 => \waddr_reg_n_2_[6]\,
      O => int_ap_start3_out
    );
int_ap_start_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => height(15),
      I1 => int_ap_start_reg_i_2(3),
      O => \int_height_reg[15]_2\(0)
    );
int_ap_start_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \int_height[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[7]\,
      O => int_ap_start_i_7_n_2
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => \^tpgbackground_u0_ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => data0(7),
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => data0(7),
      R => \^ss\(0)
    );
\int_bck_motion_en[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(0),
      O => int_bck_motion_en0(0)
    );
\int_bck_motion_en[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(10),
      O => int_bck_motion_en0(10)
    );
\int_bck_motion_en[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(11),
      O => int_bck_motion_en0(11)
    );
\int_bck_motion_en[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(12),
      O => int_bck_motion_en0(12)
    );
\int_bck_motion_en[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(13),
      O => int_bck_motion_en0(13)
    );
\int_bck_motion_en[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(14),
      O => int_bck_motion_en0(14)
    );
\int_bck_motion_en[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \int_height[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_bck_motion_en[15]_i_1_n_2\
    );
\int_bck_motion_en[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(15),
      O => int_bck_motion_en0(15)
    );
\int_bck_motion_en[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(1),
      O => int_bck_motion_en0(1)
    );
\int_bck_motion_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(2),
      O => int_bck_motion_en0(2)
    );
\int_bck_motion_en[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(3),
      O => int_bck_motion_en0(3)
    );
\int_bck_motion_en[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(4),
      O => int_bck_motion_en0(4)
    );
\int_bck_motion_en[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(5),
      O => int_bck_motion_en0(5)
    );
\int_bck_motion_en[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(6),
      O => int_bck_motion_en0(6)
    );
\int_bck_motion_en[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bck_motion_en_reg[15]_0\(7),
      O => int_bck_motion_en0(7)
    );
\int_bck_motion_en[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(8),
      O => int_bck_motion_en0(8)
    );
\int_bck_motion_en[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bck_motion_en_reg[15]_0\(9),
      O => int_bck_motion_en0(9)
    );
\int_bck_motion_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(0),
      Q => \^int_bck_motion_en_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(10),
      Q => \^int_bck_motion_en_reg[15]_0\(10),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(11),
      Q => \^int_bck_motion_en_reg[15]_0\(11),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(12),
      Q => \^int_bck_motion_en_reg[15]_0\(12),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(13),
      Q => \^int_bck_motion_en_reg[15]_0\(13),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(14),
      Q => \^int_bck_motion_en_reg[15]_0\(14),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(15),
      Q => \^int_bck_motion_en_reg[15]_0\(15),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(1),
      Q => \^int_bck_motion_en_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(2),
      Q => \^int_bck_motion_en_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(3),
      Q => \^int_bck_motion_en_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(4),
      Q => \^int_bck_motion_en_reg[15]_0\(4),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(5),
      Q => \^int_bck_motion_en_reg[15]_0\(5),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(6),
      Q => \^int_bck_motion_en_reg[15]_0\(6),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(7),
      Q => \^int_bck_motion_en_reg[15]_0\(7),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(8),
      Q => \^int_bck_motion_en_reg[15]_0\(8),
      R => \^ss\(0)
    );
\int_bck_motion_en_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bck_motion_en[15]_i_1_n_2\,
      D => int_bck_motion_en0(9),
      Q => \^int_bck_motion_en_reg[15]_0\(9),
      R => \^ss\(0)
    );
\int_bckgndId[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      O => int_bckgndId0(0)
    );
\int_bckgndId[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      O => int_bckgndId0(1)
    );
\int_bckgndId[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bckgndid_reg[2]_0\(2),
      O => int_bckgndId0(2)
    );
\int_bckgndId[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(3),
      O => int_bckgndId0(3)
    );
\int_bckgndId[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(4),
      O => int_bckgndId0(4)
    );
\int_bckgndId[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(5),
      O => int_bckgndId0(5)
    );
\int_bckgndId[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(6),
      O => int_bckgndId0(6)
    );
\int_bckgndId[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_height[15]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[7]\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_bckgndId[7]_i_1_n_2\
    );
\int_bckgndId[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => bckgndId(7),
      O => int_bckgndId0(7)
    );
\int_bckgndId_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(0),
      Q => \^int_bckgndid_reg[2]_0\(0),
      R => \^ss\(0)
    );
\int_bckgndId_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(1),
      Q => \^int_bckgndid_reg[2]_0\(1),
      R => \^ss\(0)
    );
\int_bckgndId_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(2),
      Q => \^int_bckgndid_reg[2]_0\(2),
      R => \^ss\(0)
    );
\int_bckgndId_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(3),
      Q => bckgndId(3),
      R => \^ss\(0)
    );
\int_bckgndId_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(4),
      Q => bckgndId(4),
      R => \^ss\(0)
    );
\int_bckgndId_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(5),
      Q => bckgndId(5),
      R => \^ss\(0)
    );
\int_bckgndId_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(6),
      Q => bckgndId(6),
      R => \^ss\(0)
    );
\int_bckgndId_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bckgndId[7]_i_1_n_2\,
      D => int_bckgndId0(7),
      Q => bckgndId(7),
      R => \^ss\(0)
    );
\int_boxColorB[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(0),
      O => int_boxColorB0(0)
    );
\int_boxColorB[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(10),
      O => int_boxColorB0(10)
    );
\int_boxColorB[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(11),
      O => int_boxColorB0(11)
    );
\int_boxColorB[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(12),
      O => int_boxColorB0(12)
    );
\int_boxColorB[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(13),
      O => int_boxColorB0(13)
    );
\int_boxColorB[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(14),
      O => int_boxColorB0(14)
    );
\int_boxColorB[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_2_[5]\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \int_height[15]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \waddr_reg_n_2_[6]\,
      O => \int_boxColorB[15]_i_1_n_2\
    );
\int_boxColorB[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(15),
      O => int_boxColorB0(15)
    );
\int_boxColorB[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(1),
      O => int_boxColorB0(1)
    );
\int_boxColorB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(2),
      O => int_boxColorB0(2)
    );
\int_boxColorB[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(3),
      O => int_boxColorB0(3)
    );
\int_boxColorB[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(4),
      O => int_boxColorB0(4)
    );
\int_boxColorB[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(5),
      O => int_boxColorB0(5)
    );
\int_boxColorB[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(6),
      O => int_boxColorB0(6)
    );
\int_boxColorB[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorB(7),
      O => int_boxColorB0(7)
    );
\int_boxColorB[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(8),
      O => int_boxColorB0(8)
    );
\int_boxColorB[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorB(9),
      O => int_boxColorB0(9)
    );
\int_boxColorB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(0),
      Q => boxColorB(0),
      R => \^ss\(0)
    );
\int_boxColorB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(10),
      Q => boxColorB(10),
      R => \^ss\(0)
    );
\int_boxColorB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(11),
      Q => boxColorB(11),
      R => \^ss\(0)
    );
\int_boxColorB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(12),
      Q => boxColorB(12),
      R => \^ss\(0)
    );
\int_boxColorB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(13),
      Q => boxColorB(13),
      R => \^ss\(0)
    );
\int_boxColorB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(14),
      Q => boxColorB(14),
      R => \^ss\(0)
    );
\int_boxColorB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(15),
      Q => boxColorB(15),
      R => \^ss\(0)
    );
\int_boxColorB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(1),
      Q => boxColorB(1),
      R => \^ss\(0)
    );
\int_boxColorB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(2),
      Q => boxColorB(2),
      R => \^ss\(0)
    );
\int_boxColorB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(3),
      Q => boxColorB(3),
      R => \^ss\(0)
    );
\int_boxColorB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(4),
      Q => boxColorB(4),
      R => \^ss\(0)
    );
\int_boxColorB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(5),
      Q => boxColorB(5),
      R => \^ss\(0)
    );
\int_boxColorB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(6),
      Q => boxColorB(6),
      R => \^ss\(0)
    );
\int_boxColorB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(7),
      Q => boxColorB(7),
      R => \^ss\(0)
    );
\int_boxColorB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(8),
      Q => boxColorB(8),
      R => \^ss\(0)
    );
\int_boxColorB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorB[15]_i_1_n_2\,
      D => int_boxColorB0(9),
      Q => boxColorB(9),
      R => \^ss\(0)
    );
\int_boxColorG[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(0),
      O => int_boxColorG0(0)
    );
\int_boxColorG[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(10),
      O => int_boxColorG0(10)
    );
\int_boxColorG[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(11),
      O => int_boxColorG0(11)
    );
\int_boxColorG[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(12),
      O => int_boxColorG0(12)
    );
\int_boxColorG[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(13),
      O => int_boxColorG0(13)
    );
\int_boxColorG[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(14),
      O => int_boxColorG0(14)
    );
\int_boxColorG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_height[15]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[7]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_boxColorG[15]_i_1_n_2\
    );
\int_boxColorG[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(15),
      O => int_boxColorG0(15)
    );
\int_boxColorG[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(1),
      O => int_boxColorG0(1)
    );
\int_boxColorG[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(2),
      O => int_boxColorG0(2)
    );
\int_boxColorG[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(3),
      O => int_boxColorG0(3)
    );
\int_boxColorG[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(4),
      O => int_boxColorG0(4)
    );
\int_boxColorG[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(5),
      O => int_boxColorG0(5)
    );
\int_boxColorG[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(6),
      O => int_boxColorG0(6)
    );
\int_boxColorG[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorG(7),
      O => int_boxColorG0(7)
    );
\int_boxColorG[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(8),
      O => int_boxColorG0(8)
    );
\int_boxColorG[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorG(9),
      O => int_boxColorG0(9)
    );
\int_boxColorG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(0),
      Q => boxColorG(0),
      R => \^ss\(0)
    );
\int_boxColorG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(10),
      Q => boxColorG(10),
      R => \^ss\(0)
    );
\int_boxColorG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(11),
      Q => boxColorG(11),
      R => \^ss\(0)
    );
\int_boxColorG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(12),
      Q => boxColorG(12),
      R => \^ss\(0)
    );
\int_boxColorG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(13),
      Q => boxColorG(13),
      R => \^ss\(0)
    );
\int_boxColorG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(14),
      Q => boxColorG(14),
      R => \^ss\(0)
    );
\int_boxColorG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(15),
      Q => boxColorG(15),
      R => \^ss\(0)
    );
\int_boxColorG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(1),
      Q => boxColorG(1),
      R => \^ss\(0)
    );
\int_boxColorG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(2),
      Q => boxColorG(2),
      R => \^ss\(0)
    );
\int_boxColorG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(3),
      Q => boxColorG(3),
      R => \^ss\(0)
    );
\int_boxColorG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(4),
      Q => boxColorG(4),
      R => \^ss\(0)
    );
\int_boxColorG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(5),
      Q => boxColorG(5),
      R => \^ss\(0)
    );
\int_boxColorG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(6),
      Q => boxColorG(6),
      R => \^ss\(0)
    );
\int_boxColorG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(7),
      Q => boxColorG(7),
      R => \^ss\(0)
    );
\int_boxColorG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(8),
      Q => boxColorG(8),
      R => \^ss\(0)
    );
\int_boxColorG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorG[15]_i_1_n_2\,
      D => int_boxColorG0(9),
      Q => boxColorG(9),
      R => \^ss\(0)
    );
\int_boxColorR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(0),
      O => int_boxColorR0(0)
    );
\int_boxColorR[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(10),
      O => int_boxColorR0(10)
    );
\int_boxColorR[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(11),
      O => int_boxColorR0(11)
    );
\int_boxColorR[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(12),
      O => int_boxColorR0(12)
    );
\int_boxColorR[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(13),
      O => int_boxColorR0(13)
    );
\int_boxColorR[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(14),
      O => int_boxColorR0(14)
    );
\int_boxColorR[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_height[15]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[7]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_boxColorR[15]_i_1_n_2\
    );
\int_boxColorR[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(15),
      O => int_boxColorR0(15)
    );
\int_boxColorR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(1),
      O => int_boxColorR0(1)
    );
\int_boxColorR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(2),
      O => int_boxColorR0(2)
    );
\int_boxColorR[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(3),
      O => int_boxColorR0(3)
    );
\int_boxColorR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(4),
      O => int_boxColorR0(4)
    );
\int_boxColorR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(5),
      O => int_boxColorR0(5)
    );
\int_boxColorR[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => boxColorR(6),
      O => int_boxColorR0(6)
    );
\int_boxColorR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxcolorr_reg[7]_0\(0),
      O => int_boxColorR0(7)
    );
\int_boxColorR[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(8),
      O => int_boxColorR0(8)
    );
\int_boxColorR[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => boxColorR(9),
      O => int_boxColorR0(9)
    );
\int_boxColorR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(0),
      Q => boxColorR(0),
      R => \^ss\(0)
    );
\int_boxColorR_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(10),
      Q => boxColorR(10),
      R => \^ss\(0)
    );
\int_boxColorR_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(11),
      Q => boxColorR(11),
      R => \^ss\(0)
    );
\int_boxColorR_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(12),
      Q => boxColorR(12),
      R => \^ss\(0)
    );
\int_boxColorR_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(13),
      Q => boxColorR(13),
      R => \^ss\(0)
    );
\int_boxColorR_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(14),
      Q => boxColorR(14),
      R => \^ss\(0)
    );
\int_boxColorR_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(15),
      Q => boxColorR(15),
      R => \^ss\(0)
    );
\int_boxColorR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(1),
      Q => boxColorR(1),
      R => \^ss\(0)
    );
\int_boxColorR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(2),
      Q => boxColorR(2),
      R => \^ss\(0)
    );
\int_boxColorR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(3),
      Q => boxColorR(3),
      R => \^ss\(0)
    );
\int_boxColorR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(4),
      Q => boxColorR(4),
      R => \^ss\(0)
    );
\int_boxColorR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(5),
      Q => boxColorR(5),
      R => \^ss\(0)
    );
\int_boxColorR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(6),
      Q => boxColorR(6),
      R => \^ss\(0)
    );
\int_boxColorR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(7),
      Q => \^int_boxcolorr_reg[7]_0\(0),
      R => \^ss\(0)
    );
\int_boxColorR_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(8),
      Q => boxColorR(8),
      R => \^ss\(0)
    );
\int_boxColorR_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxColorR[15]_i_1_n_2\,
      D => int_boxColorR0(9),
      Q => boxColorR(9),
      R => \^ss\(0)
    );
\int_boxSize[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(0),
      O => int_boxSize0(0)
    );
\int_boxSize[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(10),
      O => int_boxSize0(10)
    );
\int_boxSize[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(11),
      O => int_boxSize0(11)
    );
\int_boxSize[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(12),
      O => int_boxSize0(12)
    );
\int_boxSize[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(13),
      O => int_boxSize0(13)
    );
\int_boxSize[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(14),
      O => int_boxSize0(14)
    );
\int_boxSize[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[5]\,
      I5 => \waddr_reg_n_2_[7]\,
      O => \int_boxSize[15]_i_1_n_2\
    );
\int_boxSize[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(15),
      O => int_boxSize0(15)
    );
\int_boxSize[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(1),
      O => int_boxSize0(1)
    );
\int_boxSize[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(2),
      O => int_boxSize0(2)
    );
\int_boxSize[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(3),
      O => int_boxSize0(3)
    );
\int_boxSize[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(4),
      O => int_boxSize0(4)
    );
\int_boxSize[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(5),
      O => int_boxSize0(5)
    );
\int_boxSize[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(6),
      O => int_boxSize0(6)
    );
\int_boxSize[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_boxsize_reg[15]_0\(7),
      O => int_boxSize0(7)
    );
\int_boxSize[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(8),
      O => int_boxSize0(8)
    );
\int_boxSize[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_boxsize_reg[15]_0\(9),
      O => int_boxSize0(9)
    );
\int_boxSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(0),
      Q => \^int_boxsize_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_boxSize_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(10),
      Q => \^int_boxsize_reg[15]_0\(10),
      R => \^ss\(0)
    );
\int_boxSize_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(11),
      Q => \^int_boxsize_reg[15]_0\(11),
      R => \^ss\(0)
    );
\int_boxSize_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(12),
      Q => \^int_boxsize_reg[15]_0\(12),
      R => \^ss\(0)
    );
\int_boxSize_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(13),
      Q => \^int_boxsize_reg[15]_0\(13),
      R => \^ss\(0)
    );
\int_boxSize_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(14),
      Q => \^int_boxsize_reg[15]_0\(14),
      R => \^ss\(0)
    );
\int_boxSize_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(15),
      Q => \^int_boxsize_reg[15]_0\(15),
      R => \^ss\(0)
    );
\int_boxSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(1),
      Q => \^int_boxsize_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_boxSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(2),
      Q => \^int_boxsize_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_boxSize_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(3),
      Q => \^int_boxsize_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_boxSize_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(4),
      Q => \^int_boxsize_reg[15]_0\(4),
      R => \^ss\(0)
    );
\int_boxSize_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(5),
      Q => \^int_boxsize_reg[15]_0\(5),
      R => \^ss\(0)
    );
\int_boxSize_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(6),
      Q => \^int_boxsize_reg[15]_0\(6),
      R => \^ss\(0)
    );
\int_boxSize_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(7),
      Q => \^int_boxsize_reg[15]_0\(7),
      R => \^ss\(0)
    );
\int_boxSize_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(8),
      Q => \^int_boxsize_reg[15]_0\(8),
      R => \^ss\(0)
    );
\int_boxSize_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_boxSize[15]_i_1_n_2\,
      D => int_boxSize0(9),
      Q => \^int_boxsize_reg[15]_0\(9),
      R => \^ss\(0)
    );
\int_colorFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(0),
      O => int_colorFormat0(0)
    );
\int_colorFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(1),
      O => int_colorFormat0(1)
    );
\int_colorFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(2),
      O => int_colorFormat0(2)
    );
\int_colorFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(3),
      O => int_colorFormat0(3)
    );
\int_colorFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(4),
      O => int_colorFormat0(4)
    );
\int_colorFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(5),
      O => int_colorFormat0(5)
    );
\int_colorFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(6),
      O => int_colorFormat0(6)
    );
\int_colorFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_colorFormat[7]_i_1_n_2\
    );
\int_colorFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => colorFormat(7),
      O => int_colorFormat0(7)
    );
\int_colorFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(0),
      Q => \^q\(0),
      R => \^ss\(0)
    );
\int_colorFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(1),
      Q => colorFormat(1),
      R => \^ss\(0)
    );
\int_colorFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(2),
      Q => colorFormat(2),
      R => \^ss\(0)
    );
\int_colorFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(3),
      Q => colorFormat(3),
      R => \^ss\(0)
    );
\int_colorFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(4),
      Q => colorFormat(4),
      R => \^ss\(0)
    );
\int_colorFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(5),
      Q => colorFormat(5),
      R => \^ss\(0)
    );
\int_colorFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(6),
      Q => colorFormat(6),
      R => \^ss\(0)
    );
\int_colorFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_colorFormat[7]_i_1_n_2\,
      D => int_colorFormat0(7),
      Q => colorFormat(7),
      R => \^ss\(0)
    );
\int_crossHairX[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(0),
      O => int_crossHairX0(0)
    );
\int_crossHairX[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(10),
      O => int_crossHairX0(10)
    );
\int_crossHairX[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(11),
      O => int_crossHairX0(11)
    );
\int_crossHairX[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(0),
      O => int_crossHairX0(12)
    );
\int_crossHairX[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(1),
      O => int_crossHairX0(13)
    );
\int_crossHairX[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(2),
      O => int_crossHairX0(14)
    );
\int_crossHairX[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_crossHairX[15]_i_1_n_2\
    );
\int_crossHairX[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairx_reg[15]_0\(3),
      O => int_crossHairX0(15)
    );
\int_crossHairX[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(1),
      O => int_crossHairX0(1)
    );
\int_crossHairX[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(2),
      O => int_crossHairX0(2)
    );
\int_crossHairX[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(3),
      O => int_crossHairX0(3)
    );
\int_crossHairX[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(4),
      O => int_crossHairX0(4)
    );
\int_crossHairX[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(5),
      O => int_crossHairX0(5)
    );
\int_crossHairX[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(6),
      O => int_crossHairX0(6)
    );
\int_crossHairX[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairX(7),
      O => int_crossHairX0(7)
    );
\int_crossHairX[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(8),
      O => int_crossHairX0(8)
    );
\int_crossHairX[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairX(9),
      O => int_crossHairX0(9)
    );
\int_crossHairX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(0),
      Q => crossHairX(0),
      R => \^ss\(0)
    );
\int_crossHairX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(10),
      Q => crossHairX(10),
      R => \^ss\(0)
    );
\int_crossHairX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(11),
      Q => crossHairX(11),
      R => \^ss\(0)
    );
\int_crossHairX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(12),
      Q => \^int_crosshairx_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_crossHairX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(13),
      Q => \^int_crosshairx_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_crossHairX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(14),
      Q => \^int_crosshairx_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_crossHairX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(15),
      Q => \^int_crosshairx_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_crossHairX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(1),
      Q => crossHairX(1),
      R => \^ss\(0)
    );
\int_crossHairX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(2),
      Q => crossHairX(2),
      R => \^ss\(0)
    );
\int_crossHairX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(3),
      Q => crossHairX(3),
      R => \^ss\(0)
    );
\int_crossHairX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(4),
      Q => crossHairX(4),
      R => \^ss\(0)
    );
\int_crossHairX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(5),
      Q => crossHairX(5),
      R => \^ss\(0)
    );
\int_crossHairX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(6),
      Q => crossHairX(6),
      R => \^ss\(0)
    );
\int_crossHairX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(7),
      Q => crossHairX(7),
      R => \^ss\(0)
    );
\int_crossHairX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(8),
      Q => crossHairX(8),
      R => \^ss\(0)
    );
\int_crossHairX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairX[15]_i_1_n_2\,
      D => int_crossHairX0(9),
      Q => crossHairX(9),
      R => \^ss\(0)
    );
\int_crossHairY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[11]_0\(0),
      O => int_crossHairY0(0)
    );
\int_crossHairY[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairy_reg[11]_0\(7),
      O => int_crossHairY0(10)
    );
\int_crossHairY[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairy_reg[11]_0\(8),
      O => int_crossHairY0(11)
    );
\int_crossHairY[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(12),
      O => int_crossHairY0(12)
    );
\int_crossHairY[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(13),
      O => int_crossHairY0(13)
    );
\int_crossHairY[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(14),
      O => int_crossHairY0(14)
    );
\int_crossHairY[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \int_height[15]_i_3_n_2\,
      I4 => \waddr_reg_n_2_[5]\,
      I5 => \waddr_reg_n_2_[7]\,
      O => \int_crossHairY[15]_i_1_n_2\
    );
\int_crossHairY[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => crossHairY(15),
      O => int_crossHairY0(15)
    );
\int_crossHairY[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[11]_0\(1),
      O => int_crossHairY0(1)
    );
\int_crossHairY[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[11]_0\(2),
      O => int_crossHairY0(2)
    );
\int_crossHairY[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(3),
      O => int_crossHairY0(3)
    );
\int_crossHairY[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(4),
      O => int_crossHairY0(4)
    );
\int_crossHairY[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => crossHairY(5),
      O => int_crossHairY0(5)
    );
\int_crossHairY[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[11]_0\(3),
      O => int_crossHairY0(6)
    );
\int_crossHairY[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_crosshairy_reg[11]_0\(4),
      O => int_crossHairY0(7)
    );
\int_crossHairY[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairy_reg[11]_0\(5),
      O => int_crossHairY0(8)
    );
\int_crossHairY[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_crosshairy_reg[11]_0\(6),
      O => int_crossHairY0(9)
    );
\int_crossHairY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(0),
      Q => \^int_crosshairy_reg[11]_0\(0),
      R => \^ss\(0)
    );
\int_crossHairY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(10),
      Q => \^int_crosshairy_reg[11]_0\(7),
      R => \^ss\(0)
    );
\int_crossHairY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(11),
      Q => \^int_crosshairy_reg[11]_0\(8),
      R => \^ss\(0)
    );
\int_crossHairY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(12),
      Q => crossHairY(12),
      R => \^ss\(0)
    );
\int_crossHairY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(13),
      Q => crossHairY(13),
      R => \^ss\(0)
    );
\int_crossHairY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(14),
      Q => crossHairY(14),
      R => \^ss\(0)
    );
\int_crossHairY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(15),
      Q => crossHairY(15),
      R => \^ss\(0)
    );
\int_crossHairY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(1),
      Q => \^int_crosshairy_reg[11]_0\(1),
      R => \^ss\(0)
    );
\int_crossHairY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(2),
      Q => \^int_crosshairy_reg[11]_0\(2),
      R => \^ss\(0)
    );
\int_crossHairY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(3),
      Q => crossHairY(3),
      R => \^ss\(0)
    );
\int_crossHairY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(4),
      Q => crossHairY(4),
      R => \^ss\(0)
    );
\int_crossHairY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(5),
      Q => crossHairY(5),
      R => \^ss\(0)
    );
\int_crossHairY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(6),
      Q => \^int_crosshairy_reg[11]_0\(3),
      R => \^ss\(0)
    );
\int_crossHairY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(7),
      Q => \^int_crosshairy_reg[11]_0\(4),
      R => \^ss\(0)
    );
\int_crossHairY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(8),
      Q => \^int_crosshairy_reg[11]_0\(5),
      R => \^ss\(0)
    );
\int_crossHairY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_crossHairY[15]_i_1_n_2\,
      D => int_crossHairY0(9),
      Q => \^int_crosshairy_reg[11]_0\(6),
      R => \^ss\(0)
    );
\int_dpDynamicRange[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(0),
      O => int_dpDynamicRange0(0)
    );
\int_dpDynamicRange[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(1),
      O => int_dpDynamicRange0(1)
    );
\int_dpDynamicRange[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(2),
      O => int_dpDynamicRange0(2)
    );
\int_dpDynamicRange[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(3),
      O => int_dpDynamicRange0(3)
    );
\int_dpDynamicRange[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(4),
      O => int_dpDynamicRange0(4)
    );
\int_dpDynamicRange[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(5),
      O => int_dpDynamicRange0(5)
    );
\int_dpDynamicRange[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(6),
      O => int_dpDynamicRange0(6)
    );
\int_dpDynamicRange[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[6]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[7]\,
      I4 => \int_height[15]_i_3_n_2\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_dpDynamicRange[7]_i_1_n_2\
    );
\int_dpDynamicRange[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpDynamicRange(7),
      O => int_dpDynamicRange0(7)
    );
\int_dpDynamicRange_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(0),
      Q => dpDynamicRange(0),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(1),
      Q => dpDynamicRange(1),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(2),
      Q => dpDynamicRange(2),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(3),
      Q => dpDynamicRange(3),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(4),
      Q => dpDynamicRange(4),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(5),
      Q => dpDynamicRange(5),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(6),
      Q => dpDynamicRange(6),
      R => \^ss\(0)
    );
\int_dpDynamicRange_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpDynamicRange[7]_i_1_n_2\,
      D => int_dpDynamicRange0(7),
      Q => dpDynamicRange(7),
      R => \^ss\(0)
    );
\int_dpYUVCoef[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(0),
      O => int_dpYUVCoef0(0)
    );
\int_dpYUVCoef[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(1),
      O => int_dpYUVCoef0(1)
    );
\int_dpYUVCoef[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(2),
      O => int_dpYUVCoef0(2)
    );
\int_dpYUVCoef[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(3),
      O => int_dpYUVCoef0(3)
    );
\int_dpYUVCoef[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(4),
      O => int_dpYUVCoef0(4)
    );
\int_dpYUVCoef[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(5),
      O => int_dpYUVCoef0(5)
    );
\int_dpYUVCoef[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(6),
      O => int_dpYUVCoef0(6)
    );
\int_dpYUVCoef[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[6]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[7]\,
      I4 => \int_height[15]_i_3_n_2\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_dpYUVCoef[7]_i_1_n_2\
    );
\int_dpYUVCoef[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => dpYUVCoef(7),
      O => int_dpYUVCoef0(7)
    );
\int_dpYUVCoef_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(0),
      Q => dpYUVCoef(0),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(1),
      Q => dpYUVCoef(1),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(2),
      Q => dpYUVCoef(2),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(3),
      Q => dpYUVCoef(3),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(4),
      Q => dpYUVCoef(4),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(5),
      Q => dpYUVCoef(5),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(6),
      Q => dpYUVCoef(6),
      R => \^ss\(0)
    );
\int_dpYUVCoef_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dpYUVCoef[7]_i_1_n_2\,
      D => int_dpYUVCoef0(7),
      Q => dpYUVCoef(7),
      R => \^ss\(0)
    );
\int_field_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_field_id_reg[0]_0\(0),
      O => int_field_id0(0)
    );
\int_field_id[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(10),
      O => int_field_id0(10)
    );
\int_field_id[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(11),
      O => int_field_id0(11)
    );
\int_field_id[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(12),
      O => int_field_id0(12)
    );
\int_field_id[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(13),
      O => int_field_id0(13)
    );
\int_field_id[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(14),
      O => int_field_id0(14)
    );
\int_field_id[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \int_height[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[7]\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_field_id[15]_i_1_n_2\
    );
\int_field_id[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(15),
      O => int_field_id0(15)
    );
\int_field_id[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(1),
      O => int_field_id0(1)
    );
\int_field_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(2),
      O => int_field_id0(2)
    );
\int_field_id[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(3),
      O => int_field_id0(3)
    );
\int_field_id[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(4),
      O => int_field_id0(4)
    );
\int_field_id[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(5),
      O => int_field_id0(5)
    );
\int_field_id[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(6),
      O => int_field_id0(6)
    );
\int_field_id[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => field_id(7),
      O => int_field_id0(7)
    );
\int_field_id[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(8),
      O => int_field_id0(8)
    );
\int_field_id[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => field_id(9),
      O => int_field_id0(9)
    );
\int_field_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(0),
      Q => \^int_field_id_reg[0]_0\(0),
      R => \^ss\(0)
    );
\int_field_id_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(10),
      Q => field_id(10),
      R => \^ss\(0)
    );
\int_field_id_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(11),
      Q => field_id(11),
      R => \^ss\(0)
    );
\int_field_id_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(12),
      Q => field_id(12),
      R => \^ss\(0)
    );
\int_field_id_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(13),
      Q => field_id(13),
      R => \^ss\(0)
    );
\int_field_id_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(14),
      Q => field_id(14),
      R => \^ss\(0)
    );
\int_field_id_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(15),
      Q => field_id(15),
      R => \^ss\(0)
    );
\int_field_id_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(1),
      Q => field_id(1),
      R => \^ss\(0)
    );
\int_field_id_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(2),
      Q => field_id(2),
      R => \^ss\(0)
    );
\int_field_id_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(3),
      Q => field_id(3),
      R => \^ss\(0)
    );
\int_field_id_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(4),
      Q => field_id(4),
      R => \^ss\(0)
    );
\int_field_id_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(5),
      Q => field_id(5),
      R => \^ss\(0)
    );
\int_field_id_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(6),
      Q => field_id(6),
      R => \^ss\(0)
    );
\int_field_id_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(7),
      Q => field_id(7),
      R => \^ss\(0)
    );
\int_field_id_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(8),
      Q => field_id(8),
      R => \^ss\(0)
    );
\int_field_id_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_field_id[15]_i_1_n_2\,
      D => int_field_id0(9),
      Q => field_id(9),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_gie_i_2_n_2,
      I4 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => int_gie_i_3_n_2,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[7]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[2]\,
      O => int_gie_i_2_n_2
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_2_[1]\,
      I1 => \waddr_reg_n_2_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      O => int_gie_i_3_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => \^ss\(0)
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \int_height[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[7]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_height[15]_i_1_n_2\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(15),
      O => int_height0(15)
    );
\int_height[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_2_[0]\,
      I4 => \waddr_reg_n_2_[1]\,
      O => \int_height[15]_i_3_n_2\
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[14]_0\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[14]_0\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(0),
      Q => \^int_height_reg[14]_0\(0),
      R => \^ss\(0)
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(10),
      Q => \^int_height_reg[14]_0\(10),
      R => \^ss\(0)
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(11),
      Q => \^int_height_reg[14]_0\(11),
      R => \^ss\(0)
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(12),
      Q => \^int_height_reg[14]_0\(12),
      R => \^ss\(0)
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(13),
      Q => \^int_height_reg[14]_0\(13),
      R => \^ss\(0)
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(14),
      Q => \^int_height_reg[14]_0\(14),
      R => \^ss\(0)
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(15),
      Q => height(15),
      R => \^ss\(0)
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(1),
      Q => \^int_height_reg[14]_0\(1),
      R => \^ss\(0)
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(2),
      Q => \^int_height_reg[14]_0\(2),
      R => \^ss\(0)
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(3),
      Q => \^int_height_reg[14]_0\(3),
      R => \^ss\(0)
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(4),
      Q => \^int_height_reg[14]_0\(4),
      R => \^ss\(0)
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(5),
      Q => \^int_height_reg[14]_0\(5),
      R => \^ss\(0)
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(6),
      Q => \^int_height_reg[14]_0\(6),
      R => \^ss\(0)
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(7),
      Q => \^int_height_reg[14]_0\(7),
      R => \^ss\(0)
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(8),
      Q => \^int_height_reg[14]_0\(8),
      R => \^ss\(0)
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_2\,
      D => int_height0(9),
      Q => \^int_height_reg[14]_0\(9),
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \int_ier[1]_i_2_n_2\,
      I2 => \waddr_reg_n_2_[3]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \waddr_reg_n_2_[7]\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \int_height[15]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[6]\,
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_isr_reg[0]_0\(0),
      I3 => i_1_reg_4880,
      I4 => \int_ier_reg_n_2_[0]\,
      I5 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_2,
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_CTRL_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => int_ap_start_reg_2(0),
      I3 => int_ap_start_reg_1(0),
      I4 => p_0_in,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => \^ss\(0)
    );
\int_maskId[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(0),
      O => int_maskId0(0)
    );
\int_maskId[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(1),
      O => int_maskId0(1)
    );
\int_maskId[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(2),
      O => int_maskId0(2)
    );
\int_maskId[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(3),
      O => int_maskId0(3)
    );
\int_maskId[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(4),
      O => int_maskId0(4)
    );
\int_maskId[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(5),
      O => int_maskId0(5)
    );
\int_maskId[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(6),
      O => int_maskId0(6)
    );
\int_maskId[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \int_height[15]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[7]\,
      I5 => \waddr_reg_n_2_[6]\,
      O => \int_maskId[7]_i_1_n_2\
    );
\int_maskId[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => maskId(7),
      O => int_maskId0(7)
    );
\int_maskId_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(0),
      Q => maskId(0),
      R => \^ss\(0)
    );
\int_maskId_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(1),
      Q => maskId(1),
      R => \^ss\(0)
    );
\int_maskId_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(2),
      Q => maskId(2),
      R => \^ss\(0)
    );
\int_maskId_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(3),
      Q => maskId(3),
      R => \^ss\(0)
    );
\int_maskId_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(4),
      Q => maskId(4),
      R => \^ss\(0)
    );
\int_maskId_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(5),
      Q => maskId(5),
      R => \^ss\(0)
    );
\int_maskId_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(6),
      Q => maskId(6),
      R => \^ss\(0)
    );
\int_maskId_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maskId[7]_i_1_n_2\,
      D => int_maskId0(7),
      Q => maskId(7),
      R => \^ss\(0)
    );
\int_motionSpeed[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(0),
      O => int_motionSpeed0(0)
    );
\int_motionSpeed[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(1),
      O => int_motionSpeed0(1)
    );
\int_motionSpeed[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(2),
      O => int_motionSpeed0(2)
    );
\int_motionSpeed[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(3),
      O => int_motionSpeed0(3)
    );
\int_motionSpeed[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(4),
      O => int_motionSpeed0(4)
    );
\int_motionSpeed[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(5),
      O => int_motionSpeed0(5)
    );
\int_motionSpeed[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(6),
      O => int_motionSpeed0(6)
    );
\int_motionSpeed[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \int_height[15]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[7]\,
      I5 => \waddr_reg_n_2_[6]\,
      O => \int_motionSpeed[7]_i_1_n_2\
    );
\int_motionSpeed[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_motionspeed_reg[7]_0\(7),
      O => int_motionSpeed0(7)
    );
\int_motionSpeed_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(0),
      Q => \^int_motionspeed_reg[7]_0\(0),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(1),
      Q => \^int_motionspeed_reg[7]_0\(1),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(2),
      Q => \^int_motionspeed_reg[7]_0\(2),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(3),
      Q => \^int_motionspeed_reg[7]_0\(3),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(4),
      Q => \^int_motionspeed_reg[7]_0\(4),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(5),
      Q => \^int_motionspeed_reg[7]_0\(5),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(6),
      Q => \^int_motionspeed_reg[7]_0\(6),
      R => \^ss\(0)
    );
\int_motionSpeed_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_motionSpeed[7]_i_1_n_2\,
      D => int_motionSpeed0(7),
      Q => \^int_motionspeed_reg[7]_0\(7),
      R => \^ss\(0)
    );
\int_ovrlayId[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(0),
      O => int_ovrlayId0(0)
    );
\int_ovrlayId[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(1),
      O => int_ovrlayId0(1)
    );
\int_ovrlayId[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(2),
      O => int_ovrlayId0(2)
    );
\int_ovrlayId[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(3),
      O => int_ovrlayId0(3)
    );
\int_ovrlayId[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(4),
      O => int_ovrlayId0(4)
    );
\int_ovrlayId[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(5),
      O => int_ovrlayId0(5)
    );
\int_ovrlayId[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(6),
      O => int_ovrlayId0(6)
    );
\int_ovrlayId[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_height[15]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[7]\,
      I4 => \waddr_reg_n_2_[6]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_ovrlayId[7]_i_1_n_2\
    );
\int_ovrlayId[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ovrlayId(7),
      O => int_ovrlayId0(7)
    );
\int_ovrlayId_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(0),
      Q => ovrlayId(0),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(1),
      Q => ovrlayId(1),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(2),
      Q => ovrlayId(2),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(3),
      Q => ovrlayId(3),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(4),
      Q => ovrlayId(4),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(5),
      Q => ovrlayId(5),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(6),
      Q => ovrlayId(6),
      R => \^ss\(0)
    );
\int_ovrlayId_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ovrlayId[7]_i_1_n_2\,
      D => int_ovrlayId0(7),
      Q => ovrlayId(7),
      R => \^ss\(0)
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \int_height[15]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[7]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[3]\,
      I5 => \waddr_reg_n_2_[4]\,
      O => \int_width[15]_i_1_n_2\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(15),
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_width_reg[15]_0\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_width_reg[15]_0\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(0),
      Q => \^int_width_reg[15]_0\(0),
      R => \^ss\(0)
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(10),
      Q => \^int_width_reg[15]_0\(10),
      R => \^ss\(0)
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(11),
      Q => \^int_width_reg[15]_0\(11),
      R => \^ss\(0)
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(12),
      Q => \^int_width_reg[15]_0\(12),
      R => \^ss\(0)
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(13),
      Q => \^int_width_reg[15]_0\(13),
      R => \^ss\(0)
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(14),
      Q => \^int_width_reg[15]_0\(14),
      R => \^ss\(0)
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(15),
      Q => \^int_width_reg[15]_0\(15),
      R => \^ss\(0)
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(1),
      Q => \^int_width_reg[15]_0\(1),
      R => \^ss\(0)
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(2),
      Q => \^int_width_reg[15]_0\(2),
      R => \^ss\(0)
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(3),
      Q => \^int_width_reg[15]_0\(3),
      R => \^ss\(0)
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(4),
      Q => \^int_width_reg[15]_0\(4),
      R => \^ss\(0)
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(5),
      Q => \^int_width_reg[15]_0\(5),
      R => \^ss\(0)
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(6),
      Q => \^int_width_reg[15]_0\(6),
      R => \^ss\(0)
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(7),
      Q => \^int_width_reg[15]_0\(7),
      R => \^ss\(0)
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(8),
      Q => \^int_width_reg[15]_0\(8),
      R => \^ss\(0)
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_2\,
      D => int_width0(9),
      Q => \^int_width_reg[15]_0\(9),
      R => \^ss\(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_2,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_2_[0]\,
      O => interrupt
    );
lshr_ln1_reg_4807_reg_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_10\,
      I1 => icmp_ln527_reg_4605_pp0_iter6_reg,
      O => RDEN
    );
\mul_ln1301_2_reg_4774[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mul_ln1301_2_reg_4774[12]_i_7_n_2\,
      I2 => \mul_ln1301_2_reg_4774[12]_i_8_n_2\,
      I3 => colorFormat(1),
      I4 => colorFormat(6),
      I5 => colorFormat(2),
      O => \^int_colorformat_reg[0]_0\
    );
\mul_ln1301_2_reg_4774[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => colorFormat(5),
      I1 => colorFormat(7),
      O => \mul_ln1301_2_reg_4774[12]_i_7_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colorFormat(3),
      I1 => colorFormat(4),
      O => \mul_ln1301_2_reg_4774[12]_i_8_n_2\
    );
\mul_ln1363_reg_5011[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010001010"
    )
        port map (
      I0 => \^int_bckgndid_reg[4]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => bckgndYUV_full_n,
      I4 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I5 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      O => \^int_bckgndid_reg[0]_10\
    );
\mul_ln1363_reg_5011[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => bckgndId(4),
      I1 => bckgndId(5),
      I2 => bckgndId(6),
      I3 => bckgndId(7),
      I4 => \^int_bckgndid_reg[2]_0\(2),
      I5 => bckgndId(3),
      O => \^int_bckgndid_reg[4]_0\
    );
\or_ln1765_2_reg_915[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0B"
    )
        port map (
      I0 => \^int_colorformat_reg[6]_0\,
      I1 => \^int_dpyuvcoef_reg[0]_1\,
      I2 => \^int_colorformat_reg[1]_0\,
      I3 => and_ln1765_reg_769_pp0_iter3_reg,
      O => \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_3\
    );
\or_ln1765_2_reg_915[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\,
      I1 => colorFormat(6),
      I2 => colorFormat(7),
      I3 => \^q\(0),
      I4 => colorFormat(1),
      O => \^int_colorformat_reg[6]_0\
    );
\or_ln1765_2_reg_915[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => dpYUVCoef(0),
      I1 => dpYUVCoef(2),
      I2 => dpYUVCoef(5),
      I3 => dpYUVCoef(6),
      I4 => \or_ln1765_2_reg_915[0]_i_5_n_2\,
      O => \^int_dpyuvcoef_reg[0]_1\
    );
\or_ln1765_2_reg_915[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => colorFormat(1),
      I1 => \^q\(0),
      I2 => \or_ln1765_2_reg_915[0]_i_6_n_2\,
      I3 => \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_i_2_n_2\,
      I4 => \or_ln1765_2_reg_915[0]_i_7_n_2\,
      I5 => \or_ln1765_2_reg_915[0]_i_8_n_2\,
      O => \^int_colorformat_reg[1]_0\
    );
\or_ln1765_2_reg_915[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dpYUVCoef(3),
      I1 => dpYUVCoef(1),
      I2 => dpYUVCoef(7),
      I3 => dpYUVCoef(4),
      O => \or_ln1765_2_reg_915[0]_i_5_n_2\
    );
\or_ln1765_2_reg_915[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => colorFormat(6),
      I1 => colorFormat(7),
      O => \or_ln1765_2_reg_915[0]_i_6_n_2\
    );
\or_ln1765_2_reg_915[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dpDynamicRange(5),
      I1 => dpDynamicRange(1),
      I2 => dpDynamicRange(4),
      I3 => dpDynamicRange(3),
      O => \or_ln1765_2_reg_915[0]_i_7_n_2\
    );
\or_ln1765_2_reg_915[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dpDynamicRange(7),
      I1 => dpDynamicRange(0),
      I2 => dpDynamicRange(6),
      I3 => dpDynamicRange(2),
      O => \or_ln1765_2_reg_915[0]_i_8_n_2\
    );
\outpix_val_V_0_12_reg_5098[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FB00000000"
    )
        port map (
      I0 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      I1 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I2 => bckgndYUV_full_n,
      I3 => \^int_bckgndid_reg[3]_0\,
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[2]_0\(1),
      O => \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]\(0)
    );
\outpix_val_V_0_15_reg_5088[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010001010"
    )
        port map (
      I0 => \^int_bckgndid_reg[6]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => bckgndYUV_full_n,
      I4 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I5 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      O => \^p_127_in\
    );
\outpix_val_V_0_3_fu_390[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^int_bckgndid_reg[1]_4\,
      I2 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[0]_i_2_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[0]_i_3_n_2\,
      I5 => \outpix_val_V_0_3_fu_390_reg[0]\,
      O => \int_colorFormat_reg[0]_1\
    );
\outpix_val_V_0_3_fu_390[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000000000000"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[4]_i_5_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[0]_i_5_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_16_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[0]_i_6_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[4]_i_7_n_2\,
      O => \outpix_val_V_0_3_fu_390[0]_i_2_n_2\
    );
\outpix_val_V_0_3_fu_390[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF4"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_5\,
      I1 => \outpix_val_V_0_3_fu_390_reg[7]\(0),
      I2 => \^int_bckgndid_reg[1]_6\,
      I3 => \outpix_val_V_0_3_fu_390_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_6\,
      O => \outpix_val_V_0_3_fu_390[0]_i_3_n_2\
    );
\outpix_val_V_0_3_fu_390[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I1 => \outpix_val_V_0_3_fu_390_reg[7]_0\(0),
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => rampStart_1_reg_4487(0),
      O => \outpix_val_V_0_3_fu_390[0]_i_5_n_2\
    );
\outpix_val_V_0_3_fu_390[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(0),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(0),
      O => \outpix_val_V_0_3_fu_390[0]_i_6_n_2\
    );
\outpix_val_V_0_3_fu_390[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2A2AAA2"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[1]_i_2_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_12_n_2\,
      I2 => \outpix_val_V_0_3_fu_390_reg[1]\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_0\(1),
      I4 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      O => \outpix_val_V_0_14_reg_5140_reg[1]\
    );
\outpix_val_V_0_3_fu_390[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF44F4"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_6\,
      I1 => \outpix_val_V_0_3_fu_390_reg[1]_0\,
      I2 => \outpix_val_V_0_3_fu_390_reg[7]_1\(0),
      I3 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I5 => \outpix_val_V_0_3_fu_390[1]_i_6_n_2\,
      O => \outpix_val_V_0_3_fu_390[1]_i_2_n_2\
    );
\outpix_val_V_0_3_fu_390[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[4]_0\,
      O => \^ap_enable_reg_pp0_iter15_reg_7\
    );
\outpix_val_V_0_3_fu_390[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8FFFF"
    )
        port map (
      I0 => \^hdata_flag_0_fu_4300\,
      I1 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(1),
      I2 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(0),
      I3 => \^ap_enable_reg_pp0_iter15_reg_9\,
      I4 => \outpix_val_V_0_3_fu_390[1]_i_9_n_2\,
      I5 => \outpix_val_V_0_3_fu_390_reg[6]_2\,
      O => \outpix_val_V_0_3_fu_390[1]_i_6_n_2\
    );
\outpix_val_V_0_3_fu_390[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^outpix_val_v_0_3_fu_3901128_out\,
      I1 => outpix_val_V_0_15_reg_5088(0),
      I2 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I3 => \outpix_val_V_0_3_fu_390[6]_i_4_0\(0),
      O => \outpix_val_V_0_3_fu_390[1]_i_9_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEE22E2"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[2]_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \outpix_val_V_0_3_fu_390[2]_i_2_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[2]_i_3_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_15_n_2\,
      I5 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901173_out\,
      O => \outpix_val_V_0_3_fu_390_reg[2]\
    );
\outpix_val_V_0_3_fu_390[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFFFFFFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[4]_i_5_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[2]_i_4_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_16_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[2]_i_5_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[4]_i_7_n_2\,
      O => \outpix_val_V_0_3_fu_390[2]_i_2_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABAAAA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_0_3_fu_390_reg[2]_1\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I3 => \outpix_val_V_0_3_fu_390_reg[2]_2\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_6\,
      I5 => \outpix_val_V_0_3_fu_390_reg[2]_3\,
      O => \outpix_val_V_0_3_fu_390[2]_i_3_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I1 => \outpix_val_V_0_3_fu_390_reg[7]_0\(2),
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => rampStart_1_reg_4487(1),
      O => \outpix_val_V_0_3_fu_390[2]_i_4_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(2),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(2),
      O => \outpix_val_V_0_3_fu_390[2]_i_5_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF222E2222"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[3]_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[3]_i_2_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[3]_i_3_n_2\,
      I5 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901173_out\,
      O => \outpix_val_V_0_3_fu_390_reg[3]\
    );
\outpix_val_V_0_3_fu_390[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => bckgndId(3),
      I3 => \q0[7]_i_4__0_n_2\,
      I4 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      O => \outpix_val_V_0_3_fu_390[3]_i_10_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EE0E"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[3]_1\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_6\,
      I2 => \outpix_val_V_0_3_fu_390_reg[7]_1\(1),
      I3 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I5 => \outpix_val_V_0_3_fu_390[3]_i_5_n_2\,
      O => \outpix_val_V_0_3_fu_390[3]_i_2_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFFFFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => rampStart_1_reg_4487(2),
      I2 => \outpix_val_V_0_3_fu_390[3]_i_6_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_16_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[3]_i_7_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[4]_i_7_n_2\,
      O => \outpix_val_V_0_3_fu_390[3]_i_3_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F8FFFF"
    )
        port map (
      I0 => \^hdata_flag_0_fu_4300\,
      I1 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(3),
      I2 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(1),
      I3 => \^ap_enable_reg_pp0_iter15_reg_9\,
      I4 => \outpix_val_V_0_3_fu_390[3]_i_9_n_2\,
      I5 => \outpix_val_V_0_3_fu_390_reg[6]_2\,
      O => \outpix_val_V_0_3_fu_390[3]_i_5_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_11_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I2 => \outpix_val_V_0_3_fu_390_reg[7]_0\(3),
      I3 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[3]_i_10_n_2\,
      O => \outpix_val_V_0_3_fu_390[3]_i_6_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(3),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(3),
      O => \outpix_val_V_0_3_fu_390[3]_i_7_n_2\
    );
\outpix_val_V_0_3_fu_390[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^outpix_val_v_0_3_fu_3901128_out\,
      I1 => outpix_val_V_0_15_reg_5088(1),
      I2 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I3 => \outpix_val_V_0_3_fu_390[6]_i_4_0\(1),
      O => \outpix_val_V_0_3_fu_390[3]_i_9_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^int_bckgndid_reg[1]_4\,
      I2 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[4]_i_2_n_2\,
      I4 => \outpix_val_V_0_3_fu_390_reg[4]\,
      I5 => \outpix_val_V_0_3_fu_390_reg[4]_0\,
      O => \int_colorFormat_reg[0]_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04000000000000"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[4]_i_5_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[4]_i_6_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_16_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[4]_i_7_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[4]_i_8_n_2\,
      O => \outpix_val_V_0_3_fu_390[4]_i_2_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF30FFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_15_n_2\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => ap_enable_reg_pp0_iter15,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[5]_i_11_n_2\,
      O => \outpix_val_V_0_3_fu_390[4]_i_5_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => rampStart_1_reg_4487(3),
      I2 => \outpix_val_V_0_3_fu_390_reg[7]_0\(4),
      I3 => \^ap_enable_reg_pp0_iter15_reg_7\,
      O => \outpix_val_V_0_3_fu_390[4]_i_6_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398_reg[4]_1\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_0_3_fu_390[4]_i_7_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(4),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(4),
      O => \outpix_val_V_0_3_fu_390[4]_i_8_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[5]\,
      I1 => \outpix_val_V_0_3_fu_390_reg[5]_0\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_5_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      O => \reg_1294_reg[5]\
    );
\outpix_val_V_0_3_fu_390[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFDF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[0]_7\,
      I3 => \^int_bckgndid_reg[0]_5\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      O => \outpix_val_V_0_3_fu_390[5]_i_11_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^int_bckgndid_reg[4]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      O => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \redYuv_load_reg_5170_reg[4]\,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \^int_bckgndid_reg[2]_2\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      O => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_0_3_fu_390[5]_i_15_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000808003C"
    )
        port map (
      I0 => x_reg_9040,
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I4 => \^int_bckgndid_reg[2]_0\(2),
      I5 => \^int_bckgndid_reg[3]_1\,
      O => \outpix_val_V_0_3_fu_390[5]_i_16_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(5),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(5),
      O => \outpix_val_V_0_3_fu_390[5]_i_17_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5F7F5FF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_11_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I4 => \outpix_val_V_0_3_fu_390[5]_i_15_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[5]_i_16_n_2\,
      O => \^ap_enable_reg_pp0_iter15_reg_8\
    );
\outpix_val_V_0_3_fu_390[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBABABAFFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I2 => \outpix_val_V_0_3_fu_390_reg[7]_0\(5),
      I3 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I4 => rampStart_1_reg_4487(4),
      I5 => \outpix_val_V_0_3_fu_390[5]_i_17_n_2\,
      O => \outpix_val_V_0_3_fu_390[5]_i_5_n_2\
    );
\outpix_val_V_0_3_fu_390[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E2E2E22"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      I1 => \^ap_enable_reg_pp0_iter15_reg\,
      I2 => \outpix_val_V_0_3_fu_390[6]_i_2_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[6]_1\,
      I4 => \outpix_val_V_0_3_fu_390[6]_i_4_n_2\,
      I5 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901173_out\,
      O => \outpix_val_V_0_3_fu_390_reg[6]\
    );
\outpix_val_V_0_3_fu_390[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[6]_i_6_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I3 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      O => \outpix_val_V_0_3_fu_390[6]_i_2_n_2\
    );
\outpix_val_V_0_3_fu_390[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFFFFFEFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I1 => \outpix_val_V_0_3_fu_390[6]_i_8_n_2\,
      I2 => \outpix_val_V_0_3_fu_390_reg[6]_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[6]_3\,
      I4 => \outpix_val_V_0_3_fu_390_reg[7]_1\(2),
      I5 => \^ap_enable_reg_pp0_iter15_reg_1\,
      O => \outpix_val_V_0_3_fu_390[6]_i_4_n_2\
    );
\outpix_val_V_0_3_fu_390[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => x_reg_9040,
      I1 => \^int_bckgndid_reg[7]_0\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      O => \tpgBackground_U0/outpix_val_V_0_3_fu_3901173_out\
    );
\outpix_val_V_0_3_fu_390[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5FFD5"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[6]_i_14_n_2\,
      I1 => rampStart_1_reg_4487(5),
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_0\(6),
      I4 => \^ap_enable_reg_pp0_iter15_reg_7\,
      O => \outpix_val_V_0_3_fu_390[6]_i_6_n_2\
    );
\outpix_val_V_0_3_fu_390[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_9\,
      I1 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(2),
      I2 => \outpix_val_V_0_3_fu_390[6]_i_4_0\(2),
      I3 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I4 => outpix_val_V_0_15_reg_5088(2),
      I5 => \^outpix_val_v_0_3_fu_3901128_out\,
      O => \outpix_val_V_0_3_fu_390[6]_i_8_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[7]_0\,
      I3 => x_reg_9040,
      I4 => \^int_colorformat_reg[0]_0\,
      O => \int_bckgndId_reg[0]_15\
    );
\outpix_val_V_0_3_fu_390[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF57FF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_21_n_2\,
      I2 => \^int_bckgndid_reg[0]_5\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_22_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_23_n_2\,
      O => \outpix_val_V_0_3_fu_390[7]_i_10_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444F44"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I1 => \outpix_val_V_0_3_fu_390_reg[7]_0\(7),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(7),
      I4 => \^p_169_in\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_25_n_2\,
      O => \outpix_val_V_0_3_fu_390[7]_i_11_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\,
      O => \outpix_val_V_0_3_fu_390[7]_i_12_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEFE"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[7]_2\,
      I1 => \^int_bckgndid_reg[1]_6\,
      I2 => \outpix_val_V_0_3_fu_390_reg[7]\(2),
      I3 => \^int_bckgndid_reg[1]_5\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_6\,
      O => \outpix_val_V_0_3_fu_390[7]_i_13_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF4FFF4"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_30_n_2\,
      I1 => reg_1302(0),
      I2 => \outpix_val_V_0_3_fu_390_reg[7]_3\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_8\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I5 => \outpix_val_V_0_3_fu_390_reg[7]_1\(3),
      O => \outpix_val_V_0_3_fu_390[7]_i_14_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_4\,
      I1 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_0_3_fu_390[7]_i_15_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => \^int_bckgndid_reg[6]_0\,
      O => \^int_bckgndid_reg[1]_5\
    );
\outpix_val_V_0_3_fu_390[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[4]_0\,
      O => \outpix_val_V_0_3_fu_390[7]_i_17_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[7]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      O => \outpix_val_V_0_3_fu_390[7]_i_18_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[3]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      O => \^ap_enable_reg_pp0_iter15_reg_9\
    );
\outpix_val_V_0_3_fu_390[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_5_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I2 => \^int_bckgndid_reg[1]_2\,
      I3 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_10_n_2\,
      O => \^ap_enable_reg_pp0_iter15_reg\
    );
\outpix_val_V_0_3_fu_390[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => \^int_bckgndid_reg[3]_0\,
      I4 => ap_enable_reg_pp0_iter15,
      O => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I1 => colorFormat(2),
      I2 => colorFormat(6),
      I3 => colorFormat(1),
      I4 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I5 => \^q\(0),
      O => \outpix_val_V_0_3_fu_390[7]_i_21_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^int_bckgndid_reg[2]_2\,
      O => \outpix_val_V_0_3_fu_390[7]_i_22_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => x_reg_9040,
      I1 => \^int_bckgndid_reg[7]_0\,
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      O => \outpix_val_V_0_3_fu_390[7]_i_23_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^int_bckgndid_reg[2]_2\,
      O => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => rampStart_1_reg_4487(6),
      I2 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I3 => \outpix_val_V_1_1_fu_394_reg[7]_2\(7),
      O => \outpix_val_V_0_3_fu_390[7]_i_25_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444F4444"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      I1 => outpix_val_V_0_4_reg_5110(0),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_21_n_2\,
      I3 => \^int_bckgndid_reg[0]_5\,
      I4 => reg_1302(0),
      I5 => \outpix_val_V_0_3_fu_390[7]_i_17_n_2\,
      O => \outpix_val_V_0_3_fu_390[7]_i_26_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => ap_enable_reg_pp0_iter15,
      I3 => \redYuv_load_reg_5170_reg[4]\,
      I4 => \^int_bckgndid_reg[6]_0\,
      I5 => outpix_val_V_0_20_reg_4584_pp0_iter14_reg,
      O => \^int_bckgndid_reg[1]_6\
    );
\outpix_val_V_0_3_fu_390[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_6_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_9\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      O => \^ap_enable_reg_pp0_iter15_reg_6\
    );
\outpix_val_V_0_3_fu_390[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_11_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[7]_i_12_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[7]_i_13_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_14_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_15_n_2\,
      O => \int_bckgndId_reg[1]_9\
    );
\outpix_val_V_0_3_fu_390[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[3]_0\,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \outpix_val_V_0_3_fu_390[7]_i_30_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[6]_0\,
      O => \^ap_enable_reg_pp0_iter15_reg_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => bckgndId(7),
      I1 => bckgndId(6),
      I2 => bckgndId(5),
      I3 => bckgndId(4),
      I4 => bckgndId(3),
      I5 => \^int_bckgndid_reg[2]_0\(2),
      O => \^int_bckgndid_reg[7]_0\
    );
\outpix_val_V_0_3_fu_390[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_5\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_17_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[7]_i_18_n_2\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_9\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I5 => \^outpix_val_v_0_3_fu_3901128_out\,
      O => \outpix_val_V_0_3_fu_390[7]_i_5_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^hdata_flag_0_fu_4300\,
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \^int_bckgndid_reg[2]_1\,
      O => \^ap_enable_reg_pp0_iter15_reg_0\
    );
\outpix_val_V_0_3_fu_390[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \redYuv_load_reg_5170_reg[4]\,
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_bckgndid_reg[4]_0\,
      I4 => ap_enable_reg_pp0_iter16,
      O => \^int_bckgndid_reg[1]_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[7]_0\,
      I2 => x_reg_9040,
      O => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_5\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^internal_full_n_reg\,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter15,
      O => \^ap_enable_reg_pp0_iter15_reg_1\
    );
\outpix_val_V_0_3_load_reg_5202[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^int_bckgndid_reg[4]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      O => \^int_bckgndid_reg[1]_12\
    );
\outpix_val_V_0_4_reg_5110[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011111011"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      I3 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I4 => bckgndYUV_full_n,
      I5 => \^int_bckgndid_reg[3]_0\,
      O => \int_bckgndId_reg[1]_11\(0)
    );
\outpix_val_V_0_4_reg_5110[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => bckgndId(3),
      I1 => bckgndId(7),
      I2 => bckgndId(6),
      I3 => bckgndId(5),
      I4 => bckgndId(4),
      I5 => \^int_bckgndid_reg[2]_0\(2),
      O => \^int_bckgndid_reg[3]_0\
    );
\outpix_val_V_0_5_reg_5175[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444044"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => bckgndYUV_full_n,
      I3 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I4 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      I5 => \^int_bckgndid_reg[2]_2\,
      O => \^p_169_in\
    );
\outpix_val_V_0_5_reg_5175[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(2),
      I1 => bckgndId(7),
      I2 => bckgndId(6),
      I3 => bckgndId(5),
      I4 => bckgndId(4),
      I5 => bckgndId(3),
      O => \^int_bckgndid_reg[2]_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394[0]_i_2_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_4\,
      I3 => \outpix_val_V_1_1_fu_394_reg[0]_0\,
      I4 => \outpix_val_V_1_1_fu_394[0]_i_4_n_2\,
      I5 => \outpix_val_V_1_1_fu_394[0]_i_5_n_2\,
      O => \bluYuv_load_reg_5160_reg[7]\(0)
    );
\outpix_val_V_1_1_fu_394[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(0),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(0),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[0]_i_3\,
      O => \select_ln1607_3_reg_5083_reg[0]\
    );
\outpix_val_V_1_1_fu_394[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^hdata_flag_0_fu_4300\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(0),
      O => \outpix_val_V_1_1_fu_394[0]_i_11_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \outpix_val_V_1_1_fu_394[0]_i_12_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(0),
      I2 => \outpix_val_V_0_3_fu_390[0]_i_6_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_1_1_fu_394[0]_i_13_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020202"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_1_1_fu_394[0]_i_14_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[4]_0\,
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[2]_0\(1),
      O => \outpix_val_V_1_1_fu_394[0]_i_15_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F200F2F2"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_8_0\(0),
      I1 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I2 => \outpix_val_V_1_1_fu_394[0]_i_6_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[0]_i_7_n_2\,
      I4 => \outpix_val_V_1_1_fu_394[0]_i_8_n_2\,
      O => \outpix_val_V_1_1_fu_394[0]_i_2_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394_reg[0]_1\,
      I1 => \^int_bckgndid_reg[1]_8\,
      I2 => \outpix_val_V_1_1_fu_394[0]_i_11_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[0]_2\(0),
      I4 => \outpix_val_V_1_1_fu_394[0]_i_12_n_2\,
      O => \outpix_val_V_1_1_fu_394[0]_i_4_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[0]_i_13_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_12\,
      I2 => redYuv_load_reg_5170(1),
      I3 => \outpix_val_V_1_1_fu_394[0]_i_14_n_2\,
      O => \outpix_val_V_1_1_fu_394[0]_i_5_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3311331133303311"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_7\,
      I1 => \outpix_val_V_1_1_fu_394[0]_i_15_n_2\,
      I2 => reg_1306(0),
      I3 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => \^int_bckgndid_reg[0]_5\,
      O => \outpix_val_V_1_1_fu_394[0]_i_6_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \^int_colorformat_reg[5]_0\,
      I1 => g_2_reg_4801_pp0_iter14_reg(0),
      I2 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I3 => \^int_bckgndid_reg[0]_5\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => \outpix_val_V_1_1_fu_394[6]_i_2\(0),
      O => \outpix_val_V_1_1_fu_394[0]_i_7_n_2\
    );
\outpix_val_V_1_1_fu_394[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_10\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[1]\(0),
      O => \outpix_val_V_1_1_fu_394[0]_i_8_n_2\
    );
\outpix_val_V_1_1_fu_394[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I1 => \outpix_val_V_1_1_fu_394[1]_i_5_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[1]_i_6_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(1),
      I4 => \^hdata_flag_0_fu_4300\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_0_12_reg_5098_reg[1]\
    );
\outpix_val_V_1_1_fu_394[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[5]_i_13_n_2\,
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => \outpix_val_V_1_1_fu_394[1]_i_7_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[7]_1\(1),
      I4 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      O => \outpix_val_V_1_16_reg_4499_reg[1]\
    );
\outpix_val_V_1_1_fu_394[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(1),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(1),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[1]_i_2_0\,
      O => \outpix_val_V_1_1_fu_394[1]_i_5_n_2\
    );
\outpix_val_V_1_1_fu_394[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF0"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_3\(0),
      I2 => \^ap_enable_reg_pp0_iter15_reg_11\,
      I3 => \outpix_val_V_1_1_fu_394[1]_i_2_1\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_9_4\(0),
      I5 => \^ap_enable_reg_pp0_iter16_reg_0\,
      O => \outpix_val_V_1_1_fu_394[1]_i_6_n_2\
    );
\outpix_val_V_1_1_fu_394[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(1),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(1),
      O => \outpix_val_V_1_1_fu_394[1]_i_7_n_2\
    );
\outpix_val_V_1_1_fu_394[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I1 => \outpix_val_V_1_1_fu_394[2]_i_5_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[2]_i_6_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(2),
      I4 => \^hdata_flag_0_fu_4300\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_0_12_reg_5098_reg[2]\
    );
\outpix_val_V_1_1_fu_394[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF888FFFF"
    )
        port map (
      I0 => bluYuv_load_reg_5160(0),
      I1 => \outpix_val_V_1_1_fu_394[7]_i_11_n_2\,
      I2 => grnYuv_load_reg_5165(0),
      I3 => \outpix_val_V_1_1_fu_394[3]_i_7_n_2\,
      I4 => \outpix_val_V_1_1_fu_394[2]_i_7_n_2\,
      I5 => \^ap_enable_reg_pp0_iter15_reg_12\,
      O => \bluYuv_load_reg_5160_reg[4]\
    );
\outpix_val_V_1_1_fu_394[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(2),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(2),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[2]_i_2_0\,
      O => \outpix_val_V_1_1_fu_394[2]_i_5_n_2\
    );
\outpix_val_V_1_1_fu_394[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF0"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_3\(1),
      I2 => \^ap_enable_reg_pp0_iter15_reg_11\,
      I3 => \outpix_val_V_1_1_fu_394[2]_i_2_1\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_9_4\(1),
      I5 => \^ap_enable_reg_pp0_iter16_reg_0\,
      O => \outpix_val_V_1_1_fu_394[2]_i_6_n_2\
    );
\outpix_val_V_1_1_fu_394[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \outpix_val_V_0_3_fu_390[2]_i_5_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[7]_1\(2),
      O => \outpix_val_V_1_1_fu_394[2]_i_7_n_2\
    );
\outpix_val_V_1_1_fu_394[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I1 => \outpix_val_V_1_1_fu_394[3]_i_5_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[3]\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(3),
      I4 => \^hdata_flag_0_fu_4300\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_0_12_reg_5098_reg[3]\
    );
\outpix_val_V_1_1_fu_394[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[3]_i_7_n_2\,
      I1 => grnYuv_load_reg_5165(1),
      I2 => \outpix_val_V_2_4_fu_398[3]_i_4_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_11_n_2\,
      I4 => \^ap_enable_reg_pp0_iter15_reg_12\,
      I5 => redYuv_load_reg_5170(0),
      O => \grnYuv_load_reg_5165_reg[5]\
    );
\outpix_val_V_1_1_fu_394[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(3),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(3),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[3]_i_2_0\,
      O => \outpix_val_V_1_1_fu_394[3]_i_5_n_2\
    );
\outpix_val_V_1_1_fu_394[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_1_1_fu_394[3]_i_7_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394[4]_i_2_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[4]\,
      I3 => \^outpix_val_v_1_10_reg_5135_reg[4]\,
      I4 => \outpix_val_V_1_1_fu_394[4]_i_5_n_2\,
      I5 => \outpix_val_V_1_1_fu_394[4]_i_6_n_2\,
      O => \bluYuv_load_reg_5160_reg[7]\(1)
    );
\outpix_val_V_1_1_fu_394[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \redYuv_load_reg_5170_reg[4]\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[3]_0\,
      I4 => ap_enable_reg_pp0_iter15,
      O => \^int_bckgndid_reg[0]_6\
    );
\outpix_val_V_1_1_fu_394[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[3]_i_7_n_2\,
      I1 => grnYuv_load_reg_5165(0),
      I2 => \outpix_val_V_1_1_fu_394[7]_i_11_n_2\,
      I3 => bluYuv_load_reg_5160(0),
      O => \outpix_val_V_1_1_fu_394[4]_i_11_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(4),
      I2 => \outpix_val_V_0_3_fu_390[4]_i_8_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_1_1_fu_394[4]_i_12_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I1 => \outpix_val_V_1_1_fu_394[4]_i_7_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[4]_i_8_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(4),
      I4 => \^hdata_flag_0_fu_4300\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_1_1_fu_394[4]_i_2_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFDFD"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\,
      I1 => \outpix_val_V_1_1_fu_394[5]_i_11_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[4]_0\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_8_0\(1),
      O => \^outpix_val_v_1_10_reg_5135_reg[4]\
    );
\outpix_val_V_1_1_fu_394[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^int_colorformat_reg[5]_0\,
      I1 => g_2_reg_4801_pp0_iter14_reg(1),
      I2 => \outpix_val_V_1_1_fu_394[6]_i_2\(1),
      I3 => \^int_colorformat_reg[0]_3\,
      I4 => \outpix_val_V_1_1_fu_394_reg[1]\(0),
      I5 => \^int_bckgndid_reg[0]_6\,
      O => \outpix_val_V_1_1_fu_394[4]_i_5_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[4]_i_11_n_2\,
      I1 => redYuv_load_reg_5170(1),
      I2 => \^ap_enable_reg_pp0_iter15_reg_12\,
      I3 => \outpix_val_V_1_1_fu_394[4]_i_12_n_2\,
      O => \outpix_val_V_1_1_fu_394[4]_i_6_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(4),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(4),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[4]_i_2_0\,
      O => \outpix_val_V_1_1_fu_394[4]_i_7_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFFFFFF0"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_3\(2),
      I2 => \^ap_enable_reg_pp0_iter15_reg_11\,
      I3 => \outpix_val_V_1_1_fu_394[4]_i_2_1\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_9_4\(2),
      I5 => \^ap_enable_reg_pp0_iter16_reg_0\,
      O => \outpix_val_V_1_1_fu_394[4]_i_8_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I1 => \^int_bckgndid_reg[4]_0\,
      I2 => \q0[7]_i_3__0_n_2\,
      I3 => \^q\(0),
      I4 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I5 => \outpix_val_V_1_1_fu_394[5]_i_16_n_2\,
      O => \^int_colorformat_reg[0]_3\
    );
\outpix_val_V_1_1_fu_394[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774[12]_i_7_n_2\,
      I1 => \mul_ln1301_2_reg_4774[12]_i_8_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[5]_i_16_n_2\,
      I3 => \select_ln1324_reg_5191[7]_i_6_n_2\,
      I4 => \^int_bckgndid_reg[3]_0\,
      I5 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      O => \^int_colorformat_reg[5]_0\
    );
\outpix_val_V_1_1_fu_394[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000020022"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[7]_0\,
      I5 => \^int_bckgndid_reg[4]_0\,
      O => \outpix_val_V_1_1_fu_394[5]_i_11_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080F08080808"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_7\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_8_0\(2),
      I2 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I3 => \^int_bckgndid_reg[0]_5\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => \outpix_val_V_1_1_fu_394[6]_i_2\(2),
      O => \outpix_val_V_1_1_fu_394[5]_i_12_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[3]_i_7_n_2\,
      I1 => grnYuv_load_reg_5165(1),
      I2 => bluYuv_load_reg_5160(1),
      I3 => \outpix_val_V_1_1_fu_394[7]_i_11_n_2\,
      I4 => redYuv_load_reg_5170(2),
      I5 => \^ap_enable_reg_pp0_iter15_reg_12\,
      O => \outpix_val_V_1_1_fu_394[5]_i_13_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => colorFormat(1),
      I1 => colorFormat(6),
      I2 => colorFormat(2),
      O => \outpix_val_V_1_1_fu_394[5]_i_16_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10101010101010"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I1 => \outpix_val_V_1_1_fu_394[5]_i_7_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[5]\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(5),
      I4 => \^hdata_flag_0_fu_4300\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_0_12_reg_5098_reg[5]\
    );
\outpix_val_V_1_1_fu_394[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFFFFFD"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\,
      I1 => \outpix_val_V_1_1_fu_394[5]_i_11_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[4]_0\,
      I3 => \outpix_val_V_1_1_fu_394[5]_i_12_n_2\,
      I4 => \outpix_val_V_1_1_fu_394_reg[1]\(0),
      I5 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      O => \outpix_val_V_1_reg_5115_reg[6]\
    );
\outpix_val_V_1_1_fu_394[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \outpix_val_V_0_3_fu_390[5]_i_17_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[7]_1\(5),
      I3 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I4 => \outpix_val_V_1_1_fu_394[5]_i_13_n_2\,
      O => \outpix_val_V_1_16_reg_4499_reg[5]\
    );
\outpix_val_V_1_1_fu_394[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(5),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(5),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[5]_i_2_0\,
      O => \outpix_val_V_1_1_fu_394[5]_i_7_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_1_1_fu_394[6]_i_10_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFECEFEFFFFCCFC"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_9_3\(3),
      I1 => \^ap_enable_reg_pp0_iter15_reg_11\,
      I2 => \^int_bckgndid_reg[1]_2\,
      I3 => \outpix_val_V_1_1_fu_394[6]_i_15_n_2\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_9_4\(3),
      I5 => \^ap_enable_reg_pp0_iter16_reg_0\,
      O => \outpix_val_V_1_1_fu_394[6]_i_12_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(6),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(6),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[6]_i_4_0\,
      O => \outpix_val_V_1_1_fu_394[6]_i_13_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_2\(6),
      I2 => \outpix_val_V_0_3_fu_390[7]_i_24_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[7]_4\(6),
      O => \outpix_val_V_1_1_fu_394[6]_i_14_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[7]\(1),
      I1 => colorFormat(2),
      I2 => colorFormat(6),
      I3 => colorFormat(1),
      I4 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I5 => \^q\(0),
      O => \outpix_val_V_1_1_fu_394[6]_i_15_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_8\,
      I1 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[6]_i_10_n_2\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \^ap_enable_reg_pp0_iter15_reg_4\
    );
\outpix_val_V_1_1_fu_394[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF550C"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394_reg[6]\,
      I1 => \outpix_val_V_1_1_fu_394[6]_i_12_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[6]_i_13_n_2\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I4 => \^int_bckgndid_reg[1]_8\,
      O => \select_ln1581_reg_5093_reg[6]\
    );
\outpix_val_V_1_1_fu_394[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(6),
      I2 => \outpix_val_V_1_1_fu_394[6]_i_14_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      O => \^outpix_val_v_1_16_reg_4499_reg[6]\
    );
\outpix_val_V_1_1_fu_394[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \^int_colorformat_reg[5]_0\,
      I1 => g_2_reg_4801_pp0_iter14_reg(2),
      I2 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I3 => \^int_bckgndid_reg[0]_5\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => \outpix_val_V_1_1_fu_394[6]_i_2\(3),
      O => \g_2_reg_4801_pp0_iter14_reg_reg[6]\
    );
\outpix_val_V_1_1_fu_394[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAFFFFEAFF"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_23_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(7),
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \outpix_val_V_1_1_fu_394_reg[7]_2\(7),
      I5 => \outpix_val_V_1_1_fu_394[7]_i_24_n_2\,
      O => \outpix_val_V_1_1_fu_394[7]_i_10_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_1_1_fu_394[7]_i_11_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FAFFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[4]_0\,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \^int_bckgndid_reg[1]_10\
    );
\outpix_val_V_1_1_fu_394[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F77777777"
    )
        port map (
      I0 => \^int_colorformat_reg[5]_0\,
      I1 => \^int_bckgndid_reg[0]_6\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[0]_5\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \outpix_val_V_1_1_fu_394[7]_i_14_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020002020"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => ap_enable_reg_pp0_iter15,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_1_1_fu_394[7]_i_15_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070007F00000000"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[6]_i_10_n_2\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \redYuv_load_reg_5170_reg[4]\,
      I4 => \outpix_val_V_0_3_fu_390[5]_i_15_n_2\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \outpix_val_V_1_1_fu_394[7]_i_16_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \^int_bckgndid_reg[6]_0\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => ap_enable_reg_pp0_iter15,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      O => \^ap_enable_reg_pp0_iter15_reg_11\
    );
\outpix_val_V_1_1_fu_394[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000707"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_8_1\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_27_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[7]_i_16_n_2\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_8_0\(3),
      I5 => \outpix_val_V_1_1_fu_394[7]_i_28_n_2\,
      O => \outpix_val_V_1_1_fu_394[7]_i_18_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[7]_0\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_1_1_fu_394[7]_i_19_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_8_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[7]_i_10_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_11_n_2\,
      I4 => bluYuv_load_reg_5160(2),
      I5 => \outpix_val_V_1_1_fu_394_reg[7]\,
      O => \bluYuv_load_reg_5160_reg[7]\(2)
    );
\outpix_val_V_1_1_fu_394[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A2AAAA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9_0\(7),
      I2 => \^int_colorformat_reg[1]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(7),
      I4 => \^outpix_val_v_0_3_fu_3901128_out\,
      I5 => \outpix_val_V_1_1_fu_394[7]_i_9_2\,
      O => \outpix_val_V_1_1_fu_394[7]_i_20_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEECFEEFFFFCFCC"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_9_3\(4),
      I1 => \^ap_enable_reg_pp0_iter15_reg_11\,
      I2 => \outpix_val_V_1_1_fu_394[7]_i_31_n_2\,
      I3 => \^int_bckgndid_reg[1]_2\,
      I4 => \outpix_val_V_1_1_fu_394[7]_i_9_4\(4),
      I5 => \^ap_enable_reg_pp0_iter16_reg_0\,
      O => \outpix_val_V_1_1_fu_394[7]_i_21_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I3 => \^int_bckgndid_reg[2]_2\,
      I4 => \outpix_val_V_0_3_fu_390_reg[7]_4\(7),
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_1_1_fu_394[7]_i_23_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_2\,
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      O => \outpix_val_V_1_1_fu_394[7]_i_24_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \^ap_enable_reg_pp0_iter15_reg_12\
    );
\outpix_val_V_1_1_fu_394[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0DFFFF"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^int_bckgndid_reg[0]_5\,
      I2 => \^int_bckgndid_reg[0]_7\,
      I3 => \redYuv_load_reg_5170_reg[4]\,
      I4 => ap_enable_reg_pp0_iter15,
      O => \outpix_val_V_1_1_fu_394[7]_i_27_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035000000050000"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I1 => \^int_bckgndid_reg[0]_5\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \redYuv_load_reg_5170_reg[4]\,
      I4 => ap_enable_reg_pp0_iter15,
      I5 => reg_1306(0),
      O => \outpix_val_V_1_1_fu_394[7]_i_28_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000000E00"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^int_bckgndid_reg[6]_0\,
      I5 => outpix_val_V_0_20_reg_4584_pp0_iter14_reg,
      O => \outpix_val_V_1_1_fu_394[7]_i_29_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_10\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_14_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[7]_i_15_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_16_n_2\,
      O => \^int_bckgndid_reg[1]_8\
    );
\outpix_val_V_1_1_fu_394[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \outpix_val_V_0_3_fu_390_reg[7]\(2),
      O => \outpix_val_V_1_1_fu_394[7]_i_31_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => \select_ln1324_reg_5191[7]_i_6_n_2\,
      I2 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[5]_i_16_n_2\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => ap_enable_reg_pp0_iter16,
      O => \^ap_enable_reg_pp0_iter16_reg_0\
    );
\outpix_val_V_1_1_fu_394[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F0FFF0F0F0F0"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_1\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^hdata_flag_0_fu_4300\,
      I3 => \^internal_full_n_reg\,
      I4 => \^int_colorformat_reg[0]_0\,
      I5 => ap_enable_reg_pp0_iter15,
      O => \^ap_enable_reg_pp0_iter15_reg_5\
    );
\outpix_val_V_1_1_fu_394[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEEF"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_18_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_15_n_2\,
      I2 => \outpix_val_V_1_1_fu_394[7]_i_19_n_2\,
      I3 => blkYuv_load_reg_5155(0),
      I4 => \outpix_val_V_1_1_fu_394_reg[0]\,
      O => \outpix_val_V_1_1_fu_394[7]_i_8_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_20_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_21_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_5\,
      I3 => \outpix_val_V_1_1_fu_394_reg[7]_0\,
      I4 => \^int_bckgndid_reg[1]_8\,
      O => \outpix_val_V_1_1_fu_394[7]_i_9_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_12\,
      I1 => ap_enable_reg_pp0_iter16,
      O => ap_enable_reg_pp0_iter16_reg_3
    );
\outpix_val_V_1_8_reg_5181[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^int_bckgndid_reg[6]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      O => \int_bckgndId_reg[0]_13\
    );
\outpix_val_V_1_8_reg_5181[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774[12]_i_7_n_2\,
      I1 => \mul_ln1301_2_reg_4774[12]_i_8_n_2\,
      I2 => colorFormat(1),
      I3 => colorFormat(6),
      I4 => colorFormat(2),
      I5 => outpix_val_V_0_20_reg_4584_pp0_iter14_reg,
      O => \^int_colorformat_reg[1]_1\
    );
\outpix_val_V_2_18_reg_5186[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[3]_0\,
      I3 => bckgndYUV_full_n,
      I4 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I5 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      O => \int_bckgndId_reg[0]_8\(0)
    );
\outpix_val_V_2_4_fu_398[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => outpix_val_V_2_4_fu_398(0),
      I1 => \^int_bckgndid_reg[1]_1\,
      I2 => \outpix_val_V_2_4_fu_398[0]_i_2_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[0]_i_3_n_2\,
      I4 => \outpix_val_V_2_4_fu_398[4]_i_2_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[4]_i_5_n_2\,
      O => \outpix_val_V_2_4_fu_398_reg[0]\
    );
\outpix_val_V_2_4_fu_398[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF11F0"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[0]_i_4_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I2 => \outpix_val_V_2_4_fu_398_reg[7]\(0),
      I3 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I4 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I5 => \outpix_val_V_2_4_fu_398_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[0]_i_2_n_2\
    );
\outpix_val_V_2_4_fu_398[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_1_1_fu_394[0]_i_13_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I3 => \outpix_val_V_2_4_fu_398_reg[7]_1\(0),
      I4 => \outpix_val_V_2_4_fu_398[6]_i_8_n_2\,
      O => \outpix_val_V_2_4_fu_398[0]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAFB"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[0]_i_6_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[7]_i_9_0\(0),
      I2 => \^int_bckgndid_reg[1]_2\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_2\,
      I4 => \outpix_val_V_2_4_fu_398[0]_i_2_0\,
      I5 => \outpix_val_V_2_4_fu_398[0]_i_2_1\,
      O => \outpix_val_V_2_4_fu_398[0]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFAAAAAAAA"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_3\,
      I1 => \outpix_val_V_2_4_fu_398[0]_i_4_0\(0),
      I2 => or_ln1765_2_reg_915,
      I3 => DPtpgBarSelRgb_VESA_b_load_reg_890(0),
      I4 => \^int_colorformat_reg[1]_0\,
      I5 => \^ap_enable_reg_pp0_iter15_reg_2\,
      O => \outpix_val_V_2_4_fu_398[0]_i_6_n_2\
    );
\outpix_val_V_2_4_fu_398[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_10_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I2 => \outpix_val_V_2_4_fu_398[1]_i_2_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[3]_i_3_n_2\,
      I4 => \outpix_val_V_2_4_fu_398[1]_i_3_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[6]_i_3_n_2\,
      O => \int_bckgndId_reg[0]_1\
    );
\outpix_val_V_2_4_fu_398[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF80808080"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(1),
      I1 => \^hdata_flag_0_fu_4300\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \outpix_val_V_2_4_fu_398_reg[1]\,
      I4 => \outpix_val_V_2_4_fu_398[1]_i_5_n_2\,
      I5 => \^ap_enable_reg_pp0_iter15_reg_3\,
      O => \outpix_val_V_2_4_fu_398[1]_i_2_n_2\
    );
\outpix_val_V_2_4_fu_398[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(1),
      I2 => \outpix_val_V_1_1_fu_394[1]_i_7_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[1]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I1 => \outpix_val_V_2_4_fu_398[4]_i_3_0\(0),
      I2 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(1),
      I3 => \^outpix_val_v_0_3_fu_3901128_out\,
      I4 => \^int_bckgndid_reg[1]_6\,
      O => \outpix_val_V_2_4_fu_398[1]_i_5_n_2\
    );
\outpix_val_V_2_4_fu_398[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE22E2"
    )
        port map (
      I0 => outpix_val_V_2_4_fu_398(1),
      I1 => \^int_bckgndid_reg[1]_1\,
      I2 => \outpix_val_V_2_4_fu_398[2]_i_2_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[2]_i_3_n_2\,
      I4 => \outpix_val_V_2_4_fu_398[4]_i_2_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[4]_i_5_n_2\,
      O => \outpix_val_V_2_4_fu_398_reg[2]\
    );
\outpix_val_V_2_4_fu_398[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAABABA"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[4]_i_8_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I3 => \outpix_val_V_2_4_fu_398[2]_i_4_n_2\,
      I4 => \outpix_val_V_2_4_fu_398_reg[2]_0\,
      I5 => \outpix_val_V_2_4_fu_398[2]_i_6_n_2\,
      O => \outpix_val_V_2_4_fu_398[2]_i_2_n_2\
    );
\outpix_val_V_2_4_fu_398[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABBBABBBAB"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[4]_i_10_n_2\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \outpix_val_V_0_3_fu_390[2]_i_5_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I5 => \outpix_val_V_1_1_fu_394_reg[7]_1\(2),
      O => \outpix_val_V_2_4_fu_398[2]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I1 => \outpix_val_V_2_4_fu_398[4]_i_3_0\(1),
      I2 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(2),
      I3 => \^outpix_val_v_0_3_fu_3901128_out\,
      I4 => \^int_bckgndid_reg[1]_6\,
      O => \outpix_val_V_2_4_fu_398[2]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^hdata_flag_0_fu_4300\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(2),
      O => \outpix_val_V_2_4_fu_398[2]_i_6_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_10_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I2 => \outpix_val_V_2_4_fu_398_reg[3]\,
      I3 => \outpix_val_V_2_4_fu_398[3]_i_3_n_2\,
      I4 => \outpix_val_V_2_4_fu_398[3]_i_4_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[6]_i_3_n_2\,
      O => \int_bckgndId_reg[0]_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[3]_i_11_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[3]_i_12_n_2\,
      I2 => \^q\(0),
      I3 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I4 => \outpix_val_V_1_1_fu_394[5]_i_16_n_2\,
      I5 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      O => \outpix_val_V_2_4_fu_398[3]_i_10_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => bckgndId(3),
      O => \outpix_val_V_2_4_fu_398[3]_i_11_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(2),
      I1 => bckgndId(4),
      I2 => bckgndId(5),
      I3 => bckgndId(6),
      I4 => bckgndId(7),
      O => \outpix_val_V_2_4_fu_398[3]_i_12_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I1 => \outpix_val_V_2_4_fu_398_reg[7]\(2),
      I2 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I3 => \outpix_val_V_2_4_fu_398_reg[3]_0\,
      O => \outpix_val_V_2_4_fu_398[3]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(3),
      I2 => \outpix_val_V_0_3_fu_390[3]_i_7_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[3]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => \^internal_full_n_reg\,
      I3 => \^int_colorformat_reg[0]_3\,
      I4 => \outpix_val_V_2_4_fu_398[3]_i_10_n_2\,
      I5 => \^hdata_flag_0_fu_4300\,
      O => \^ap_enable_reg_pp0_iter15_reg_3\
    );
\outpix_val_V_2_4_fu_398[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EEE2"
    )
        port map (
      I0 => outpix_val_V_2_4_fu_398(2),
      I1 => \^int_bckgndid_reg[1]_1\,
      I2 => \outpix_val_V_2_4_fu_398[4]_i_2_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[4]_i_3_n_2\,
      I4 => \outpix_val_V_2_4_fu_398[4]_i_4_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[4]_i_5_n_2\,
      O => \outpix_val_V_2_4_fu_398_reg[4]\
    );
\outpix_val_V_2_4_fu_398[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7555"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I2 => x_reg_9040,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \outpix_val_V_2_4_fu_398[4]_i_12_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[6]_i_11_n_2\,
      O => \outpix_val_V_2_4_fu_398[4]_i_10_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_23_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I3 => \outpix_val_V_2_4_fu_398_reg[7]_1\(1),
      O => \outpix_val_V_2_4_fu_398[4]_i_12_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001011"
    )
        port map (
      I0 => \^int_bckgndid_reg[7]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => \outpix_val_V_2_4_fu_398_reg[4]_1\,
      O => \outpix_val_V_2_4_fu_398[4]_i_2_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00D0"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398_reg[4]_0\,
      I1 => \outpix_val_V_2_4_fu_398[4]_i_7_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I4 => \outpix_val_V_2_4_fu_398[4]_i_8_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[4]_i_9_n_2\,
      O => \outpix_val_V_2_4_fu_398[4]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBAAAAABBBABBB"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[4]_i_10_n_2\,
      I2 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[7]_1\(4),
      I4 => \outpix_val_V_0_3_fu_390[4]_i_8_n_2\,
      I5 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[4]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => x_reg_9040,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[7]_0\,
      I4 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[4]_i_5_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_10\,
      I1 => \outpix_val_V_2_4_fu_398[4]_i_3_0\(2),
      I2 => \outpix_val_V_1_1_fu_394[7]_i_9_1\(4),
      I3 => \^outpix_val_v_0_3_fu_3901128_out\,
      I4 => \^int_bckgndid_reg[1]_6\,
      O => \outpix_val_V_2_4_fu_398[4]_i_7_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I1 => \outpix_val_V_2_4_fu_398_reg[7]\(1),
      I2 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I3 => \outpix_val_V_2_4_fu_398_reg[3]_0\,
      O => \outpix_val_V_2_4_fu_398[4]_i_8_n_2\
    );
\outpix_val_V_2_4_fu_398[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^hdata_flag_0_fu_4300\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(4),
      O => \outpix_val_V_2_4_fu_398[4]_i_9_n_2\
    );
\outpix_val_V_2_4_fu_398[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_10_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[5]_i_2_n_2\,
      I2 => \outpix_val_V_2_4_fu_398[5]_i_3_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[6]_i_3_n_2\,
      O => \int_bckgndId_reg[0]_3\
    );
\outpix_val_V_2_4_fu_398[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAABAA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[5]_i_4_n_2\,
      I2 => \outpix_val_V_2_4_fu_398[3]_i_3_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[6]_i_5_n_2\,
      I4 => \outpix_val_V_2_4_fu_398_reg[5]\,
      I5 => \outpix_val_V_2_4_fu_398_reg[5]_0\,
      O => \outpix_val_V_2_4_fu_398[5]_i_2_n_2\
    );
\outpix_val_V_2_4_fu_398[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_13_n_2\,
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_1\(5),
      I2 => \outpix_val_V_0_3_fu_390[5]_i_17_n_2\,
      I3 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[5]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^hdata_flag_0_fu_4300\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(5),
      O => \outpix_val_V_2_4_fu_398[5]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_10_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[6]_i_2_n_2\,
      I2 => \^outpix_val_v_1_16_reg_4499_reg[6]\,
      I3 => \outpix_val_V_2_4_fu_398[6]_i_3_n_2\,
      O => \int_bckgndId_reg[0]_4\
    );
\outpix_val_V_2_4_fu_398[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_5\,
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      I3 => reg_1310(0),
      I4 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      I5 => \outpix_val_V_2_4_fu_398_reg[7]_2\(0),
      O => \outpix_val_V_2_4_fu_398[6]_i_11_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABABABAAABAA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[6]_i_4_n_2\,
      I2 => \outpix_val_V_2_4_fu_398[3]_i_3_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[6]_i_5_n_2\,
      I4 => \outpix_val_V_2_4_fu_398_reg[6]\,
      I5 => \outpix_val_V_2_4_fu_398_reg[6]_0\,
      O => \outpix_val_V_2_4_fu_398[6]_i_2_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398_reg[7]_1\(2),
      I1 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I2 => \outpix_val_V_2_4_fu_398[6]_i_8_n_2\,
      O => \outpix_val_V_2_4_fu_398[6]_i_3_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => \^hdata_flag_0_fu_4300\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(6),
      O => \outpix_val_V_2_4_fu_398[6]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAAAFAA"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I1 => \^internal_full_n_reg\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => \^int_bckgndid_reg[0]_5\,
      O => \outpix_val_V_2_4_fu_398[6]_i_5_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008AAA"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[5]_i_12_n_2\,
      I2 => x_reg_9040,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \outpix_val_V_2_4_fu_398[6]_i_11_n_2\,
      I5 => \outpix_val_V_0_3_fu_390[7]_i_23_n_2\,
      O => \outpix_val_V_2_4_fu_398[6]_i_8_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => x_reg_9040,
      I1 => \^int_bckgndid_reg[7]_0\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      O => \^int_bckgndid_reg[1]_4\
    );
\outpix_val_V_2_4_fu_398[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398_reg[4]_1\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_colorformat_reg[0]_0\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      I5 => \^int_bckgndid_reg[7]_0\,
      O => \outpix_val_V_2_4_fu_398[7]_i_10_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \q0[7]_i_3__0_n_2\,
      I1 => \^int_bckgndid_reg[4]_0\,
      I2 => \^q\(0),
      I3 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I4 => \outpix_val_V_1_1_fu_394[5]_i_16_n_2\,
      I5 => \outpix_val_V_0_3_fu_390_reg[5]_1\,
      O => \outpix_val_V_2_4_fu_398[7]_i_11_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000200000000"
    )
        port map (
      I0 => bckgndId(3),
      I1 => \^int_bckgndid_reg[2]_0\(2),
      I2 => \q0[7]_i_4__0_n_2\,
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[2]_0\(1),
      I5 => x_reg_9040,
      O => \outpix_val_V_2_4_fu_398[7]_i_12_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF008BFF8B"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_31_n_2\,
      I1 => \^int_bckgndid_reg[1]_2\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_9_0\(2),
      I3 => \^ap_enable_reg_pp0_iter15_reg_2\,
      I4 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(0),
      I5 => \^int_bckgndid_reg[1]_3\,
      O => \outpix_val_V_2_4_fu_398[7]_i_14_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFEFE"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I1 => \outpix_val_V_2_4_fu_398_reg[3]_0\,
      I2 => \^hdata_flag_0_fu_4300\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_1\(7),
      I4 => \^int_colorformat_reg[0]_0\,
      O => \outpix_val_V_2_4_fu_398[7]_i_16_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^int_bckgndid_reg[6]_0\,
      O => \^int_bckgndid_reg[1]_3\
    );
\outpix_val_V_2_4_fu_398[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I2 => \^int_bckgndid_reg[1]_2\,
      I3 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I4 => \outpix_val_V_2_4_fu_398[7]_i_5_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[7]_i_6_n_2\,
      O => \^int_bckgndid_reg[1]_1\
    );
\outpix_val_V_2_4_fu_398[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55450000"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_8_n_2\,
      I1 => \outpix_val_V_2_4_fu_398[7]_i_7_n_2\,
      I2 => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_8_n_2\,
      I4 => \outpix_val_V_2_4_fu_398[7]_i_9_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[7]_i_10_n_2\,
      O => \int_bckgndId_reg[1]_7\
    );
\outpix_val_V_2_4_fu_398[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[7]_i_23_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[7]_i_22_n_2\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I3 => \outpix_val_V_2_4_fu_398[7]_i_11_n_2\,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_20_n_2\,
      I5 => \outpix_val_V_2_4_fu_398[7]_i_12_n_2\,
      O => \outpix_val_V_2_4_fu_398[7]_i_4_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEAEE"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15_reg_11\,
      I1 => \^ap_enable_reg_pp0_iter16_reg\,
      I2 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      I3 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I4 => bckgndYUV_full_n,
      I5 => \^ap_enable_reg_pp0_iter15_reg_10\,
      O => \outpix_val_V_2_4_fu_398[7]_i_5_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001000F0"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_5\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => ap_enable_reg_pp0_iter15,
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \^internal_full_n_reg\,
      O => \outpix_val_V_2_4_fu_398[7]_i_6_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[7]_i_10_n_2\,
      I1 => \^ap_enable_reg_pp0_iter15_reg_7\,
      I2 => \outpix_val_V_2_4_fu_398_reg[7]_1\(3),
      I3 => \outpix_val_V_2_4_fu_398_reg[7]_3\,
      I4 => \outpix_val_V_2_4_fu_398_reg[7]_2\(1),
      I5 => \^int_bckgndid_reg[0]_6\,
      O => \outpix_val_V_2_4_fu_398[7]_i_7_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003000C000005050"
    )
        port map (
      I0 => \^int_bckgndid_reg[4]_0\,
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => x_reg_9040,
      I3 => \^int_bckgndid_reg[7]_0\,
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[2]_0\(1),
      O => \outpix_val_V_2_4_fu_398[7]_i_8_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DFF00"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[7]_i_14_n_2\,
      I1 => \outpix_val_V_2_4_fu_398_reg[7]_0\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \outpix_val_V_2_4_fu_398_reg[7]\(3),
      I4 => \^ap_enable_reg_pp0_iter15_reg_1\,
      I5 => \outpix_val_V_2_4_fu_398[7]_i_16_n_2\,
      O => \outpix_val_V_2_4_fu_398[7]_i_9_n_2\
    );
\outpix_val_V_2_4_load_reg_5212[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B0B0"
    )
        port map (
      I0 => \^int_bckgndid_reg[1]_12\,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => outpix_val_V_2_4_fu_398(3),
      I3 => \outpix_val_V_2_4_fu_398[7]_i_9_0\(1),
      I4 => \^ap_enable_reg_pp0_iter16_reg\,
      I5 => \outpix_val_V_2_4_load_reg_5212[6]_i_2_n_2\,
      O => ap_enable_reg_pp0_iter16_reg_1(0)
    );
\outpix_val_V_2_4_load_reg_5212[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \outpix_val_V_2_4_load_reg_5212[6]_i_3_n_2\,
      I1 => ap_enable_reg_pp0_iter16,
      I2 => \outpix_val_V_0_3_fu_390_reg[7]\(1),
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \^int_bckgndid_reg[2]_0\(2),
      I5 => \^int_bckgndid_reg[0]_11\,
      O => \outpix_val_V_2_4_load_reg_5212[6]_i_2_n_2\
    );
\outpix_val_V_2_4_load_reg_5212[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => bckgndId(4),
      I1 => bckgndId(5),
      I2 => bckgndId(6),
      I3 => bckgndId(7),
      I4 => bckgndId(3),
      O => \outpix_val_V_2_4_load_reg_5212[6]_i_3_n_2\
    );
\outpix_val_V_2_4_load_reg_5212[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16,
      I1 => \^int_bckgndid_reg[3]_0\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      O => \^ap_enable_reg_pp0_iter16_reg\
    );
\outpix_val_V_2_4_load_reg_5212[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter16,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[4]_0\,
      O => ap_enable_reg_pp0_iter16_reg_2
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_10\,
      I1 => p_reg_reg,
      O => tpgSinTableArray_load_reg_48170
    );
\phi_mul_reg_916[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(3),
      I1 => phi_mul_reg_916_reg(3),
      O => \phi_mul_reg_916[0]_i_4_n_2\
    );
\phi_mul_reg_916[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(2),
      I1 => phi_mul_reg_916_reg(2),
      O => \phi_mul_reg_916[0]_i_5_n_2\
    );
\phi_mul_reg_916[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(1),
      I1 => phi_mul_reg_916_reg(1),
      O => \phi_mul_reg_916[0]_i_6_n_2\
    );
\phi_mul_reg_916[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(0),
      I1 => phi_mul_reg_916_reg(0),
      O => \phi_mul_reg_916[0]_i_7_n_2\
    );
\phi_mul_reg_916[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(14),
      I1 => phi_mul_reg_916_reg(14),
      O => \phi_mul_reg_916[12]_i_3_n_2\
    );
\phi_mul_reg_916[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(13),
      I1 => phi_mul_reg_916_reg(13),
      O => \phi_mul_reg_916[12]_i_4_n_2\
    );
\phi_mul_reg_916[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(12),
      I1 => phi_mul_reg_916_reg(12),
      O => \phi_mul_reg_916[12]_i_5_n_2\
    );
\phi_mul_reg_916[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(7),
      I1 => phi_mul_reg_916_reg(7),
      O => \phi_mul_reg_916[4]_i_2_n_2\
    );
\phi_mul_reg_916[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(6),
      I1 => phi_mul_reg_916_reg(6),
      O => \phi_mul_reg_916[4]_i_3_n_2\
    );
\phi_mul_reg_916[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(5),
      I1 => phi_mul_reg_916_reg(5),
      O => \phi_mul_reg_916[4]_i_4_n_2\
    );
\phi_mul_reg_916[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(4),
      I1 => phi_mul_reg_916_reg(4),
      O => \phi_mul_reg_916[4]_i_5_n_2\
    );
\phi_mul_reg_916[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(11),
      I1 => phi_mul_reg_916_reg(11),
      O => \phi_mul_reg_916[8]_i_2_n_2\
    );
\phi_mul_reg_916[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(10),
      I1 => phi_mul_reg_916_reg(10),
      O => \phi_mul_reg_916[8]_i_3_n_2\
    );
\phi_mul_reg_916[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(9),
      I1 => phi_mul_reg_916_reg(9),
      O => \phi_mul_reg_916[8]_i_4_n_2\
    );
\phi_mul_reg_916[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ZplateHorContStart(8),
      I1 => phi_mul_reg_916_reg(8),
      O => \phi_mul_reg_916[8]_i_5_n_2\
    );
\phi_mul_reg_916_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \phi_mul_reg_916_reg[0]_i_3_n_2\,
      CO(2) => \phi_mul_reg_916_reg[0]_i_3_n_3\,
      CO(1) => \phi_mul_reg_916_reg[0]_i_3_n_4\,
      CO(0) => \phi_mul_reg_916_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ZplateHorContStart(3 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \phi_mul_reg_916[0]_i_4_n_2\,
      S(2) => \phi_mul_reg_916[0]_i_5_n_2\,
      S(1) => \phi_mul_reg_916[0]_i_6_n_2\,
      S(0) => \phi_mul_reg_916[0]_i_7_n_2\
    );
\phi_mul_reg_916_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_mul_reg_916_reg[8]_i_1_n_2\,
      CO(3) => \NLW_phi_mul_reg_916_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \phi_mul_reg_916_reg[12]_i_1_n_3\,
      CO(1) => \phi_mul_reg_916_reg[12]_i_1_n_4\,
      CO(0) => \phi_mul_reg_916_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ZplateHorContStart(14 downto 12),
      O(3 downto 0) => \int_ZplateHorContStart_reg[14]_0\(3 downto 0),
      S(3) => \phi_mul_reg_916_reg[15]\(0),
      S(2) => \phi_mul_reg_916[12]_i_3_n_2\,
      S(1) => \phi_mul_reg_916[12]_i_4_n_2\,
      S(0) => \phi_mul_reg_916[12]_i_5_n_2\
    );
\phi_mul_reg_916_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_mul_reg_916_reg[0]_i_3_n_2\,
      CO(3) => \phi_mul_reg_916_reg[4]_i_1_n_2\,
      CO(2) => \phi_mul_reg_916_reg[4]_i_1_n_3\,
      CO(1) => \phi_mul_reg_916_reg[4]_i_1_n_4\,
      CO(0) => \phi_mul_reg_916_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ZplateHorContStart(7 downto 4),
      O(3 downto 0) => \int_ZplateHorContStart_reg[7]_0\(3 downto 0),
      S(3) => \phi_mul_reg_916[4]_i_2_n_2\,
      S(2) => \phi_mul_reg_916[4]_i_3_n_2\,
      S(1) => \phi_mul_reg_916[4]_i_4_n_2\,
      S(0) => \phi_mul_reg_916[4]_i_5_n_2\
    );
\phi_mul_reg_916_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \phi_mul_reg_916_reg[4]_i_1_n_2\,
      CO(3) => \phi_mul_reg_916_reg[8]_i_1_n_2\,
      CO(2) => \phi_mul_reg_916_reg[8]_i_1_n_3\,
      CO(1) => \phi_mul_reg_916_reg[8]_i_1_n_4\,
      CO(0) => \phi_mul_reg_916_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ZplateHorContStart(11 downto 8),
      O(3 downto 0) => \int_ZplateHorContStart_reg[11]_0\(3 downto 0),
      S(3) => \phi_mul_reg_916[8]_i_2_n_2\,
      S(2) => \phi_mul_reg_916[8]_i_3_n_2\,
      S(1) => \phi_mul_reg_916[8]_i_4_n_2\,
      S(0) => \phi_mul_reg_916[8]_i_5_n_2\
    );
\q0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800000800"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => blkYuv_ce0,
      I2 => \q0[7]_i_3__0_n_2\,
      I3 => bckgndId(3),
      I4 => \q0[7]_i_4__0_n_2\,
      I5 => \^int_bckgndid_reg[0]_7\,
      O => tpgBarSelRgb_b_ce0
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^int_colorformat_reg[2]_0\,
      I2 => outpix_val_V_0_20_reg_4584_pp0_iter12_reg,
      O => select_ln1150_fu_3084_p3(0)
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400000400"
    )
        port map (
      I0 => \^int_colorformat_reg[0]_0\,
      I1 => blkYuv_ce0,
      I2 => \q0[7]_i_3__0_n_2\,
      I3 => bckgndId(3),
      I4 => \q0[7]_i_4__0_n_2\,
      I5 => \^int_bckgndid_reg[0]_7\,
      O => \int_bckgndId_reg[3]_4\(0)
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => outpix_val_V_0_20_reg_4584_pp0_iter12_reg,
      I1 => \^int_colorformat_reg[2]_0\,
      I2 => \^q\(0),
      O => select_ln1150_fu_3084_p3(1)
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      O => \q0[7]_i_3__0_n_2\
    );
\q0[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => colorFormat(2),
      I1 => colorFormat(6),
      I2 => colorFormat(1),
      I3 => \mul_ln1301_2_reg_4774[12]_i_8_n_2\,
      I4 => colorFormat(7),
      I5 => colorFormat(5),
      O => \^int_colorformat_reg[2]_0\
    );
\q0[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bckgndId(7),
      I1 => bckgndId(6),
      I2 => bckgndId(5),
      I3 => bckgndId(4),
      O => \q0[7]_i_4__0_n_2\
    );
q0_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[3]_0\,
      O => \int_bckgndId_reg[0]_12\
    );
\rSerie_V[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter15,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(1),
      I3 => \^int_bckgndid_reg[2]_0\(0),
      I4 => \^int_bckgndid_reg[6]_0\,
      O => \^ap_enable_reg_pp0_iter15_reg_10\
    );
\rSerie_V[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => bckgndId(6),
      I1 => bckgndId(7),
      I2 => bckgndId(5),
      I3 => bckgndId(3),
      I4 => bckgndId(4),
      I5 => \^int_bckgndid_reg[2]_0\(2),
      O => \^int_bckgndid_reg[6]_0\
    );
\rampStart[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(3),
      I1 => \rampStart_reg[7]_0\(3),
      O => \rampStart[3]_i_2_n_2\
    );
\rampStart[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(2),
      I1 => \rampStart_reg[7]_0\(2),
      O => \rampStart[3]_i_3_n_2\
    );
\rampStart[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(1),
      I1 => \rampStart_reg[7]_0\(1),
      O => \rampStart[3]_i_4_n_2\
    );
\rampStart[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      I1 => \rampStart_reg[7]_0\(0),
      O => \rampStart[3]_i_5_n_2\
    );
\rampStart[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(6),
      I1 => \rampStart_reg[7]_0\(6),
      O => \rampStart[7]_i_4_n_2\
    );
\rampStart[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(5),
      I1 => \rampStart_reg[7]_0\(5),
      O => \rampStart[7]_i_5_n_2\
    );
\rampStart[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(4),
      I1 => \rampStart_reg[7]_0\(4),
      O => \rampStart[7]_i_6_n_2\
    );
\rampStart_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rampStart_reg[3]_i_1_n_2\,
      CO(2) => \rampStart_reg[3]_i_1_n_3\,
      CO(1) => \rampStart_reg[3]_i_1_n_4\,
      CO(0) => \rampStart_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^int_motionspeed_reg[7]_0\(3 downto 0),
      O(3 downto 0) => \int_motionSpeed_reg[6]_0\(3 downto 0),
      S(3) => \rampStart[3]_i_2_n_2\,
      S(2) => \rampStart[3]_i_3_n_2\,
      S(1) => \rampStart[3]_i_4_n_2\,
      S(0) => \rampStart[3]_i_5_n_2\
    );
\rampStart_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rampStart_reg[3]_i_1_n_2\,
      CO(3) => \NLW_rampStart_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \rampStart_reg[7]_i_2_n_3\,
      CO(1) => \rampStart_reg[7]_i_2_n_4\,
      CO(0) => \rampStart_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^int_motionspeed_reg[7]_0\(6 downto 4),
      O(3 downto 0) => \int_motionSpeed_reg[6]_0\(7 downto 4),
      S(3) => \rampStart_reg[7]\(0),
      S(2) => \rampStart[7]_i_4_n_2\,
      S(1) => \rampStart[7]_i_5_n_2\,
      S(0) => \rampStart[7]_i_6_n_2\
    );
\rampVal[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      O => \^int_bckgndid_reg[0]_11\
    );
\rampVal_2_flag_0_fu_410[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^outpix_val_v_0_3_fu_3901128_out\,
      I1 => rampVal_2_flag_0_fu_410,
      O => \rampVal_2_flag_0_fu_410_reg[0]\
    );
\rampVal_2_flag_0_fu_410[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^int_bckgndid_reg[6]_0\,
      O => \^outpix_val_v_0_3_fu_3901128_out\
    );
\rampVal_2_new_0_fu_406[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_127_in\,
      I1 => ap_enable_reg_pp0_iter14,
      O => ap_enable_reg_pp0_iter14_reg_1(0)
    );
\rampVal_3_flag_0_fu_494[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\,
      I1 => rampVal_3_flag_0_fu_494,
      O => \rampVal_3_flag_0_fu_494_reg[0]\
    );
\rampVal_3_flag_0_fu_494[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(0),
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \redYuv_load_reg_5170_reg[4]\,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^int_bckgndid_reg[2]_2\,
      O => \tpgBackground_U0/outpix_val_V_0_3_fu_3901170_out\
    );
\rampVal_3_new_0_fu_490[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_169_in\,
      I1 => ap_enable_reg_pp0_iter14,
      O => ap_enable_reg_pp0_iter14_reg_0(0)
    );
\rampVal_loc_0_fu_482[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => bckgndId(3),
      I1 => bckgndId(4),
      I2 => bckgndId(5),
      I3 => bckgndId(6),
      I4 => bckgndId(7),
      O => \^int_bckgndid_reg[3]_1\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_2\,
      I1 => \rdata[0]_i_3_n_2\,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_2\
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(0),
      I1 => \^int_crosshairy_reg[11]_0\(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(0),
      O => \rdata[0]_i_10_n_2\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(0),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_bckgndid_reg[2]_0\(0),
      O => \rdata[0]_i_12_n_2\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(0),
      I1 => ZplateVerContDelta(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(0),
      O => \rdata[0]_i_13_n_2\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001010101"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata_reg[0]_i_4_n_2\,
      I4 => \rdata[1]_i_6_n_2\,
      I5 => \rdata[0]_i_5_n_2\,
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300020200000000"
    )
        port map (
      I0 => int_gie_reg_n_2,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => \int_isr_reg_n_2_[0]\,
      I4 => \rdata[0]_i_6_n_2\,
      I5 => \rdata[1]_i_4_n_2\,
      O => \rdata[0]_i_3_n_2\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAFBFFABFFFB"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => \rdata[0]_i_9_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[0]_i_10_n_2\,
      I5 => \rdata_reg[0]_i_11_n_2\,
      O => \rdata[0]_i_5_n_2\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata[0]_i_6_n_2\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(0),
      I1 => \^int_field_id_reg[0]_0\(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(0),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[0]_i_7_n_2\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(0),
      I1 => dpDynamicRange(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(0),
      O => \rdata[0]_i_8_n_2\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crossHairX(0),
      I1 => \^q\(0),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \int_ier_reg_n_2_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^tpgbackground_u0_ap_start\,
      O => \rdata[0]_i_9_n_2\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"540454040000FFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => \rdata[10]_i_2_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[10]_i_3_n_2\,
      I4 => \rdata[10]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[10]_i_1_n_2\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(10),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(10),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[10]_i_2_n_2\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(10),
      I1 => field_id(10),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(10),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[10]_i_3_n_2\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAAAFA"
    )
        port map (
      I0 => \rdata[10]_i_5_n_2\,
      I1 => \^int_boxsize_reg[15]_0\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ZplateVerContDelta(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[10]_i_6_n_2\,
      O => \rdata[10]_i_4_n_2\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F7F777F7F"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_zplatehorcontdelta_reg[15]_0\(10),
      I5 => ZplateVerContStart(10),
      O => \rdata[10]_i_5_n_2\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[10]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => crossHairX(10),
      O => \rdata[10]_i_6_n_2\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(10),
      I1 => \^int_crosshairy_reg[11]_0\(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(10),
      O => \rdata[10]_i_7_n_2\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505C5050505C5"
    )
        port map (
      I0 => \rdata[11]_i_2_n_2\,
      I1 => \rdata[11]_i_3_n_2\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[11]_i_4_n_2\,
      O => \rdata[11]_i_1_n_2\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAAAFA"
    )
        port map (
      I0 => \rdata[11]_i_5_n_2\,
      I1 => \^int_boxsize_reg[15]_0\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ZplateVerContDelta(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \rdata[11]_i_6_n_2\,
      O => \rdata[11]_i_2_n_2\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(11),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(11),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[11]_i_3_n_2\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(11),
      I1 => field_id(11),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(11),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[11]_i_4_n_2\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F7F777F7F"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_zplatehorcontdelta_reg[15]_0\(11),
      I5 => ZplateVerContStart(11),
      O => \rdata[11]_i_5_n_2\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[11]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => crossHairX(11),
      O => \rdata[11]_i_6_n_2\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(11),
      I1 => \^int_crosshairy_reg[11]_0\(8),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(11),
      O => \rdata[11]_i_7_n_2\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505C5050505C5"
    )
        port map (
      I0 => \rdata[12]_i_2_n_2\,
      I1 => \rdata[12]_i_3_n_2\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[12]_i_4_n_2\,
      O => \rdata[12]_i_1_n_2\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBAF"
    )
        port map (
      I0 => \rdata[12]_i_5_n_2\,
      I1 => ZplateVerContStart(12),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(12),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[12]_i_6_n_2\,
      O => \rdata[12]_i_2_n_2\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(12),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[12]_i_3_n_2\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(12),
      I1 => field_id(12),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(12),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[12]_i_4_n_2\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7777F7FF7777"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ZplateVerContDelta(12),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_boxsize_reg[15]_0\(12),
      O => \rdata[12]_i_5_n_2\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[12]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_crosshairx_reg[15]_0\(0),
      O => \rdata[12]_i_6_n_2\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(12),
      I1 => crossHairY(12),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(12),
      O => \rdata[12]_i_7_n_2\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"540454040000FFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => \rdata[13]_i_2_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[13]_i_3_n_2\,
      I4 => \rdata[13]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_1_n_2\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(13),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[13]_i_2_n_2\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(13),
      I1 => field_id(13),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(13),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[13]_i_3_n_2\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBAF"
    )
        port map (
      I0 => \rdata[13]_i_5_n_2\,
      I1 => ZplateVerContStart(13),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(13),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[13]_i_6_n_2\,
      O => \rdata[13]_i_4_n_2\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7777F7FF7777"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ZplateVerContDelta(13),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_boxsize_reg[15]_0\(13),
      O => \rdata[13]_i_5_n_2\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[13]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_crosshairx_reg[15]_0\(1),
      O => \rdata[13]_i_6_n_2\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(13),
      I1 => crossHairY(13),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(13),
      O => \rdata[13]_i_7_n_2\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505C5050505C5"
    )
        port map (
      I0 => \rdata[14]_i_2_n_2\,
      I1 => \rdata[14]_i_3_n_2\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[14]_i_4_n_2\,
      O => \rdata[14]_i_1_n_2\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBAF"
    )
        port map (
      I0 => \rdata[14]_i_5_n_2\,
      I1 => ZplateVerContStart(14),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(14),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[14]_i_6_n_2\,
      O => \rdata[14]_i_2_n_2\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(14),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[14]_i_3_n_2\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(14),
      I1 => field_id(14),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(14),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[14]_i_4_n_2\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7777F7FF7777"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ZplateVerContDelta(14),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_boxsize_reg[15]_0\(14),
      O => \rdata[14]_i_5_n_2\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[14]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_crosshairx_reg[15]_0\(2),
      O => \rdata[14]_i_6_n_2\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(14),
      I1 => crossHairY(14),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(14),
      O => \rdata[14]_i_7_n_2\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_1_n_2\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^int_zplatehorcontdelta_reg[15]_0\(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => ZplateVerContStart(15),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[15]_i_10_n_2\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0FFF008F8F"
    )
        port map (
      I0 => \rdata[15]_i_4_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \rdata[15]_i_5_n_2\,
      I3 => \rdata[15]_i_6_n_2\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_3_n_2\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_zplatehorcontstart_reg[15]_0\(0),
      I1 => crossHairY(15),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => height(15),
      O => \rdata[15]_i_4_n_2\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CF55FF55FF55FF"
    )
        port map (
      I0 => \rdata[15]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_crosshairx_reg[15]_0\(3),
      O => \rdata[15]_i_5_n_2\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => boxColorR(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(15),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[15]_i_8_n_2\,
      I5 => \rdata[15]_i_9_n_2\,
      O => \rdata[15]_i_6_n_2\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => ZplateVerContDelta(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^int_boxsize_reg[15]_0\(15),
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[15]_i_10_n_2\,
      O => \rdata[15]_i_7_n_2\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      O => \rdata[15]_i_8_n_2\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(15),
      I1 => field_id(15),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(15),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[15]_i_9_n_2\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFFFFFBA000000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_2\,
      I1 => \rdata[1]_i_3_n_2\,
      I2 => \rdata[1]_i_4_n_2\,
      I3 => s_axi_CTRL_ARVALID,
      I4 => \^fsm_onehot_rstate_reg[1]_0\,
      I5 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_2\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(1),
      I1 => field_id(1),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(1),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[1]_i_11_n_2\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(1),
      I1 => dpDynamicRange(1),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(1),
      O => \rdata[1]_i_12_n_2\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(1),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(1),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_bckgndid_reg[2]_0\(1),
      O => \rdata[1]_i_13_n_2\
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(1),
      I1 => ZplateVerContDelta(1),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(1),
      O => \rdata[1]_i_14_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => \rdata[1]_i_5_n_2\,
      I4 => \rdata[1]_i_6_n_2\,
      I5 => \rdata_reg[1]_i_7_n_2\,
      O => \rdata[1]_i_2_n_2\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF31FFFFFFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => p_1_in,
      O => \rdata[1]_i_3_n_2\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(7),
      O => \rdata[1]_i_4_n_2\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554550400540004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => \rdata[1]_i_8_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[1]_i_9_n_2\,
      I5 => \rdata_reg[1]_i_10_n_2\,
      O => \rdata[1]_i_5_n_2\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(5),
      O => \rdata[1]_i_6_n_2\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => crossHairX(1),
      I1 => colorFormat(1),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => data0(1),
      O => \rdata[1]_i_8_n_2\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(1),
      I1 => \^int_crosshairy_reg[11]_0\(1),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(1),
      O => \rdata[1]_i_9_n_2\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54045404FFFF0000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => \rdata[2]_i_2_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[2]_i_3_n_2\,
      I4 => \rdata_reg[2]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[2]_i_1_n_2\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(2),
      I1 => ZplateVerContDelta(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(2),
      O => \rdata[2]_i_10_n_2\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(2),
      I1 => dpDynamicRange(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(2),
      O => \rdata[2]_i_2_n_2\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(2),
      I1 => field_id(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_3_n_2\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => crossHairX(2),
      I1 => colorFormat(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => data0(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_7_n_2\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(2),
      I1 => \^int_crosshairy_reg[11]_0\(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(2),
      O => \rdata[2]_i_8_n_2\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(2),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(2),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_bckgndid_reg[2]_0\(2),
      O => \rdata[2]_i_9_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"540454040000FFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => \rdata[3]_i_2_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[3]_i_3_n_2\,
      I4 => \rdata[3]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[3]_i_1_n_2\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(3),
      I1 => dpDynamicRange(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(3),
      O => \rdata[3]_i_2_n_2\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(3),
      I1 => field_id(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(3),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_3_n_2\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550F3300550F33FF"
    )
        port map (
      I0 => \rdata[3]_i_5_n_2\,
      I1 => \rdata[3]_i_6_n_2\,
      I2 => \rdata[3]_i_7_n_2\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[3]_i_8_n_2\,
      O => \rdata[3]_i_4_n_2\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(3),
      I1 => ZplateVerContDelta(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(3),
      O => \rdata[3]_i_5_n_2\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(3),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(3),
      O => \rdata[3]_i_6_n_2\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(3),
      I1 => crossHairY(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(3),
      O => \rdata[3]_i_7_n_2\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => crossHairX(3),
      I1 => colorFormat(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => data0(3),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_8_n_2\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAF0CC"
    )
        port map (
      I0 => \rdata_reg[4]_i_2_n_2\,
      I1 => \rdata[4]_i_3_n_2\,
      I2 => \rdata_reg[4]_i_4_n_2\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[4]_i_1_n_2\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[4]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => colorFormat(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => crossHairX(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[4]_i_3_n_2\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(4),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(4),
      O => \rdata[4]_i_5_n_2\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(4),
      I1 => ZplateVerContDelta(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(4),
      O => \rdata[4]_i_6_n_2\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(4),
      I1 => crossHairY(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(4),
      O => \rdata[4]_i_7_n_2\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(4),
      I1 => field_id(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[4]_i_8_n_2\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(4),
      I1 => dpDynamicRange(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(4),
      O => \rdata[4]_i_9_n_2\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505C5050505C5"
    )
        port map (
      I0 => \rdata[5]_i_2_n_2\,
      I1 => \rdata[5]_i_3_n_2\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[5]_i_4_n_2\,
      O => \rdata[5]_i_1_n_2\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550F33FF"
    )
        port map (
      I0 => \rdata[5]_i_5_n_2\,
      I1 => \rdata[5]_i_6_n_2\,
      I2 => \rdata[5]_i_7_n_2\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[5]_i_8_n_2\,
      O => \rdata[5]_i_2_n_2\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(5),
      I1 => dpDynamicRange(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(5),
      O => \rdata[5]_i_3_n_2\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(5),
      I1 => field_id(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(5),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[5]_i_4_n_2\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(5),
      I1 => ZplateVerContDelta(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(5),
      O => \rdata[5]_i_5_n_2\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(5),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(5),
      O => \rdata[5]_i_6_n_2\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(5),
      I1 => crossHairY(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(5),
      O => \rdata[5]_i_7_n_2\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C080008"
    )
        port map (
      I0 => colorFormat(5),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => crossHairX(5),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[5]_i_8_n_2\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"540454040000FFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => \rdata[6]_i_2_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[6]_i_3_n_2\,
      I4 => \rdata[6]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[6]_i_1_n_2\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(6),
      I1 => dpDynamicRange(6),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => boxColorR(6),
      O => \rdata[6]_i_2_n_2\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(6),
      I1 => field_id(6),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(6),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[6]_i_3_n_2\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550F33FF"
    )
        port map (
      I0 => \rdata[6]_i_5_n_2\,
      I1 => \rdata[6]_i_6_n_2\,
      I2 => \rdata[6]_i_7_n_2\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[6]_i_8_n_2\,
      O => \rdata[6]_i_4_n_2\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(6),
      I1 => ZplateVerContDelta(6),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(6),
      O => \rdata[6]_i_5_n_2\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(6),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(6),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(6),
      O => \rdata[6]_i_6_n_2\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(6),
      I1 => \^int_crosshairy_reg[11]_0\(3),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(6),
      O => \rdata[6]_i_7_n_2\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C080008"
    )
        port map (
      I0 => colorFormat(6),
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => crossHairX(6),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[6]_i_8_n_2\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FCF00C00FAF00A0"
    )
        port map (
      I0 => \rdata[7]_i_2_n_2\,
      I1 => \rdata[7]_i_3_n_2\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata_reg[7]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[7]_i_1_n_2\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^int_boxsize_reg[15]_0\(7),
      I1 => ZplateVerContDelta(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_motionspeed_reg[7]_0\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => maskId(7),
      O => \rdata[7]_i_10_n_2\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => dpYUVCoef(7),
      I1 => dpDynamicRange(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorG(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_boxcolorr_reg[7]_0\(0),
      O => \rdata[7]_i_2_n_2\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(7),
      I1 => field_id(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_3_n_2\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => crossHairX(7),
      I1 => colorFormat(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => data0(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_7_n_2\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(7),
      I1 => \^int_crosshairy_reg[11]_0\(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(7),
      O => \rdata[7]_i_8_n_2\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateVerContStart(7),
      I1 => \^int_zplatehorcontdelta_reg[15]_0\(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => ovrlayId(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => bckgndId(7),
      O => \rdata[7]_i_9_n_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"540454040000FFFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => \rdata[8]_i_2_n_2\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \rdata[8]_i_3_n_2\,
      I4 => \rdata[8]_i_4_n_2\,
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[8]_i_1_n_2\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(8),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(8),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[8]_i_2_n_2\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(8),
      I1 => field_id(8),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(8),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[8]_i_3_n_2\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBAF"
    )
        port map (
      I0 => \rdata[8]_i_5_n_2\,
      I1 => ZplateVerContStart(8),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(8),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[8]_i_6_n_2\,
      O => \rdata[8]_i_4_n_2\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7777F7FF7777"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ZplateVerContDelta(8),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_boxsize_reg[15]_0\(8),
      O => \rdata[8]_i_5_n_2\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[8]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => crossHairX(8),
      O => \rdata[8]_i_6_n_2\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(8),
      I1 => \^int_crosshairy_reg[11]_0\(5),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(8),
      O => \rdata[8]_i_7_n_2\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505C5050505C5"
    )
        port map (
      I0 => \rdata[9]_i_2_n_2\,
      I1 => \rdata[9]_i_3_n_2\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[9]_i_4_n_2\,
      O => \rdata[9]_i_1_n_2\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABBAF"
    )
        port map (
      I0 => \rdata[9]_i_5_n_2\,
      I1 => ZplateVerContStart(9),
      I2 => \^int_zplatehorcontdelta_reg[15]_0\(9),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \rdata[9]_i_6_n_2\,
      O => \rdata[9]_i_2_n_2\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => boxColorR(9),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => boxColorG(9),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[9]_i_3_n_2\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^int_bck_motion_en_reg[15]_0\(9),
      I1 => field_id(9),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => boxColorB(9),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[9]_i_4_n_2\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F7777F7FF7777"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ZplateVerContDelta(9),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => \^int_boxsize_reg[15]_0\(9),
      O => \rdata[9]_i_5_n_2\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8008800880088"
    )
        port map (
      I0 => \rdata[9]_i_7_n_2\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => crossHairX(9),
      O => \rdata[9]_i_6_n_2\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ZplateHorContStart(9),
      I1 => \^int_crosshairy_reg[11]_0\(6),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \^int_width_reg[15]_0\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_height_reg[14]_0\(9),
      O => \rdata[9]_i_7_n_2\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_12_n_2\,
      I1 => \rdata[0]_i_13_n_2\,
      O => \rdata_reg[0]_i_11_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_7_n_2\,
      I1 => \rdata[0]_i_8_n_2\,
      O => \rdata_reg[0]_i_4_n_2\,
      S => \rdata[15]_i_8_n_2\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_2\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_13_n_2\,
      I1 => \rdata[1]_i_14_n_2\,
      O => \rdata_reg[1]_i_10_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_11_n_2\,
      I1 => \rdata[1]_i_12_n_2\,
      O => \rdata_reg[1]_i_7_n_2\,
      S => \rdata[15]_i_8_n_2\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_5_n_2\,
      I1 => \rdata_reg[2]_i_6_n_2\,
      O => \rdata_reg[2]_i_4_n_2\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_7_n_2\,
      I1 => \rdata[2]_i_8_n_2\,
      O => \rdata_reg[2]_i_5_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_9_n_2\,
      I1 => \rdata[2]_i_10_n_2\,
      O => \rdata_reg[2]_i_6_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_5_n_2\,
      I1 => \rdata[4]_i_6_n_2\,
      O => \rdata_reg[4]_i_2_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_8_n_2\,
      I1 => \rdata[4]_i_9_n_2\,
      O => \rdata_reg[4]_i_4_n_2\,
      S => \rdata[15]_i_8_n_2\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_5_n_2\,
      I1 => \rdata_reg[7]_i_6_n_2\,
      O => \rdata_reg[7]_i_4_n_2\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_7_n_2\,
      I1 => \rdata[7]_i_8_n_2\,
      O => \rdata_reg[7]_i_5_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_9_n_2\,
      I1 => \rdata[7]_i_10_n_2\,
      O => \rdata_reg[7]_i_6_n_2\,
      S => s_axi_CTRL_ARADDR(4)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[15]_i_1_n_2\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_2\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => \rdata[15]_i_1_n_2\
    );
\redYuv_load_reg_5170[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \^int_bckgndid_reg[7]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(1),
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_colorformat_reg[0]_0\,
      I4 => \redYuv_load_reg_5170_reg[4]\,
      I5 => redYuv_load_reg_5170(1),
      O => \int_bckgndId_reg[1]_0\
    );
\reg_1294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \reg_1298_reg[0]\,
      I1 => \q0[7]_i_4__0_n_2\,
      I2 => bckgndId(3),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => ap_enable_reg_pp0_iter14,
      O => \int_bckgndId_reg[3]_3\(0)
    );
\reg_1302[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \redYuv_load_reg_5170_reg[4]\,
      I1 => \^int_colorformat_reg[0]_0\,
      I2 => \q0[7]_i_4__0_n_2\,
      I3 => bckgndId(3),
      I4 => \q0[7]_i_3__0_n_2\,
      I5 => ap_enable_reg_pp0_iter14,
      O => \int_bckgndId_reg[3]_2\
    );
reg_3350_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_motionspeed_reg[7]_0\(0),
      O => \int_motionSpeed_reg[0]_0\(0)
    );
\select_ln1324_reg_5191[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEF"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => \select_ln1324_reg_5191[7]_i_6_n_2\,
      I2 => \select_ln1324_reg_5191[7]_i_7_n_2\,
      I3 => colorFormat(1),
      I4 => colorFormat(6),
      I5 => colorFormat(2),
      O => \int_colorFormat_reg[1]_2\
    );
\select_ln1324_reg_5191[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_bckgndid_reg[2]_0\(1),
      I1 => \^int_bckgndid_reg[2]_0\(0),
      O => \select_ln1324_reg_5191[7]_i_6_n_2\
    );
\select_ln1324_reg_5191[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => colorFormat(5),
      I1 => colorFormat(7),
      I2 => colorFormat(4),
      I3 => colorFormat(3),
      O => \select_ln1324_reg_5191[7]_i_7_n_2\
    );
\select_ln1423_reg_5125[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^int_bckgndid_reg[4]_0\,
      I1 => \^int_bckgndid_reg[2]_0\(0),
      I2 => \^int_bckgndid_reg[2]_0\(1),
      O => \^int_bckgndid_reg[0]_5\
    );
\select_ln1581_reg_5093[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \^int_colorformat_reg[0]_0\,
      O => \int_bckgndId_reg[0]_9\(0)
    );
\select_ln1765_12_reg_927[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I1 => \^int_dpyuvcoef_reg[0]_0\,
      I2 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I3 => \select_ln1765_12_reg_927_reg[7]\(0),
      O => \q0_reg[7]\(0)
    );
\select_ln1765_12_reg_927[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5D0CFF0C"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_0\,
      I1 => \select_ln1765_12_reg_927_reg[7]\(1),
      I2 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I3 => \select_ln1765_12_reg_927_reg[7]\(0),
      I4 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I5 => select_ln1765_12_fu_676_p3(0),
      O => \q0_reg[7]\(1)
    );
\select_ln1765_12_reg_927[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5D0CFF0C"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_0\,
      I1 => \select_ln1765_12_reg_927_reg[7]\(3),
      I2 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I3 => \select_ln1765_12_reg_927_reg[5]\(2),
      I4 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I5 => select_ln1765_12_fu_676_p3(0),
      O => \q0_reg[7]\(2)
    );
\select_ln1765_12_reg_927[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_0\,
      I1 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I2 => \select_ln1765_12_reg_927_reg[7]\(3),
      I3 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I4 => select_ln1765_12_fu_676_p3(0),
      O => \q0_reg[7]\(3)
    );
\select_ln1765_12_reg_927[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_0\,
      I1 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I2 => \select_ln1765_12_reg_927_reg[7]\(4),
      I3 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I4 => select_ln1765_12_fu_676_p3(0),
      O => \q0_reg[7]\(4)
    );
\select_ln1765_3_reg_910[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FB7040"
    )
        port map (
      I0 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I1 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\,
      I2 => \select_ln1765_3_reg_910_reg[1]\(0),
      I3 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I4 => \select_ln1765_3_reg_910_reg[1]_0\,
      O => \q0_reg[1]\(0)
    );
\select_ln1765_3_reg_910[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^int_colorformat_reg[6]_0\,
      I1 => \^int_dpyuvcoef_reg[0]_1\,
      I2 => and_ln1765_reg_769_pp0_iter3_reg,
      O => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\
    );
\select_ln1765_3_reg_910[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^int_colorformat_reg[6]_0\,
      I1 => and_ln1765_reg_769_pp0_iter3_reg,
      O => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\
    );
\select_ln1765_3_reg_910[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^int_colorformat_reg[6]_0\,
      I1 => \^int_dpyuvcoef_reg[0]_1\,
      I2 => and_ln1765_reg_769_pp0_iter3_reg,
      O => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\
    );
\select_ln1765_3_reg_910[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_1\,
      I1 => and_ln1765_reg_769_pp0_iter3_reg,
      I2 => \^int_colorformat_reg[6]_0\,
      O => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]\
    );
\select_ln1765_8_reg_922[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F4F4F4"
    )
        port map (
      I0 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I1 => \select_ln1765_12_reg_927_reg[5]\(1),
      I2 => \select_ln1765_12_reg_927_reg[7]\(0),
      I3 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I4 => \^int_dpyuvcoef_reg[0]_0\,
      O => D(0)
    );
\select_ln1765_8_reg_922[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \select_ln1765_8_reg_922[3]_i_2_n_2\,
      I1 => \select_ln1765_12_reg_927_reg[5]\(0),
      I2 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I3 => select_ln1765_8_fu_660_p3(0),
      O => D(1)
    );
\select_ln1765_8_reg_922[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I1 => \select_ln1765_12_reg_927_reg[7]\(1),
      I2 => \^int_dpyuvcoef_reg[0]_0\,
      I3 => \select_ln1765_12_reg_927_reg[7]\(0),
      O => \select_ln1765_8_reg_922[3]_i_2_n_2\
    );
\select_ln1765_8_reg_922[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAFBBBFBBB"
    )
        port map (
      I0 => \select_ln1765_8_reg_922[4]_i_2_n_2\,
      I1 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]\,
      I2 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\,
      I3 => \select_ln1765_8_reg_922_reg[5]\(0),
      I4 => \select_ln1765_8_reg_922_reg[4]\,
      I5 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      O => D(2)
    );
\select_ln1765_8_reg_922[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I1 => \select_ln1765_12_reg_927_reg[7]\(2),
      I2 => \^int_dpyuvcoef_reg[0]_0\,
      I3 => \select_ln1765_8_reg_922_reg[4]_0\,
      O => \select_ln1765_8_reg_922[4]_i_2_n_2\
    );
\select_ln1765_8_reg_922[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \select_ln1765_8_reg_922[5]_i_2_n_2\,
      I1 => \select_ln1765_8_reg_922_reg[5]\(1),
      I2 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I3 => select_ln1765_8_fu_660_p3(0),
      O => D(3)
    );
\select_ln1765_8_reg_922[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I1 => \select_ln1765_12_reg_927_reg[7]\(3),
      I2 => \^int_dpyuvcoef_reg[0]_0\,
      I3 => \select_ln1765_12_reg_927_reg[5]\(2),
      O => \select_ln1765_8_reg_922[5]_i_2_n_2\
    );
\select_ln1765_8_reg_922[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_0\,
      I1 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\,
      I2 => \select_ln1765_12_reg_927_reg[7]\(3),
      I3 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\,
      I4 => select_ln1765_8_fu_660_p3(0),
      O => D(4)
    );
\select_ln1765_8_reg_922[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_dpyuvcoef_reg[0]_1\,
      I1 => \^and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\,
      O => \^int_dpyuvcoef_reg[0]_0\
    );
\select_ln1913_2_reg_1079[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \boxVCoord[15]_i_11_n_2\,
      I1 => ovrlayId(1),
      I2 => ovrlayId(0),
      O => \^int_ovrlayid_reg[1]_0\
    );
\vHatch[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(9),
      I1 => \^int_height_reg[8]_0\(3),
      I2 => \^int_height_reg[8]_0\(0),
      I3 => \^int_height_reg[8]_0\(1),
      I4 => \^int_height_reg[8]_0\(2),
      I5 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(8),
      O => \vHatch[0]_i_11_n_2\
    );
\vHatch[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7BBDDEE7"
    )
        port map (
      I0 => \vHatch_reg[0]_i_4_0\(2),
      I1 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(11),
      I2 => \vHatch[0]_i_11_n_2\,
      I3 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(10),
      I4 => \vHatch_reg[0]_i_4_0\(3),
      O => \vHatch[0]_i_12_n_2\
    );
\vHatch[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_height_reg[8]_0\(3),
      I1 => \^int_height_reg[8]_0\(0),
      I2 => \^int_height_reg[8]_0\(1),
      I3 => \^int_height_reg[8]_0\(2),
      O => \vHatch[0]_i_13_n_2\
    );
\vHatch[0]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(3),
      O => \vHatch[0]_i_17_n_2\
    );
\vHatch[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(2),
      O => \vHatch[0]_i_18_n_2\
    );
\vHatch[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(1),
      O => \vHatch[0]_i_19_n_2\
    );
\vHatch[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA855555556"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(13),
      I1 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(11),
      I2 => \vHatch[0]_i_11_n_2\,
      I3 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(10),
      I4 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(12),
      I5 => \vHatch_reg[0]_i_4_0\(5),
      O => \vHatch[0]_i_5_n_2\
    );
\vHatch[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA95556"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(12),
      I1 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(10),
      I2 => \vHatch[0]_i_11_n_2\,
      I3 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(11),
      I4 => \vHatch_reg[0]_i_4_0\(4),
      I5 => \vHatch[0]_i_12_n_2\,
      O => \vHatch[0]_i_6_n_2\
    );
\vHatch[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090960"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(9),
      I1 => \vHatch_reg[0]_i_4_0\(1),
      I2 => \vHatch_reg[0]_i_4_0\(0),
      I3 => \vHatch[0]_i_13_n_2\,
      I4 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(8),
      I5 => \vHatch_reg[0]_i_4_1\,
      O => \vHatch[0]_i_7_n_2\
    );
\vHatch_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \vHatch_reg[0]_i_14_n_2\,
      CO(3) => \vHatch_reg[0]_i_10_n_2\,
      CO(2) => \vHatch_reg[0]_i_10_n_3\,
      CO(1) => \vHatch_reg[0]_i_10_n_4\,
      CO(0) => \vHatch_reg[0]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(12 downto 9),
      S(3 downto 0) => \^int_height_reg[14]_0\(12 downto 9)
    );
\vHatch_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \vHatch_reg[0]_i_16_n_2\,
      CO(3) => \vHatch_reg[0]_i_14_n_2\,
      CO(2) => \vHatch_reg[0]_i_14_n_3\,
      CO(1) => \vHatch_reg[0]_i_14_n_4\,
      CO(0) => \vHatch_reg[0]_i_14_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(8),
      O(2 downto 0) => \^int_height_reg[8]_0\(3 downto 1),
      S(3 downto 0) => \^int_height_reg[14]_0\(8 downto 5)
    );
\vHatch_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vHatch_reg[0]_i_16_n_2\,
      CO(2) => \vHatch_reg[0]_i_16_n_3\,
      CO(1) => \vHatch_reg[0]_i_16_n_4\,
      CO(0) => \vHatch_reg[0]_i_16_n_5\,
      CYINIT => \^int_height_reg[14]_0\(0),
      DI(3) => '0',
      DI(2 downto 0) => \^int_height_reg[14]_0\(3 downto 1),
      O(3) => \^int_height_reg[8]_0\(0),
      O(2 downto 0) => \NLW_vHatch_reg[0]_i_16_O_UNCONNECTED\(2 downto 0),
      S(3) => \^int_height_reg[14]_0\(4),
      S(2) => \vHatch[0]_i_17_n_2\,
      S(1) => \vHatch[0]_i_18_n_2\,
      S(0) => \vHatch[0]_i_19_n_2\
    );
\vHatch_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \vHatch_reg[0]_i_4_n_3\,
      CO(1) => \vHatch_reg[0]_i_4_n_4\,
      CO(0) => \vHatch_reg[0]_i_4_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vHatch_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \vHatch[0]_i_5_n_2\,
      S(2) => \vHatch[0]_i_6_n_2\,
      S(1) => \vHatch[0]_i_7_n_2\,
      S(0) => \yCount_V_2_reg[9]\(0)
    );
\vHatch_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \vHatch_reg[0]_i_10_n_2\,
      CO(3 downto 0) => \NLW_vHatch_reg[0]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_vHatch_reg[0]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(13),
      S(3 downto 1) => B"000",
      S(0) => \^int_height_reg[14]_0\(13)
    );
\vMax_fu_357_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(7),
      I1 => \^int_boxsize_reg[15]_0\(7),
      O => \int_height_reg[7]_0\(3)
    );
\vMax_fu_357_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(6),
      I1 => \^int_boxsize_reg[15]_0\(6),
      O => \int_height_reg[7]_0\(2)
    );
\vMax_fu_357_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(5),
      I1 => \^int_boxsize_reg[15]_0\(5),
      O => \int_height_reg[7]_0\(1)
    );
\vMax_fu_357_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(4),
      I1 => \^int_boxsize_reg[15]_0\(4),
      O => \int_height_reg[7]_0\(0)
    );
\vMax_fu_357_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(11),
      I1 => \^int_boxsize_reg[15]_0\(11),
      O => \int_height_reg[11]_0\(3)
    );
\vMax_fu_357_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(10),
      I1 => \^int_boxsize_reg[15]_0\(10),
      O => \int_height_reg[11]_0\(2)
    );
\vMax_fu_357_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(9),
      I1 => \^int_boxsize_reg[15]_0\(9),
      O => \int_height_reg[11]_0\(1)
    );
\vMax_fu_357_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(8),
      I1 => \^int_boxsize_reg[15]_0\(8),
      O => \int_height_reg[11]_0\(0)
    );
\vMax_fu_357_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => height(15),
      I1 => \^int_boxsize_reg[15]_0\(15),
      O => \int_height_reg[15]_3\(3)
    );
\vMax_fu_357_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(14),
      I1 => \^int_boxsize_reg[15]_0\(14),
      O => \int_height_reg[15]_3\(2)
    );
\vMax_fu_357_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(13),
      I1 => \^int_boxsize_reg[15]_0\(13),
      O => \int_height_reg[15]_3\(1)
    );
\vMax_fu_357_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(12),
      I1 => \^int_boxsize_reg[15]_0\(12),
      O => \int_height_reg[15]_3\(0)
    );
vMax_fu_357_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(3),
      I1 => \^int_boxsize_reg[15]_0\(3),
      O => \int_height_reg[3]_0\(3)
    );
vMax_fu_357_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(2),
      I1 => \^int_boxsize_reg[15]_0\(2),
      O => \int_height_reg[3]_0\(2)
    );
vMax_fu_357_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(1),
      I1 => \^int_boxsize_reg[15]_0\(1),
      O => \int_height_reg[3]_0\(1)
    );
vMax_fu_357_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(0),
      I1 => \^int_boxsize_reg[15]_0\(0),
      O => \int_height_reg[3]_0\(0)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_2_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_2_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_2_[7]\,
      R => '0'
    );
\xBar_V[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      O => \xBar_V[3]_i_8_n_2\
    );
\xBar_V[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(1),
      O => \xBar_V[3]_i_9_n_2\
    );
\xBar_V_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \xBar_V_reg[10]_i_9_n_2\,
      CO(3 downto 0) => \NLW_xBar_V_reg[10]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xBar_V_reg[10]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => barWidth_cast_fu_1490_p1(10),
      S(3 downto 1) => B"000",
      S(0) => \^int_width_reg[15]_0\(13)
    );
\xBar_V_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \xBar_V_reg[7]_i_6_n_2\,
      CO(3) => \xBar_V_reg[10]_i_9_n_2\,
      CO(2) => \xBar_V_reg[10]_i_9_n_3\,
      CO(1) => \xBar_V_reg[10]_i_9_n_4\,
      CO(0) => \xBar_V_reg[10]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => barWidth_cast_fu_1490_p1(9 downto 6),
      S(3 downto 0) => \^int_width_reg[15]_0\(12 downto 9)
    );
\xBar_V_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xBar_V_reg[3]_i_7_n_2\,
      CO(2) => \xBar_V_reg[3]_i_7_n_3\,
      CO(1) => \xBar_V_reg[3]_i_7_n_4\,
      CO(0) => \xBar_V_reg[3]_i_7_n_5\,
      CYINIT => \^int_width_reg[15]_0\(0),
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^int_width_reg[15]_0\(2 downto 1),
      O(3 downto 2) => barWidth_cast_fu_1490_p1(1 downto 0),
      O(1 downto 0) => \NLW_xBar_V_reg[3]_i_7_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => \^int_width_reg[15]_0\(4 downto 3),
      S(1) => \xBar_V[3]_i_8_n_2\,
      S(0) => \xBar_V[3]_i_9_n_2\
    );
\xBar_V_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \xBar_V_reg[3]_i_7_n_2\,
      CO(3) => \xBar_V_reg[7]_i_6_n_2\,
      CO(2) => \xBar_V_reg[7]_i_6_n_3\,
      CO(1) => \xBar_V_reg[7]_i_6_n_4\,
      CO(0) => \xBar_V_reg[7]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => barWidth_cast_fu_1490_p1(5 downto 2),
      S(3 downto 0) => \^int_width_reg[15]_0\(8 downto 5)
    );
\xCount_V_2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^ap_ce_reg_reg\,
      I1 => \xCount_V_2_reg[3]_1\(0),
      I2 => \xCount_V_2_reg[9]\(1),
      O => \xCount_V_2_reg[3]_0\(1)
    );
\xCount_V_2[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^ap_ce_reg_reg_0\,
      I1 => \xCount_V_2_reg[3]_1\(0),
      I2 => \xCount_V_2_reg[9]\(0),
      O => \xCount_V_2_reg[3]_0\(0)
    );
\xCount_V_2[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(3),
      I1 => \^int_width_reg[12]_0\(0),
      I2 => \^int_width_reg[12]_0\(1),
      I3 => \^int_width_reg[12]_0\(2),
      I4 => ap_ce_reg,
      I5 => \xCount_V_2[9]_i_15\(1),
      O => \^ap_ce_reg_reg\
    );
\xCount_V_2[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(2),
      I1 => \^int_width_reg[12]_0\(1),
      I2 => \^int_width_reg[12]_0\(0),
      I3 => ap_ce_reg,
      I4 => \xCount_V_2[9]_i_15\(0),
      O => \^ap_ce_reg_reg_0\
    );
\xCount_V_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^ap_ce_reg_reg_2\,
      I1 => \xCount_V_2_reg[3]_1\(0),
      I2 => \xCount_V_2_reg[9]\(2),
      O => \xCount_V_2_reg[7]\(0)
    );
\xCount_V_2[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \^int_width_reg[12]_0\(4),
      I1 => \^int_width_reg[12]_1\,
      I2 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(7),
      I3 => ap_ce_reg,
      I4 => \xCount_V_2[9]_i_15\(2),
      O => \^ap_ce_reg_reg_2\
    );
\xCount_V_2[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(5),
      I1 => \^int_width_reg[12]_0\(3),
      I2 => \^int_width_reg[12]_0\(0),
      I3 => \^int_width_reg[12]_0\(1),
      I4 => \^int_width_reg[12]_0\(2),
      I5 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(4),
      O => \int_width_reg[12]_2\
    );
\xCount_V_2[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(4),
      I1 => \^int_width_reg[12]_0\(2),
      I2 => \^int_width_reg[12]_0\(1),
      I3 => \^int_width_reg[12]_0\(0),
      I4 => \^int_width_reg[12]_0\(3),
      O => \int_width_reg[8]_0\
    );
\xCount_V_2[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(8),
      I1 => \^int_width_reg[12]_0\(4),
      I2 => \^int_width_reg[12]_1\,
      I3 => \tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(7),
      I4 => ap_ce_reg,
      I5 => \xCount_V_2[9]_i_15\(3),
      O => \^ap_ce_reg_reg_1\
    );
\xCount_V_2[9]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ap_ce_reg_reg\,
      I1 => \xCount_V_2_reg[9]\(1),
      I2 => \^ap_ce_reg_reg_0\,
      I3 => \xCount_V_2_reg[9]\(0),
      O => \xCount_V_2_reg[3]\(0)
    );
\xCount_V_2[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^ap_ce_reg_reg_1\,
      I1 => \xCount_V_2_reg[3]_1\(0),
      I2 => \xCount_V_2_reg[9]\(3),
      O => \xCount_V_2_reg[8]\(0)
    );
\xCount_V_3[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(3),
      O => \xCount_V_3[3]_i_10_n_2\
    );
\xCount_V_3[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(2),
      O => \xCount_V_3[3]_i_11_n_2\
    );
\xCount_V_3[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_width_reg[15]_0\(1),
      O => \xCount_V_3[3]_i_12_n_2\
    );
\xCount_V_3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => \redYuv_load_reg_5170_reg[4]\,
      I2 => \^int_bckgndid_reg[2]_0\(0),
      I3 => \^int_bckgndid_reg[2]_0\(1),
      I4 => \xCount_V_3_reg[9]\,
      O => SR(0)
    );
\xCount_V_3[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFFFFFFF"
    )
        port map (
      I0 => \^int_bckgndid_reg[3]_0\,
      I1 => bckgndYUV_full_n,
      I2 => \outpix_val_V_2_18_reg_5186_reg[7]_0\,
      I3 => \outpix_val_V_2_18_reg_5186_reg[7]\,
      I4 => \^int_bckgndid_reg[2]_0\(0),
      I5 => \^int_bckgndid_reg[2]_0\(1),
      O => \^internal_full_n_reg\
    );
\xCount_V_3_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_3_reg[3]_i_8_n_2\,
      CO(3) => \xCount_V_3_reg[3]_i_7_n_2\,
      CO(2) => \xCount_V_3_reg[3]_i_7_n_3\,
      CO(1) => \xCount_V_3_reg[3]_i_7_n_4\,
      CO(0) => \xCount_V_3_reg[3]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_cast_fu_1420_p4(4 downto 1),
      S(3 downto 0) => \^int_width_reg[15]_0\(8 downto 5)
    );
\xCount_V_3_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xCount_V_3_reg[3]_i_8_n_2\,
      CO(2) => \xCount_V_3_reg[3]_i_8_n_3\,
      CO(1) => \xCount_V_3_reg[3]_i_8_n_4\,
      CO(0) => \xCount_V_3_reg[3]_i_8_n_5\,
      CYINIT => \^int_width_reg[15]_0\(0),
      DI(3) => '0',
      DI(2 downto 0) => \^int_width_reg[15]_0\(3 downto 1),
      O(3) => p_cast_fu_1420_p4(0),
      O(2 downto 0) => \NLW_xCount_V_3_reg[3]_i_8_O_UNCONNECTED\(2 downto 0),
      S(3) => \^int_width_reg[15]_0\(4),
      S(2) => \xCount_V_3[3]_i_10_n_2\,
      S(1) => \xCount_V_3[3]_i_11_n_2\,
      S(0) => \xCount_V_3[3]_i_12_n_2\
    );
\xCount_V_3_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_3_reg[3]_i_7_n_2\,
      CO(3) => \xCount_V_3_reg[9]_i_10_n_2\,
      CO(2) => \xCount_V_3_reg[9]_i_10_n_3\,
      CO(1) => \xCount_V_3_reg[9]_i_10_n_4\,
      CO(0) => \xCount_V_3_reg[9]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_cast_fu_1420_p4(8 downto 5),
      S(3 downto 0) => \^int_width_reg[15]_0\(12 downto 9)
    );
\xCount_V_3_reg[9]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_3_reg[9]_i_10_n_2\,
      CO(3 downto 0) => \NLW_xCount_V_3_reg[9]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_xCount_V_3_reg[9]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => p_cast_fu_1420_p4(9),
      S(3 downto 1) => B"000",
      S(0) => \^int_width_reg[15]_0\(13)
    );
\yCount_V_3[9]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(3),
      O => \yCount_V_3[9]_i_27_n_2\
    );
\yCount_V_3[9]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(2),
      O => \yCount_V_3[9]_i_28_n_2\
    );
\yCount_V_3[9]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[14]_0\(1),
      O => \yCount_V_3[9]_i_29_n_2\
    );
\yCount_V_3_reg[9]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \yCount_V_3_reg[9]_i_24_n_2\,
      CO(3) => \yCount_V_3_reg[9]_i_20_n_2\,
      CO(2) => \yCount_V_3_reg[9]_i_20_n_3\,
      CO(1) => \yCount_V_3_reg[9]_i_20_n_4\,
      CO(0) => \yCount_V_3_reg[9]_i_20_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add5_i_fu_1436_p2(8 downto 5),
      S(3 downto 0) => \^int_height_reg[14]_0\(12 downto 9)
    );
\yCount_V_3_reg[9]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \yCount_V_3_reg[9]_i_20_n_2\,
      CO(3 downto 0) => \NLW_yCount_V_3_reg[9]_i_22_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_yCount_V_3_reg[9]_i_22_O_UNCONNECTED\(3 downto 1),
      O(0) => add5_i_fu_1436_p2(9),
      S(3 downto 1) => B"000",
      S(0) => \^int_height_reg[14]_0\(13)
    );
\yCount_V_3_reg[9]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \yCount_V_3_reg[9]_i_26_n_2\,
      CO(3) => \yCount_V_3_reg[9]_i_24_n_2\,
      CO(2) => \yCount_V_3_reg[9]_i_24_n_3\,
      CO(1) => \yCount_V_3_reg[9]_i_24_n_4\,
      CO(0) => \yCount_V_3_reg[9]_i_24_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add5_i_fu_1436_p2(4 downto 1),
      S(3 downto 0) => \^int_height_reg[14]_0\(8 downto 5)
    );
\yCount_V_3_reg[9]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \yCount_V_3_reg[9]_i_26_n_2\,
      CO(2) => \yCount_V_3_reg[9]_i_26_n_3\,
      CO(1) => \yCount_V_3_reg[9]_i_26_n_4\,
      CO(0) => \yCount_V_3_reg[9]_i_26_n_5\,
      CYINIT => \^int_height_reg[14]_0\(0),
      DI(3) => '0',
      DI(2 downto 0) => \^int_height_reg[14]_0\(3 downto 1),
      O(3) => add5_i_fu_1436_p2(0),
      O(2 downto 0) => \NLW_yCount_V_3_reg[9]_i_26_O_UNCONNECTED\(2 downto 0),
      S(3) => \^int_height_reg[14]_0\(4),
      S(2) => \yCount_V_3[9]_i_27_n_2\,
      S(1) => \yCount_V_3[9]_i_28_n_2\,
      S(0) => \yCount_V_3[9]_i_29_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]_10\,
      I1 => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]\,
      O => \icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]\(0)
    );
\zonePlateVDelta[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(11),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[11]_i_2_n_2\
    );
\zonePlateVDelta[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(10),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[11]_i_3_n_2\
    );
\zonePlateVDelta[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(9),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[11]_i_4_n_2\
    );
\zonePlateVDelta[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(8),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[11]_i_5_n_2\
    );
\zonePlateVDelta[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(11),
      I1 => ZplateVerContStart(11),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(11),
      O => \zonePlateVDelta[11]_i_6_n_2\
    );
\zonePlateVDelta[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(10),
      I1 => ZplateVerContStart(10),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(10),
      O => \zonePlateVDelta[11]_i_7_n_2\
    );
\zonePlateVDelta[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(9),
      I1 => ZplateVerContStart(9),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(9),
      O => \zonePlateVDelta[11]_i_8_n_2\
    );
\zonePlateVDelta[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(8),
      I1 => ZplateVerContStart(8),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(8),
      O => \zonePlateVDelta[11]_i_9_n_2\
    );
\zonePlateVDelta[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(13),
      I1 => ZplateVerContStart(13),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(13),
      O => \zonePlateVDelta[15]_i_10_n_2\
    );
\zonePlateVDelta[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(12),
      I1 => ZplateVerContStart(12),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(12),
      O => \zonePlateVDelta[15]_i_11_n_2\
    );
\zonePlateVDelta[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(14),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[15]_i_5_n_2\
    );
\zonePlateVDelta[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(13),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[15]_i_6_n_2\
    );
\zonePlateVDelta[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(12),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[15]_i_7_n_2\
    );
\zonePlateVDelta[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(15),
      I1 => ZplateVerContStart(15),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(15),
      O => \zonePlateVDelta[15]_i_8_n_2\
    );
\zonePlateVDelta[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(14),
      I1 => ZplateVerContStart(14),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(14),
      O => \zonePlateVDelta[15]_i_9_n_2\
    );
\zonePlateVDelta[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(3),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[3]_i_2_n_2\
    );
\zonePlateVDelta[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(2),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[3]_i_3_n_2\
    );
\zonePlateVDelta[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(1),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[3]_i_4_n_2\
    );
\zonePlateVDelta[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(0),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[3]_i_5_n_2\
    );
\zonePlateVDelta[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(3),
      I1 => ZplateVerContStart(3),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(3),
      O => \zonePlateVDelta[3]_i_6_n_2\
    );
\zonePlateVDelta[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(2),
      I1 => ZplateVerContStart(2),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(2),
      O => \zonePlateVDelta[3]_i_7_n_2\
    );
\zonePlateVDelta[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(1),
      I1 => ZplateVerContStart(1),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(1),
      O => \zonePlateVDelta[3]_i_8_n_2\
    );
\zonePlateVDelta[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(0),
      I1 => ZplateVerContStart(0),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(0),
      O => \zonePlateVDelta[3]_i_9_n_2\
    );
\zonePlateVDelta[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(7),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[7]_i_2_n_2\
    );
\zonePlateVDelta[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(6),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[7]_i_3_n_2\
    );
\zonePlateVDelta[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(5),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[7]_i_4_n_2\
    );
\zonePlateVDelta[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ZplateVerContDelta(4),
      I1 => \zonePlateVDelta_reg[3]\,
      O => \zonePlateVDelta[7]_i_5_n_2\
    );
\zonePlateVDelta[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(7),
      I1 => ZplateVerContStart(7),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(7),
      O => \zonePlateVDelta[7]_i_6_n_2\
    );
\zonePlateVDelta[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(6),
      I1 => ZplateVerContStart(6),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(6),
      O => \zonePlateVDelta[7]_i_7_n_2\
    );
\zonePlateVDelta[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(5),
      I1 => ZplateVerContStart(5),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(5),
      O => \zonePlateVDelta[7]_i_8_n_2\
    );
\zonePlateVDelta[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => ZplateVerContDelta(4),
      I1 => ZplateVerContStart(4),
      I2 => \zonePlateVDelta_reg[3]\,
      I3 => \zonePlateVDelta_reg[15]\(4),
      O => \zonePlateVDelta[7]_i_9_n_2\
    );
\zonePlateVDelta_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVDelta_reg[7]_i_1_n_2\,
      CO(3) => \zonePlateVDelta_reg[11]_i_1_n_2\,
      CO(2) => \zonePlateVDelta_reg[11]_i_1_n_3\,
      CO(1) => \zonePlateVDelta_reg[11]_i_1_n_4\,
      CO(0) => \zonePlateVDelta_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVDelta[11]_i_2_n_2\,
      DI(2) => \zonePlateVDelta[11]_i_3_n_2\,
      DI(1) => \zonePlateVDelta[11]_i_4_n_2\,
      DI(0) => \zonePlateVDelta[11]_i_5_n_2\,
      O(3 downto 0) => \int_ZplateVerContDelta_reg[14]_0\(11 downto 8),
      S(3) => \zonePlateVDelta[11]_i_6_n_2\,
      S(2) => \zonePlateVDelta[11]_i_7_n_2\,
      S(1) => \zonePlateVDelta[11]_i_8_n_2\,
      S(0) => \zonePlateVDelta[11]_i_9_n_2\
    );
\zonePlateVDelta_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVDelta_reg[11]_i_1_n_2\,
      CO(3) => \NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \zonePlateVDelta_reg[15]_i_2_n_3\,
      CO(1) => \zonePlateVDelta_reg[15]_i_2_n_4\,
      CO(0) => \zonePlateVDelta_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zonePlateVDelta[15]_i_5_n_2\,
      DI(1) => \zonePlateVDelta[15]_i_6_n_2\,
      DI(0) => \zonePlateVDelta[15]_i_7_n_2\,
      O(3 downto 0) => \int_ZplateVerContDelta_reg[14]_0\(15 downto 12),
      S(3) => \zonePlateVDelta[15]_i_8_n_2\,
      S(2) => \zonePlateVDelta[15]_i_9_n_2\,
      S(1) => \zonePlateVDelta[15]_i_10_n_2\,
      S(0) => \zonePlateVDelta[15]_i_11_n_2\
    );
\zonePlateVDelta_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zonePlateVDelta_reg[3]_i_1_n_2\,
      CO(2) => \zonePlateVDelta_reg[3]_i_1_n_3\,
      CO(1) => \zonePlateVDelta_reg[3]_i_1_n_4\,
      CO(0) => \zonePlateVDelta_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVDelta[3]_i_2_n_2\,
      DI(2) => \zonePlateVDelta[3]_i_3_n_2\,
      DI(1) => \zonePlateVDelta[3]_i_4_n_2\,
      DI(0) => \zonePlateVDelta[3]_i_5_n_2\,
      O(3 downto 0) => \int_ZplateVerContDelta_reg[14]_0\(3 downto 0),
      S(3) => \zonePlateVDelta[3]_i_6_n_2\,
      S(2) => \zonePlateVDelta[3]_i_7_n_2\,
      S(1) => \zonePlateVDelta[3]_i_8_n_2\,
      S(0) => \zonePlateVDelta[3]_i_9_n_2\
    );
\zonePlateVDelta_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVDelta_reg[3]_i_1_n_2\,
      CO(3) => \zonePlateVDelta_reg[7]_i_1_n_2\,
      CO(2) => \zonePlateVDelta_reg[7]_i_1_n_3\,
      CO(1) => \zonePlateVDelta_reg[7]_i_1_n_4\,
      CO(0) => \zonePlateVDelta_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVDelta[7]_i_2_n_2\,
      DI(2) => \zonePlateVDelta[7]_i_3_n_2\,
      DI(1) => \zonePlateVDelta[7]_i_4_n_2\,
      DI(0) => \zonePlateVDelta[7]_i_5_n_2\,
      O(3 downto 0) => \int_ZplateVerContDelta_reg[14]_0\(7 downto 4),
      S(3) => \zonePlateVDelta[7]_i_6_n_2\,
      S(2) => \zonePlateVDelta[7]_i_7_n_2\,
      S(1) => \zonePlateVDelta[7]_i_8_n_2\,
      S(0) => \zonePlateVDelta[7]_i_9_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg : entity is "design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg is
  signal ovrlayYUV_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair232";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6\ : label is "soft_lutpair243";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(8),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(0),
      O => D(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(18),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(10),
      O => D(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(19),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(11),
      O => D(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(20),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(12),
      O => D(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(21),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(13),
      O => D(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(22),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(14),
      O => D(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(23),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(15),
      O => D(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(0),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(16),
      O => D(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(1),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(17),
      O => D(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(2),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(18),
      O => D(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(3),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(19),
      O => D(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(9),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(1),
      O => D(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(4),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(20),
      O => D(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(5),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(21),
      O => D(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(6),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(22),
      O => D(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(7),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(23),
      O => D(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(10),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(2),
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(11),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(3),
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(12),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(4),
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(13),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(5),
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(14),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(6),
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(15),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(7),
      O => D(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(16),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(8),
      O => D(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ovrlayYUV_dout(17),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => ovrlayYUV_dout(9),
      O => D(9)
    );
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => ovrlayYUV_dout(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => ovrlayYUV_dout(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => ovrlayYUV_dout(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => ovrlayYUV_dout(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => ovrlayYUV_dout(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => ovrlayYUV_dout(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => ovrlayYUV_dout(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => ovrlayYUV_dout(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => ovrlayYUV_dout(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => ovrlayYUV_dout(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => ovrlayYUV_dout(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => ovrlayYUV_dout(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => ovrlayYUV_dout(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => ovrlayYUV_dout(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => ovrlayYUV_dout(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => ovrlayYUV_dout(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => ovrlayYUV_dout(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => ovrlayYUV_dout(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => ovrlayYUV_dout(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => ovrlayYUV_dout(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => ovrlayYUV_dout(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => ovrlayYUV_dout(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => ovrlayYUV_dout(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => ovrlayYUV_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_6 is
  port (
    \outpix_val_V_1_1_load_reg_5207_reg[7]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_6 : entity is "design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_6;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_6 is
  signal \^out\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5\ : label is "soft_lutpair228";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(23 downto 0) <= \^out\(23 downto 0);
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => shiftReg_addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => shiftReg_addr(3),
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(15),
      I1 => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\,
      O => \outpix_val_V_1_1_load_reg_5207_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 is
  port (
    sel : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phi_mul_reg_916_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 : entity is "design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 is
  signal \p_reg_reg_i_17__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_21__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_22__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_23__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_24__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_25__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_27__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_28__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_30__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_31__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_32__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_33__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_34__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_35__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_36__0_n_2\ : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_reg_reg_i_17__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_17__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_18__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_19__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_20__0\ : label is 35;
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_0(15),
      A(28) => p_reg_reg_0(15),
      A(27) => p_reg_reg_0(15),
      A(26) => p_reg_reg_0(15),
      A(25) => p_reg_reg_0(15),
      A(24) => p_reg_reg_0(15),
      A(23) => p_reg_reg_0(15),
      A(22) => p_reg_reg_0(15),
      A(21) => p_reg_reg_0(15),
      A(20) => p_reg_reg_0(15),
      A(19) => p_reg_reg_0(15),
      A(18) => p_reg_reg_0(15),
      A(17) => p_reg_reg_0(15),
      A(16) => p_reg_reg_0(15),
      A(15 downto 0) => p_reg_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 16) => B"00000000000000000000000000000000",
      C(15) => \p_reg_reg_i_17__0_n_6\,
      C(14) => \p_reg_reg_i_17__0_n_7\,
      C(13) => \p_reg_reg_i_17__0_n_8\,
      C(12) => \p_reg_reg_i_17__0_n_9\,
      C(11) => \p_reg_reg_i_18__0_n_6\,
      C(10) => \p_reg_reg_i_18__0_n_7\,
      C(9) => \p_reg_reg_i_18__0_n_8\,
      C(8) => \p_reg_reg_i_18__0_n_9\,
      C(7) => \p_reg_reg_i_19__0_n_6\,
      C(6) => \p_reg_reg_i_19__0_n_7\,
      C(5) => \p_reg_reg_i_19__0_n_8\,
      C(4) => \p_reg_reg_i_19__0_n_9\,
      C(3) => \p_reg_reg_i_20__0_n_6\,
      C(2) => \p_reg_reg_i_20__0_n_7\,
      C(1) => \p_reg_reg_i_20__0_n_8\,
      C(0) => \p_reg_reg_i_20__0_n_9\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_3999_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 5) => sel(10 downto 0),
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_18__0_n_2\,
      CO(3) => \NLW_p_reg_reg_i_17__0_CO_UNCONNECTED\(3),
      CO(2) => \p_reg_reg_i_17__0_n_3\,
      CO(1) => \p_reg_reg_i_17__0_n_4\,
      CO(0) => \p_reg_reg_i_17__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_reg_reg_1(14 downto 12),
      O(3) => \p_reg_reg_i_17__0_n_6\,
      O(2) => \p_reg_reg_i_17__0_n_7\,
      O(1) => \p_reg_reg_i_17__0_n_8\,
      O(0) => \p_reg_reg_i_17__0_n_9\,
      S(3) => \p_reg_reg_i_21__0_n_2\,
      S(2) => \p_reg_reg_i_22__0_n_2\,
      S(1) => \p_reg_reg_i_23__0_n_2\,
      S(0) => \p_reg_reg_i_24__0_n_2\
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_19__0_n_2\,
      CO(3) => \p_reg_reg_i_18__0_n_2\,
      CO(2) => \p_reg_reg_i_18__0_n_3\,
      CO(1) => \p_reg_reg_i_18__0_n_4\,
      CO(0) => \p_reg_reg_i_18__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_reg_reg_1(11 downto 8),
      O(3) => \p_reg_reg_i_18__0_n_6\,
      O(2) => \p_reg_reg_i_18__0_n_7\,
      O(1) => \p_reg_reg_i_18__0_n_8\,
      O(0) => \p_reg_reg_i_18__0_n_9\,
      S(3) => \p_reg_reg_i_25__0_n_2\,
      S(2) => \p_reg_reg_i_26__0_n_2\,
      S(1) => \p_reg_reg_i_27__0_n_2\,
      S(0) => \p_reg_reg_i_28__0_n_2\
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_20__0_n_2\,
      CO(3) => \p_reg_reg_i_19__0_n_2\,
      CO(2) => \p_reg_reg_i_19__0_n_3\,
      CO(1) => \p_reg_reg_i_19__0_n_4\,
      CO(0) => \p_reg_reg_i_19__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_reg_reg_1(7 downto 4),
      O(3) => \p_reg_reg_i_19__0_n_6\,
      O(2) => \p_reg_reg_i_19__0_n_7\,
      O(1) => \p_reg_reg_i_19__0_n_8\,
      O(0) => \p_reg_reg_i_19__0_n_9\,
      S(3) => \p_reg_reg_i_29__0_n_2\,
      S(2) => \p_reg_reg_i_30__0_n_2\,
      S(1) => \p_reg_reg_i_31__0_n_2\,
      S(0) => \p_reg_reg_i_32__0_n_2\
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_20__0_n_2\,
      CO(2) => \p_reg_reg_i_20__0_n_3\,
      CO(1) => \p_reg_reg_i_20__0_n_4\,
      CO(0) => \p_reg_reg_i_20__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => p_reg_reg_1(3 downto 0),
      O(3) => \p_reg_reg_i_20__0_n_6\,
      O(2) => \p_reg_reg_i_20__0_n_7\,
      O(1) => \p_reg_reg_i_20__0_n_8\,
      O(0) => \p_reg_reg_i_20__0_n_9\,
      S(3) => \p_reg_reg_i_33__0_n_2\,
      S(2) => \p_reg_reg_i_34__0_n_2\,
      S(1) => \p_reg_reg_i_35__0_n_2\,
      S(0) => \p_reg_reg_i_36__0_n_2\
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_916_reg(0),
      I1 => Q(15),
      O => \p_reg_reg_i_21__0_n_2\
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(14),
      I1 => Q(14),
      O => \p_reg_reg_i_22__0_n_2\
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(13),
      I1 => Q(13),
      O => \p_reg_reg_i_23__0_n_2\
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(12),
      I1 => Q(12),
      O => \p_reg_reg_i_24__0_n_2\
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(11),
      I1 => Q(11),
      O => \p_reg_reg_i_25__0_n_2\
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(10),
      I1 => Q(10),
      O => \p_reg_reg_i_26__0_n_2\
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(9),
      I1 => Q(9),
      O => \p_reg_reg_i_27__0_n_2\
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(8),
      I1 => Q(8),
      O => \p_reg_reg_i_28__0_n_2\
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(7),
      I1 => Q(7),
      O => \p_reg_reg_i_29__0_n_2\
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(6),
      I1 => Q(6),
      O => \p_reg_reg_i_30__0_n_2\
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(5),
      I1 => Q(5),
      O => \p_reg_reg_i_31__0_n_2\
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(4),
      I1 => Q(4),
      O => \p_reg_reg_i_32__0_n_2\
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(3),
      I1 => Q(3),
      O => \p_reg_reg_i_33__0_n_2\
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(2),
      I1 => Q(2),
      O => \p_reg_reg_i_34__0_n_2\
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(1),
      I1 => Q(1),
      O => \p_reg_reg_i_35__0_n_2\
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_1(0),
      I1 => Q(0),
      O => \p_reg_reg_i_36__0_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_reg_reg_0,
      I1 => p_reg_reg_1,
      I2 => bckgndYUV_full_n,
      O => \^ap_block_pp0_stage0_subdone\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_block_pp0_stage0_subdone\,
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b_reg_47170 : out STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    icmp_ln527_reg_4605_pp0_iter1_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 is
  signal \^b_reg_47170\ : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  b_reg_47170 <= \^b_reg_47170\;
\b_reg_4717[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111011"
    )
        port map (
      I0 => icmp_ln527_reg_4605_pp0_iter1_reg,
      I1 => p_reg_reg_0,
      I2 => bckgndYUV_full_n,
      I3 => p_reg_reg_1,
      I4 => p_reg_reg_2,
      O => \^b_reg_47170\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111010101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^b_reg_47170\,
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 6) => D(9 downto 0),
      P(5) => p_reg_reg_n_102,
      P(4) => p_reg_reg_n_103,
      P(3) => p_reg_reg_n_104,
      P(2) => p_reg_reg_n_105,
      P(1) => p_reg_reg_n_106,
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001001101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000001000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 15),
      P(14 downto 0) => P(14 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110010101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 7) => C(7 downto 0),
      C(6 downto 0) => B"0000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110101011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111000000010000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    b_reg_47170 : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 15) => B"000000000000000000000000000000000",
      C(14 downto 0) => P(14 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => b_reg_47170,
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 16),
      P(15 downto 0) => D(15 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    b_reg_4717_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0 : entity is "design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0 is
  signal \mul_ln1301_2_reg_4774[0]_i_2_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[0]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[0]_i_4_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[0]_i_5_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_2_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_4_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_5_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_6_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_7_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_8_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[10]_i_9_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_12_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_13_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_14_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_15_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_16_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_17_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_18_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_19_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_20_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_21_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_22_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_23_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_4_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_5_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[12]_i_6_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[2]_i_2_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[2]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[2]_i_4_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_10_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_3_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_4_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_5_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_6_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_7_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_8_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774[6]_i_9_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_10_n_9\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_11_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_11_n_8\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_11_n_9\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_3\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_6\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_7\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_8\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[12]_i_9_n_9\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_8\ : STD_LOGIC;
  signal \mul_ln1301_2_reg_4774_reg[6]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_mul_ln1301_2_reg_4774_reg[12]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln1301_2_reg_4774_reg[12]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1301_2_reg_4774_reg[12]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1301_2_reg_4774_reg[12]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln1301_2_reg_4774_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1301_2_reg_4774_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_mul_ln1301_2_reg_4774_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[0]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[12]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[12]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[12]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[12]_i_9\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln1301_2_reg_4774_reg[6]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x6}}";
begin
\mul_ln1301_2_reg_4774[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(1),
      I1 => b_reg_4717_pp0_iter5_reg(3),
      O => \mul_ln1301_2_reg_4774[0]_i_2_n_2\
    );
\mul_ln1301_2_reg_4774[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(3),
      I1 => b_reg_4717_pp0_iter5_reg(1),
      I2 => b_reg_4717_pp0_iter5_reg(2),
      O => \mul_ln1301_2_reg_4774[0]_i_3_n_2\
    );
\mul_ln1301_2_reg_4774[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(2),
      I1 => b_reg_4717_pp0_iter5_reg(0),
      O => \mul_ln1301_2_reg_4774[0]_i_4_n_2\
    );
\mul_ln1301_2_reg_4774[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(1),
      O => \mul_ln1301_2_reg_4774[0]_i_5_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_7\,
      I1 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_9\,
      O => \mul_ln1301_2_reg_4774[10]_i_2_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_6\,
      I1 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_8\,
      O => \mul_ln1301_2_reg_4774[10]_i_3_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_8\,
      I1 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_6\,
      O => \mul_ln1301_2_reg_4774[10]_i_4_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_6\,
      I1 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_8\,
      O => \mul_ln1301_2_reg_4774[10]_i_5_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_9\,
      I1 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_7\,
      I2 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_6\,
      I3 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_4\,
      O => \mul_ln1301_2_reg_4774[10]_i_6_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_8\,
      I1 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_6\,
      I2 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_7\,
      I3 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_9\,
      O => \mul_ln1301_2_reg_4774[10]_i_7_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_8\,
      I1 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_6\,
      I2 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_7\,
      I3 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_9\,
      O => \mul_ln1301_2_reg_4774[10]_i_8_n_2\
    );
\mul_ln1301_2_reg_4774[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_8\,
      I1 => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_6\,
      I2 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_9\,
      I3 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_7\,
      O => \mul_ln1301_2_reg_4774[10]_i_9_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(4),
      I1 => b_reg_4717_pp0_iter5_reg(6),
      O => \mul_ln1301_2_reg_4774[12]_i_12_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(3),
      I1 => b_reg_4717_pp0_iter5_reg(5),
      O => \mul_ln1301_2_reg_4774[12]_i_13_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(2),
      I1 => b_reg_4717_pp0_iter5_reg(4),
      O => \mul_ln1301_2_reg_4774[12]_i_14_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(1),
      I1 => b_reg_4717_pp0_iter5_reg(3),
      O => \mul_ln1301_2_reg_4774[12]_i_15_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(6),
      I1 => b_reg_4717_pp0_iter5_reg(4),
      I2 => b_reg_4717_pp0_iter5_reg(7),
      I3 => b_reg_4717_pp0_iter5_reg(5),
      O => \mul_ln1301_2_reg_4774[12]_i_16_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(5),
      I1 => b_reg_4717_pp0_iter5_reg(3),
      I2 => b_reg_4717_pp0_iter5_reg(6),
      I3 => b_reg_4717_pp0_iter5_reg(4),
      O => \mul_ln1301_2_reg_4774[12]_i_17_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(4),
      I1 => b_reg_4717_pp0_iter5_reg(2),
      I2 => b_reg_4717_pp0_iter5_reg(5),
      I3 => b_reg_4717_pp0_iter5_reg(3),
      O => \mul_ln1301_2_reg_4774[12]_i_18_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(3),
      I1 => b_reg_4717_pp0_iter5_reg(1),
      I2 => b_reg_4717_pp0_iter5_reg(4),
      I3 => b_reg_4717_pp0_iter5_reg(2),
      O => \mul_ln1301_2_reg_4774[12]_i_19_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(7),
      O => \mul_ln1301_2_reg_4774[12]_i_20_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(5),
      I1 => b_reg_4717_pp0_iter5_reg(7),
      O => \mul_ln1301_2_reg_4774[12]_i_21_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(6),
      I1 => b_reg_4717_pp0_iter5_reg(7),
      O => \mul_ln1301_2_reg_4774[12]_i_22_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(7),
      I1 => b_reg_4717_pp0_iter5_reg(5),
      I2 => b_reg_4717_pp0_iter5_reg(6),
      O => \mul_ln1301_2_reg_4774[12]_i_23_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_6\,
      I1 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_4\,
      O => \mul_ln1301_2_reg_4774[12]_i_4_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_4\,
      I1 => \mul_ln1301_2_reg_4774_reg[12]_i_11_n_9\,
      I2 => \mul_ln1301_2_reg_4774_reg[12]_i_11_n_8\,
      O => \mul_ln1301_2_reg_4774[12]_i_5_n_2\
    );
\mul_ln1301_2_reg_4774[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"36"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_6\,
      I1 => \mul_ln1301_2_reg_4774_reg[12]_i_11_n_9\,
      I2 => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_4\,
      O => \mul_ln1301_2_reg_4774[12]_i_6_n_2\
    );
\mul_ln1301_2_reg_4774[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(4),
      I1 => b_reg_4717_pp0_iter5_reg(2),
      O => \mul_ln1301_2_reg_4774[2]_i_2_n_2\
    );
\mul_ln1301_2_reg_4774[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(3),
      I1 => b_reg_4717_pp0_iter5_reg(1),
      O => \mul_ln1301_2_reg_4774[2]_i_3_n_2\
    );
\mul_ln1301_2_reg_4774[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(2),
      I1 => b_reg_4717_pp0_iter5_reg(0),
      O => \mul_ln1301_2_reg_4774[2]_i_4_n_2\
    );
\mul_ln1301_2_reg_4774[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_7\,
      I1 => b_reg_4717_pp0_iter5_reg(0),
      O => D(3)
    );
\mul_ln1301_2_reg_4774[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(5),
      I1 => b_reg_4717_pp0_iter5_reg(3),
      O => \mul_ln1301_2_reg_4774[6]_i_10_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_7\,
      I1 => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_6\,
      I2 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_8\,
      O => \mul_ln1301_2_reg_4774[6]_i_3_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_7\,
      I1 => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_9\,
      O => \mul_ln1301_2_reg_4774[6]_i_4_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_6\,
      I1 => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_8\,
      O => \mul_ln1301_2_reg_4774[6]_i_5_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_7\,
      I1 => b_reg_4717_pp0_iter5_reg(0),
      O => \mul_ln1301_2_reg_4774[6]_i_6_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(6),
      O => \mul_ln1301_2_reg_4774[6]_i_7_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(7),
      I1 => b_reg_4717_pp0_iter5_reg(5),
      O => \mul_ln1301_2_reg_4774[6]_i_8_n_2\
    );
\mul_ln1301_2_reg_4774[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => b_reg_4717_pp0_iter5_reg(6),
      I1 => b_reg_4717_pp0_iter5_reg(4),
      O => \mul_ln1301_2_reg_4774[6]_i_9_n_2\
    );
\mul_ln1301_2_reg_4774_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_2\,
      CO(2) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_3\,
      CO(1) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_4\,
      CO(0) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \mul_ln1301_2_reg_4774[0]_i_2_n_2\,
      DI(2) => b_reg_4717_pp0_iter5_reg(2),
      DI(1 downto 0) => B"01",
      O(3) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_6\,
      O(2) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_7\,
      O(1) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_8\,
      O(0) => D(0),
      S(3) => \mul_ln1301_2_reg_4774[0]_i_3_n_2\,
      S(2) => \mul_ln1301_2_reg_4774[0]_i_4_n_2\,
      S(1) => \mul_ln1301_2_reg_4774[0]_i_5_n_2\,
      S(0) => b_reg_4717_pp0_iter5_reg(0)
    );
\mul_ln1301_2_reg_4774_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1301_2_reg_4774_reg[6]_i_1_n_2\,
      CO(3) => \mul_ln1301_2_reg_4774_reg[10]_i_1_n_2\,
      CO(2) => \mul_ln1301_2_reg_4774_reg[10]_i_1_n_3\,
      CO(1) => \mul_ln1301_2_reg_4774_reg[10]_i_1_n_4\,
      CO(0) => \mul_ln1301_2_reg_4774_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \mul_ln1301_2_reg_4774[10]_i_2_n_2\,
      DI(2) => \mul_ln1301_2_reg_4774[10]_i_3_n_2\,
      DI(1) => \mul_ln1301_2_reg_4774[10]_i_4_n_2\,
      DI(0) => \mul_ln1301_2_reg_4774[10]_i_5_n_2\,
      O(3 downto 0) => D(10 downto 7),
      S(3) => \mul_ln1301_2_reg_4774[10]_i_6_n_2\,
      S(2) => \mul_ln1301_2_reg_4774[10]_i_7_n_2\,
      S(1) => \mul_ln1301_2_reg_4774[10]_i_8_n_2\,
      S(0) => \mul_ln1301_2_reg_4774[10]_i_9_n_2\
    );
\mul_ln1301_2_reg_4774_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_2\,
      CO(3 downto 2) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_4\,
      CO(0) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_10_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => b_reg_4717_pp0_iter5_reg(7),
      O(3 downto 1) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \mul_ln1301_2_reg_4774_reg[12]_i_10_n_9\,
      S(3 downto 1) => B"001",
      S(0) => \mul_ln1301_2_reg_4774[12]_i_20_n_2\
    );
\mul_ln1301_2_reg_4774_reg[12]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_2\,
      CO(3 downto 1) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln1301_2_reg_4774_reg[12]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln1301_2_reg_4774[12]_i_21_n_2\,
      O(3 downto 2) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1) => \mul_ln1301_2_reg_4774_reg[12]_i_11_n_8\,
      O(0) => \mul_ln1301_2_reg_4774_reg[12]_i_11_n_9\,
      S(3 downto 2) => B"00",
      S(1) => \mul_ln1301_2_reg_4774[12]_i_22_n_2\,
      S(0) => \mul_ln1301_2_reg_4774[12]_i_23_n_2\
    );
\mul_ln1301_2_reg_4774_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1301_2_reg_4774_reg[10]_i_1_n_2\,
      CO(3 downto 1) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln1301_2_reg_4774_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mul_ln1301_2_reg_4774[12]_i_4_n_2\,
      O(3 downto 2) => \NLW_mul_ln1301_2_reg_4774_reg[12]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(12 downto 11),
      S(3 downto 2) => B"00",
      S(1) => \mul_ln1301_2_reg_4774[12]_i_5_n_2\,
      S(0) => \mul_ln1301_2_reg_4774[12]_i_6_n_2\
    );
\mul_ln1301_2_reg_4774_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_2\,
      CO(3) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_2\,
      CO(2) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_3\,
      CO(1) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_4\,
      CO(0) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_5\,
      CYINIT => '0',
      DI(3) => \mul_ln1301_2_reg_4774[12]_i_12_n_2\,
      DI(2) => \mul_ln1301_2_reg_4774[12]_i_13_n_2\,
      DI(1) => \mul_ln1301_2_reg_4774[12]_i_14_n_2\,
      DI(0) => \mul_ln1301_2_reg_4774[12]_i_15_n_2\,
      O(3) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_6\,
      O(2) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_7\,
      O(1) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_8\,
      O(0) => \mul_ln1301_2_reg_4774_reg[12]_i_9_n_9\,
      S(3) => \mul_ln1301_2_reg_4774[12]_i_16_n_2\,
      S(2) => \mul_ln1301_2_reg_4774[12]_i_17_n_2\,
      S(1) => \mul_ln1301_2_reg_4774[12]_i_18_n_2\,
      S(0) => \mul_ln1301_2_reg_4774[12]_i_19_n_2\
    );
\mul_ln1301_2_reg_4774_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_2\,
      CO(2) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_3\,
      CO(1) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_4\,
      CO(0) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => b_reg_4717_pp0_iter5_reg(4 downto 2),
      DI(0) => '0',
      O(3) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_6\,
      O(2) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_7\,
      O(1 downto 0) => D(2 downto 1),
      S(3) => \mul_ln1301_2_reg_4774[2]_i_2_n_2\,
      S(2) => \mul_ln1301_2_reg_4774[2]_i_3_n_2\,
      S(1) => \mul_ln1301_2_reg_4774[2]_i_4_n_2\,
      S(0) => b_reg_4717_pp0_iter5_reg(1)
    );
\mul_ln1301_2_reg_4774_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1301_2_reg_4774_reg[6]_i_1_n_2\,
      CO(2) => \mul_ln1301_2_reg_4774_reg[6]_i_1_n_3\,
      CO(1) => \mul_ln1301_2_reg_4774_reg[6]_i_1_n_4\,
      CO(0) => \mul_ln1301_2_reg_4774_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \mul_ln1301_2_reg_4774_reg[0]_i_1_n_7\,
      DI(2) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_9\,
      DI(1) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_6\,
      DI(0) => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_7\,
      O(3 downto 1) => D(6 downto 4),
      O(0) => \NLW_mul_ln1301_2_reg_4774_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \mul_ln1301_2_reg_4774[6]_i_3_n_2\,
      S(2) => \mul_ln1301_2_reg_4774[6]_i_4_n_2\,
      S(1) => \mul_ln1301_2_reg_4774[6]_i_5_n_2\,
      S(0) => \mul_ln1301_2_reg_4774[6]_i_6_n_2\
    );
\mul_ln1301_2_reg_4774_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1301_2_reg_4774_reg[2]_i_1_n_2\,
      CO(3) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_2\,
      CO(2) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_3\,
      CO(1) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_4\,
      CO(0) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => b_reg_4717_pp0_iter5_reg(6),
      DI(2 downto 0) => b_reg_4717_pp0_iter5_reg(7 downto 5),
      O(3) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_6\,
      O(2) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_7\,
      O(1) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_8\,
      O(0) => \mul_ln1301_2_reg_4774_reg[6]_i_2_n_9\,
      S(3) => \mul_ln1301_2_reg_4774[6]_i_7_n_2\,
      S(2) => \mul_ln1301_2_reg_4774[6]_i_8_n_2\,
      S(1) => \mul_ln1301_2_reg_4774[6]_i_9_n_2\,
      S(0) => \mul_ln1301_2_reg_4774[6]_i_10_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    x_2_reg_4579_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0 : entity is "design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0 is
  signal A : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^b\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_reg_reg_i_17_n_3 : STD_LOGIC;
  signal p_reg_reg_i_17_n_4 : STD_LOGIC;
  signal p_reg_reg_i_17_n_5 : STD_LOGIC;
  signal p_reg_reg_i_18_n_2 : STD_LOGIC;
  signal p_reg_reg_i_18_n_3 : STD_LOGIC;
  signal p_reg_reg_i_18_n_4 : STD_LOGIC;
  signal p_reg_reg_i_18_n_5 : STD_LOGIC;
  signal p_reg_reg_i_19_n_2 : STD_LOGIC;
  signal p_reg_reg_i_19_n_3 : STD_LOGIC;
  signal p_reg_reg_i_19_n_4 : STD_LOGIC;
  signal p_reg_reg_i_19_n_5 : STD_LOGIC;
  signal p_reg_reg_i_20_n_2 : STD_LOGIC;
  signal p_reg_reg_i_20_n_3 : STD_LOGIC;
  signal p_reg_reg_i_20_n_4 : STD_LOGIC;
  signal p_reg_reg_i_20_n_5 : STD_LOGIC;
  signal p_reg_reg_i_22_n_2 : STD_LOGIC;
  signal p_reg_reg_i_23_n_2 : STD_LOGIC;
  signal p_reg_reg_i_24_n_2 : STD_LOGIC;
  signal p_reg_reg_i_25_n_2 : STD_LOGIC;
  signal p_reg_reg_i_26_n_2 : STD_LOGIC;
  signal p_reg_reg_i_27_n_2 : STD_LOGIC;
  signal p_reg_reg_i_28_n_2 : STD_LOGIC;
  signal p_reg_reg_i_29_n_2 : STD_LOGIC;
  signal p_reg_reg_i_30_n_2 : STD_LOGIC;
  signal p_reg_reg_i_31_n_2 : STD_LOGIC;
  signal p_reg_reg_i_32_n_2 : STD_LOGIC;
  signal p_reg_reg_i_33_n_2 : STD_LOGIC;
  signal p_reg_reg_i_34_n_2 : STD_LOGIC;
  signal p_reg_reg_i_35_n_2 : STD_LOGIC;
  signal p_reg_reg_i_36_n_2 : STD_LOGIC;
  signal p_reg_reg_i_37_n_2 : STD_LOGIC;
  signal p_reg_reg_i_38_n_2 : STD_LOGIC;
  signal p_reg_reg_i_39_n_2 : STD_LOGIC;
  signal p_reg_reg_i_40_n_2 : STD_LOGIC;
  signal p_reg_reg_i_41_n_2 : STD_LOGIC;
  signal p_reg_reg_i_42_n_2 : STD_LOGIC;
  signal p_reg_reg_i_43_n_2 : STD_LOGIC;
  signal p_reg_reg_i_44_n_2 : STD_LOGIC;
  signal p_reg_reg_i_45_n_2 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_76 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  B(4 downto 0) <= \^b\(4 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(16),
      A(28) => A(16),
      A(27) => A(16),
      A(26) => A(16),
      A(25) => A(16),
      A(24) => A(16),
      A(23) => A(16),
      A(22) => A(16),
      A(21) => A(16),
      A(20) => A(16),
      A(19) => A(16),
      A(18) => A(16),
      A(17) => A(16),
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 11) => \^b\(4 downto 0),
      B(10 downto 0) => ADDRBWRADDR(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_3999_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31) => p_reg_reg_n_76,
      P(30) => p_reg_reg_n_77,
      P(29) => p_reg_reg_n_78,
      P(28) => p_reg_reg_n_79,
      P(27) => p_reg_reg_n_80,
      P(26) => p_reg_reg_n_81,
      P(25) => p_reg_reg_n_82,
      P(24) => p_reg_reg_n_83,
      P(23) => p_reg_reg_n_84,
      P(22) => p_reg_reg_n_85,
      P(21) => p_reg_reg_n_86,
      P(20) => p_reg_reg_n_87,
      P(19) => p_reg_reg_n_88,
      P(18) => p_reg_reg_n_89,
      P(17) => p_reg_reg_n_90,
      P(16 downto 1) => D(15 downto 0),
      P(0) => p_reg_reg_n_107,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_18_n_2,
      CO(3) => NLW_p_reg_reg_i_17_CO_UNCONNECTED(3),
      CO(2) => p_reg_reg_i_17_n_3,
      CO(1) => p_reg_reg_i_17_n_4,
      CO(0) => p_reg_reg_i_17_n_5,
      CYINIT => '0',
      DI(3 downto 1) => B"011",
      DI(0) => p_reg_reg_i_22_n_2,
      O(3 downto 0) => A(16 downto 13),
      S(3) => '1',
      S(2) => p_reg_reg_i_23_n_2,
      S(1) => p_reg_reg_i_24_n_2,
      S(0) => p_reg_reg_i_25_n_2
    );
p_reg_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_19_n_2,
      CO(3) => p_reg_reg_i_18_n_2,
      CO(2) => p_reg_reg_i_18_n_3,
      CO(1) => p_reg_reg_i_18_n_4,
      CO(0) => p_reg_reg_i_18_n_5,
      CYINIT => '0',
      DI(3 downto 2) => B"11",
      DI(1) => p_reg_reg_i_26_n_2,
      DI(0) => p_reg_reg_i_27_n_2,
      O(3 downto 0) => A(12 downto 9),
      S(3) => p_reg_reg_i_28_n_2,
      S(2) => p_reg_reg_i_29_n_2,
      S(1) => p_reg_reg_i_30_n_2,
      S(0) => p_reg_reg_i_31_n_2
    );
p_reg_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_20_n_2,
      CO(3) => p_reg_reg_i_19_n_2,
      CO(2) => p_reg_reg_i_19_n_3,
      CO(1) => p_reg_reg_i_19_n_4,
      CO(0) => p_reg_reg_i_19_n_5,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_32_n_2,
      DI(2) => p_reg_reg_i_33_n_2,
      DI(1) => p_reg_reg_i_34_n_2,
      DI(0) => p_reg_reg_i_35_n_2,
      O(3 downto 0) => A(8 downto 5),
      S(3) => p_reg_reg_i_36_n_2,
      S(2) => p_reg_reg_i_37_n_2,
      S(1) => p_reg_reg_i_38_n_2,
      S(0) => p_reg_reg_i_39_n_2
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(15),
      O => \^b\(4)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(14),
      O => \^b\(3)
    );
p_reg_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_20_n_2,
      CO(2) => p_reg_reg_i_20_n_3,
      CO(1) => p_reg_reg_i_20_n_4,
      CO(0) => p_reg_reg_i_20_n_5,
      CYINIT => ADDRBWRADDR(0),
      DI(3) => p_reg_reg_i_40_n_2,
      DI(2) => p_reg_reg_i_41_n_2,
      DI(1 downto 0) => B"11",
      O(3 downto 0) => A(4 downto 1),
      S(3) => p_reg_reg_i_42_n_2,
      S(2) => p_reg_reg_i_43_n_2,
      S(1) => p_reg_reg_i_44_n_2,
      S(0) => p_reg_reg_i_45_n_2
    );
p_reg_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(0),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(0),
      O => A(0)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(13),
      O => p_reg_reg_i_22_n_2
    );
p_reg_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(15),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(15),
      O => p_reg_reg_i_23_n_2
    );
p_reg_reg_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(14),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(14),
      O => p_reg_reg_i_24_n_2
    );
p_reg_reg_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(13),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(13),
      O => p_reg_reg_i_25_n_2
    );
p_reg_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(10),
      O => p_reg_reg_i_26_n_2
    );
p_reg_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(9),
      O => p_reg_reg_i_27_n_2
    );
p_reg_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(12),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(12),
      O => p_reg_reg_i_28_n_2
    );
p_reg_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(11),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(11),
      O => p_reg_reg_i_29_n_2
    );
p_reg_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(13),
      O => \^b\(2)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(10),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(10),
      O => p_reg_reg_i_30_n_2
    );
p_reg_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(9),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(9),
      O => p_reg_reg_i_31_n_2
    );
p_reg_reg_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(8),
      O => p_reg_reg_i_32_n_2
    );
p_reg_reg_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(7),
      O => p_reg_reg_i_33_n_2
    );
p_reg_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(6),
      O => p_reg_reg_i_34_n_2
    );
p_reg_reg_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(5),
      O => p_reg_reg_i_35_n_2
    );
p_reg_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(8),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(8),
      O => p_reg_reg_i_36_n_2
    );
p_reg_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(7),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(7),
      O => p_reg_reg_i_37_n_2
    );
p_reg_reg_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(6),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(6),
      O => p_reg_reg_i_38_n_2
    );
p_reg_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(5),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(5),
      O => p_reg_reg_i_39_n_2
    );
p_reg_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(12),
      O => \^b\(1)
    );
p_reg_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(4),
      O => p_reg_reg_i_40_n_2
    );
p_reg_reg_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(3),
      O => p_reg_reg_i_41_n_2
    );
p_reg_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(4),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(4),
      O => p_reg_reg_i_42_n_2
    );
p_reg_reg_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(3),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(3),
      O => p_reg_reg_i_43_n_2
    );
p_reg_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(2),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(2),
      O => p_reg_reg_i_44_n_2
    );
p_reg_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(1),
      I1 => Q(0),
      I2 => p_reg_reg_0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => p_reg_reg_1(1),
      O => p_reg_reg_i_45_n_2
    );
p_reg_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => p_reg_reg_1(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => p_reg_reg_0,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(11),
      O => \^b\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    tpgSinTableArray_load_reg_48170 : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7 : entity is "design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \out\(19),
      A(28) => \out\(19),
      A(27) => \out\(19),
      A(26) => \out\(19),
      A(25) => \out\(19),
      A(24) => \out\(19),
      A(23) => \out\(19),
      A(22) => \out\(19),
      A(21) => \out\(19),
      A(20) => \out\(19),
      A(19 downto 0) => \out\(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011011101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => tpgSinTableArray_load_reg_48170,
      CEA2 => grp_fu_3999_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3999_ce,
      CEP => grp_fu_3999_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1467_reg_576_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln1443_1_reg_551_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xCount_V_2_reg[0]\ : in STD_LOGIC;
    ap_condition_265 : in STD_LOGIC;
    icmp_ln1467_reg_576 : in STD_LOGIC;
    icmp_ln1443_1_reg_551 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xCount_V_2_reg[9]_i_4_0\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_4_1\ : in STD_LOGIC;
    \xCount_V_2_reg[7]_0\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_14_0\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_5_0\ : in STD_LOGIC;
    \xCount_V_2_reg[7]_1\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[7]_2\ : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    \icmp_ln870_1_reg_596_reg[0]\ : in STD_LOGIC;
    icmp_ln1443_1_reg_551_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[9]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_2_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln870_1_reg_596_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s : entity is "design_1_v_tpg_0_0_reg_ap_uint_10_s";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_return_int_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_return_int_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln870_1_fu_411_p2 : STD_LOGIC;
  signal \xCount_V_2[3]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V_2[3]_i_6_n_2\ : STD_LOGIC;
  signal \xCount_V_2[7]_i_3_n_2\ : STD_LOGIC;
  signal \xCount_V_2[7]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V_2[7]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_10_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_11_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_12_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_13_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_15_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_16_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_18_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_19_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_20_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_21_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_22_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_23_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_24_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_26_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_27_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_28_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_30_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_8_n_2\ : STD_LOGIC;
  signal \xCount_V_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \xCount_V_2_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \xCount_V_2_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \xCount_V_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_14_n_2\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_14_n_3\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_14_n_4\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_14_n_5\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_4_n_3\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_4_n_4\ : STD_LOGIC;
  signal \xCount_V_2_reg[9]_i_4_n_5\ : STD_LOGIC;
  signal \NLW_xCount_V_2_reg[9]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_xCount_V_2_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xCount_V_2_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xCount_V_2_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \xCount_V_2[9]_i_19\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \xCount_V_2[9]_i_20\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \xCount_V_2[9]_i_22\ : label is "soft_lutpair253";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xCount_V_2_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_2_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \xCount_V_2_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_2_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \xCount_V_2_reg[9]_i_14\ : label is 11;
  attribute ADDER_THRESHOLD of \xCount_V_2_reg[9]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_2_reg[9]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_2_reg[9]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \xCount_V_2_reg[9]_i_5\ : label is 11;
begin
  CO(0) <= \^co\(0);
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \xCount_V_2_reg[7]\(2),
      I1 => \xCount_V_2_reg[7]\(1),
      I2 => \xCount_V_2_reg[7]\(0),
      O => \ap_return_int_reg[2]_i_1_n_2\
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \xCount_V_2_reg[7]\(3),
      I1 => \xCount_V_2_reg[7]\(0),
      I2 => \xCount_V_2_reg[7]\(1),
      I3 => \xCount_V_2_reg[7]\(2),
      O => \ap_return_int_reg[3]_i_1_n_2\
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[2]_i_1_n_2\,
      Q => \ap_return_int_reg_reg[8]_0\(0),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg[3]_i_1_n_2\,
      Q => \ap_return_int_reg_reg[8]_0\(1),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(2),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(3),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(4),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(5),
      Q => \ap_return_int_reg_reg[8]_0\(2),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(6),
      Q => \ap_return_int_reg_reg[8]_0\(3),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[9]_0\(7),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\icmp_ln870_1_reg_596[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => icmp_ln870_1_fu_411_p2,
      I1 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I2 => \icmp_ln870_1_reg_596_reg[0]\,
      I3 => grp_fu_3999_ce,
      I4 => \^co\(0),
      I5 => \icmp_ln870_1_reg_596_reg[0]_0\,
      O => \icmp_ln1443_1_reg_551_pp0_iter1_reg_reg[0]\
    );
\xCount_V_2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFEEEE05501111"
    )
        port map (
      I0 => \^co\(0),
      I1 => ap_return_int_reg(1),
      I2 => \xCount_V_2_reg[7]\(0),
      I3 => \xCount_V_2_reg[7]\(1),
      I4 => E(0),
      I5 => Q(1),
      O => \xCount_V_2[3]_i_5_n_2\
    );
\xCount_V_2[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \xCount_V_2_reg[7]\(0),
      I2 => E(0),
      I3 => \^co\(0),
      O => \xCount_V_2[3]_i_6_n_2\
    );
\xCount_V_2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFEEEE05501111"
    )
        port map (
      I0 => \^co\(0),
      I1 => ap_return_int_reg(6),
      I2 => \xCount_V_2_reg[7]\(4),
      I3 => \xCount_V_2_reg[7]_1\,
      I4 => E(0),
      I5 => Q(6),
      O => \xCount_V_2[7]_i_3_n_2\
    );
\xCount_V_2[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEE5011"
    )
        port map (
      I0 => \^co\(0),
      I1 => ap_return_int_reg(5),
      I2 => \xCount_V_2_reg[7]_2\,
      I3 => E(0),
      I4 => Q(5),
      O => \xCount_V_2[7]_i_4_n_2\
    );
\xCount_V_2[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEE5011"
    )
        port map (
      I0 => \^co\(0),
      I1 => ap_return_int_reg(4),
      I2 => \xCount_V_2_reg[7]_0\,
      I3 => E(0),
      I4 => Q(4),
      O => \xCount_V_2[7]_i_5_n_2\
    );
\xCount_V_2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F202F202020"
    )
        port map (
      I0 => icmp_ln870_1_fu_411_p2,
      I1 => \^co\(0),
      I2 => \xCount_V_2_reg[0]\,
      I3 => ap_condition_265,
      I4 => icmp_ln1467_reg_576,
      I5 => icmp_ln1443_1_reg_551,
      O => SR(0)
    );
\xCount_V_2[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D827"
    )
        port map (
      I0 => E(0),
      I1 => \ap_return_int_reg_reg[9]_0\(7),
      I2 => ap_return_int_reg(9),
      I3 => Q(9),
      O => \xCount_V_2[9]_i_10_n_2\
    );
\xCount_V_2[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => Q(6),
      I1 => \xCount_V_2[9]_i_18_n_2\,
      I2 => Q(7),
      I3 => \xCount_V_2_reg[9]_i_14_0\,
      I4 => \xCount_V_2_reg[9]_i_5_0\,
      I5 => Q(8),
      O => \xCount_V_2[9]_i_11_n_2\
    );
\xCount_V_2[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000099009900000"
    )
        port map (
      I0 => \xCount_V_2_reg[9]_i_4_1\,
      I1 => Q(3),
      I2 => Q(5),
      I3 => \xCount_V_2[9]_i_19_n_2\,
      I4 => Q(4),
      I5 => \xCount_V_2[9]_i_20_n_2\,
      O => \xCount_V_2[9]_i_12_n_2\
    );
\xCount_V_2[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660000000000660"
    )
        port map (
      I0 => Q(0),
      I1 => \xCount_V_2[9]_i_21_n_2\,
      I2 => Q(1),
      I3 => \xCount_V_2[9]_i_22_n_2\,
      I4 => \xCount_V_2_reg[9]_i_4_0\,
      I5 => Q(2),
      O => \xCount_V_2[9]_i_13_n_2\
    );
\xCount_V_2[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54045404FD5D5404"
    )
        port map (
      I0 => Q(9),
      I1 => ap_return_int_reg(9),
      I2 => E(0),
      I3 => \ap_return_int_reg_reg[9]_0\(7),
      I4 => \xCount_V_2_reg[9]_i_5_0\,
      I5 => Q(8),
      O => \xCount_V_2[9]_i_15_n_2\
    );
\xCount_V_2[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \ap_return_int_reg_reg[9]_0\(7),
      I1 => E(0),
      I2 => ap_return_int_reg(9),
      I3 => Q(9),
      I4 => \xCount_V_2_reg[9]_i_5_0\,
      I5 => Q(8),
      O => \xCount_V_2[9]_i_16_n_2\
    );
\xCount_V_2[9]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C55"
    )
        port map (
      I0 => ap_return_int_reg(6),
      I1 => \xCount_V_2_reg[7]\(4),
      I2 => \xCount_V_2_reg[7]_1\,
      I3 => E(0),
      O => \xCount_V_2[9]_i_18_n_2\
    );
\xCount_V_2[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_return_int_reg(5),
      I1 => \xCount_V_2_reg[7]_2\,
      I2 => E(0),
      O => \xCount_V_2[9]_i_19_n_2\
    );
\xCount_V_2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000002000200"
    )
        port map (
      I0 => grp_fu_3999_ce,
      I1 => \icmp_ln870_1_reg_596_reg[0]\,
      I2 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \^co\(0),
      I5 => icmp_ln870_1_fu_411_p2,
      O => \icmp_ln1467_reg_576_pp0_iter1_reg_reg[0]\(0)
    );
\xCount_V_2[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_return_int_reg(4),
      I1 => \xCount_V_2_reg[7]_0\,
      I2 => E(0),
      O => \xCount_V_2[9]_i_20_n_2\
    );
\xCount_V_2[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => ap_return_int_reg(0),
      I1 => \xCount_V_2_reg[7]\(0),
      I2 => E(0),
      O => \xCount_V_2[9]_i_21_n_2\
    );
\xCount_V_2[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C55"
    )
        port map (
      I0 => ap_return_int_reg(1),
      I1 => \xCount_V_2_reg[7]\(0),
      I2 => \xCount_V_2_reg[7]\(1),
      I3 => E(0),
      O => \xCount_V_2[9]_i_22_n_2\
    );
\xCount_V_2[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => Q(7),
      I1 => \xCount_V_2_reg[9]_i_14_0\,
      I2 => Q(6),
      I3 => \xCount_V_2[9]_i_18_n_2\,
      O => \xCount_V_2[9]_i_23_n_2\
    );
\xCount_V_2[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => Q(5),
      I1 => \xCount_V_2[9]_i_19_n_2\,
      I2 => Q(4),
      I3 => \xCount_V_2[9]_i_20_n_2\,
      O => \xCount_V_2[9]_i_24_n_2\
    );
\xCount_V_2[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117171711111711"
    )
        port map (
      I0 => Q(1),
      I1 => \xCount_V_2[9]_i_22_n_2\,
      I2 => Q(0),
      I3 => E(0),
      I4 => \xCount_V_2_reg[7]\(0),
      I5 => ap_return_int_reg(0),
      O => \xCount_V_2[9]_i_26_n_2\
    );
\xCount_V_2[9]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \xCount_V_2_reg[9]_i_14_0\,
      I1 => Q(7),
      I2 => \xCount_V_2[9]_i_18_n_2\,
      I3 => Q(6),
      O => \xCount_V_2[9]_i_27_n_2\
    );
\xCount_V_2[9]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => Q(5),
      I1 => \xCount_V_2[9]_i_19_n_2\,
      I2 => Q(4),
      I3 => \xCount_V_2[9]_i_20_n_2\,
      O => \xCount_V_2[9]_i_28_n_2\
    );
\xCount_V_2[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0066606066000606"
    )
        port map (
      I0 => \xCount_V_2[9]_i_22_n_2\,
      I1 => Q(1),
      I2 => ap_return_int_reg(0),
      I3 => \xCount_V_2_reg[7]\(0),
      I4 => E(0),
      I5 => Q(0),
      O => \xCount_V_2[9]_i_30_n_2\
    );
\xCount_V_2[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9A95"
    )
        port map (
      I0 => Q(9),
      I1 => \ap_return_int_reg_reg[9]_0\(7),
      I2 => E(0),
      I3 => ap_return_int_reg(9),
      I4 => \^co\(0),
      O => \xCount_V_2[9]_i_8_n_2\
    );
\xCount_V_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xCount_V_2_reg[3]_i_1_n_2\,
      CO(2) => \xCount_V_2_reg[3]_i_1_n_3\,
      CO(1) => \xCount_V_2_reg[3]_i_1_n_4\,
      CO(0) => \xCount_V_2_reg[3]_i_1_n_5\,
      CYINIT => Q(0),
      DI(3 downto 1) => Q(3 downto 1),
      DI(0) => \xCount_V_2_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => \xCount_V_2_reg[3]_0\(1 downto 0),
      S(1) => \xCount_V_2[3]_i_5_n_2\,
      S(0) => \xCount_V_2[3]_i_6_n_2\
    );
\xCount_V_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_2_reg[3]_i_1_n_2\,
      CO(3) => \xCount_V_2_reg[7]_i_1_n_2\,
      CO(2) => \xCount_V_2_reg[7]_i_1_n_3\,
      CO(1) => \xCount_V_2_reg[7]_i_1_n_4\,
      CO(0) => \xCount_V_2_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3) => \xCount_V_2_reg[7]_3\(0),
      S(2) => \xCount_V_2[7]_i_3_n_2\,
      S(1) => \xCount_V_2[7]_i_4_n_2\,
      S(0) => \xCount_V_2[7]_i_5_n_2\
    );
\xCount_V_2_reg[9]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xCount_V_2_reg[9]_i_14_n_2\,
      CO(2) => \xCount_V_2_reg[9]_i_14_n_3\,
      CO(1) => \xCount_V_2_reg[9]_i_14_n_4\,
      CO(0) => \xCount_V_2_reg[9]_i_14_n_5\,
      CYINIT => '0',
      DI(3) => \xCount_V_2[9]_i_23_n_2\,
      DI(2) => \xCount_V_2[9]_i_24_n_2\,
      DI(1) => DI(0),
      DI(0) => \xCount_V_2[9]_i_26_n_2\,
      O(3 downto 0) => \NLW_xCount_V_2_reg[9]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \xCount_V_2[9]_i_27_n_2\,
      S(2) => \xCount_V_2[9]_i_28_n_2\,
      S(1) => \xCount_V_2_reg[9]_i_5_1\(0),
      S(0) => \xCount_V_2[9]_i_30_n_2\
    );
\xCount_V_2_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_2_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \xCount_V_2_reg[9]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(8),
      O(3 downto 2) => \NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \xCount_V_2[9]_i_8_n_2\,
      S(0) => \xCount_V_2_reg[9]\(0)
    );
\xCount_V_2_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln870_1_fu_411_p2,
      CO(2) => \xCount_V_2_reg[9]_i_4_n_3\,
      CO(1) => \xCount_V_2_reg[9]_i_4_n_4\,
      CO(0) => \xCount_V_2_reg[9]_i_4_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_xCount_V_2_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \xCount_V_2[9]_i_10_n_2\,
      S(2) => \xCount_V_2[9]_i_11_n_2\,
      S(1) => \xCount_V_2[9]_i_12_n_2\,
      S(0) => \xCount_V_2[9]_i_13_n_2\
    );
\xCount_V_2_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_2_reg[9]_i_14_n_2\,
      CO(3 downto 1) => \NLW_xCount_V_2_reg[9]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xCount_V_2[9]_i_15_n_2\,
      O(3 downto 0) => \NLW_xCount_V_2_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \xCount_V_2[9]_i_16_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s : entity is "design_1_v_tpg_0_0_reg_int_s";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s is
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => d_read_reg_22(12),
      R => '0'
    );
\d_read_reg_22_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => d_read_reg_22(13),
      R => '0'
    );
\d_read_reg_22_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => d_read_reg_22(14),
      R => '0'
    );
\d_read_reg_22_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => d_read_reg_22(15),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(15),
      I1 => ap_return_int_reg(15),
      I2 => E(0),
      O => B(15)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => E(0),
      O => B(6)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => E(0),
      O => B(5)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => E(0),
      O => B(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => E(0),
      O => B(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => E(0),
      O => B(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => E(0),
      O => B(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => E(0),
      O => B(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(14),
      I1 => ap_return_int_reg(14),
      I2 => E(0),
      O => B(14)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(13),
      I1 => ap_return_int_reg(13),
      I2 => E(0),
      O => B(13)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(12),
      I1 => ap_return_int_reg(12),
      I2 => E(0),
      O => B(12)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => E(0),
      O => B(11)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => E(0),
      O => B(10)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => E(0),
      O => B(9)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => E(0),
      O => B(8)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => E(0),
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln527_reg_4605_pp0_iter10_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter12_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg_0 : out STD_LOGIC;
    \s_new_0_fu_474_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \d_read_reg_22_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln1225_reg_4869_reg[0]\ : out STD_LOGIC;
    \int_bck_motion_en_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1264_reg_4916_reg[0]\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \s_loc_0_fu_470_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_loc_0_fu_470_reg[0]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\ : in STD_LOGIC;
    guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel : in STD_LOGIC;
    \d_read_reg_22_reg[0]_0\ : in STD_LOGIC;
    \select_ln1225_1_reg_4896_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_new_0_fu_474_reg[0]\ : in STD_LOGIC;
    \s_new_0_fu_474_reg[0]_0\ : in STD_LOGIC;
    \s_new_0_fu_474_reg[0]_1\ : in STD_LOGIC;
    \s_new_0_fu_474_reg[0]_2\ : in STD_LOGIC;
    \s_new_0_fu_474_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_NS_fsm1 : in STD_LOGIC;
    \s_loc_0_fu_470_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_loc_0_fu_470_reg[0]_1\ : in STD_LOGIC;
    \s_loc_0_fu_470_reg[31]_0\ : in STD_LOGIC;
    \s_loc_0_fu_470_reg[30]\ : in STD_LOGIC;
    \s_new_0_fu_474_reg[16]\ : in STD_LOGIC;
    \s_loc_0_fu_470_reg[30]_0\ : in STD_LOGIC;
    icmp_ln1262_reg_4912 : in STD_LOGIC;
    icmp_ln1264_reg_4916 : in STD_LOGIC;
    icmp_ln1225_reg_48690 : in STD_LOGIC;
    \add_ln1260_reg_4884_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1225_reg_4869_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1225_reg_4869_reg[0]_1\ : in STD_LOGIC;
    icmp_ln1258_fu_2669_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    \d_read_reg_22_reg[0]_1\ : in STD_LOGIC;
    icmp_ln1258_reg_4880_pp0_iter11_reg : in STD_LOGIC;
    icmp_ln1256_reg_4876_pp0_iter11_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s_1 : entity is "design_1_v_tpg_0_0_reg_int_s";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter12_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter12_reg_0\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_new_0_fu_450[31]_i_14_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_15_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_16_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_21_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_22_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_23_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_24_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_27_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_28_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_29_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_30_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_31_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_32_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_33_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_34_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_35_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_36_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_13_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_13_n_3\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_13_n_4\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_13_n_5\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_20_n_4\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_20_n_5\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_26_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_26_n_3\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_26_n_4\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_26_n_5\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \count_new_0_fu_450_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \d_read_reg_22[0]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[0]_i_6_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[0]_i_7_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[12]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[12]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[12]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[12]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[16]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[16]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[16]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[16]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[20]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[20]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[20]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[20]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[24]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[24]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[24]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[24]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[28]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[28]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[28]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[28]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[31]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[31]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[31]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[4]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[4]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[4]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[4]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[8]_i_2_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[8]_i_3_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[8]_i_4_n_2\ : STD_LOGIC;
  signal \d_read_reg_22[8]_i_5_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \d_read_reg_22_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_read_reg_22_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_read_reg_22_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \d_read_reg_22_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_ap_return : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_reg_int_s_fu_2867_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^icmp_ln1264_reg_4916_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\ : STD_LOGIC;
  signal \s_loc_0_fu_470[0]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[10]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[11]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[12]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[13]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[14]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[15]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[16]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[17]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[18]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[19]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[1]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[20]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[21]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[22]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[23]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[24]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[25]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[26]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[27]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[28]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[29]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[2]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[30]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[31]_i_6_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[3]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[4]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[5]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[6]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[7]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[8]_i_2_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[9]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896[30]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896[31]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896[31]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896[4]_i_2_n_2\ : STD_LOGIC;
  signal \NLW_count_new_0_fu_450_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_new_0_fu_450_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_new_0_fu_450_reg[31]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_new_0_fu_450_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_new_0_fu_450_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_read_reg_22_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_d_read_reg_22_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085[2]_i_2\ : label is "soft_lutpair252";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \count_new_0_fu_450_reg[31]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \count_new_0_fu_450_reg[31]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \count_new_0_fu_450_reg[31]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \count_new_0_fu_450_reg[31]_i_5\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \d_read_reg_22_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \s[0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \s[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \s[31]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \s_new_0_fu_474[0]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s_new_0_fu_474[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \s_new_0_fu_474[2]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \s_new_0_fu_474[31]_i_7\ : label is "soft_lutpair248";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter12_reg <= \^ap_enable_reg_pp0_iter12_reg\;
  ap_enable_reg_pp0_iter12_reg_0 <= \^ap_enable_reg_pp0_iter12_reg_0\;
  \icmp_ln1264_reg_4916_reg[0]\ <= \^icmp_ln1264_reg_4916_reg[0]\;
  \icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\ <= \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\;
  \icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\ <= \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\;
\add_ln1260_reg_4884[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \icmp_ln1225_reg_4869_reg[0]_1\,
      I1 => \add_ln1260_reg_4884_reg[0]\(0),
      I2 => \^e\(0),
      I3 => \icmp_ln1225_reg_4869_reg[0]_0\(0),
      I4 => icmp_ln1258_fu_2669_p2,
      O => \int_bck_motion_en_reg[0]\(0)
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_3999_ce,
      Q => \^e\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => grp_reg_int_s_fu_2867_d(0),
      I1 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      I3 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      O => \icmp_ln527_reg_4605_pp0_iter10_reg_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^d\(1),
      I1 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      I3 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      O => \icmp_ln527_reg_4605_pp0_iter10_reg_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^d\(2),
      I1 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      I3 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      O => \icmp_ln527_reg_4605_pp0_iter10_reg_reg[0]\(2)
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(16),
      Q => ap_return_int_reg(16),
      R => '0'
    );
\ap_return_int_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(17),
      Q => ap_return_int_reg(17),
      R => '0'
    );
\ap_return_int_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(18),
      Q => ap_return_int_reg(18),
      R => '0'
    );
\ap_return_int_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(19),
      Q => ap_return_int_reg(19),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(20),
      Q => ap_return_int_reg(20),
      R => '0'
    );
\ap_return_int_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(21),
      Q => ap_return_int_reg(21),
      R => '0'
    );
\ap_return_int_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(22),
      Q => ap_return_int_reg(22),
      R => '0'
    );
\ap_return_int_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(23),
      Q => ap_return_int_reg(23),
      R => '0'
    );
\ap_return_int_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(24),
      Q => ap_return_int_reg(24),
      R => '0'
    );
\ap_return_int_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(25),
      Q => ap_return_int_reg(25),
      R => '0'
    );
\ap_return_int_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(26),
      Q => ap_return_int_reg(26),
      R => '0'
    );
\ap_return_int_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(27),
      Q => ap_return_int_reg(27),
      R => '0'
    );
\ap_return_int_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(28),
      Q => ap_return_int_reg(28),
      R => '0'
    );
\ap_return_int_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(29),
      Q => ap_return_int_reg(29),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(30),
      Q => ap_return_int_reg(30),
      R => '0'
    );
\ap_return_int_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(31),
      Q => ap_return_int_reg(31),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\count_new_0_fu_450[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF000047FF47FF"
    )
        port map (
      I0 => Q(31),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(31),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[31]_i_4_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(31),
      O => \count_new_0_fu_450[31]_i_14_n_2\
    );
\count_new_0_fu_450[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(30),
      I1 => \^d\(29),
      O => \count_new_0_fu_450[31]_i_15_n_2\
    );
\count_new_0_fu_450[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(28),
      I1 => \^d\(27),
      O => \count_new_0_fu_450[31]_i_16_n_2\
    );
\count_new_0_fu_450[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(26),
      I1 => \^d\(25),
      O => \count_new_0_fu_450[31]_i_21_n_2\
    );
\count_new_0_fu_450[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(24),
      I1 => \^d\(23),
      O => \count_new_0_fu_450[31]_i_22_n_2\
    );
\count_new_0_fu_450[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(22),
      I1 => \^d\(21),
      O => \count_new_0_fu_450[31]_i_23_n_2\
    );
\count_new_0_fu_450[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(20),
      I1 => \^d\(19),
      O => \count_new_0_fu_450[31]_i_24_n_2\
    );
\count_new_0_fu_450[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(18),
      I1 => \^d\(17),
      O => \count_new_0_fu_450[31]_i_27_n_2\
    );
\count_new_0_fu_450[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(16),
      I1 => \^d\(15),
      O => \count_new_0_fu_450[31]_i_28_n_2\
    );
\count_new_0_fu_450[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(14),
      I1 => \^d\(13),
      O => \count_new_0_fu_450[31]_i_29_n_2\
    );
\count_new_0_fu_450[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(12),
      I1 => \^d\(11),
      O => \count_new_0_fu_450[31]_i_30_n_2\
    );
\count_new_0_fu_450[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^d\(3),
      O => \count_new_0_fu_450[31]_i_31_n_2\
    );
\count_new_0_fu_450[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(9),
      O => \count_new_0_fu_450[31]_i_32_n_2\
    );
\count_new_0_fu_450[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(7),
      O => \count_new_0_fu_450[31]_i_33_n_2\
    );
\count_new_0_fu_450[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(6),
      I1 => \^d\(5),
      O => \count_new_0_fu_450[31]_i_34_n_2\
    );
\count_new_0_fu_450[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_new_0_fu_450[31]_i_36_n_2\,
      I1 => \^d\(3),
      O => \count_new_0_fu_450[31]_i_35_n_2\
    );
\count_new_0_fu_450[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FF47"
    )
        port map (
      I0 => Q(4),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(4),
      I3 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I4 => \d_read_reg_22[0]_i_7_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(4),
      O => \count_new_0_fu_450[31]_i_36_n_2\
    );
\count_new_0_fu_450_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_new_0_fu_450_reg[31]_i_20_n_2\,
      CO(3) => \count_new_0_fu_450_reg[31]_i_13_n_2\,
      CO(2) => \count_new_0_fu_450_reg[31]_i_13_n_3\,
      CO(1) => \count_new_0_fu_450_reg[31]_i_13_n_4\,
      CO(0) => \count_new_0_fu_450_reg[31]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_count_new_0_fu_450_reg[31]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \count_new_0_fu_450[31]_i_21_n_2\,
      S(2) => \count_new_0_fu_450[31]_i_22_n_2\,
      S(1) => \count_new_0_fu_450[31]_i_23_n_2\,
      S(0) => \count_new_0_fu_450[31]_i_24_n_2\
    );
\count_new_0_fu_450_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_new_0_fu_450_reg[31]_i_26_n_2\,
      CO(3) => \count_new_0_fu_450_reg[31]_i_20_n_2\,
      CO(2) => \count_new_0_fu_450_reg[31]_i_20_n_3\,
      CO(1) => \count_new_0_fu_450_reg[31]_i_20_n_4\,
      CO(0) => \count_new_0_fu_450_reg[31]_i_20_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_count_new_0_fu_450_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \count_new_0_fu_450[31]_i_27_n_2\,
      S(2) => \count_new_0_fu_450[31]_i_28_n_2\,
      S(1) => \count_new_0_fu_450[31]_i_29_n_2\,
      S(0) => \count_new_0_fu_450[31]_i_30_n_2\
    );
\count_new_0_fu_450_reg[31]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_new_0_fu_450_reg[31]_i_26_n_2\,
      CO(2) => \count_new_0_fu_450_reg[31]_i_26_n_3\,
      CO(1) => \count_new_0_fu_450_reg[31]_i_26_n_4\,
      CO(0) => \count_new_0_fu_450_reg[31]_i_26_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_new_0_fu_450[31]_i_31_n_2\,
      O(3 downto 0) => \NLW_count_new_0_fu_450_reg[31]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \count_new_0_fu_450[31]_i_32_n_2\,
      S(2) => \count_new_0_fu_450[31]_i_33_n_2\,
      S(1) => \count_new_0_fu_450[31]_i_34_n_2\,
      S(0) => \count_new_0_fu_450[31]_i_35_n_2\
    );
\count_new_0_fu_450_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_new_0_fu_450_reg[31]_i_13_n_2\,
      CO(3) => \NLW_count_new_0_fu_450_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \count_new_0_fu_450_reg[31]_i_5_n_4\,
      CO(0) => \count_new_0_fu_450_reg[31]_i_5_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^d\(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_count_new_0_fu_450_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \count_new_0_fu_450[31]_i_14_n_2\,
      S(1) => \count_new_0_fu_450[31]_i_15_n_2\,
      S(0) => \count_new_0_fu_450[31]_i_16_n_2\
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBAFAAAAAAAA"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_0\,
      I1 => Q(0),
      I2 => \select_ln1225_1_reg_4896_reg[31]\(0),
      I3 => \^ap_enable_reg_pp0_iter12_reg\,
      I4 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I5 => \d_read_reg_22[0]_i_4_n_2\,
      O => grp_reg_int_s_fu_2867_d(0)
    );
\d_read_reg_22[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000022222222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\,
      I2 => icmp_ln1258_reg_4880_pp0_iter11_reg,
      I3 => icmp_ln1264_reg_4916,
      I4 => icmp_ln1262_reg_4912,
      I5 => icmp_ln1256_reg_4876_pp0_iter11_reg,
      O => \^ap_enable_reg_pp0_iter12_reg\
    );
\d_read_reg_22[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000004000400"
    )
        port map (
      I0 => \d_read_reg_22[0]_i_6_n_2\,
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \d_read_reg_22_reg[0]_1\,
      I3 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      I4 => icmp_ln1264_reg_4916,
      I5 => icmp_ln1262_reg_4912,
      O => \^ap_enable_reg_pp0_iter12_reg_0\
    );
\d_read_reg_22[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABEF"
    )
        port map (
      I0 => \d_read_reg_22[0]_i_7_n_2\,
      I1 => \^e\(0),
      I2 => ap_return_int_reg(0),
      I3 => d_read_reg_22(0),
      O => \d_read_reg_22[0]_i_4_n_2\
    );
\d_read_reg_22[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_1\,
      I1 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      O => \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\
    );
\d_read_reg_22[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => icmp_ln1258_reg_4880_pp0_iter11_reg,
      I1 => icmp_ln1256_reg_4876_pp0_iter11_reg,
      O => \d_read_reg_22[0]_i_6_n_2\
    );
\d_read_reg_22[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln1262_reg_4912,
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \d_read_reg_22_reg[0]_1\,
      I3 => icmp_ln1264_reg_4916,
      I4 => \d_read_reg_22[0]_i_6_n_2\,
      I5 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      O => \d_read_reg_22[0]_i_7_n_2\
    );
\d_read_reg_22[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(12),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(12),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(12),
      O => \d_read_reg_22[12]_i_2_n_2\
    );
\d_read_reg_22[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(11),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(11),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(11),
      O => \d_read_reg_22[12]_i_3_n_2\
    );
\d_read_reg_22[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(10),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(10),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(10),
      O => \d_read_reg_22[12]_i_4_n_2\
    );
\d_read_reg_22[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(9),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(9),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(9),
      O => \d_read_reg_22[12]_i_5_n_2\
    );
\d_read_reg_22[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(16),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(16),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(16),
      O => \d_read_reg_22[16]_i_2_n_2\
    );
\d_read_reg_22[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(15),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(15),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(15),
      O => \d_read_reg_22[16]_i_3_n_2\
    );
\d_read_reg_22[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(14),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(14),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(14),
      O => \d_read_reg_22[16]_i_4_n_2\
    );
\d_read_reg_22[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(13),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(13),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(13),
      O => \d_read_reg_22[16]_i_5_n_2\
    );
\d_read_reg_22[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(20),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(20),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(20),
      O => \d_read_reg_22[20]_i_2_n_2\
    );
\d_read_reg_22[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(19),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(19),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(19),
      O => \d_read_reg_22[20]_i_3_n_2\
    );
\d_read_reg_22[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(18),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(18),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(18),
      O => \d_read_reg_22[20]_i_4_n_2\
    );
\d_read_reg_22[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(17),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(17),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(17),
      O => \d_read_reg_22[20]_i_5_n_2\
    );
\d_read_reg_22[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(24),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(24),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(24),
      O => \d_read_reg_22[24]_i_2_n_2\
    );
\d_read_reg_22[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(23),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(23),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(23),
      O => \d_read_reg_22[24]_i_3_n_2\
    );
\d_read_reg_22[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(22),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(22),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(22),
      O => \d_read_reg_22[24]_i_4_n_2\
    );
\d_read_reg_22[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(21),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(21),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(21),
      O => \d_read_reg_22[24]_i_5_n_2\
    );
\d_read_reg_22[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(28),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(28),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(28),
      O => \d_read_reg_22[28]_i_2_n_2\
    );
\d_read_reg_22[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(27),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(27),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(27),
      O => \d_read_reg_22[28]_i_3_n_2\
    );
\d_read_reg_22[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(26),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(26),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(26),
      O => \d_read_reg_22[28]_i_4_n_2\
    );
\d_read_reg_22[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(25),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(25),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(25),
      O => \d_read_reg_22[28]_i_5_n_2\
    );
\d_read_reg_22[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(31),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(31),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[31]_i_4_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(31),
      O => \d_read_reg_22[31]_i_2_n_2\
    );
\d_read_reg_22[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(30),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(30),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(30),
      O => \d_read_reg_22[31]_i_3_n_2\
    );
\d_read_reg_22[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(29),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(29),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(29),
      O => \d_read_reg_22[31]_i_4_n_2\
    );
\d_read_reg_22[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_0\,
      I1 => \select_ln1225_1_reg_4896[4]_i_2_n_2\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I3 => \select_ln1225_1_reg_4896_reg[31]\(4),
      I4 => \^ap_enable_reg_pp0_iter12_reg\,
      I5 => Q(4),
      O => \d_read_reg_22[4]_i_2_n_2\
    );
\d_read_reg_22[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(3),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(3),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(3),
      O => \d_read_reg_22[4]_i_3_n_2\
    );
\d_read_reg_22[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(2),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(2),
      O => \d_read_reg_22[4]_i_4_n_2\
    );
\d_read_reg_22[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(1),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(1),
      O => \d_read_reg_22[4]_i_5_n_2\
    );
\d_read_reg_22[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(8),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(8),
      O => \d_read_reg_22[8]_i_2_n_2\
    );
\d_read_reg_22[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(7),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(7),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(7),
      O => \d_read_reg_22[8]_i_3_n_2\
    );
\d_read_reg_22[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(6),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(6),
      O => \d_read_reg_22[8]_i_4_n_2\
    );
\d_read_reg_22[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(5),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(5),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(5),
      O => \d_read_reg_22[8]_i_5_n_2\
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(12),
      Q => d_read_reg_22(12),
      R => '0'
    );
\d_read_reg_22_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[8]_i_1_n_2\,
      CO(3) => \d_read_reg_22_reg[12]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[12]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[12]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(12 downto 9),
      S(3) => \d_read_reg_22[12]_i_2_n_2\,
      S(2) => \d_read_reg_22[12]_i_3_n_2\,
      S(1) => \d_read_reg_22[12]_i_4_n_2\,
      S(0) => \d_read_reg_22[12]_i_5_n_2\
    );
\d_read_reg_22_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(13),
      Q => d_read_reg_22(13),
      R => '0'
    );
\d_read_reg_22_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(14),
      Q => d_read_reg_22(14),
      R => '0'
    );
\d_read_reg_22_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(15),
      Q => d_read_reg_22(15),
      R => '0'
    );
\d_read_reg_22_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(16),
      Q => d_read_reg_22(16),
      R => '0'
    );
\d_read_reg_22_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[12]_i_1_n_2\,
      CO(3) => \d_read_reg_22_reg[16]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[16]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[16]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(16 downto 13),
      S(3) => \d_read_reg_22[16]_i_2_n_2\,
      S(2) => \d_read_reg_22[16]_i_3_n_2\,
      S(1) => \d_read_reg_22[16]_i_4_n_2\,
      S(0) => \d_read_reg_22[16]_i_5_n_2\
    );
\d_read_reg_22_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(17),
      Q => d_read_reg_22(17),
      R => '0'
    );
\d_read_reg_22_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(18),
      Q => d_read_reg_22(18),
      R => '0'
    );
\d_read_reg_22_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(19),
      Q => d_read_reg_22(19),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(20),
      Q => d_read_reg_22(20),
      R => '0'
    );
\d_read_reg_22_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[16]_i_1_n_2\,
      CO(3) => \d_read_reg_22_reg[20]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[20]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[20]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(20 downto 17),
      S(3) => \d_read_reg_22[20]_i_2_n_2\,
      S(2) => \d_read_reg_22[20]_i_3_n_2\,
      S(1) => \d_read_reg_22[20]_i_4_n_2\,
      S(0) => \d_read_reg_22[20]_i_5_n_2\
    );
\d_read_reg_22_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(21),
      Q => d_read_reg_22(21),
      R => '0'
    );
\d_read_reg_22_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(22),
      Q => d_read_reg_22(22),
      R => '0'
    );
\d_read_reg_22_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(23),
      Q => d_read_reg_22(23),
      R => '0'
    );
\d_read_reg_22_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(24),
      Q => d_read_reg_22(24),
      R => '0'
    );
\d_read_reg_22_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[20]_i_1_n_2\,
      CO(3) => \d_read_reg_22_reg[24]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[24]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[24]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(24 downto 21),
      S(3) => \d_read_reg_22[24]_i_2_n_2\,
      S(2) => \d_read_reg_22[24]_i_3_n_2\,
      S(1) => \d_read_reg_22[24]_i_4_n_2\,
      S(0) => \d_read_reg_22[24]_i_5_n_2\
    );
\d_read_reg_22_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(25),
      Q => d_read_reg_22(25),
      R => '0'
    );
\d_read_reg_22_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(26),
      Q => d_read_reg_22(26),
      R => '0'
    );
\d_read_reg_22_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(27),
      Q => d_read_reg_22(27),
      R => '0'
    );
\d_read_reg_22_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(28),
      Q => d_read_reg_22(28),
      R => '0'
    );
\d_read_reg_22_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[24]_i_1_n_2\,
      CO(3) => \d_read_reg_22_reg[28]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[28]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[28]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(28 downto 25),
      S(3) => \d_read_reg_22[28]_i_2_n_2\,
      S(2) => \d_read_reg_22[28]_i_3_n_2\,
      S(1) => \d_read_reg_22[28]_i_4_n_2\,
      S(0) => \d_read_reg_22[28]_i_5_n_2\
    );
\d_read_reg_22_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(29),
      Q => d_read_reg_22(29),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(30),
      Q => d_read_reg_22(30),
      R => '0'
    );
\d_read_reg_22_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(31),
      Q => d_read_reg_22(31),
      R => '0'
    );
\d_read_reg_22_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[28]_i_1_n_2\,
      CO(3 downto 2) => \NLW_d_read_reg_22_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \d_read_reg_22_reg[31]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_d_read_reg_22_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_reg_int_s_fu_2867_d(31 downto 29),
      S(3) => '0',
      S(2) => \d_read_reg_22[31]_i_2_n_2\,
      S(1) => \d_read_reg_22[31]_i_3_n_2\,
      S(0) => \d_read_reg_22[31]_i_4_n_2\
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_read_reg_22_reg[4]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[4]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[4]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[4]_i_1_n_5\,
      CYINIT => \^d\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(4 downto 1),
      S(3) => \d_read_reg_22[4]_i_2_n_2\,
      S(2) => \d_read_reg_22[4]_i_3_n_2\,
      S(1) => \d_read_reg_22[4]_i_4_n_2\,
      S(0) => \d_read_reg_22[4]_i_5_n_2\
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_read_reg_22_reg[4]_i_1_n_2\,
      CO(3) => \d_read_reg_22_reg[8]_i_1_n_2\,
      CO(2) => \d_read_reg_22_reg[8]_i_1_n_3\,
      CO(1) => \d_read_reg_22_reg[8]_i_1_n_4\,
      CO(0) => \d_read_reg_22_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_reg_int_s_fu_2867_d(8 downto 5),
      S(3) => \d_read_reg_22[8]_i_2_n_2\,
      S(2) => \d_read_reg_22[8]_i_3_n_2\,
      S(1) => \d_read_reg_22[8]_i_4_n_2\,
      S(0) => \d_read_reg_22[8]_i_5_n_2\
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_d(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
\icmp_ln1225_reg_4869[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => icmp_ln1225_reg_48690,
      I1 => \d_read_reg_22_reg[0]_0\,
      I2 => \add_ln1260_reg_4884_reg[0]\(0),
      I3 => \^e\(0),
      I4 => \icmp_ln1225_reg_4869_reg[0]_0\(0),
      I5 => \icmp_ln1225_reg_4869_reg[0]_1\,
      O => \icmp_ln1225_reg_4869_reg[0]\
    );
\s[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(0),
      O => \d_read_reg_22_reg[31]_0\(0)
    );
\s[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(10),
      O => \d_read_reg_22_reg[31]_0\(10)
    );
\s[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(11),
      O => \d_read_reg_22_reg[31]_0\(11)
    );
\s[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(12),
      I1 => ap_return_int_reg(12),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(12),
      O => \d_read_reg_22_reg[31]_0\(12)
    );
\s[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(13),
      I1 => ap_return_int_reg(13),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(13),
      O => \d_read_reg_22_reg[31]_0\(13)
    );
\s[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(14),
      I1 => ap_return_int_reg(14),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(14),
      O => \d_read_reg_22_reg[31]_0\(14)
    );
\s[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(15),
      I1 => ap_return_int_reg(15),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(15),
      O => \d_read_reg_22_reg[31]_0\(15)
    );
\s[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(16),
      I1 => ap_return_int_reg(16),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(16),
      O => \d_read_reg_22_reg[31]_0\(16)
    );
\s[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(17),
      I1 => ap_return_int_reg(17),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(17),
      O => \d_read_reg_22_reg[31]_0\(17)
    );
\s[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(18),
      I1 => ap_return_int_reg(18),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(18),
      O => \d_read_reg_22_reg[31]_0\(18)
    );
\s[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(19),
      I1 => ap_return_int_reg(19),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(19),
      O => \d_read_reg_22_reg[31]_0\(19)
    );
\s[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(1),
      O => \d_read_reg_22_reg[31]_0\(1)
    );
\s[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(20),
      I1 => ap_return_int_reg(20),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(20),
      O => \d_read_reg_22_reg[31]_0\(20)
    );
\s[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(21),
      I1 => ap_return_int_reg(21),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(21),
      O => \d_read_reg_22_reg[31]_0\(21)
    );
\s[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(22),
      I1 => ap_return_int_reg(22),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(22),
      O => \d_read_reg_22_reg[31]_0\(22)
    );
\s[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(23),
      I1 => ap_return_int_reg(23),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(23),
      O => \d_read_reg_22_reg[31]_0\(23)
    );
\s[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(24),
      I1 => ap_return_int_reg(24),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(24),
      O => \d_read_reg_22_reg[31]_0\(24)
    );
\s[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(25),
      I1 => ap_return_int_reg(25),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(25),
      O => \d_read_reg_22_reg[31]_0\(25)
    );
\s[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(26),
      I1 => ap_return_int_reg(26),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(26),
      O => \d_read_reg_22_reg[31]_0\(26)
    );
\s[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(27),
      I1 => ap_return_int_reg(27),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(27),
      O => \d_read_reg_22_reg[31]_0\(27)
    );
\s[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(28),
      I1 => ap_return_int_reg(28),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(28),
      O => \d_read_reg_22_reg[31]_0\(28)
    );
\s[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(29),
      I1 => ap_return_int_reg(29),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(29),
      O => \d_read_reg_22_reg[31]_0\(29)
    );
\s[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(2),
      O => \d_read_reg_22_reg[31]_0\(2)
    );
\s[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(30),
      I1 => ap_return_int_reg(30),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(30),
      O => \d_read_reg_22_reg[31]_0\(30)
    );
\s[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(31),
      I1 => ap_return_int_reg(31),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[16]\,
      I4 => \s_new_0_fu_474_reg[31]_0\(31),
      O => \d_read_reg_22_reg[31]_0\(31)
    );
\s[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(3),
      O => \d_read_reg_22_reg[31]_0\(3)
    );
\s[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(4),
      O => \d_read_reg_22_reg[31]_0\(4)
    );
\s[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(5),
      O => \d_read_reg_22_reg[31]_0\(5)
    );
\s[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(6),
      O => \d_read_reg_22_reg[31]_0\(6)
    );
\s[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(7),
      O => \d_read_reg_22_reg[31]_0\(7)
    );
\s[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(8),
      O => \d_read_reg_22_reg[31]_0\(8)
    );
\s[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => \^e\(0),
      I3 => \s_new_0_fu_474_reg[0]_2\,
      I4 => \s_new_0_fu_474_reg[31]_0\(9),
      O => \d_read_reg_22_reg[31]_0\(9)
    );
\s_flag_0_fu_478[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      I1 => \d_read_reg_22_reg[0]_1\,
      I2 => ap_enable_reg_pp0_iter12,
      O => \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\
    );
\s_loc_0_fu_470[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F1FFF1"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => grp_reg_int_s_fu_2867_d(0),
      I2 => \s_loc_0_fu_470[0]_i_2_n_2\,
      I3 => Q(0),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(0)
    );
\s_loc_0_fu_470[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(0),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(0),
      O => \s_loc_0_fu_470[0]_i_2_n_2\
    );
\s_loc_0_fu_470[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(10),
      I2 => \s_loc_0_fu_470[10]_i_2_n_2\,
      I3 => Q(10),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(10)
    );
\s_loc_0_fu_470[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(10),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(10),
      O => \s_loc_0_fu_470[10]_i_2_n_2\
    );
\s_loc_0_fu_470[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(11),
      I2 => \s_loc_0_fu_470[11]_i_2_n_2\,
      I3 => Q(11),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(11)
    );
\s_loc_0_fu_470[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(11),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(11),
      O => \s_loc_0_fu_470[11]_i_2_n_2\
    );
\s_loc_0_fu_470[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(12),
      I2 => \s_loc_0_fu_470[12]_i_2_n_2\,
      I3 => Q(12),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(12)
    );
\s_loc_0_fu_470[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(12),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(12),
      O => \s_loc_0_fu_470[12]_i_2_n_2\
    );
\s_loc_0_fu_470[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(13),
      I2 => \s_loc_0_fu_470[13]_i_2_n_2\,
      I3 => Q(13),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(13)
    );
\s_loc_0_fu_470[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(13),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(13),
      O => \s_loc_0_fu_470[13]_i_2_n_2\
    );
\s_loc_0_fu_470[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(14),
      I2 => \s_loc_0_fu_470[14]_i_2_n_2\,
      I3 => Q(14),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(14)
    );
\s_loc_0_fu_470[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(14),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(14),
      O => \s_loc_0_fu_470[14]_i_2_n_2\
    );
\s_loc_0_fu_470[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(15),
      I2 => \s_loc_0_fu_470[15]_i_2_n_2\,
      I3 => Q(15),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(15)
    );
\s_loc_0_fu_470[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(15),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(15),
      O => \s_loc_0_fu_470[15]_i_2_n_2\
    );
\s_loc_0_fu_470[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(16),
      I2 => \s_loc_0_fu_470[16]_i_2_n_2\,
      I3 => Q(16),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(16)
    );
\s_loc_0_fu_470[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(16),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(16),
      O => \s_loc_0_fu_470[16]_i_2_n_2\
    );
\s_loc_0_fu_470[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(17),
      I2 => \s_loc_0_fu_470[17]_i_2_n_2\,
      I3 => Q(17),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(17)
    );
\s_loc_0_fu_470[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(17),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(17),
      O => \s_loc_0_fu_470[17]_i_2_n_2\
    );
\s_loc_0_fu_470[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(18),
      I2 => \s_loc_0_fu_470[18]_i_2_n_2\,
      I3 => Q(18),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(18)
    );
\s_loc_0_fu_470[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(18),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(18),
      O => \s_loc_0_fu_470[18]_i_2_n_2\
    );
\s_loc_0_fu_470[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(19),
      I2 => \s_loc_0_fu_470[19]_i_2_n_2\,
      I3 => Q(19),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(19)
    );
\s_loc_0_fu_470[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(19),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(19),
      O => \s_loc_0_fu_470[19]_i_2_n_2\
    );
\s_loc_0_fu_470[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(1),
      I2 => \s_loc_0_fu_470[1]_i_2_n_2\,
      I3 => Q(1),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(1)
    );
\s_loc_0_fu_470[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(1),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(1),
      O => \s_loc_0_fu_470[1]_i_2_n_2\
    );
\s_loc_0_fu_470[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(20),
      I2 => \s_loc_0_fu_470[20]_i_2_n_2\,
      I3 => Q(20),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(20)
    );
\s_loc_0_fu_470[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(20),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(20),
      O => \s_loc_0_fu_470[20]_i_2_n_2\
    );
\s_loc_0_fu_470[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(21),
      I2 => \s_loc_0_fu_470[21]_i_2_n_2\,
      I3 => Q(21),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(21)
    );
\s_loc_0_fu_470[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(21),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(21),
      O => \s_loc_0_fu_470[21]_i_2_n_2\
    );
\s_loc_0_fu_470[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(22),
      I2 => \s_loc_0_fu_470[22]_i_2_n_2\,
      I3 => Q(22),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(22)
    );
\s_loc_0_fu_470[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(22),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(22),
      O => \s_loc_0_fu_470[22]_i_2_n_2\
    );
\s_loc_0_fu_470[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(23),
      I2 => \s_loc_0_fu_470[23]_i_2_n_2\,
      I3 => Q(23),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(23)
    );
\s_loc_0_fu_470[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(23),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(23),
      O => \s_loc_0_fu_470[23]_i_2_n_2\
    );
\s_loc_0_fu_470[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(24),
      I2 => \s_loc_0_fu_470[24]_i_2_n_2\,
      I3 => Q(24),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(24)
    );
\s_loc_0_fu_470[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(24),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(24),
      O => \s_loc_0_fu_470[24]_i_2_n_2\
    );
\s_loc_0_fu_470[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(25),
      I2 => \s_loc_0_fu_470[25]_i_2_n_2\,
      I3 => Q(25),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(25)
    );
\s_loc_0_fu_470[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(25),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(25),
      O => \s_loc_0_fu_470[25]_i_2_n_2\
    );
\s_loc_0_fu_470[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(26),
      I2 => \s_loc_0_fu_470[26]_i_2_n_2\,
      I3 => Q(26),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(26)
    );
\s_loc_0_fu_470[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(26),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(26),
      O => \s_loc_0_fu_470[26]_i_2_n_2\
    );
\s_loc_0_fu_470[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(27),
      I2 => \s_loc_0_fu_470[27]_i_2_n_2\,
      I3 => Q(27),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(27)
    );
\s_loc_0_fu_470[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(27),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(27),
      O => \s_loc_0_fu_470[27]_i_2_n_2\
    );
\s_loc_0_fu_470[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(28),
      I2 => \s_loc_0_fu_470[28]_i_2_n_2\,
      I3 => Q(28),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(28)
    );
\s_loc_0_fu_470[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(28),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(28),
      O => \s_loc_0_fu_470[28]_i_2_n_2\
    );
\s_loc_0_fu_470[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(29),
      I2 => \s_loc_0_fu_470[29]_i_2_n_2\,
      I3 => Q(29),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(29)
    );
\s_loc_0_fu_470[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(29),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(29),
      O => \s_loc_0_fu_470[29]_i_2_n_2\
    );
\s_loc_0_fu_470[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(2),
      I2 => \s_loc_0_fu_470[2]_i_2_n_2\,
      I3 => Q(2),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(2)
    );
\s_loc_0_fu_470[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(2),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(2),
      O => \s_loc_0_fu_470[2]_i_2_n_2\
    );
\s_loc_0_fu_470[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F444F444F"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(30),
      I2 => \s_loc_0_fu_470_reg[30]\,
      I3 => \s_loc_0_fu_470[30]_i_2_n_2\,
      I4 => \s_loc_0_fu_470_reg[31]\(30),
      I5 => ap_NS_fsm1,
      O => \s_reg[31]\(30)
    );
\s_loc_0_fu_470[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4575557575755575"
    )
        port map (
      I0 => Q(30),
      I1 => \s_loc_0_fu_470_reg[31]_0\,
      I2 => \s_loc_0_fu_470_reg[30]_0\,
      I3 => icmp_ln1262_reg_4912,
      I4 => icmp_ln1264_reg_4916,
      I5 => grp_reg_int_s_fu_2867_ap_return(30),
      O => \s_loc_0_fu_470[30]_i_2_n_2\
    );
\s_loc_0_fu_470[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F444F444F"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(31),
      I2 => \s_loc_0_fu_470_reg[30]\,
      I3 => \s_loc_0_fu_470[31]_i_6_n_2\,
      I4 => \s_loc_0_fu_470_reg[31]\(31),
      I5 => ap_NS_fsm1,
      O => \s_reg[31]\(31)
    );
\s_loc_0_fu_470[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4575557575755575"
    )
        port map (
      I0 => Q(31),
      I1 => \s_loc_0_fu_470_reg[31]_0\,
      I2 => \s_loc_0_fu_470_reg[30]_0\,
      I3 => icmp_ln1262_reg_4912,
      I4 => icmp_ln1264_reg_4916,
      I5 => grp_reg_int_s_fu_2867_ap_return(31),
      O => \s_loc_0_fu_470[31]_i_6_n_2\
    );
\s_loc_0_fu_470[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(3),
      I2 => \s_loc_0_fu_470[3]_i_2_n_2\,
      I3 => Q(3),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(3)
    );
\s_loc_0_fu_470[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(3),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(3),
      O => \s_loc_0_fu_470[3]_i_2_n_2\
    );
\s_loc_0_fu_470[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(4),
      I2 => \s_loc_0_fu_470[4]_i_2_n_2\,
      I3 => Q(4),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(4)
    );
\s_loc_0_fu_470[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(4),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(4),
      O => \s_loc_0_fu_470[4]_i_2_n_2\
    );
\s_loc_0_fu_470[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(5),
      I2 => \s_loc_0_fu_470[5]_i_2_n_2\,
      I3 => Q(5),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(5)
    );
\s_loc_0_fu_470[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(5),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(5),
      O => \s_loc_0_fu_470[5]_i_2_n_2\
    );
\s_loc_0_fu_470[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(6),
      I2 => \s_loc_0_fu_470[6]_i_2_n_2\,
      I3 => Q(6),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(6)
    );
\s_loc_0_fu_470[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(6),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(6),
      O => \s_loc_0_fu_470[6]_i_2_n_2\
    );
\s_loc_0_fu_470[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(7),
      I2 => \s_loc_0_fu_470[7]_i_2_n_2\,
      I3 => Q(7),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(7)
    );
\s_loc_0_fu_470[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(7),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(7),
      O => \s_loc_0_fu_470[7]_i_2_n_2\
    );
\s_loc_0_fu_470[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(8),
      I2 => \s_loc_0_fu_470[8]_i_2_n_2\,
      I3 => Q(8),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(8)
    );
\s_loc_0_fu_470[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(8),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(8),
      O => \s_loc_0_fu_470[8]_i_2_n_2\
    );
\s_loc_0_fu_470[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \s_loc_0_fu_470_reg[0]\,
      I1 => \^d\(9),
      I2 => \s_loc_0_fu_470[9]_i_2_n_2\,
      I3 => Q(9),
      I4 => \s_loc_0_fu_470_reg[0]_0\,
      O => \s_reg[31]\(9)
    );
\s_loc_0_fu_470[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \s_loc_0_fu_470_reg[31]\(9),
      I2 => \s_loc_0_fu_470_reg[0]_1\,
      I3 => \s_loc_0_fu_470_reg[31]_0\,
      I4 => \s_loc_0_fu_470_reg[30]\,
      I5 => grp_reg_int_s_fu_2867_ap_return(9),
      O => \s_loc_0_fu_470[9]_i_2_n_2\
    );
\s_new_0_fu_474[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(0),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(0),
      O => \s_new_0_fu_474_reg[31]\(0)
    );
\s_new_0_fu_474[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(0)
    );
\s_new_0_fu_474[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(10),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(10),
      O => \s_new_0_fu_474_reg[31]\(10)
    );
\s_new_0_fu_474[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(10)
    );
\s_new_0_fu_474[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(11),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(11),
      O => \s_new_0_fu_474_reg[31]\(11)
    );
\s_new_0_fu_474[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(11)
    );
\s_new_0_fu_474[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(12),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(12),
      O => \s_new_0_fu_474_reg[31]\(12)
    );
\s_new_0_fu_474[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(12),
      I1 => ap_return_int_reg(12),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(12)
    );
\s_new_0_fu_474[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(13),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(13),
      O => \s_new_0_fu_474_reg[31]\(13)
    );
\s_new_0_fu_474[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(13),
      I1 => ap_return_int_reg(13),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(13)
    );
\s_new_0_fu_474[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(14),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(14),
      O => \s_new_0_fu_474_reg[31]\(14)
    );
\s_new_0_fu_474[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(14),
      I1 => ap_return_int_reg(14),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(14)
    );
\s_new_0_fu_474[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(15),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(15),
      O => \s_new_0_fu_474_reg[31]\(15)
    );
\s_new_0_fu_474[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(15),
      I1 => ap_return_int_reg(15),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(15)
    );
\s_new_0_fu_474[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(16),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(16),
      O => \s_new_0_fu_474_reg[31]\(16)
    );
\s_new_0_fu_474[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(16),
      I1 => ap_return_int_reg(16),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(16)
    );
\s_new_0_fu_474[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(17),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(17),
      O => \s_new_0_fu_474_reg[31]\(17)
    );
\s_new_0_fu_474[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(17),
      I1 => ap_return_int_reg(17),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(17)
    );
\s_new_0_fu_474[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(18),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(18),
      O => \s_new_0_fu_474_reg[31]\(18)
    );
\s_new_0_fu_474[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(18),
      I1 => ap_return_int_reg(18),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(18)
    );
\s_new_0_fu_474[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(19),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(19),
      O => \s_new_0_fu_474_reg[31]\(19)
    );
\s_new_0_fu_474[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(19),
      I1 => ap_return_int_reg(19),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(19)
    );
\s_new_0_fu_474[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(1),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(1),
      O => \s_new_0_fu_474_reg[31]\(1)
    );
\s_new_0_fu_474[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(1)
    );
\s_new_0_fu_474[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(20),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(20),
      O => \s_new_0_fu_474_reg[31]\(20)
    );
\s_new_0_fu_474[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(20),
      I1 => ap_return_int_reg(20),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(20)
    );
\s_new_0_fu_474[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(21),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(21),
      O => \s_new_0_fu_474_reg[31]\(21)
    );
\s_new_0_fu_474[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(21),
      I1 => ap_return_int_reg(21),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(21)
    );
\s_new_0_fu_474[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(22),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(22),
      O => \s_new_0_fu_474_reg[31]\(22)
    );
\s_new_0_fu_474[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(22),
      I1 => ap_return_int_reg(22),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(22)
    );
\s_new_0_fu_474[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(23),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(23),
      O => \s_new_0_fu_474_reg[31]\(23)
    );
\s_new_0_fu_474[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(23),
      I1 => ap_return_int_reg(23),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(23)
    );
\s_new_0_fu_474[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(24),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(24),
      O => \s_new_0_fu_474_reg[31]\(24)
    );
\s_new_0_fu_474[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(24),
      I1 => ap_return_int_reg(24),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(24)
    );
\s_new_0_fu_474[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(25),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(25),
      O => \s_new_0_fu_474_reg[31]\(25)
    );
\s_new_0_fu_474[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(25),
      I1 => ap_return_int_reg(25),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(25)
    );
\s_new_0_fu_474[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(26),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(26),
      O => \s_new_0_fu_474_reg[31]\(26)
    );
\s_new_0_fu_474[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(26),
      I1 => ap_return_int_reg(26),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(26)
    );
\s_new_0_fu_474[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(27),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(27),
      O => \s_new_0_fu_474_reg[31]\(27)
    );
\s_new_0_fu_474[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(27),
      I1 => ap_return_int_reg(27),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(27)
    );
\s_new_0_fu_474[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(28),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(28),
      O => \s_new_0_fu_474_reg[31]\(28)
    );
\s_new_0_fu_474[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(28),
      I1 => ap_return_int_reg(28),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(28)
    );
\s_new_0_fu_474[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(29),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(29),
      O => \s_new_0_fu_474_reg[31]\(29)
    );
\s_new_0_fu_474[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(29),
      I1 => ap_return_int_reg(29),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(29)
    );
\s_new_0_fu_474[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(2),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(2),
      O => \s_new_0_fu_474_reg[31]\(2)
    );
\s_new_0_fu_474[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(2)
    );
\s_new_0_fu_474[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(30),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(30),
      O => \s_new_0_fu_474_reg[31]\(30)
    );
\s_new_0_fu_474[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(30),
      I1 => ap_return_int_reg(30),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(30)
    );
\s_new_0_fu_474[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(31),
      I4 => \s_new_0_fu_474_reg[16]\,
      I5 => \s_new_0_fu_474_reg[31]_0\(31),
      O => \s_new_0_fu_474_reg[31]\(31)
    );
\s_new_0_fu_474[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln1264_reg_4916,
      I1 => icmp_ln1262_reg_4912,
      I2 => \d_read_reg_22[0]_i_6_n_2\,
      I3 => ap_enable_reg_pp0_iter12,
      I4 => \d_read_reg_22_reg[0]_1\,
      I5 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\,
      O => \^icmp_ln1264_reg_4916_reg[0]\
    );
\s_new_0_fu_474[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(31),
      I1 => ap_return_int_reg(31),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(31)
    );
\s_new_0_fu_474[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(3),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(3),
      O => \s_new_0_fu_474_reg[31]\(3)
    );
\s_new_0_fu_474[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(3)
    );
\s_new_0_fu_474[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(4),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(4),
      O => \s_new_0_fu_474_reg[31]\(4)
    );
\s_new_0_fu_474[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(4)
    );
\s_new_0_fu_474[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(5),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(5),
      O => \s_new_0_fu_474_reg[31]\(5)
    );
\s_new_0_fu_474[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(5)
    );
\s_new_0_fu_474[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(6),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(6),
      O => \s_new_0_fu_474_reg[31]\(6)
    );
\s_new_0_fu_474[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(6)
    );
\s_new_0_fu_474[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(7),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(7),
      O => \s_new_0_fu_474_reg[31]\(7)
    );
\s_new_0_fu_474[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(7)
    );
\s_new_0_fu_474[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(8),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(8),
      O => \s_new_0_fu_474_reg[31]\(8)
    );
\s_new_0_fu_474[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(8)
    );
\s_new_0_fu_474[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEAFF001500"
    )
        port map (
      I0 => \s_new_0_fu_474_reg[0]\,
      I1 => \s_new_0_fu_474_reg[0]_0\,
      I2 => \s_new_0_fu_474_reg[0]_1\,
      I3 => grp_reg_int_s_fu_2867_ap_return(9),
      I4 => \s_new_0_fu_474_reg[0]_2\,
      I5 => \s_new_0_fu_474_reg[31]_0\(9),
      O => \s_new_0_fu_474_reg[31]\(9)
    );
\s_new_0_fu_474[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => \^e\(0),
      O => grp_reg_int_s_fu_2867_ap_return(9)
    );
\select_ln1225_1_reg_4896[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_reg_int_s_fu_2867_d(0),
      O => \^d\(0)
    );
\select_ln1225_1_reg_4896[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(10),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(10),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(10),
      O => \^d\(10)
    );
\select_ln1225_1_reg_4896[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(11),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(11),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(11),
      O => \^d\(11)
    );
\select_ln1225_1_reg_4896[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(12),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(12),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(12),
      O => \^d\(12)
    );
\select_ln1225_1_reg_4896[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(13),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(13),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(13),
      O => \^d\(13)
    );
\select_ln1225_1_reg_4896[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(14),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(14),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(14),
      O => \^d\(14)
    );
\select_ln1225_1_reg_4896[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(15),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(15),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(15),
      O => \^d\(15)
    );
\select_ln1225_1_reg_4896[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(16),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(16),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(16),
      O => \^d\(16)
    );
\select_ln1225_1_reg_4896[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(17),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(17),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(17),
      O => \^d\(17)
    );
\select_ln1225_1_reg_4896[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(18),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(18),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(18),
      O => \^d\(18)
    );
\select_ln1225_1_reg_4896[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(19),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(19),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(19),
      O => \^d\(19)
    );
\select_ln1225_1_reg_4896[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(1),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(1),
      O => \^d\(1)
    );
\select_ln1225_1_reg_4896[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(20),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(20),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(20),
      O => \^d\(20)
    );
\select_ln1225_1_reg_4896[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(21),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(21),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(21),
      O => \^d\(21)
    );
\select_ln1225_1_reg_4896[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(22),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(22),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(22),
      O => \^d\(22)
    );
\select_ln1225_1_reg_4896[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(23),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(23),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(23),
      O => \^d\(23)
    );
\select_ln1225_1_reg_4896[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(24),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(24),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(24),
      O => \^d\(24)
    );
\select_ln1225_1_reg_4896[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(25),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(25),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(25),
      O => \^d\(25)
    );
\select_ln1225_1_reg_4896[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(26),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(26),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(26),
      O => \^d\(26)
    );
\select_ln1225_1_reg_4896[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(27),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(27),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(27),
      O => \^d\(27)
    );
\select_ln1225_1_reg_4896[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(28),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(28),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(28),
      O => \^d\(28)
    );
\select_ln1225_1_reg_4896[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(29),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(29),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(29),
      O => \^d\(29)
    );
\select_ln1225_1_reg_4896[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(2),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(2),
      O => \^d\(2)
    );
\select_ln1225_1_reg_4896[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(30),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(30),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(30),
      O => \^d\(30)
    );
\select_ln1225_1_reg_4896[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_0\,
      I1 => \^icmp_ln1264_reg_4916_reg[0]\,
      O => \select_ln1225_1_reg_4896[30]_i_2_n_2\
    );
\select_ln1225_1_reg_4896[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(31),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(31),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[31]_i_4_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(31),
      O => \^d\(31)
    );
\select_ln1225_1_reg_4896[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter12_reg_0\,
      O => \select_ln1225_1_reg_4896[31]_i_3_n_2\
    );
\select_ln1225_1_reg_4896[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_0\,
      I1 => icmp_ln1256_reg_4876_pp0_iter11_reg,
      I2 => icmp_ln1258_reg_4880_pp0_iter11_reg,
      I3 => \^icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\,
      I4 => icmp_ln1262_reg_4912,
      I5 => icmp_ln1264_reg_4916,
      O => \select_ln1225_1_reg_4896[31]_i_4_n_2\
    );
\select_ln1225_1_reg_4896[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(3),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(3),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(3),
      O => \^d\(3)
    );
\select_ln1225_1_reg_4896[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]_0\,
      I1 => \select_ln1225_1_reg_4896[4]_i_2_n_2\,
      I2 => \^ap_enable_reg_pp0_iter12_reg_0\,
      I3 => \select_ln1225_1_reg_4896_reg[31]\(4),
      I4 => \^ap_enable_reg_pp0_iter12_reg\,
      I5 => Q(4),
      O => \^d\(4)
    );
\select_ln1225_1_reg_4896[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_return_int_reg(4),
      I2 => d_read_reg_22(4),
      I3 => \d_read_reg_22[0]_i_7_n_2\,
      O => \select_ln1225_1_reg_4896[4]_i_2_n_2\
    );
\select_ln1225_1_reg_4896[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(5),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(5),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(5),
      O => \^d\(5)
    );
\select_ln1225_1_reg_4896[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(6),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(6),
      O => \^d\(6)
    );
\select_ln1225_1_reg_4896[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(7),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(7),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(7),
      O => \^d\(7)
    );
\select_ln1225_1_reg_4896[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(8),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(8),
      O => \^d\(8)
    );
\select_ln1225_1_reg_4896[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB800B800"
    )
        port map (
      I0 => Q(9),
      I1 => \^ap_enable_reg_pp0_iter12_reg\,
      I2 => \select_ln1225_1_reg_4896_reg[31]\(9),
      I3 => \select_ln1225_1_reg_4896[31]_i_3_n_2\,
      I4 => \select_ln1225_1_reg_4896[30]_i_2_n_2\,
      I5 => grp_reg_int_s_fu_2867_ap_return(9),
      O => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s is
  port (
    \ap_return_int_reg_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[9]_0\ : out STD_LOGIC;
    \ap_return_int_reg_reg[0]_0\ : out STD_LOGIC;
    \ap_return_int_reg_reg[0]_1\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1258_fu_2669_p2 : in STD_LOGIC;
    \ap_return_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1258_reg_4880_reg[0]\ : in STD_LOGIC;
    icmp_ln1258_reg_4880 : in STD_LOGIC;
    \icmp_ln1256_reg_4876_reg[0]\ : in STD_LOGIC;
    icmp_ln1225_reg_48690 : in STD_LOGIC;
    icmp_ln1256_reg_4876 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s : entity is "design_1_v_tpg_0_0_reg_unsigned_short_s";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \icmp_ln1256_reg_4876[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln1256_reg_4876[0]_i_7_n_2\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \ap_return_int_reg_reg[15]_0\(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\icmp_ln1256_reg_4876[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \ap_return_int_reg_reg[15]_0\(0),
      I3 => \icmp_ln1256_reg_4876_reg[0]\,
      I4 => icmp_ln1225_reg_48690,
      I5 => icmp_ln1256_reg_4876,
      O => \ap_return_int_reg_reg[0]_1\
    );
\icmp_ln1256_reg_4876[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_return_int_reg(7),
      I1 => ap_return_int_reg(2),
      I2 => ap_return_int_reg(8),
      I3 => ap_return_int_reg(3),
      O => \icmp_ln1256_reg_4876[0]_i_10_n_2\
    );
\icmp_ln1256_reg_4876[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_return_int_reg(9),
      I1 => ap_return_int_reg(10),
      I2 => \icmp_ln1256_reg_4876[0]_i_7_n_2\,
      I3 => ap_return_int_reg(11),
      I4 => ap_return_int_reg(13),
      I5 => ap_return_int_reg(14),
      O => \ap_return_int_reg_reg[9]_0\
    );
\icmp_ln1256_reg_4876[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_return_int_reg(1),
      I1 => ap_return_int_reg(15),
      I2 => ap_return_int_reg(12),
      I3 => E(0),
      O => \icmp_ln1256_reg_4876[0]_i_7_n_2\
    );
\icmp_ln1256_reg_4876[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_return_int_reg(6),
      I1 => ap_return_int_reg(4),
      I2 => E(0),
      I3 => ap_return_int_reg(5),
      I4 => \icmp_ln1256_reg_4876[0]_i_10_n_2\,
      O => \ap_return_int_reg_reg[6]_0\
    );
\icmp_ln1258_reg_4880[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFA8080000"
    )
        port map (
      I0 => icmp_ln1258_fu_2669_p2,
      I1 => \^q\(0),
      I2 => E(0),
      I3 => \ap_return_int_reg_reg[15]_0\(0),
      I4 => \icmp_ln1258_reg_4880_reg[0]\,
      I5 => icmp_ln1258_reg_4880,
      O => \ap_return_int_reg_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \sof_3_reg_226_reg[0]\ : out STD_LOGIC;
    clear : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \counter_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \icmp_ln962_reg_507_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    counter_loc_0_fu_126_reg_0_sp_1 : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \sof_3_reg_226_reg[0]_0\ : in STD_LOGIC;
    sof_fu_122 : in STD_LOGIC;
    ovrlayYUV_empty_n : in STD_LOGIC;
    \sof_3_reg_226_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    load : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_215_reg[12]\ : in STD_LOGIC;
    \icmp_ln962_reg_507_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    counter : in STD_LOGIC_VECTOR ( 0 to 0 );
    counter_loc_0_fu_126_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln962_reg_507 : in STD_LOGIC;
    \fid_preg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both : entity is "design_1_v_tpg_0_0_regslice_both";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_2_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_2_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC;
  signal \^clear\ : STD_LOGIC;
  signal counter_loc_0_fu_1260 : STD_LOGIC;
  signal counter_loc_0_fu_126_reg_0_sn_1 : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^internal_empty_n_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \counter_loc_0_fu_126[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of fid_INST_0_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of fid_INST_0_i_7 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of fid_INST_0_i_8 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i_1_reg_488[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \icmp_ln962_reg_507[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair219";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[2]_1\ <= \^ap_cs_fsm_reg[2]_1\;
  clear <= \^clear\;
  counter_loc_0_fu_126_reg_0_sp_1 <= counter_loc_0_fu_126_reg_0_sn_1;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  internal_empty_n_reg_1 <= \^internal_empty_n_reg_1\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_2_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_2_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_2_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_2_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_2_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_2_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_2_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_2_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_2_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_2_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_2_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_2_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_2_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_2_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_2_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_2_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_2_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_2_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_2_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_2_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_2_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_2_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_2_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_2_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => B_V_data_1_sel_rd_i_1_n_2
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_2,
      Q => B_V_data_1_sel_rd_reg_n_2,
      R => SS(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => ovrlayYUV_empty_n,
      I4 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_2
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_2,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2222"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^internal_empty_n_reg\,
      I2 => m_axis_video_TREADY,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_2\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFF00FFFF"
    )
        port map (
      I0 => ovrlayYUV_empty_n,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => Q(2),
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^e\(0),
      I1 => CO(0),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => load,
      I5 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^clear\,
      I1 => \ap_CS_fsm[3]_i_2__1_n_2\,
      I2 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_2\,
      I1 => Q(2),
      I2 => CO(0),
      I3 => \^e\(0),
      I4 => \j_reg_215_reg[12]\,
      O => D(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45404040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => ap_enable_reg_pp0_iter2_reg_0,
      I3 => \icmp_ln962_reg_507_reg[0]_0\(0),
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[3]_i_2__1_n_2\
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DF00DF000000"
    )
        port map (
      I0 => \icmp_ln962_reg_507_reg[0]_0\(0),
      I1 => \^internal_empty_n_reg_1\,
      I2 => Q(2),
      I3 => ap_rst_n,
      I4 => \^clear\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4004444C0000000"
    )
        port map (
      I0 => \^clear\,
      I1 => ap_rst_n,
      I2 => ovrlayYUV_empty_n,
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => ap_enable_reg_pp0_iter2_reg_0,
      O => ap_rst_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => counter_loc_0_fu_126_reg(0),
      I1 => counter_loc_0_fu_1260,
      I2 => counter(0),
      O => counter_loc_0_fu_126_reg_0_sn_1
    );
\counter[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_1\,
      I1 => icmp_ln962_reg_507,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => Q(2),
      I4 => \sof_3_reg_226_reg[0]_0\,
      O => counter_loc_0_fu_1260
    );
\counter_loc_0_fu_126[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80BFBF80"
    )
        port map (
      I0 => counter(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => Q(0),
      I3 => counter_loc_0_fu_126_reg(0),
      I4 => counter_loc_0_fu_1260,
      O => \counter_reg[0]\
    );
fid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => ovrlayYUV_empty_n,
      I4 => \fid_preg_reg[0]\(0),
      O => \ap_CS_fsm_reg[2]_3\
    );
fid_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ovrlayYUV_empty_n,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => ap_enable_reg_pp0_iter2_reg,
      I3 => Q(2),
      O => \^internal_empty_n_reg\
    );
fid_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^internal_empty_n_reg_1\,
      I1 => Q(2),
      I2 => \icmp_ln962_reg_507_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter0,
      O => \^ap_cs_fsm_reg[2]_1\
    );
\i_1_reg_488[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => m_axis_video_TREADY,
      O => \^e\(0)
    );
\icmp_ln962_reg_507[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => icmp_ln962_reg_507,
      I1 => \^internal_empty_n_reg_1\,
      I2 => Q(2),
      I3 => \icmp_ln962_reg_507_reg[0]_0\(0),
      O => \icmp_ln962_reg_507_reg[0]\
    );
\j_reg_215[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040404"
    )
        port map (
      I0 => \j_reg_215_reg[12]\,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => m_axis_video_TREADY,
      I5 => CO(0),
      O => \^clear\
    );
\j_reg_215[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F4C"
    )
        port map (
      I0 => ovrlayYUV_empty_n,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => ap_enable_reg_pp0_iter2_reg_0,
      O => \^internal_empty_n_reg_1\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => CO(0),
      I1 => m_axis_video_TREADY,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => Q(1),
      O => MultiPixStream2AXIvideo_U0_ap_ready
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080800000000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => Q(1),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => m_axis_video_TREADY,
      I5 => CO(0),
      O => internal_empty_n_reg_0
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => ovrlayYUV_empty_n,
      I4 => shiftReg_ce,
      O => \ap_CS_fsm_reg[2]_2\(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => ovrlayYUV_empty_n,
      I4 => shiftReg_ce,
      O => \ap_CS_fsm_reg[2]_0\
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_2_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_2_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_2,
      O => m_axis_video_TDATA(9)
    );
\sof_3_reg_226[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACAC0CACACA"
    )
        port map (
      I0 => \sof_3_reg_226_reg[0]_0\,
      I1 => sof_fu_122,
      I2 => \^clear\,
      I3 => ovrlayYUV_empty_n,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \sof_3_reg_226_reg[0]_1\,
      O => \sof_3_reg_226_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axi_last_V_reg_511 : in STD_LOGIC;
    ovrlayYUV_empty_n : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\ : entity is "design_1_v_tpg_0_0_regslice_both";
end \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair226";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_511,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_511,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_2\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ovrlayYUV_empty_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => B_V_data_1_sel_wr_reg_1,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_2\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_2\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => SS(0)
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_7\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    ovrlayYUV_empty_n : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_7\ : entity is "design_1_v_tpg_0_0_regslice_both";
end \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_7\;

architecture STRUCTURE of \design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_7\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair227";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_2\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ovrlayYUV_empty_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => B_V_data_1_sel_wr_reg_1,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_2\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_2\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg_n_2_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => SS(0)
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    load : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    tpgForeground_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 : entity is "design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => \ap_CS_fsm_reg[1]\(0),
      O => load
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => MultiPixStream2AXIvideo_U0_ap_ready,
      I3 => \internal_full_n_i_2__0_n_2\,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_2\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \internal_full_n_i_2__0_n_2\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__1_n_2\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => tpgForeground_U0_ap_start,
      I2 => start_once_reg,
      O => \internal_full_n_i_2__0_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_2\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => MultiPixStream2AXIvideo_U0_ap_ready,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => tpgForeground_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => start_once_reg,
      I2 => tpgForeground_U0_ap_start,
      I3 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 is
  port (
    start_for_tpgForeground_U0_full_n : out STD_LOGIC;
    tpgForeground_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    tpgBackground_U0_ap_start : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 : entity is "design_1_v_tpg_0_0_start_for_tpgForeground_U0";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 is
  signal int_ap_idle_i_2_n_2 : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n_i_2_n_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_tpgforeground_u0_full_n\ : STD_LOGIC;
  signal \^tpgforeground_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of int_ap_idle_i_2 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair247";
begin
  start_for_tpgForeground_U0_full_n <= \^start_for_tpgforeground_u0_full_n\;
  tpgForeground_U0_ap_start <= \^tpgforeground_u0_ap_start\;
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_2,
      I1 => Q(0),
      I2 => int_ap_idle_reg(0),
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => int_ap_idle_reg_0(0),
      I5 => int_ap_idle_reg_1,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^tpgforeground_u0_ap_start\,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => start_once_reg,
      O => int_ap_idle_i_2_n_2
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[1]\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^tpgforeground_u0_ap_start\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^tpgforeground_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_tpgforeground_u0_full_n\,
      I2 => \mOutPtr_reg_n_2_[1]\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => internal_full_n_i_2_n_2,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^tpgforeground_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(1),
      O => internal_full_n_i_2_n_2
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^start_for_tpgforeground_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^tpgforeground_u0_ap_start\,
      I1 => internal_empty_n_reg_0,
      I2 => start_once_reg_0,
      I3 => tpgBackground_U0_ap_start,
      I4 => \^start_for_tpgforeground_u0_full_n\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Q(1),
      I3 => CO(0),
      I4 => \^tpgforeground_u0_ap_start\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    \q0_reg[7]_2\ : out STD_LOGIC;
    blkYuv_ce0 : in STD_LOGIC;
    select_ln1150_fu_3084_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \grnYuv_load_reg_5165_reg[5]\ : in STD_LOGIC;
    \grnYuv_load_reg_5165_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grnYuv_load_reg_5165_reg[5]_1\ : in STD_LOGIC;
    bluYuv_load_reg_5160 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grnYuv_load_reg_5165 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv_rom : entity is "design_1_v_tpg_0_0_tpgBackground_bluYuv_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv_rom is
  signal \q0_reg_n_2_[7]\ : STD_LOGIC;
begin
\bluYuv_load_reg_5160[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \q0_reg_n_2_[7]\,
      I1 => \grnYuv_load_reg_5165_reg[5]\,
      I2 => \grnYuv_load_reg_5165_reg[5]_0\(1),
      I3 => \grnYuv_load_reg_5165_reg[5]_0\(0),
      I4 => \grnYuv_load_reg_5165_reg[5]_1\,
      I5 => bluYuv_load_reg_5160(0),
      O => \q0_reg[7]_1\
    );
\bluYuv_load_reg_5160[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \q0_reg_n_2_[7]\,
      I1 => \grnYuv_load_reg_5165_reg[5]\,
      I2 => \grnYuv_load_reg_5165_reg[5]_0\(1),
      I3 => \grnYuv_load_reg_5165_reg[5]_0\(0),
      I4 => \grnYuv_load_reg_5165_reg[5]_1\,
      I5 => bluYuv_load_reg_5160(1),
      O => \q0_reg[7]_0\
    );
\grnYuv_load_reg_5165[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \q0_reg_n_2_[7]\,
      I1 => \grnYuv_load_reg_5165_reg[5]\,
      I2 => \grnYuv_load_reg_5165_reg[5]_0\(0),
      I3 => \grnYuv_load_reg_5165_reg[5]_0\(1),
      I4 => \grnYuv_load_reg_5165_reg[5]_1\,
      I5 => grnYuv_load_reg_5165(0),
      O => \q0_reg[7]_2\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => blkYuv_ce0,
      D => select_ln1150_fu_3084_p3(0),
      Q => \q0_reg_n_2_[7]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    \q0_reg[7]_2\ : out STD_LOGIC;
    blkYuv_ce0 : in STD_LOGIC;
    select_ln1150_fu_3084_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \redYuv_load_reg_5170_reg[7]\ : in STD_LOGIC;
    \redYuv_load_reg_5170_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \redYuv_load_reg_5170_reg[7]_1\ : in STD_LOGIC;
    redYuv_load_reg_5170 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grnYuv_load_reg_5165 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv_rom : entity is "design_1_v_tpg_0_0_tpgBackground_redYuv_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv_rom is
  signal \q0_reg_n_2_[7]\ : STD_LOGIC;
begin
\grnYuv_load_reg_5165[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \q0_reg_n_2_[7]\,
      I1 => \redYuv_load_reg_5170_reg[7]\,
      I2 => \redYuv_load_reg_5170_reg[7]_0\(0),
      I3 => \redYuv_load_reg_5170_reg[7]_0\(1),
      I4 => \redYuv_load_reg_5170_reg[7]_1\,
      I5 => grnYuv_load_reg_5165(0),
      O => \q0_reg[7]_2\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => blkYuv_ce0,
      D => select_ln1150_fu_3084_p3(0),
      Q => \q0_reg_n_2_[7]\,
      R => '0'
    );
\redYuv_load_reg_5170[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q0_reg_n_2_[7]\,
      I1 => \redYuv_load_reg_5170_reg[7]\,
      I2 => \redYuv_load_reg_5170_reg[7]_0\(0),
      I3 => \redYuv_load_reg_5170_reg[7]_0\(1),
      I4 => \redYuv_load_reg_5170_reg[7]_1\,
      I5 => redYuv_load_reg_5170(0),
      O => \q0_reg[7]_1\
    );
\redYuv_load_reg_5170[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \q0_reg_n_2_[7]\,
      I1 => \redYuv_load_reg_5170_reg[7]\,
      I2 => \redYuv_load_reg_5170_reg[7]_0\(0),
      I3 => \redYuv_load_reg_5170_reg[7]_0\(1),
      I4 => \redYuv_load_reg_5170_reg[7]_1\,
      I5 => redYuv_load_reg_5170(1),
      O => \q0_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom : entity is "design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom is
  port (
    \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hBarSel_4_loc_2_reg_1085_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln878_3_reg_4658_pp0_iter12_reg : in STD_LOGIC;
    add_ln1248_reg_4946 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln527_reg_4605_pp0_iter12_reg : in STD_LOGIC;
    icmp_ln1089_reg_4609_pp0_iter12_reg : in STD_LOGIC;
    outpix_val_V_0_20_reg_4584_pp0_iter13_reg : in STD_LOGIC;
    \select_ln1581_reg_5093_reg[7]\ : in STD_LOGIC;
    \select_ln1581_reg_5093_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1581_reg_5093_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom : entity is "design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom is
  signal \^icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tpgBarSelYuv_v_ce0 : STD_LOGIC;
begin
  \icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\ <= \^icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\;
  \q0_reg[7]_0\(3 downto 0) <= \^q0_reg[7]_0\(3 downto 0);
\hBarSel_4_flag_0_fu_466[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \q0_reg[0]_2\,
      I1 => icmp_ln527_reg_4605_pp0_iter12_reg,
      I2 => icmp_ln1089_reg_4609_pp0_iter12_reg,
      O => \^icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\
    );
\hBarSel_4_loc_0_fu_458[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\,
      I2 => \hBarSel_4_loc_2_reg_1085_reg[2]\(0),
      I3 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I4 => add_ln1248_reg_4946(0),
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\
    );
\hBarSel_4_loc_0_fu_458[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(1),
      I1 => \^icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\,
      I2 => \hBarSel_4_loc_2_reg_1085_reg[2]\(1),
      I3 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I4 => add_ln1248_reg_4946(1),
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\
    );
\hBarSel_4_loc_0_fu_458[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(2),
      I1 => \^icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\,
      I2 => \hBarSel_4_loc_2_reg_1085_reg[2]\(2),
      I3 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I4 => add_ln1248_reg_4946(2),
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA8A0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => bckgndYUV_full_n,
      I4 => \q0_reg[0]_2\,
      I5 => \q0_reg[0]_3\(0),
      O => tpgBarSelYuv_v_ce0
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_v_ce0,
      D => \q0_reg[7]_1\(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_v_ce0,
      D => \q0_reg[7]_1\(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_v_ce0,
      D => \q0_reg[7]_1\(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tpgBarSelYuv_v_ce0,
      D => \q0_reg[7]_1\(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\select_ln1423_reg_5125[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I1 => \select_ln1581_reg_5093_reg[7]\,
      I2 => \select_ln1581_reg_5093_reg[7]_0\(0),
      I3 => \^q0_reg[7]_0\(0),
      I4 => \select_ln1581_reg_5093_reg[7]_1\(0),
      O => D(0)
    );
\select_ln1423_reg_5125[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I1 => \select_ln1581_reg_5093_reg[7]\,
      I2 => \select_ln1581_reg_5093_reg[7]_0\(0),
      I3 => \^q0_reg[7]_0\(1),
      I4 => \select_ln1581_reg_5093_reg[7]_1\(2),
      O => D(1)
    );
\select_ln1423_reg_5125[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I1 => \select_ln1581_reg_5093_reg[7]\,
      I2 => \select_ln1581_reg_5093_reg[7]_0\(0),
      I3 => \^q0_reg[7]_0\(2),
      I4 => \select_ln1581_reg_5093_reg[7]_1\(1),
      O => D(2)
    );
\select_ln1423_reg_5125[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I1 => \select_ln1581_reg_5093_reg[7]\,
      I2 => \select_ln1581_reg_5093_reg[7]_0\(0),
      I3 => \^q0_reg[7]_0\(2),
      I4 => \select_ln1581_reg_5093_reg[7]_1\(2),
      O => D(3)
    );
\select_ln1423_reg_5125[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF758A00"
    )
        port map (
      I0 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I1 => \select_ln1581_reg_5093_reg[7]\,
      I2 => \select_ln1581_reg_5093_reg[7]_0\(0),
      I3 => \^q0_reg[7]_0\(3),
      I4 => \select_ln1581_reg_5093_reg[7]_1\(3),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom : entity is "design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[0]_0\(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom is
  port (
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln1578_fu_2890_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom : entity is "design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom is
  signal \g0_b0__0_n_2\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal tpgBarSelYuv_v_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \q0[7]_i_2__0\ : label is "soft_lutpair290";
begin
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
\g0_b0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1578_fu_2890_p1(0),
      I1 => ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057(0),
      O => \g0_b0__0_n_2\
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => tpgBarSelYuv_v_address0(0),
      I1 => tpgBarSelYuv_v_address0(1),
      I2 => tpgBarSelYuv_v_address0(2),
      O => \q0_reg[0]_1\(0)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => tpgBarSelYuv_v_address0(0),
      I1 => tpgBarSelYuv_v_address0(1),
      I2 => tpgBarSelYuv_v_address0(2),
      O => \q0_reg[0]_1\(1)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => tpgBarSelYuv_v_address0(2),
      I1 => tpgBarSelYuv_v_address0(0),
      I2 => tpgBarSelYuv_v_address0(1),
      O => \q0_reg[0]_1\(2)
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => tpgBarSelYuv_v_address0(1),
      I1 => tpgBarSelYuv_v_address0(0),
      I2 => tpgBarSelYuv_v_address0(2),
      O => \q0_reg[0]_1\(3)
    );
\q0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \q0_reg[7]_3\,
      I1 => \q0_reg[7]_0\,
      I2 => \^q0_reg[0]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\,
      I5 => Q(1),
      O => tpgBarSelYuv_v_address0(1)
    );
\q0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => \q0_reg[7]_0\,
      I2 => \^q0_reg[0]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\,
      I5 => Q(0),
      O => tpgBarSelYuv_v_address0(0)
    );
\q0[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \q0_reg[7]_4\,
      I1 => \q0_reg[7]_0\,
      I2 => \^q0_reg[0]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[7]_2\,
      I5 => Q(2),
      O => tpgBarSelYuv_v_address0(2)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \g0_b0__0_n_2\,
      Q => \^q0_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DOADO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC;
    q1_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    b_reg_47170 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q1_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    q1_reg_4 : in STD_LOGIC;
    q1_reg_5 : in STD_LOGIC;
    q0_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    x_2_reg_4579_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom : entity is "design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal q0_reg_i_13_n_2 : STD_LOGIC;
  signal q0_reg_i_15_n_2 : STD_LOGIC;
  signal q0_reg_i_3_n_2 : STD_LOGIC;
  signal q0_reg_i_4_n_2 : STD_LOGIC;
  signal q0_reg_i_5_n_2 : STD_LOGIC;
  signal q0_reg_i_6_n_2 : STD_LOGIC;
  signal q0_reg_i_7_n_2 : STD_LOGIC;
  signal q0_reg_i_8_n_2 : STD_LOGIC;
  signal q0_reg_i_9_n_2 : STD_LOGIC;
  signal \^q1_reg\ : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal q1_reg_i_10_n_2 : STD_LOGIC;
  signal q1_reg_i_11_n_2 : STD_LOGIC;
  signal q1_reg_i_12_n_2 : STD_LOGIC;
  signal q1_reg_i_1_n_2 : STD_LOGIC;
  signal q1_reg_i_2_n_2 : STD_LOGIC;
  signal q1_reg_i_3_n_2 : STD_LOGIC;
  signal q1_reg_i_4_n_2 : STD_LOGIC;
  signal q1_reg_i_5_n_2 : STD_LOGIC;
  signal q1_reg_i_6_n_2 : STD_LOGIC;
  signal q1_reg_i_7_n_2 : STD_LOGIC;
  signal q1_reg_i_8_n_2 : STD_LOGIC;
  signal q1_reg_i_9_n_2 : STD_LOGIC;
  signal q2_reg : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal sel : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tpgSinTableArray_9bit_load_1_reg_46860 : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b_reg_4717[6]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \b_reg_4717[7]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \g_reg_4712[6]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \g_reg_4712[7]_i_1\ : label is "soft_lutpair293";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 18432;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "tpgSinTableArray_9bit_U/design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "";
  attribute RTL_RAM_BITS of q1_reg : label is 18432;
  attribute RTL_RAM_NAME of q1_reg : label is "tpgSinTableArray_9bit_U/design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1";
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end of q1_reg : label is 2047;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end of q1_reg : label is 8;
  attribute SOFT_HLUTNM of \r_reg_4706[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \r_reg_4706[7]_i_1\ : label is "soft_lutpair292";
begin
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  DOADO(6 downto 0) <= \^doado\(6 downto 0);
  DOBDO(6 downto 0) <= \^dobdo\(6 downto 0);
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  internal_full_n_reg <= \^internal_full_n_reg\;
\b_reg_4717[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => b_reg_47170,
      I1 => \^q0_reg\(8),
      I2 => \^q0_reg\(7),
      O => SS(0)
    );
\b_reg_4717[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => \^q0_reg\(7),
      O => D(7)
    );
\g_reg_4712[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => b_reg_47170,
      O => q1_reg_2
    );
\g_reg_4712[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      O => q1_reg_1
    );
p_reg_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(6),
      O => \^addrbwraddr\(6)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(5),
      O => \^addrbwraddr\(5)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(4),
      O => \^addrbwraddr\(4)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(3),
      O => \^addrbwraddr\(3)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(2),
      O => \^addrbwraddr\(2)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(1),
      O => \^addrbwraddr\(1)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(0),
      O => \^addrbwraddr\(0)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      O => A(7)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      O => q1_reg_0(7)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(6),
      O => A(6)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(6),
      O => q1_reg_0(6)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(5),
      O => A(5)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(5),
      O => q1_reg_0(5)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(4),
      O => A(4)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(4),
      O => q1_reg_0(4)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(3),
      O => A(3)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(3),
      O => q1_reg_0(3)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(10),
      O => \^addrbwraddr\(10)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(2),
      O => A(2)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(2),
      O => q1_reg_0(2)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(9),
      O => \^addrbwraddr\(9)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(1),
      O => A(1)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(1),
      O => q1_reg_0(1)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(8),
      O => \^addrbwraddr\(8)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => \^dobdo\(0),
      O => A(0)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^q1_reg\(8),
      I1 => \^q1_reg\(7),
      I2 => \^doado\(0),
      O => q1_reg_0(0)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => q0_reg_3(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => q0_reg_2,
      I3 => Q(0),
      I4 => x_2_reg_4579_reg(7),
      O => \^addrbwraddr\(7)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000",
      INIT_01 => X"18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C",
      INIT_02 => X"242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918",
      INIT_03 => X"30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525",
      INIT_04 => X"3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130",
      INIT_05 => X"4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C",
      INIT_06 => X"5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747",
      INIT_07 => X"5A59595959585858575757575656565555555554545453535353525252515151",
      INIT_08 => X"62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A",
      INIT_09 => X"6A69696969696868686867676767676666666665656565646464646363636362",
      INIT_0A => X"707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A",
      INIT_0B => X"7675757575757575747474747474737373737373727272727271717171717170",
      INIT_0C => X"7A7A7A7A79797979797979797878787878787877777777777777767676767676",
      INIT_0D => X"7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A",
      INIT_0E => X"7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80",
      INIT_11 => X"7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D",
      INIT_13 => X"7676767676777777777777777878787878787879797979797979797A7A7A7A7A",
      INIT_14 => X"7171717171717272727272737373737373747474747474757575757575757676",
      INIT_15 => X"6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070",
      INIT_16 => X"6363636364646464656565656666666667676767676868686869696969696A6A",
      INIT_17 => X"5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262",
      INIT_18 => X"5151525252535353535454545555555556565657575757585858595959595A5A",
      INIT_19 => X"47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051",
      INIT_1A => X"3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647",
      INIT_1B => X"313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C",
      INIT_1C => X"2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030",
      INIT_1D => X"19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425",
      INIT_1E => X"0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818",
      INIT_1F => X"000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C",
      INIT_20 => X"F3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00",
      INIT_21 => X"E7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3",
      INIT_22 => X"DBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7",
      INIT_23 => X"CFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA",
      INIT_24 => X"C4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF",
      INIT_25 => X"B9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3",
      INIT_26 => X"AFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8",
      INIT_27 => X"A5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE",
      INIT_28 => X"9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5",
      INIT_29 => X"959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D",
      INIT_2A => X"8F8F8F8F90909090909191919191929292929293939393939494949494959595",
      INIT_2B => X"898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F",
      INIT_2C => X"8585858586868686868686868787878787878788888888888888898989898989",
      INIT_2D => X"8282828282828383838383838383838383848484848484848484848585858585",
      INIT_2E => X"8080808080808080818181818181818181818181818181818182828282828282",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8282828282828181818181818181818181818181818181808080808080808080",
      INIT_32 => X"8585858584848484848484848484838383838383838383838382828282828282",
      INIT_33 => X"8989898989888888888888888787878787878786868686868686868585858585",
      INIT_34 => X"8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989",
      INIT_35 => X"9595949494949493939393939292929292919191919190909090908F8F8F8F8F",
      INIT_36 => X"9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595",
      INIT_37 => X"A5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D",
      INIT_38 => X"AEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5",
      INIT_39 => X"B8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE",
      INIT_3A => X"C3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8",
      INIT_3B => X"CECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3",
      INIT_3C => X"DADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF",
      INIT_3D => X"E6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA",
      INIT_3E => X"F3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7",
      INIT_3F => X"FFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => q0_reg_i_3_n_2,
      ADDRARDADDR(12) => q0_reg_i_4_n_2,
      ADDRARDADDR(11) => q0_reg_i_5_n_2,
      ADDRARDADDR(10) => q0_reg_i_6_n_2,
      ADDRARDADDR(9) => q0_reg_i_7_n_2,
      ADDRARDADDR(8) => q0_reg_i_8_n_2,
      ADDRARDADDR(7) => q0_reg_i_9_n_2,
      ADDRARDADDR(6 downto 5) => sel(3 downto 2),
      ADDRARDADDR(4 downto 3) => \^addrbwraddr\(1 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7) => \^q0_reg\(7),
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7) => q2_reg(7),
      DOBDO(6 downto 0) => \^dobdo\(6 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(8),
      DOPBDOP(1) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q2_reg(8),
      ENARDEN => \^ap_enable_reg_pp0_iter0_reg\,
      ENBWREN => \^ap_enable_reg_pp0_iter0_reg\,
      REGCEAREGCE => tpgSinTableArray_9bit_load_1_reg_46860,
      REGCEB => tpgSinTableArray_9bit_load_1_reg_46860,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => grp_fu_3999_ce,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
q0_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => x_2_reg_4579_reg(3),
      I1 => q0_reg_3(3),
      I2 => x_2_reg_4579_reg(2),
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => q0_reg_3(2),
      O => sel(3)
    );
q0_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(2),
      I1 => Q(0),
      I2 => q0_reg_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0_reg_3(2),
      O => sel(2)
    );
q0_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(8),
      I1 => Q(0),
      I2 => q0_reg_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0_reg_3(8),
      I5 => q0_reg_i_15_n_2,
      O => q0_reg_i_13_n_2
    );
q0_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => q0_reg_2,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
q0_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888000"
    )
        port map (
      I0 => \^addrbwraddr\(7),
      I1 => \^addrbwraddr\(5),
      I2 => \^addrbwraddr\(3),
      I3 => \^addrbwraddr\(2),
      I4 => \^addrbwraddr\(4),
      I5 => \^addrbwraddr\(6),
      O => q0_reg_i_15_n_2
    );
q0_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => q0_reg_2,
      I2 => Q(0),
      I3 => \^internal_full_n_reg\,
      I4 => q1_reg_3,
      O => tpgSinTableArray_9bit_load_1_reg_46860
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C335A5A3C335555"
    )
        port map (
      I0 => x_2_reg_4579_reg(10),
      I1 => q0_reg_3(10),
      I2 => q0_reg_i_13_n_2,
      I3 => q0_reg_3(9),
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => x_2_reg_4579_reg(9),
      O => q0_reg_i_3_n_2
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C5555333C5A5A"
    )
        port map (
      I0 => x_2_reg_4579_reg(9),
      I1 => q0_reg_3(9),
      I2 => q0_reg_i_15_n_2,
      I3 => q0_reg_3(8),
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => x_2_reg_4579_reg(8),
      O => q0_reg_i_4_n_2
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF08000400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(8),
      I1 => Q(0),
      I2 => q0_reg_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0_reg_3(8),
      I5 => q0_reg_i_15_n_2,
      O => q0_reg_i_5_n_2
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666AAA"
    )
        port map (
      I0 => \^addrbwraddr\(7),
      I1 => \^addrbwraddr\(5),
      I2 => \^addrbwraddr\(3),
      I3 => \^addrbwraddr\(2),
      I4 => \^addrbwraddr\(4),
      I5 => \^addrbwraddr\(6),
      O => q0_reg_i_6_n_2
    );
q0_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => \^addrbwraddr\(6),
      I1 => \^addrbwraddr\(4),
      I2 => \^addrbwraddr\(2),
      I3 => \^addrbwraddr\(3),
      I4 => \^addrbwraddr\(5),
      O => q0_reg_i_7_n_2
    );
q0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555666AAA6A"
    )
        port map (
      I0 => \^addrbwraddr\(5),
      I1 => \^addrbwraddr\(3),
      I2 => x_2_reg_4579_reg(2),
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => q0_reg_3(2),
      I5 => \^addrbwraddr\(4),
      O => q0_reg_i_8_n_2
    );
q0_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC35533553355"
    )
        port map (
      I0 => x_2_reg_4579_reg(4),
      I1 => q0_reg_3(4),
      I2 => q0_reg_3(2),
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => x_2_reg_4579_reg(2),
      I5 => \^addrbwraddr\(3),
      O => q0_reg_i_9_n_2
    );
q1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000",
      INIT_01 => X"18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C",
      INIT_02 => X"242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918",
      INIT_03 => X"30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525",
      INIT_04 => X"3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130",
      INIT_05 => X"4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C",
      INIT_06 => X"5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747",
      INIT_07 => X"5A59595959585858575757575656565555555554545453535353525252515151",
      INIT_08 => X"62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A",
      INIT_09 => X"6A69696969696868686867676767676666666665656565646464646363636362",
      INIT_0A => X"707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A",
      INIT_0B => X"7675757575757575747474747474737373737373727272727271717171717170",
      INIT_0C => X"7A7A7A7A79797979797979797878787878787877777777777777767676767676",
      INIT_0D => X"7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A",
      INIT_0E => X"7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D",
      INIT_0F => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_10 => X"7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80",
      INIT_11 => X"7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F",
      INIT_12 => X"7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D",
      INIT_13 => X"7676767676777777777777777878787878787879797979797979797A7A7A7A7A",
      INIT_14 => X"7171717171717272727272737373737373747474747474757575757575757676",
      INIT_15 => X"6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070",
      INIT_16 => X"6363636364646464656565656666666667676767676868686869696969696A6A",
      INIT_17 => X"5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262",
      INIT_18 => X"5151525252535353535454545555555556565657575757585858595959595A5A",
      INIT_19 => X"47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051",
      INIT_1A => X"3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647",
      INIT_1B => X"313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C",
      INIT_1C => X"2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030",
      INIT_1D => X"19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425",
      INIT_1E => X"0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818",
      INIT_1F => X"000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C",
      INIT_20 => X"F3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00",
      INIT_21 => X"E7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3",
      INIT_22 => X"DBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7",
      INIT_23 => X"CFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA",
      INIT_24 => X"C4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF",
      INIT_25 => X"B9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3",
      INIT_26 => X"AFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8",
      INIT_27 => X"A5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE",
      INIT_28 => X"9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5",
      INIT_29 => X"959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D",
      INIT_2A => X"8F8F8F8F90909090909191919191929292929293939393939494949494959595",
      INIT_2B => X"898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F",
      INIT_2C => X"8585858586868686868686868787878787878788888888888888898989898989",
      INIT_2D => X"8282828282828383838383838383838383848484848484848484848585858585",
      INIT_2E => X"8080808080808080818181818181818181818181818181818182828282828282",
      INIT_2F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_30 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_31 => X"8282828282828181818181818181818181818181818181808080808080808080",
      INIT_32 => X"8585858584848484848484848484838383838383838383838382828282828282",
      INIT_33 => X"8989898989888888888888888787878787878786868686868686868585858585",
      INIT_34 => X"8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989",
      INIT_35 => X"9595949494949493939393939292929292919191919190909090908F8F8F8F8F",
      INIT_36 => X"9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595",
      INIT_37 => X"A5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D",
      INIT_38 => X"AEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5",
      INIT_39 => X"B8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE",
      INIT_3A => X"C3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8",
      INIT_3B => X"CECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3",
      INIT_3C => X"DADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF",
      INIT_3D => X"E6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA",
      INIT_3E => X"F3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7",
      INIT_3F => X"FFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => q1_reg_i_1_n_2,
      ADDRARDADDR(12) => q1_reg_i_2_n_2,
      ADDRARDADDR(11) => q1_reg_i_3_n_2,
      ADDRARDADDR(10) => q1_reg_i_4_n_2,
      ADDRARDADDR(9) => q1_reg_i_5_n_2,
      ADDRARDADDR(8) => q1_reg_i_6_n_2,
      ADDRARDADDR(7) => q1_reg_i_7_n_2,
      ADDRARDADDR(6) => q1_reg_i_8_n_2,
      ADDRARDADDR(5) => q1_reg_i_9_n_2,
      ADDRARDADDR(4) => q1_reg_i_10_n_2,
      ADDRARDADDR(3) => \^addrbwraddr\(0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q1_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7) => \^q1_reg\(7),
      DOADO(6 downto 0) => \^doado\(6 downto 0),
      DOBDO(15 downto 0) => NLW_q1_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q1_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q1_reg\(8),
      DOPBDOP(1 downto 0) => NLW_q1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^ap_enable_reg_pp0_iter0_reg\,
      ENBWREN => '0',
      REGCEAREGCE => tpgSinTableArray_9bit_load_1_reg_46860,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C5555333C5A5A"
    )
        port map (
      I0 => x_2_reg_4579_reg(10),
      I1 => q0_reg_3(10),
      I2 => q1_reg_i_11_n_2,
      I3 => q0_reg_3(9),
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => x_2_reg_4579_reg(9),
      O => q1_reg_i_1_n_2
    );
q1_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(1),
      I1 => Q(0),
      I2 => q0_reg_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0_reg_3(1),
      O => q1_reg_i_10_n_2
    );
q1_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0AAAACCC0A0A0"
    )
        port map (
      I0 => x_2_reg_4579_reg(8),
      I1 => q0_reg_3(8),
      I2 => q1_reg_i_12_n_2,
      I3 => q0_reg_3(7),
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => x_2_reg_4579_reg(7),
      O => q1_reg_i_11_n_2
    );
q1_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888000"
    )
        port map (
      I0 => \^addrbwraddr\(6),
      I1 => \^addrbwraddr\(4),
      I2 => \^addrbwraddr\(1),
      I3 => \^addrbwraddr\(2),
      I4 => \^addrbwraddr\(3),
      I5 => \^addrbwraddr\(5),
      O => q1_reg_i_12_n_2
    );
q1_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF08000400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(9),
      I1 => Q(0),
      I2 => q0_reg_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0_reg_3(9),
      I5 => q1_reg_i_11_n_2,
      O => q1_reg_i_2_n_2
    );
q1_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C5555333C5A5A"
    )
        port map (
      I0 => x_2_reg_4579_reg(8),
      I1 => q0_reg_3(8),
      I2 => q1_reg_i_12_n_2,
      I3 => q0_reg_3(7),
      I4 => \^ap_enable_reg_pp0_iter1_reg\,
      I5 => x_2_reg_4579_reg(7),
      O => q1_reg_i_3_n_2
    );
q1_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF08000400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(7),
      I1 => Q(0),
      I2 => q0_reg_2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => q0_reg_3(7),
      I5 => q1_reg_i_12_n_2,
      O => q1_reg_i_4_n_2
    );
q1_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666AAA"
    )
        port map (
      I0 => \^addrbwraddr\(6),
      I1 => \^addrbwraddr\(4),
      I2 => \^addrbwraddr\(1),
      I3 => \^addrbwraddr\(2),
      I4 => \^addrbwraddr\(3),
      I5 => \^addrbwraddr\(5),
      O => q1_reg_i_5_n_2
    );
q1_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9995555"
    )
        port map (
      I0 => \^addrbwraddr\(5),
      I1 => \^addrbwraddr\(3),
      I2 => \^addrbwraddr\(2),
      I3 => \^addrbwraddr\(1),
      I4 => \^addrbwraddr\(4),
      O => q1_reg_i_6_n_2
    );
q1_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555556A6AAAA"
    )
        port map (
      I0 => \^addrbwraddr\(4),
      I1 => x_2_reg_4579_reg(1),
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => q0_reg_3(1),
      I4 => \^addrbwraddr\(2),
      I5 => \^addrbwraddr\(3),
      O => q1_reg_i_7_n_2
    );
q1_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A955A5595955555"
    )
        port map (
      I0 => \^addrbwraddr\(3),
      I1 => q0_reg_3(2),
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => x_2_reg_4579_reg(2),
      I4 => q0_reg_3(1),
      I5 => x_2_reg_4579_reg(1),
      O => q1_reg_i_8_n_2
    );
q1_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => x_2_reg_4579_reg(1),
      I1 => q0_reg_3(1),
      I2 => x_2_reg_4579_reg(2),
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => q0_reg_3(2),
      O => q1_reg_i_9_n_2
    );
\r_reg_4706[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      I2 => b_reg_47170,
      O => q0_reg_1
    );
\r_reg_4706[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => q2_reg(8),
      I1 => q2_reg(7),
      O => q0_reg_0
    );
\x_reg_904[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => bckgndYUV_full_n,
      I1 => q1_reg_4,
      I2 => q1_reg_5,
      O => \^internal_full_n_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]_2\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    tpgCheckerBoardArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    tpgBarSelRgb_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[1]_4\ : in STD_LOGIC;
    \q0_reg[1]_5\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom : entity is "design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \q0[5]_i_2_n_2\ : STD_LOGIC;
  signal \q0[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \q0[7]_i_5_n_2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \q0[1]_i_1__4\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \q0[1]_i_1__5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \q0[1]_i_1__6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \q0[6]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \q0[6]_i_1__3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair300";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[0]_2\,
      I3 => bckgndYUV_full_n,
      O => \^e\(0)
    );
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F714D55AAB28EF0"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(0)
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69E8D433CC2B1796"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(1)
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA4D8E0FF071B255"
    )
        port map (
      I0 => sel(0),
      I1 => sel(1),
      I2 => sel(2),
      I3 => sel(3),
      I4 => sel(4),
      I5 => sel(5),
      O => p_0_out(2)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      I1 => \q0[6]_i_2__0_n_2\,
      I2 => \q0[5]_i_2_n_2\,
      O => D(0)
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \q0[5]_i_2_n_2\,
      I1 => \q0[6]_i_2__0_n_2\,
      I2 => \q0[7]_i_5_n_2\,
      O => \q0_reg[0]_0\(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      I1 => \q0[5]_i_2_n_2\,
      O => D(1)
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \q0[6]_i_2__0_n_2\,
      I1 => tpgBarSelRgb_b_ce0,
      I2 => \q0_reg[1]_3\,
      O => \q0_reg[1]_0\
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \q0[5]_i_2_n_2\,
      I1 => tpgBarSelRgb_b_ce0,
      I2 => \q0_reg[1]_4\,
      O => \q0_reg[1]_1\
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      I1 => tpgBarSelRgb_b_ce0,
      I2 => \q0_reg[1]_5\,
      O => \q0_reg[1]_2\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \q0[6]_i_2__0_n_2\,
      I1 => \q0[5]_i_2_n_2\,
      I2 => \q0[7]_i_5_n_2\,
      O => D(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      I1 => \q0[6]_i_2__0_n_2\,
      I2 => \q0[5]_i_2_n_2\,
      O => D(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \q0[6]_i_2__0_n_2\,
      I1 => \q0[7]_i_5_n_2\,
      I2 => \q0[5]_i_2_n_2\,
      O => D(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      I1 => \q0[6]_i_2__0_n_2\,
      I2 => \q0[5]_i_2_n_2\,
      O => D(5)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \q0[6]_i_2__0_n_2\,
      I1 => \q0[5]_i_2_n_2\,
      I2 => \q0[7]_i_5_n_2\,
      O => \q0_reg[0]_0\(1)
    );
\q0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCAFF0000CA00"
    )
        port map (
      I0 => \q0_reg[7]\,
      I1 => \^q\(0),
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[7]_0\(0),
      I4 => \q0_reg[7]_1\,
      I5 => tpgCheckerBoardArray_q0(0),
      O => \q0[5]_i_2_n_2\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      I1 => \q0[5]_i_2_n_2\,
      I2 => \q0[6]_i_2__0_n_2\,
      O => \q0_reg[0]_0\(2)
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0[6]_i_2__0_n_2\,
      O => D(6)
    );
\q0[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCAFF0000CA00"
    )
        port map (
      I0 => \q0_reg[7]_2\,
      I1 => \^q\(1),
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[7]_0\(0),
      I4 => \q0_reg[7]_1\,
      I5 => tpgCheckerBoardArray_q0(0),
      O => \q0[6]_i_2__0_n_2\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \q0[5]_i_2_n_2\,
      I1 => \q0[6]_i_2__0_n_2\,
      I2 => \q0[7]_i_5_n_2\,
      O => \q0_reg[0]_0\(3)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \q0[7]_i_5_n_2\,
      O => D(7)
    );
\q0[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCAFF0000CA00"
    )
        port map (
      I0 => \q0_reg[7]_3\,
      I1 => \^q\(2),
      I2 => \q0_reg[7]_0\(1),
      I3 => \q0_reg[7]_0\(0),
      I4 => \q0_reg[7]_1\,
      I5 => tpgCheckerBoardArray_q0(0),
      O => \q0[7]_i_5_n_2\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => p_0_out(2),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground is
  port (
    \icmp_ln746_reg_994_reg[0]_0\ : out STD_LOGIC;
    or_ln1913_reg_1033_pp0_iter1_reg : out STD_LOGIC;
    trunc_ln746_reg_989 : out STD_LOGIC;
    \x_1_reg_984_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_width_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_reg_218_reg[15]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    tpgForeground_U0_srcImg_read : out STD_LOGIC;
    \x_1_reg_984_reg[5]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[4]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[3]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[10]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[11]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[9]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[1]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[2]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[8]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[7]_0\ : out STD_LOGIC;
    \x_1_reg_984_reg[6]_0\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_7\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_9\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_10\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_11\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_12\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_13\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_14\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_15\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_16\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_17\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_18\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_19\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_20\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_21\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_22\ : out STD_LOGIC;
    \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_23\ : out STD_LOGIC;
    \icmp_ln746_reg_994_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln746_reg_994_reg[0]_2\ : out STD_LOGIC;
    \boxTop_fu_112_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \icmp_ln744_fu_493_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1913_1_fu_620_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1913_fu_498_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1913_reg_979_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1855_fu_566_p2_carry__0_i_6\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    icmp_ln1855_fu_566_p2_carry_i_8_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1855_fu_566_p2_carry_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1855_fu_566_p2_carry__0_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1855_fu_566_p2_carry__0_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \boxVCoord_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1859_fu_577_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln1849_fu_548_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln746_reg_994_reg[0]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1845_fu_537_p2_carry_i_8_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1845_fu_537_p2_carry_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1845_fu_537_p2_carry__0_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1845_fu_537_p2_carry__0_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \hDir_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_335_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \boxRight_fu_682_p2_carry__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \i__carry_i_4__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__1_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__2_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i__carry_i_4__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_4__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__1_i_4__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__2_i_4__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    tpgForeground_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    ovrlayYUV_full_n : in STD_LOGIC;
    bckgndYUV_empty_n : in STD_LOGIC;
    \and_ln1913_reg_1026_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1840_reg_998_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1913_1_fu_620_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[15][23]_srl16_i_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln1913_fu_498_p2_carry_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \boxLeft_fu_116_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \boxVCoord_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \boxVCoord_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \or_ln1913_reg_1033_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground : entity is "design_1_v_tpg_0_0_tpgForeground";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[15][0]_srl16_i_8_n_2\ : STD_LOGIC;
  signal add_ln1869_fu_604_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal and_ln1895_reg_1060 : STD_LOGIC;
  signal \and_ln1895_reg_1060[0]_i_1_n_2\ : STD_LOGIC;
  signal and_ln1913_reg_1026 : STD_LOGIC;
  signal and_ln1913_reg_10260 : STD_LOGIC;
  signal \and_ln1913_reg_1026[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_condition_125 : STD_LOGIC;
  signal ap_condition_317 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_val_V_reg_289 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_2_n_2\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_2\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_3\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_4\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_6\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_7\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_8\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__0_n_9\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_2\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_3\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_4\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_6\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_7\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_8\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__1_n_9\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_3\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_4\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_5\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_6\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_7\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_8\ : STD_LOGIC;
  signal \boxBottom_fu_687_p2_carry__2_n_9\ : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_2 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_3 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_4 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_5 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_6 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_7 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_8 : STD_LOGIC;
  signal boxBottom_fu_687_p2_carry_n_9 : STD_LOGIC;
  signal boxHCoord : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal boxHCoord0 : STD_LOGIC;
  signal boxLeft_fu_1160 : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_2_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_3_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_4_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_5_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_6_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_7_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_8_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[11]_i_9_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_2_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_3_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_4_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_5_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_6_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_7_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[15]_i_8_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_10_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_2_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_3_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_4_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_5_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_6_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_7_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_8_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[3]_i_9_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_2_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_3_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_4_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_5_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_6_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_7_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_8_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116[7]_i_9_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \boxLeft_fu_116_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_2\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_3\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_4\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_5\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_6\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_7\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_8\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__0_n_9\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_2\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_3\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_4\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_5\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_6\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_7\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_8\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__1_n_9\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_3\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_4\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_5\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_6\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_7\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_8\ : STD_LOGIC;
  signal \boxRight_fu_682_p2_carry__2_n_9\ : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_2 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_3 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_4 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_5 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_6 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_7 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_8 : STD_LOGIC;
  signal boxRight_fu_682_p2_carry_n_9 : STD_LOGIC;
  signal \boxTop_fu_112[15]_i_1_n_2\ : STD_LOGIC;
  signal \boxTop_fu_112[15]_i_4_n_2\ : STD_LOGIC;
  signal \boxTop_fu_112[15]_i_5_n_2\ : STD_LOGIC;
  signal \^boxtop_fu_112_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \boxVCoord[0]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[10]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[11]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[11]_i_4_n_2\ : STD_LOGIC;
  signal \boxVCoord[11]_i_5_n_2\ : STD_LOGIC;
  signal \boxVCoord[11]_i_6_n_2\ : STD_LOGIC;
  signal \boxVCoord[11]_i_7_n_2\ : STD_LOGIC;
  signal \boxVCoord[12]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[13]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[14]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_10_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_12_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_13_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_14_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_15_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_16_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_17_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_18_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_19_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_20_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_22_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_2_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_6_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_8_n_2\ : STD_LOGIC;
  signal \boxVCoord[15]_i_9_n_2\ : STD_LOGIC;
  signal \boxVCoord[1]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[2]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[3]_i_10_n_2\ : STD_LOGIC;
  signal \boxVCoord[3]_i_11_n_2\ : STD_LOGIC;
  signal \boxVCoord[3]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[3]_i_8_n_2\ : STD_LOGIC;
  signal \boxVCoord[3]_i_9_n_2\ : STD_LOGIC;
  signal \boxVCoord[4]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[5]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[6]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[7]_i_10_n_2\ : STD_LOGIC;
  signal \boxVCoord[7]_i_11_n_2\ : STD_LOGIC;
  signal \boxVCoord[7]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[7]_i_8_n_2\ : STD_LOGIC;
  signal \boxVCoord[7]_i_9_n_2\ : STD_LOGIC;
  signal \boxVCoord[8]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord[9]_i_1_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[15]_i_7_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[15]_i_7_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \boxVCoord_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[0]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[10]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[11]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[12]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[13]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[14]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[15]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[1]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[2]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[3]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[4]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[5]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[6]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[7]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[8]\ : STD_LOGIC;
  signal \boxVCoord_reg_n_2_[9]\ : STD_LOGIC;
  signal grp_fu_319_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal hDir : STD_LOGIC;
  signal \hDir[0]_i_1_n_2\ : STD_LOGIC;
  signal hMax_fu_351_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \hMax_fu_351_p2_carry__0_n_2\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__0_n_3\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__0_n_4\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__0_n_5\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__1_n_2\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__1_n_3\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__1_n_4\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__1_n_5\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__2_n_3\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__2_n_4\ : STD_LOGIC;
  signal \hMax_fu_351_p2_carry__2_n_5\ : STD_LOGIC;
  signal hMax_fu_351_p2_carry_n_2 : STD_LOGIC;
  signal hMax_fu_351_p2_carry_n_3 : STD_LOGIC;
  signal hMax_fu_351_p2_carry_n_4 : STD_LOGIC;
  signal hMax_fu_351_p2_carry_n_5 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_2\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_2\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_2\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_2\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_2\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_2\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_2\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_2\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_2\ : STD_LOGIC;
  signal icmp_ln1840_fu_524_p2 : STD_LOGIC;
  signal icmp_ln1840_reg_998 : STD_LOGIC;
  signal \icmp_ln1840_reg_998[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2 : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1845_fu_537_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_7_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1845_fu_537_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2 : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1849_fu_548_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_i_7_n_2 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1849_fu_548_p2_carry_n_5 : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1855_fu_566_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_7_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1855_fu_566_p2_carry_n_5 : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1859_fu_577_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1859_fu_577_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2 : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln1890_fu_710_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_5_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_6_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_7_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_i_8_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1890_fu_710_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1913_1_fu_620_p2 : STD_LOGIC;
  signal \icmp_ln1913_1_fu_620_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1913_1_fu_620_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1913_1_fu_620_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1913_1_fu_620_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1913_1_fu_620_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1913_1_fu_620_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1913_1_fu_620_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2 : STD_LOGIC;
  signal \icmp_ln1913_fu_498_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1913_fu_498_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1913_reg_979 : STD_LOGIC;
  signal \icmp_ln1913_reg_979[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln744_fu_493_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln744_fu_493_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln744_fu_493_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln744_fu_493_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln744_fu_493_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln744_fu_493_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln744_fu_493_p2_carry_n_5 : STD_LOGIC;
  signal \icmp_ln746_fu_513_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln746_fu_513_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln746_fu_513_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln746_fu_513_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln746_fu_513_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln746_fu_513_p2_carry__0_n_5\ : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_i_1_n_2 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_i_2_n_2 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_i_3_n_2 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_i_4_n_2 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln746_fu_513_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln746_reg_994_pp0_iter1_reg : STD_LOGIC;
  signal \^icmp_ln746_reg_994_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln746_reg_994_reg[0]_1\ : STD_LOGIC;
  signal \^icmp_ln746_reg_994_reg[0]_2\ : STD_LOGIC;
  signal \^int_height_reg[14]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^int_width_reg[14]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_ln1913_reg_1033 : STD_LOGIC;
  signal \or_ln1913_reg_1033[0]_i_1_n_2\ : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_1_out_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__0_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__0_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__1_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__1_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__2_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry__2_n_5\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_4\ : STD_LOGIC;
  signal \p_1_out_inferred__2/i__carry_n_5\ : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal pixOut_1_reg_1042 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixOut_2_reg_1048 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixOut_3_reg_1054 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_335 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_3350_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__0_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__0_n_3\ : STD_LOGIC;
  signal \reg_3350_carry__0_n_4\ : STD_LOGIC;
  signal \reg_3350_carry__0_n_5\ : STD_LOGIC;
  signal \reg_3350_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__1_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__1_n_3\ : STD_LOGIC;
  signal \reg_3350_carry__1_n_4\ : STD_LOGIC;
  signal \reg_3350_carry__1_n_5\ : STD_LOGIC;
  signal \reg_3350_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \reg_3350_carry__2_n_3\ : STD_LOGIC;
  signal \reg_3350_carry__2_n_4\ : STD_LOGIC;
  signal \reg_3350_carry__2_n_5\ : STD_LOGIC;
  signal reg_3350_carry_i_2_n_2 : STD_LOGIC;
  signal reg_3350_carry_i_3_n_2 : STD_LOGIC;
  signal reg_3350_carry_i_4_n_2 : STD_LOGIC;
  signal reg_3350_carry_n_2 : STD_LOGIC;
  signal reg_3350_carry_n_3 : STD_LOGIC;
  signal reg_3350_carry_n_4 : STD_LOGIC;
  signal reg_3350_carry_n_5 : STD_LOGIC;
  signal select_ln1913_1_reg_1074 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1913_1_reg_10740 : STD_LOGIC;
  signal select_ln1913_2_reg_1079 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln1913_2_reg_1079[3]_i_1_n_2\ : STD_LOGIC;
  signal select_ln1913_reg_1069 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln1913_reg_1069[4]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1913_reg_1069[5]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1913_reg_1069[6]_i_1_n_2\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_2\ : STD_LOGIC;
  signal sub_ln1871_fu_582_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^tpgforeground_u0_srcimg_read\ : STD_LOGIC;
  signal trunc_ln746_fu_509_p1 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ult_fu_692_p2 : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_n_3\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_n_4\ : STD_LOGIC;
  signal \ult_fu_692_p2_carry__0_n_5\ : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_1_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_2_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_3_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_4_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_5_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_6_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_7_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_i_8_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_n_2 : STD_LOGIC;
  signal ult_fu_692_p2_carry_n_3 : STD_LOGIC;
  signal ult_fu_692_p2_carry_n_4 : STD_LOGIC;
  signal ult_fu_692_p2_carry_n_5 : STD_LOGIC;
  signal \vDir[0]_i_1_n_2\ : STD_LOGIC;
  signal \vDir_reg_n_2_[0]\ : STD_LOGIC;
  signal vMax_fu_357_p20_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \vMax_fu_357_p2_carry__0_n_2\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__0_n_3\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__0_n_4\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__0_n_5\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__1_n_2\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__1_n_3\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__1_n_4\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__1_n_5\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__2_n_3\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__2_n_4\ : STD_LOGIC;
  signal \vMax_fu_357_p2_carry__2_n_5\ : STD_LOGIC;
  signal vMax_fu_357_p2_carry_n_2 : STD_LOGIC;
  signal vMax_fu_357_p2_carry_n_3 : STD_LOGIC;
  signal vMax_fu_357_p2_carry_n_4 : STD_LOGIC;
  signal vMax_fu_357_p2_carry_n_5 : STD_LOGIC;
  signal \x_1_reg_984[0]_i_3_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[0]_i_4_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[0]_i_5_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[0]_i_6_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[12]_i_2_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[12]_i_3_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[12]_i_4_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[12]_i_5_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[4]_i_2_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[4]_i_3_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[4]_i_4_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[4]_i_5_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[8]_i_2_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[8]_i_3_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[8]_i_4_n_2\ : STD_LOGIC;
  signal \x_1_reg_984[8]_i_5_n_2\ : STD_LOGIC;
  signal x_1_reg_984_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^x_1_reg_984_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \x_1_reg_984_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \x_1_reg_984_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[10]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[11]_0\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \x_1_reg_984_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[1]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[2]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[3]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[4]_0\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_1_reg_984_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[5]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[6]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[7]_0\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[8]_0\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_1_reg_984_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^x_1_reg_984_reg[9]_0\ : STD_LOGIC;
  signal x_reg_230 : STD_LOGIC;
  signal \x_reg_230[15]_i_3_n_2\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[0]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[10]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[11]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[12]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[13]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[14]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[15]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[1]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[2]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[3]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[4]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[5]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[6]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[7]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[8]\ : STD_LOGIC;
  signal \x_reg_230_reg_n_2_[9]\ : STD_LOGIC;
  signal y_1_fu_487_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_1_reg_970 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_1_reg_970_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_1_reg_970_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_1_reg_970_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \y_1_reg_970_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_1_reg_970_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \y_1_reg_970_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \y_1_reg_970_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_1_reg_970_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_1_reg_970_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_1_reg_970_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_1_reg_970_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_1_reg_970_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_1_reg_970_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_1_reg_970_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal y_reg_218 : STD_LOGIC;
  signal \^y_reg_218_reg[15]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \y_reg_218_reg_n_2_[10]\ : STD_LOGIC;
  signal \y_reg_218_reg_n_2_[11]\ : STD_LOGIC;
  signal \y_reg_218_reg_n_2_[6]\ : STD_LOGIC;
  signal \y_reg_218_reg_n_2_[7]\ : STD_LOGIC;
  signal \y_reg_218_reg_n_2_[8]\ : STD_LOGIC;
  signal \y_reg_218_reg_n_2_[9]\ : STD_LOGIC;
  signal \NLW_boxBottom_fu_687_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_boxLeft_fu_116_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_boxRight_fu_682_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_boxVCoord_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_boxVCoord_reg[15]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_hMax_fu_351_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1845_fu_537_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1845_fu_537_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1849_fu_548_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1849_fu_548_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1855_fu_566_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1855_fu_566_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1859_fu_577_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1859_fu_577_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1890_fu_710_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1890_fu_710_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1913_1_fu_620_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1913_1_fu_620_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1913_1_fu_620_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1913_fu_498_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1913_fu_498_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1913_fu_498_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln744_fu_493_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln744_fu_493_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln744_fu_493_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln746_fu_513_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln746_fu_513_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln746_fu_513_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_out_inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_3350_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ult_fu_692_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_fu_692_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vMax_fu_357_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_1_reg_984_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_1_reg_970_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_1_reg_970_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_8\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \and_ln1895_reg_1060[0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair406";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of boxBottom_fu_687_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of boxBottom_fu_687_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxBottom_fu_687_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxBottom_fu_687_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxBottom_fu_687_p2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxBottom_fu_687_p2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxBottom_fu_687_p2_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxBottom_fu_687_p2_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of boxRight_fu_682_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of boxRight_fu_682_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxRight_fu_682_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxRight_fu_682_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxRight_fu_682_p2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxRight_fu_682_p2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \boxRight_fu_682_p2_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \boxRight_fu_682_p2_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \boxTop_fu_112[15]_i_5\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \boxVCoord[15]_i_16\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \boxVCoord[15]_i_17\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \boxVCoord[15]_i_6\ : label is "soft_lutpair403";
  attribute ADDER_THRESHOLD of \boxVCoord_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[15]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[15]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \boxVCoord_reg[7]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of hMax_fu_351_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \hMax_fu_351_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \hMax_fu_351_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \hMax_fu_351_p2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln1840_reg_998[0]_i_1\ : label is "soft_lutpair403";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1845_fu_537_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1845_fu_537_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1849_fu_548_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1849_fu_548_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1855_fu_566_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1855_fu_566_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1859_fu_577_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1859_fu_577_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1890_fu_710_p2_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of icmp_ln1890_fu_710_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \icmp_ln1890_fu_710_p2_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln1890_fu_710_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of icmp_ln746_fu_513_p2_carry_i_12 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \or_ln1913_reg_1033[0]_i_2\ : label is "soft_lutpair407";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__2/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__2/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__2/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_1_out_inferred__2/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of reg_3350_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of reg_3350_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_3350_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_3350_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_3350_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_3350_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \reg_3350_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \reg_3350_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair404";
  attribute COMPARATOR_THRESHOLD of ult_fu_692_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult_fu_692_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of vMax_fu_357_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \vMax_fu_357_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \vMax_fu_357_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \vMax_fu_357_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \x_1_reg_984_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \x_1_reg_984_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_1_reg_984_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_1_reg_984_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \x_reg_230[15]_i_3\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \y_1_reg_970[0]_i_1\ : label is "soft_lutpair405";
  attribute ADDER_THRESHOLD of \y_1_reg_970_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_reg_970_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_reg_970_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_reg_970_reg[8]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
  \boxTop_fu_112_reg[15]_0\(15 downto 0) <= \^boxtop_fu_112_reg[15]_0\(15 downto 0);
  \icmp_ln746_reg_994_reg[0]_0\ <= \^icmp_ln746_reg_994_reg[0]_0\;
  \icmp_ln746_reg_994_reg[0]_1\ <= \^icmp_ln746_reg_994_reg[0]_1\;
  \icmp_ln746_reg_994_reg[0]_2\ <= \^icmp_ln746_reg_994_reg[0]_2\;
  \int_height_reg[14]\(3 downto 0) <= \^int_height_reg[14]\(3 downto 0);
  \int_width_reg[14]\(3 downto 0) <= \^int_width_reg[14]\(3 downto 0);
  start_once_reg <= \^start_once_reg\;
  tpgForeground_U0_srcImg_read <= \^tpgforeground_u0_srcimg_read\;
  \x_1_reg_984_reg[0]_0\(0) <= \^x_1_reg_984_reg[0]_0\(0);
  \x_1_reg_984_reg[10]_0\ <= \^x_1_reg_984_reg[10]_0\;
  \x_1_reg_984_reg[11]_0\ <= \^x_1_reg_984_reg[11]_0\;
  \x_1_reg_984_reg[1]_0\ <= \^x_1_reg_984_reg[1]_0\;
  \x_1_reg_984_reg[2]_0\ <= \^x_1_reg_984_reg[2]_0\;
  \x_1_reg_984_reg[3]_0\ <= \^x_1_reg_984_reg[3]_0\;
  \x_1_reg_984_reg[4]_0\ <= \^x_1_reg_984_reg[4]_0\;
  \x_1_reg_984_reg[5]_0\ <= \^x_1_reg_984_reg[5]_0\;
  \x_1_reg_984_reg[6]_0\ <= \^x_1_reg_984_reg[6]_0\;
  \x_1_reg_984_reg[7]_0\ <= \^x_1_reg_984_reg[7]_0\;
  \x_1_reg_984_reg[8]_0\ <= \^x_1_reg_984_reg[8]_0\;
  \x_1_reg_984_reg[9]_0\ <= \^x_1_reg_984_reg[9]_0\;
  \y_reg_218_reg[15]_0\(9 downto 0) <= \^y_reg_218_reg[15]_0\(9 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808000808"
    )
        port map (
      I0 => ovrlayYUV_full_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => icmp_ln746_reg_994_pp0_iter1_reg,
      I3 => bckgndYUV_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => \^icmp_ln746_reg_994_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(0),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(0),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(0),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_0\
    );
\SRL_SIG_reg[15][0]_srl16_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => and_ln1895_reg_1060,
      I1 => \icmp_ln1840_reg_998_reg[0]_0\,
      O => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\
    );
\SRL_SIG_reg[15][10]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(2),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(2),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(2),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_10\
    );
\SRL_SIG_reg[15][11]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(3),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(3),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(3),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_11\
    );
\SRL_SIG_reg[15][12]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(4),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(4),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(4),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_12\
    );
\SRL_SIG_reg[15][13]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(5),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(5),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(5),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_13\
    );
\SRL_SIG_reg[15][14]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(6),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(6),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(6),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_14\
    );
\SRL_SIG_reg[15][15]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(7),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(7),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(7),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_15\
    );
\SRL_SIG_reg[15][16]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(0),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(0),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(0),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_16\
    );
\SRL_SIG_reg[15][17]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(1),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(1),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(1),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_17\
    );
\SRL_SIG_reg[15][18]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(2),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(2),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(2),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_18\
    );
\SRL_SIG_reg[15][19]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(3),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(3),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(3),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_19\
    );
\SRL_SIG_reg[15][1]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(1),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(1),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(1),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_1\
    );
\SRL_SIG_reg[15][20]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(4),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(4),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(4),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_20\
    );
\SRL_SIG_reg[15][21]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(5),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(5),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(5),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_21\
    );
\SRL_SIG_reg[15][22]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(6),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(6),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(6),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_22\
    );
\SRL_SIG_reg[15][23]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_3_reg_1054(7),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(7),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_reg_1069(7),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_23\
    );
\SRL_SIG_reg[15][2]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(2),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(2),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(2),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_2\
    );
\SRL_SIG_reg[15][3]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(3),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(3),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(3),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_3\
    );
\SRL_SIG_reg[15][4]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(4),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(4),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(4),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_4\
    );
\SRL_SIG_reg[15][5]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(5),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(5),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(5),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_5\
    );
\SRL_SIG_reg[15][6]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(6),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(6),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(6),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_6\
    );
\SRL_SIG_reg[15][7]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_1_reg_1042(7),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(7),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_2_reg_1079(7),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_7\
    );
\SRL_SIG_reg[15][8]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(0),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(0),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(0),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_8\
    );
\SRL_SIG_reg[15][9]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF45EF40EA40"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => pixOut_2_reg_1048(1),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_2\,
      I3 => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(1),
      I4 => \SRL_SIG_reg[15][23]_srl16_i_1\,
      I5 => select_ln1913_1_reg_1074(1),
      O => \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_9\
    );
\and_ln1895_reg_1060[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => p_52_in,
      I1 => \x_reg_230[15]_i_3_n_2\,
      I2 => \icmp_ln1840_reg_998_reg[0]_0\,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => and_ln1895_reg_1060,
      O => \and_ln1895_reg_1060[0]_i_1_n_2\
    );
\and_ln1895_reg_1060[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => icmp_ln1890_fu_710_p2,
      I1 => \p_1_out_inferred__1/i__carry__2_n_2\,
      I2 => ult_fu_692_p2,
      I3 => \p_1_out_inferred__2/i__carry__2_n_2\,
      O => p_52_in
    );
\and_ln1895_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1895_reg_1060[0]_i_1_n_2\,
      Q => and_ln1895_reg_1060,
      R => '0'
    );
\and_ln1913_reg_1026[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => icmp_ln1913_1_fu_620_p2,
      I1 => icmp_ln1913_reg_979,
      I2 => \x_reg_230[15]_i_3_n_2\,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => \and_ln1913_reg_1026_reg[0]_0\,
      I5 => and_ln1913_reg_1026,
      O => \and_ln1913_reg_1026[0]_i_1_n_2\
    );
\and_ln1913_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1913_reg_1026[0]_i_1_n_2\,
      Q => and_ln1913_reg_1026,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FFF88888888"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => tpgForeground_U0_ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \ap_CS_fsm[2]_i_2_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEF000"
    )
        port map (
      I0 => icmp_ln746_reg_994_pp0_iter1_reg,
      I1 => ovrlayYUV_full_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter2_reg_n_2,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => \ap_CS_fsm[2]_i_2_n_2\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter2_reg_n_2,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ap_CS_fsm[3]_i_2__0_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ovrlayYUV_full_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => icmp_ln746_reg_994_pp0_iter1_reg,
      O => \ap_CS_fsm[3]_i_2__0_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D000D00000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => \x_reg_230[15]_i_3_n_2\,
      I2 => ap_rst_n,
      I3 => \^co\(0),
      I4 => \^ap_cs_fsm_reg[1]_0\(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_enable_reg_pp0_iter1_i_2_n_2,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => bckgndYUV_empty_n,
      I3 => icmp_ln746_reg_994_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg_n_2,
      I5 => ovrlayYUV_full_n,
      O => ap_enable_reg_pp0_iter1_i_2_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000F0F0D0000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \^co\(0),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => ap_enable_reg_pp0_iter1_i_2_n_2,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_enable_reg_pp0_iter2_i_1_n_2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_2,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => \x_reg_230[15]_i_3_n_2\,
      O => ap_condition_317
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]_1\,
      I1 => \out\(7),
      I2 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]_0\,
      I3 => \^icmp_ln746_reg_994_reg[0]_2\,
      I4 => \ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]_1\(0),
      O => \ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \and_ln1913_reg_1026_reg[0]_0\,
      I1 => \^icmp_ln746_reg_994_reg[0]_0\,
      I2 => or_ln1913_reg_1033,
      O => \^icmp_ln746_reg_994_reg[0]_1\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \p_1_out_inferred__2/i__carry__2_n_2\,
      I1 => ult_fu_692_p2,
      I2 => \p_1_out_inferred__1/i__carry__2_n_2\,
      I3 => icmp_ln1890_fu_710_p2,
      I4 => \icmp_ln1840_reg_998_reg[0]_0\,
      I5 => \^icmp_ln746_reg_994_reg[0]_0\,
      O => \^icmp_ln746_reg_994_reg[0]_2\
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(0),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(1),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(2),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(3),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(4),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(5),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => D(6),
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_317,
      D => \ap_phi_reg_pp0_iter2_pix_val_V_reg_289[7]_i_2_n_2\,
      Q => ap_phi_reg_pp0_iter2_pix_val_V_reg_289(7),
      R => '0'
    );
boxBottom_fu_687_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => boxBottom_fu_687_p2_carry_n_2,
      CO(2) => boxBottom_fu_687_p2_carry_n_3,
      CO(1) => boxBottom_fu_687_p2_carry_n_4,
      CO(0) => boxBottom_fu_687_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 0) => \boxRight_fu_682_p2_carry__2_0\(3 downto 0),
      O(3) => boxBottom_fu_687_p2_carry_n_6,
      O(2) => boxBottom_fu_687_p2_carry_n_7,
      O(1) => boxBottom_fu_687_p2_carry_n_8,
      O(0) => boxBottom_fu_687_p2_carry_n_9,
      S(3 downto 0) => \i__carry_i_4__1_0\(3 downto 0)
    );
\boxBottom_fu_687_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => boxBottom_fu_687_p2_carry_n_2,
      CO(3) => \boxBottom_fu_687_p2_carry__0_n_2\,
      CO(2) => \boxBottom_fu_687_p2_carry__0_n_3\,
      CO(1) => \boxBottom_fu_687_p2_carry__0_n_4\,
      CO(0) => \boxBottom_fu_687_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \boxRight_fu_682_p2_carry__2_0\(7 downto 4),
      O(3) => \boxBottom_fu_687_p2_carry__0_n_6\,
      O(2) => \boxBottom_fu_687_p2_carry__0_n_7\,
      O(1) => \boxBottom_fu_687_p2_carry__0_n_8\,
      O(0) => \boxBottom_fu_687_p2_carry__0_n_9\,
      S(3 downto 0) => \i__carry__0_i_4_0\(3 downto 0)
    );
\boxBottom_fu_687_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxBottom_fu_687_p2_carry__0_n_2\,
      CO(3) => \boxBottom_fu_687_p2_carry__1_n_2\,
      CO(2) => \boxBottom_fu_687_p2_carry__1_n_3\,
      CO(1) => \boxBottom_fu_687_p2_carry__1_n_4\,
      CO(0) => \boxBottom_fu_687_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \boxRight_fu_682_p2_carry__2_0\(11 downto 8),
      O(3) => \boxBottom_fu_687_p2_carry__1_n_6\,
      O(2) => \boxBottom_fu_687_p2_carry__1_n_7\,
      O(1) => \boxBottom_fu_687_p2_carry__1_n_8\,
      O(0) => \boxBottom_fu_687_p2_carry__1_n_9\,
      S(3 downto 0) => \i__carry__1_i_4_0\(3 downto 0)
    );
\boxBottom_fu_687_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxBottom_fu_687_p2_carry__1_n_2\,
      CO(3) => \NLW_boxBottom_fu_687_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \boxBottom_fu_687_p2_carry__2_n_3\,
      CO(1) => \boxBottom_fu_687_p2_carry__2_n_4\,
      CO(0) => \boxBottom_fu_687_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \boxRight_fu_682_p2_carry__2_0\(14 downto 12),
      O(3) => \boxBottom_fu_687_p2_carry__2_n_6\,
      O(2) => \boxBottom_fu_687_p2_carry__2_n_7\,
      O(1) => \boxBottom_fu_687_p2_carry__2_n_8\,
      O(0) => \boxBottom_fu_687_p2_carry__2_n_9\,
      S(3) => \boxBottom_fu_687_p2_carry__2_i_1_n_2\,
      S(2 downto 0) => \i__carry__2_i_4_0\(2 downto 0)
    );
\boxBottom_fu_687_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(15),
      I1 => \boxRight_fu_682_p2_carry__2_0\(15),
      O => \boxBottom_fu_687_p2_carry__2_i_1_n_2\
    );
\boxHCoord[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => \x_reg_230[15]_i_3_n_2\,
      I2 => icmp_ln1840_reg_998,
      I3 => \icmp_ln1840_reg_998_reg[0]_0\,
      O => boxHCoord0
    );
\boxHCoord_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(0),
      Q => boxHCoord(0),
      R => '0'
    );
\boxHCoord_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(10),
      Q => boxHCoord(10),
      R => '0'
    );
\boxHCoord_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(11),
      Q => boxHCoord(11),
      R => '0'
    );
\boxHCoord_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(12),
      Q => boxHCoord(12),
      R => '0'
    );
\boxHCoord_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(13),
      Q => boxHCoord(13),
      R => '0'
    );
\boxHCoord_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(14),
      Q => boxHCoord(14),
      R => '0'
    );
\boxHCoord_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(15),
      Q => boxHCoord(15),
      R => '0'
    );
\boxHCoord_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(1),
      Q => boxHCoord(1),
      R => '0'
    );
\boxHCoord_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(2),
      Q => boxHCoord(2),
      R => '0'
    );
\boxHCoord_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(3),
      Q => boxHCoord(3),
      R => '0'
    );
\boxHCoord_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(4),
      Q => boxHCoord(4),
      R => '0'
    );
\boxHCoord_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(5),
      Q => boxHCoord(5),
      R => '0'
    );
\boxHCoord_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(6),
      Q => boxHCoord(6),
      R => '0'
    );
\boxHCoord_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(7),
      Q => boxHCoord(7),
      R => '0'
    );
\boxHCoord_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(8),
      Q => boxHCoord(8),
      R => '0'
    );
\boxHCoord_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxHCoord0,
      D => reg_335(9),
      Q => boxHCoord(9),
      R => '0'
    );
\boxLeft_fu_116[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(11),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[11]_i_2_n_2\
    );
\boxLeft_fu_116[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(10),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[11]_i_3_n_2\
    );
\boxLeft_fu_116[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[11]_i_4_n_2\
    );
\boxLeft_fu_116[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[11]_i_5_n_2\
    );
\boxLeft_fu_116[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(11),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(11),
      O => \boxLeft_fu_116[11]_i_6_n_2\
    );
\boxLeft_fu_116[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(10),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(10),
      O => \boxLeft_fu_116[11]_i_7_n_2\
    );
\boxLeft_fu_116[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(9),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(9),
      O => \boxLeft_fu_116[11]_i_8_n_2\
    );
\boxLeft_fu_116[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(8),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(8),
      O => \boxLeft_fu_116[11]_i_9_n_2\
    );
\boxLeft_fu_116[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(14),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[15]_i_2_n_2\
    );
\boxLeft_fu_116[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(13),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[15]_i_3_n_2\
    );
\boxLeft_fu_116[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(12),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[15]_i_4_n_2\
    );
\boxLeft_fu_116[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(15),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(15),
      O => \boxLeft_fu_116[15]_i_5_n_2\
    );
\boxLeft_fu_116[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(14),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(14),
      O => \boxLeft_fu_116[15]_i_6_n_2\
    );
\boxLeft_fu_116[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(13),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(13),
      O => \boxLeft_fu_116[15]_i_7_n_2\
    );
\boxLeft_fu_116[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \^q\(12),
      I1 => p_0_in0_out,
      I2 => ap_NS_fsm1,
      I3 => boxHCoord(12),
      O => \boxLeft_fu_116[15]_i_8_n_2\
    );
\boxLeft_fu_116[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(0),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(0),
      O => \boxLeft_fu_116[3]_i_10_n_2\
    );
\boxLeft_fu_116[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[3]_i_2_n_2\
    );
\boxLeft_fu_116[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[3]_i_3_n_2\
    );
\boxLeft_fu_116[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[3]_i_4_n_2\
    );
\boxLeft_fu_116[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[3]_i_5_n_2\
    );
\boxLeft_fu_116[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[3]_i_6_n_2\
    );
\boxLeft_fu_116[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(3),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(3),
      O => \boxLeft_fu_116[3]_i_7_n_2\
    );
\boxLeft_fu_116[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(2),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(2),
      O => \boxLeft_fu_116[3]_i_8_n_2\
    );
\boxLeft_fu_116[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(1),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(1),
      O => \boxLeft_fu_116[3]_i_9_n_2\
    );
\boxLeft_fu_116[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(7),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[7]_i_2_n_2\
    );
\boxLeft_fu_116[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[7]_i_3_n_2\
    );
\boxLeft_fu_116[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[7]_i_4_n_2\
    );
\boxLeft_fu_116[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222AAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => tpgForeground_U0_ap_start,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \^ap_cs_fsm_reg[1]_0\(0),
      O => \boxLeft_fu_116[7]_i_5_n_2\
    );
\boxLeft_fu_116[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(7),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(7),
      O => \boxLeft_fu_116[7]_i_6_n_2\
    );
\boxLeft_fu_116[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(6),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(6),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(6),
      O => \boxLeft_fu_116[7]_i_7_n_2\
    );
\boxLeft_fu_116[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(5),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(5),
      O => \boxLeft_fu_116[7]_i_8_n_2\
    );
\boxLeft_fu_116[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_0_in0_out,
      I2 => \boxLeft_fu_116_reg[7]_0\(4),
      I3 => ap_NS_fsm1,
      I4 => boxHCoord(4),
      O => \boxLeft_fu_116[7]_i_9_n_2\
    );
\boxLeft_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[3]_i_1_n_9\,
      Q => \^q\(0),
      R => '0'
    );
\boxLeft_fu_116_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[11]_i_1_n_7\,
      Q => \^q\(10),
      R => '0'
    );
\boxLeft_fu_116_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[11]_i_1_n_6\,
      Q => \^q\(11),
      R => '0'
    );
\boxLeft_fu_116_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxLeft_fu_116_reg[7]_i_1_n_2\,
      CO(3) => \boxLeft_fu_116_reg[11]_i_1_n_2\,
      CO(2) => \boxLeft_fu_116_reg[11]_i_1_n_3\,
      CO(1) => \boxLeft_fu_116_reg[11]_i_1_n_4\,
      CO(0) => \boxLeft_fu_116_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \boxLeft_fu_116[11]_i_2_n_2\,
      DI(2) => \boxLeft_fu_116[11]_i_3_n_2\,
      DI(1) => \boxLeft_fu_116[11]_i_4_n_2\,
      DI(0) => \boxLeft_fu_116[11]_i_5_n_2\,
      O(3) => \boxLeft_fu_116_reg[11]_i_1_n_6\,
      O(2) => \boxLeft_fu_116_reg[11]_i_1_n_7\,
      O(1) => \boxLeft_fu_116_reg[11]_i_1_n_8\,
      O(0) => \boxLeft_fu_116_reg[11]_i_1_n_9\,
      S(3) => \boxLeft_fu_116[11]_i_6_n_2\,
      S(2) => \boxLeft_fu_116[11]_i_7_n_2\,
      S(1) => \boxLeft_fu_116[11]_i_8_n_2\,
      S(0) => \boxLeft_fu_116[11]_i_9_n_2\
    );
\boxLeft_fu_116_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[15]_i_1_n_9\,
      Q => \^q\(12),
      R => '0'
    );
\boxLeft_fu_116_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[15]_i_1_n_8\,
      Q => \^q\(13),
      R => '0'
    );
\boxLeft_fu_116_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[15]_i_1_n_7\,
      Q => \^q\(14),
      R => '0'
    );
\boxLeft_fu_116_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[15]_i_1_n_6\,
      Q => \^q\(15),
      R => '0'
    );
\boxLeft_fu_116_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxLeft_fu_116_reg[11]_i_1_n_2\,
      CO(3) => \NLW_boxLeft_fu_116_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \boxLeft_fu_116_reg[15]_i_1_n_3\,
      CO(1) => \boxLeft_fu_116_reg[15]_i_1_n_4\,
      CO(0) => \boxLeft_fu_116_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \boxLeft_fu_116[15]_i_2_n_2\,
      DI(1) => \boxLeft_fu_116[15]_i_3_n_2\,
      DI(0) => \boxLeft_fu_116[15]_i_4_n_2\,
      O(3) => \boxLeft_fu_116_reg[15]_i_1_n_6\,
      O(2) => \boxLeft_fu_116_reg[15]_i_1_n_7\,
      O(1) => \boxLeft_fu_116_reg[15]_i_1_n_8\,
      O(0) => \boxLeft_fu_116_reg[15]_i_1_n_9\,
      S(3) => \boxLeft_fu_116[15]_i_5_n_2\,
      S(2) => \boxLeft_fu_116[15]_i_6_n_2\,
      S(1) => \boxLeft_fu_116[15]_i_7_n_2\,
      S(0) => \boxLeft_fu_116[15]_i_8_n_2\
    );
\boxLeft_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[3]_i_1_n_8\,
      Q => \^q\(1),
      R => '0'
    );
\boxLeft_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[3]_i_1_n_7\,
      Q => \^q\(2),
      R => '0'
    );
\boxLeft_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[3]_i_1_n_6\,
      Q => \^q\(3),
      R => '0'
    );
\boxLeft_fu_116_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \boxLeft_fu_116_reg[3]_i_1_n_2\,
      CO(2) => \boxLeft_fu_116_reg[3]_i_1_n_3\,
      CO(1) => \boxLeft_fu_116_reg[3]_i_1_n_4\,
      CO(0) => \boxLeft_fu_116_reg[3]_i_1_n_5\,
      CYINIT => \boxLeft_fu_116[3]_i_2_n_2\,
      DI(3) => \boxLeft_fu_116[3]_i_3_n_2\,
      DI(2) => \boxLeft_fu_116[3]_i_4_n_2\,
      DI(1) => \boxLeft_fu_116[3]_i_5_n_2\,
      DI(0) => \boxLeft_fu_116[3]_i_6_n_2\,
      O(3) => \boxLeft_fu_116_reg[3]_i_1_n_6\,
      O(2) => \boxLeft_fu_116_reg[3]_i_1_n_7\,
      O(1) => \boxLeft_fu_116_reg[3]_i_1_n_8\,
      O(0) => \boxLeft_fu_116_reg[3]_i_1_n_9\,
      S(3) => \boxLeft_fu_116[3]_i_7_n_2\,
      S(2) => \boxLeft_fu_116[3]_i_8_n_2\,
      S(1) => \boxLeft_fu_116[3]_i_9_n_2\,
      S(0) => \boxLeft_fu_116[3]_i_10_n_2\
    );
\boxLeft_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[7]_i_1_n_9\,
      Q => \^q\(4),
      R => '0'
    );
\boxLeft_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[7]_i_1_n_8\,
      Q => \^q\(5),
      R => '0'
    );
\boxLeft_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[7]_i_1_n_7\,
      Q => \^q\(6),
      R => '0'
    );
\boxLeft_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[7]_i_1_n_6\,
      Q => \^q\(7),
      R => '0'
    );
\boxLeft_fu_116_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxLeft_fu_116_reg[3]_i_1_n_2\,
      CO(3) => \boxLeft_fu_116_reg[7]_i_1_n_2\,
      CO(2) => \boxLeft_fu_116_reg[7]_i_1_n_3\,
      CO(1) => \boxLeft_fu_116_reg[7]_i_1_n_4\,
      CO(0) => \boxLeft_fu_116_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \boxLeft_fu_116[7]_i_2_n_2\,
      DI(2) => \boxLeft_fu_116[7]_i_3_n_2\,
      DI(1) => \boxLeft_fu_116[7]_i_4_n_2\,
      DI(0) => \boxLeft_fu_116[7]_i_5_n_2\,
      O(3) => \boxLeft_fu_116_reg[7]_i_1_n_6\,
      O(2) => \boxLeft_fu_116_reg[7]_i_1_n_7\,
      O(1) => \boxLeft_fu_116_reg[7]_i_1_n_8\,
      O(0) => \boxLeft_fu_116_reg[7]_i_1_n_9\,
      S(3) => \boxLeft_fu_116[7]_i_6_n_2\,
      S(2) => \boxLeft_fu_116[7]_i_7_n_2\,
      S(1) => \boxLeft_fu_116[7]_i_8_n_2\,
      S(0) => \boxLeft_fu_116[7]_i_9_n_2\
    );
\boxLeft_fu_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[11]_i_1_n_9\,
      Q => \^q\(8),
      R => '0'
    );
\boxLeft_fu_116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => \boxLeft_fu_116_reg[11]_i_1_n_8\,
      Q => \^q\(9),
      R => '0'
    );
boxRight_fu_682_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => boxRight_fu_682_p2_carry_n_2,
      CO(2) => boxRight_fu_682_p2_carry_n_3,
      CO(1) => boxRight_fu_682_p2_carry_n_4,
      CO(0) => boxRight_fu_682_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 0) => \boxRight_fu_682_p2_carry__2_0\(3 downto 0),
      O(3) => boxRight_fu_682_p2_carry_n_6,
      O(2) => boxRight_fu_682_p2_carry_n_7,
      O(1) => boxRight_fu_682_p2_carry_n_8,
      O(0) => boxRight_fu_682_p2_carry_n_9,
      S(3 downto 0) => \i__carry_i_4__2_0\(3 downto 0)
    );
\boxRight_fu_682_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => boxRight_fu_682_p2_carry_n_2,
      CO(3) => \boxRight_fu_682_p2_carry__0_n_2\,
      CO(2) => \boxRight_fu_682_p2_carry__0_n_3\,
      CO(1) => \boxRight_fu_682_p2_carry__0_n_4\,
      CO(0) => \boxRight_fu_682_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \boxRight_fu_682_p2_carry__2_0\(7 downto 4),
      O(3) => \boxRight_fu_682_p2_carry__0_n_6\,
      O(2) => \boxRight_fu_682_p2_carry__0_n_7\,
      O(1) => \boxRight_fu_682_p2_carry__0_n_8\,
      O(0) => \boxRight_fu_682_p2_carry__0_n_9\,
      S(3 downto 0) => \i__carry__0_i_4__0_0\(3 downto 0)
    );
\boxRight_fu_682_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxRight_fu_682_p2_carry__0_n_2\,
      CO(3) => \boxRight_fu_682_p2_carry__1_n_2\,
      CO(2) => \boxRight_fu_682_p2_carry__1_n_3\,
      CO(1) => \boxRight_fu_682_p2_carry__1_n_4\,
      CO(0) => \boxRight_fu_682_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \boxRight_fu_682_p2_carry__2_0\(11 downto 8),
      O(3) => \boxRight_fu_682_p2_carry__1_n_6\,
      O(2) => \boxRight_fu_682_p2_carry__1_n_7\,
      O(1) => \boxRight_fu_682_p2_carry__1_n_8\,
      O(0) => \boxRight_fu_682_p2_carry__1_n_9\,
      S(3 downto 0) => \i__carry__1_i_4__0_0\(3 downto 0)
    );
\boxRight_fu_682_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxRight_fu_682_p2_carry__1_n_2\,
      CO(3) => \NLW_boxRight_fu_682_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \boxRight_fu_682_p2_carry__2_n_3\,
      CO(1) => \boxRight_fu_682_p2_carry__2_n_4\,
      CO(0) => \boxRight_fu_682_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \boxRight_fu_682_p2_carry__2_0\(14 downto 12),
      O(3) => \boxRight_fu_682_p2_carry__2_n_6\,
      O(2) => \boxRight_fu_682_p2_carry__2_n_7\,
      O(1) => \boxRight_fu_682_p2_carry__2_n_8\,
      O(0) => \boxRight_fu_682_p2_carry__2_n_9\,
      S(3) => \boxRight_fu_682_p2_carry__2_i_1_n_2\,
      S(2 downto 0) => \i__carry__2_i_4__0_0\(2 downto 0)
    );
\boxRight_fu_682_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => \boxRight_fu_682_p2_carry__2_0\(15),
      O => \boxRight_fu_682_p2_carry__2_i_1_n_2\
    );
\boxTop_fu_112[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[0]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(0),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(0),
      O => p_1_in(0)
    );
\boxTop_fu_112[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[10]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(10),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(10),
      O => p_1_in(10)
    );
\boxTop_fu_112[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[11]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(11),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(11),
      O => p_1_in(11)
    );
\boxTop_fu_112[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[12]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(12),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(12),
      O => p_1_in(12)
    );
\boxTop_fu_112[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[13]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(13),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(13),
      O => p_1_in(13)
    );
\boxTop_fu_112[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[14]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(14),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(14),
      O => p_1_in(14)
    );
\boxTop_fu_112[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA800"
    )
        port map (
      I0 => tpgForeground_U0_ap_start,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      I4 => boxLeft_fu_1160,
      O => \boxTop_fu_112[15]_i_1_n_2\
    );
\boxTop_fu_112[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[15]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(15),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(15),
      O => p_1_in(15)
    );
\boxTop_fu_112[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => tpgForeground_U0_ap_start,
      O => ap_NS_fsm1
    );
\boxTop_fu_112[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF72FFFFFFFFFFFF"
    )
        port map (
      I0 => \vDir_reg_n_2_[0]\,
      I1 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I2 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I3 => \boxTop_fu_112[15]_i_5_n_2\,
      I4 => icmp_ln1840_fu_524_p2,
      I5 => ap_condition_125,
      O => \boxTop_fu_112[15]_i_4_n_2\
    );
\boxTop_fu_112[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => \icmp_ln1840_reg_998_reg[0]_0\,
      O => \boxTop_fu_112[15]_i_5_n_2\
    );
\boxTop_fu_112[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[1]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(1),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(1),
      O => p_1_in(1)
    );
\boxTop_fu_112[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[2]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(2),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(2),
      O => p_1_in(2)
    );
\boxTop_fu_112[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[3]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(3),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(3),
      O => p_1_in(3)
    );
\boxTop_fu_112[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[4]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(4),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(4),
      O => p_1_in(4)
    );
\boxTop_fu_112[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[5]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(5),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(5),
      O => p_1_in(5)
    );
\boxTop_fu_112[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[6]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(6),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(6),
      O => p_1_in(6)
    );
\boxTop_fu_112[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[7]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(7),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(7),
      O => p_1_in(7)
    );
\boxTop_fu_112[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[8]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(8),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(8),
      O => p_1_in(8)
    );
\boxTop_fu_112[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \boxVCoord_reg_n_2_[9]\,
      I1 => ap_NS_fsm1,
      I2 => sub_ln1871_fu_582_p2(9),
      I3 => \boxTop_fu_112[15]_i_4_n_2\,
      I4 => add_ln1869_fu_604_p2(9),
      O => p_1_in(9)
    );
\boxTop_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(0),
      Q => \^boxtop_fu_112_reg[15]_0\(0),
      R => '0'
    );
\boxTop_fu_112_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(10),
      Q => \^boxtop_fu_112_reg[15]_0\(10),
      R => '0'
    );
\boxTop_fu_112_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(11),
      Q => \^boxtop_fu_112_reg[15]_0\(11),
      R => '0'
    );
\boxTop_fu_112_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(12),
      Q => \^boxtop_fu_112_reg[15]_0\(12),
      R => '0'
    );
\boxTop_fu_112_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(13),
      Q => \^boxtop_fu_112_reg[15]_0\(13),
      R => '0'
    );
\boxTop_fu_112_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(14),
      Q => \^boxtop_fu_112_reg[15]_0\(14),
      R => '0'
    );
\boxTop_fu_112_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(15),
      Q => \^boxtop_fu_112_reg[15]_0\(15),
      R => '0'
    );
\boxTop_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(1),
      Q => \^boxtop_fu_112_reg[15]_0\(1),
      R => '0'
    );
\boxTop_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(2),
      Q => \^boxtop_fu_112_reg[15]_0\(2),
      R => '0'
    );
\boxTop_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(3),
      Q => \^boxtop_fu_112_reg[15]_0\(3),
      R => '0'
    );
\boxTop_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(4),
      Q => \^boxtop_fu_112_reg[15]_0\(4),
      R => '0'
    );
\boxTop_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(5),
      Q => \^boxtop_fu_112_reg[15]_0\(5),
      R => '0'
    );
\boxTop_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(6),
      Q => \^boxtop_fu_112_reg[15]_0\(6),
      R => '0'
    );
\boxTop_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(7),
      Q => \^boxtop_fu_112_reg[15]_0\(7),
      R => '0'
    );
\boxTop_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(8),
      Q => \^boxtop_fu_112_reg[15]_0\(8),
      R => '0'
    );
\boxTop_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \boxTop_fu_112[15]_i_1_n_2\,
      D => p_1_in(9),
      Q => \^boxtop_fu_112_reg[15]_0\(9),
      R => '0'
    );
\boxVCoord[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(0),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(0),
      O => \boxVCoord[0]_i_1_n_2\
    );
\boxVCoord[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(10),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(10),
      O => \boxVCoord[10]_i_1_n_2\
    );
\boxVCoord[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(11),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(11),
      O => \boxVCoord[11]_i_1_n_2\
    );
\boxVCoord[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(11),
      O => \boxVCoord[11]_i_4_n_2\
    );
\boxVCoord[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(10),
      O => \boxVCoord[11]_i_5_n_2\
    );
\boxVCoord[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(9),
      O => \boxVCoord[11]_i_6_n_2\
    );
\boxVCoord[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(8),
      O => \boxVCoord[11]_i_7_n_2\
    );
\boxVCoord[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(12),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(12),
      O => \boxVCoord[12]_i_1_n_2\
    );
\boxVCoord[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(13),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(13),
      O => \boxVCoord[13]_i_1_n_2\
    );
\boxVCoord[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(14),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(14),
      O => \boxVCoord[14]_i_1_n_2\
    );
\boxVCoord[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_condition_125,
      I1 => icmp_ln1840_fu_524_p2,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => \icmp_ln1840_reg_998_reg[0]_0\,
      O => boxLeft_fu_1160
    );
\boxVCoord[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \boxVCoord[15]_i_19_n_2\,
      I1 => \boxVCoord[15]_i_20_n_2\,
      I2 => trunc_ln746_fu_509_p1(15),
      I3 => \^x_1_reg_984_reg[4]_0\,
      I4 => \icmp_ln746_fu_513_p2_carry__0_i_3_n_2\,
      I5 => \^x_1_reg_984_reg[3]_0\,
      O => \boxVCoord[15]_i_10_n_2\
    );
\boxVCoord[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(15),
      O => \boxVCoord[15]_i_12_n_2\
    );
\boxVCoord[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(14),
      O => \boxVCoord[15]_i_13_n_2\
    );
\boxVCoord[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(13),
      O => \boxVCoord[15]_i_14_n_2\
    );
\boxVCoord[15]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(12),
      O => \boxVCoord[15]_i_15_n_2\
    );
\boxVCoord[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \^icmp_ln746_reg_994_reg[0]_0\,
      O => \boxVCoord[15]_i_16_n_2\
    );
\boxVCoord[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(8),
      I1 => \^y_reg_218_reg[15]_0\(0),
      I2 => \^y_reg_218_reg[15]_0\(5),
      I3 => \^y_reg_218_reg[15]_0\(2),
      O => \boxVCoord[15]_i_17_n_2\
    );
\boxVCoord[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(1),
      I1 => \y_reg_218_reg_n_2_[7]\,
      I2 => \y_reg_218_reg_n_2_[10]\,
      I3 => \^y_reg_218_reg[15]_0\(6),
      I4 => \boxVCoord[15]_i_22_n_2\,
      O => \boxVCoord[15]_i_18_n_2\
    );
\boxVCoord[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[10]\,
      I1 => x_1_reg_984_reg(10),
      I2 => \^x_1_reg_984_reg[8]_0\,
      I3 => x_1_reg_984_reg(1),
      I4 => \boxVCoord[15]_i_16_n_2\,
      I5 => \x_reg_230_reg_n_2_[1]\,
      O => \boxVCoord[15]_i_19_n_2\
    );
\boxVCoord[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(15),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(15),
      O => \boxVCoord[15]_i_2_n_2\
    );
\boxVCoord[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \^x_1_reg_984_reg[2]_0\,
      I1 => x_1_reg_984_reg(14),
      I2 => \boxVCoord[15]_i_16_n_2\,
      I3 => \x_reg_230_reg_n_2_[14]\,
      I4 => \^x_1_reg_984_reg[7]_0\,
      I5 => \^x_1_reg_984_reg[6]_0\,
      O => \boxVCoord[15]_i_20_n_2\
    );
\boxVCoord[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[15]\,
      O => trunc_ln746_fu_509_p1(15)
    );
\boxVCoord[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[11]\,
      I1 => \^y_reg_218_reg[15]_0\(4),
      I2 => \^y_reg_218_reg[15]_0\(9),
      I3 => \^y_reg_218_reg[15]_0\(7),
      O => \boxVCoord[15]_i_22_n_2\
    );
\boxVCoord[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \boxVCoord[15]_i_8_n_2\,
      I1 => \^x_1_reg_984_reg[5]_0\,
      I2 => \^x_1_reg_984_reg[0]_0\(0),
      I3 => \boxVCoord[15]_i_9_n_2\,
      I4 => \icmp_ln746_fu_513_p2_carry__0_i_5_n_2\,
      I5 => \boxVCoord[15]_i_10_n_2\,
      O => icmp_ln1840_fu_524_p2
    );
\boxVCoord[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \icmp_ln1840_reg_998_reg[0]_0\,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => icmp_ln1840_fu_524_p2,
      O => \boxVCoord[15]_i_6_n_2\
    );
\boxVCoord[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[9]\,
      I1 => x_1_reg_984_reg(9),
      I2 => \x_reg_230_reg_n_2_[11]\,
      I3 => \boxVCoord[15]_i_16_n_2\,
      I4 => x_1_reg_984_reg(11),
      O => \boxVCoord[15]_i_8_n_2\
    );
\boxVCoord[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \boxVCoord[15]_i_17_n_2\,
      I1 => \y_reg_218_reg_n_2_[9]\,
      I2 => \y_reg_218_reg_n_2_[8]\,
      I3 => \y_reg_218_reg_n_2_[6]\,
      I4 => \^y_reg_218_reg[15]_0\(3),
      I5 => \boxVCoord[15]_i_18_n_2\,
      O => \boxVCoord[15]_i_9_n_2\
    );
\boxVCoord[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(1),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(1),
      O => \boxVCoord[1]_i_1_n_2\
    );
\boxVCoord[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(2),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(2),
      O => \boxVCoord[2]_i_1_n_2\
    );
\boxVCoord[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(3),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(3),
      O => \boxVCoord[3]_i_1_n_2\
    );
\boxVCoord[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(1),
      I1 => \boxLeft_fu_116_reg[7]_0\(1),
      O => \boxVCoord[3]_i_10_n_2\
    );
\boxVCoord[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(0),
      I1 => \boxLeft_fu_116_reg[7]_0\(0),
      O => \boxVCoord[3]_i_11_n_2\
    );
\boxVCoord[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(3),
      I1 => \boxLeft_fu_116_reg[7]_0\(3),
      O => \boxVCoord[3]_i_8_n_2\
    );
\boxVCoord[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(2),
      I1 => \boxLeft_fu_116_reg[7]_0\(2),
      O => \boxVCoord[3]_i_9_n_2\
    );
\boxVCoord[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(4),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(4),
      O => \boxVCoord[4]_i_1_n_2\
    );
\boxVCoord[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(5),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(5),
      O => \boxVCoord[5]_i_1_n_2\
    );
\boxVCoord[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(6),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(6),
      O => \boxVCoord[6]_i_1_n_2\
    );
\boxVCoord[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(7),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(7),
      O => \boxVCoord[7]_i_1_n_2\
    );
\boxVCoord[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(5),
      I1 => \boxLeft_fu_116_reg[7]_0\(5),
      O => \boxVCoord[7]_i_10_n_2\
    );
\boxVCoord[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(4),
      I1 => \boxLeft_fu_116_reg[7]_0\(4),
      O => \boxVCoord[7]_i_11_n_2\
    );
\boxVCoord[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(7),
      I1 => \boxLeft_fu_116_reg[7]_0\(7),
      O => \boxVCoord[7]_i_8_n_2\
    );
\boxVCoord[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(6),
      I1 => \boxLeft_fu_116_reg[7]_0\(6),
      O => \boxVCoord[7]_i_9_n_2\
    );
\boxVCoord[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(8),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(8),
      O => \boxVCoord[8]_i_1_n_2\
    );
\boxVCoord[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABBAB8AAA88A8"
    )
        port map (
      I0 => sub_ln1871_fu_582_p2(9),
      I1 => \boxVCoord[15]_i_6_n_2\,
      I2 => \vDir_reg_n_2_[0]\,
      I3 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I4 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I5 => add_ln1869_fu_604_p2(9),
      O => \boxVCoord[9]_i_1_n_2\
    );
\boxVCoord_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[0]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[0]\,
      R => '0'
    );
\boxVCoord_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[10]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[10]\,
      R => '0'
    );
\boxVCoord_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[11]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[11]\,
      R => '0'
    );
\boxVCoord_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxVCoord_reg[7]_i_2_n_2\,
      CO(3) => \boxVCoord_reg[11]_i_2_n_2\,
      CO(2) => \boxVCoord_reg[11]_i_2_n_3\,
      CO(1) => \boxVCoord_reg[11]_i_2_n_4\,
      CO(0) => \boxVCoord_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(11 downto 8),
      O(3 downto 0) => sub_ln1871_fu_582_p2(11 downto 8),
      S(3) => \boxVCoord[11]_i_4_n_2\,
      S(2) => \boxVCoord[11]_i_5_n_2\,
      S(1) => \boxVCoord[11]_i_6_n_2\,
      S(0) => \boxVCoord[11]_i_7_n_2\
    );
\boxVCoord_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxVCoord_reg[7]_i_3_n_2\,
      CO(3) => \boxVCoord_reg[11]_i_3_n_2\,
      CO(2) => \boxVCoord_reg[11]_i_3_n_3\,
      CO(1) => \boxVCoord_reg[11]_i_3_n_4\,
      CO(0) => \boxVCoord_reg[11]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1869_fu_604_p2(11 downto 8),
      S(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(11 downto 8)
    );
\boxVCoord_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[12]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[12]\,
      R => '0'
    );
\boxVCoord_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[13]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[13]\,
      R => '0'
    );
\boxVCoord_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[14]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[14]\,
      R => '0'
    );
\boxVCoord_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[15]_i_2_n_2\,
      Q => \boxVCoord_reg_n_2_[15]\,
      R => '0'
    );
\boxVCoord_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxVCoord_reg[11]_i_2_n_2\,
      CO(3) => \NLW_boxVCoord_reg[15]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \boxVCoord_reg[15]_i_5_n_3\,
      CO(1) => \boxVCoord_reg[15]_i_5_n_4\,
      CO(0) => \boxVCoord_reg[15]_i_5_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^boxtop_fu_112_reg[15]_0\(14 downto 12),
      O(3 downto 0) => sub_ln1871_fu_582_p2(15 downto 12),
      S(3) => \boxVCoord[15]_i_12_n_2\,
      S(2) => \boxVCoord[15]_i_13_n_2\,
      S(1) => \boxVCoord[15]_i_14_n_2\,
      S(0) => \boxVCoord[15]_i_15_n_2\
    );
\boxVCoord_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxVCoord_reg[11]_i_3_n_2\,
      CO(3) => \NLW_boxVCoord_reg[15]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \boxVCoord_reg[15]_i_7_n_3\,
      CO(1) => \boxVCoord_reg[15]_i_7_n_4\,
      CO(0) => \boxVCoord_reg[15]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1869_fu_604_p2(15 downto 12),
      S(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(15 downto 12)
    );
\boxVCoord_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[1]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[1]\,
      R => '0'
    );
\boxVCoord_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[2]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[2]\,
      R => '0'
    );
\boxVCoord_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[3]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[3]\,
      R => '0'
    );
\boxVCoord_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \boxVCoord_reg[3]_i_2_n_2\,
      CO(2) => \boxVCoord_reg[3]_i_2_n_3\,
      CO(1) => \boxVCoord_reg[3]_i_2_n_4\,
      CO(0) => \boxVCoord_reg[3]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(3 downto 0),
      O(3 downto 0) => sub_ln1871_fu_582_p2(3 downto 0),
      S(3 downto 0) => \boxVCoord_reg[3]_0\(3 downto 0)
    );
\boxVCoord_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \boxVCoord_reg[3]_i_3_n_2\,
      CO(2) => \boxVCoord_reg[3]_i_3_n_3\,
      CO(1) => \boxVCoord_reg[3]_i_3_n_4\,
      CO(0) => \boxVCoord_reg[3]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(3 downto 0),
      O(3 downto 0) => add_ln1869_fu_604_p2(3 downto 0),
      S(3) => \boxVCoord[3]_i_8_n_2\,
      S(2) => \boxVCoord[3]_i_9_n_2\,
      S(1) => \boxVCoord[3]_i_10_n_2\,
      S(0) => \boxVCoord[3]_i_11_n_2\
    );
\boxVCoord_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[4]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[4]\,
      R => '0'
    );
\boxVCoord_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[5]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[5]\,
      R => '0'
    );
\boxVCoord_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[6]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[6]\,
      R => '0'
    );
\boxVCoord_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[7]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[7]\,
      R => '0'
    );
\boxVCoord_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxVCoord_reg[3]_i_2_n_2\,
      CO(3) => \boxVCoord_reg[7]_i_2_n_2\,
      CO(2) => \boxVCoord_reg[7]_i_2_n_3\,
      CO(1) => \boxVCoord_reg[7]_i_2_n_4\,
      CO(0) => \boxVCoord_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(7 downto 4),
      O(3 downto 0) => sub_ln1871_fu_582_p2(7 downto 4),
      S(3 downto 0) => \boxVCoord_reg[7]_0\(3 downto 0)
    );
\boxVCoord_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \boxVCoord_reg[3]_i_3_n_2\,
      CO(3) => \boxVCoord_reg[7]_i_3_n_2\,
      CO(2) => \boxVCoord_reg[7]_i_3_n_3\,
      CO(1) => \boxVCoord_reg[7]_i_3_n_4\,
      CO(0) => \boxVCoord_reg[7]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^boxtop_fu_112_reg[15]_0\(7 downto 4),
      O(3 downto 0) => add_ln1869_fu_604_p2(7 downto 4),
      S(3) => \boxVCoord[7]_i_8_n_2\,
      S(2) => \boxVCoord[7]_i_9_n_2\,
      S(1) => \boxVCoord[7]_i_10_n_2\,
      S(0) => \boxVCoord[7]_i_11_n_2\
    );
\boxVCoord_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[8]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[8]\,
      R => '0'
    );
\boxVCoord_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => \boxVCoord[9]_i_1_n_2\,
      Q => \boxVCoord_reg_n_2_[9]\,
      R => '0'
    );
\hDir[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2ECC"
    )
        port map (
      I0 => icmp_ln1845_fu_537_p2,
      I1 => hDir,
      I2 => icmp_ln1849_fu_548_p2,
      I3 => boxLeft_fu_1160,
      O => \hDir[0]_i_1_n_2\
    );
\hDir_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hDir[0]_i_1_n_2\,
      Q => hDir,
      R => '0'
    );
hMax_fu_351_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hMax_fu_351_p2_carry_n_2,
      CO(2) => hMax_fu_351_p2_carry_n_3,
      CO(1) => hMax_fu_351_p2_carry_n_4,
      CO(0) => hMax_fu_351_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => \icmp_ln746_reg_994_reg[0]_3\(3 downto 0),
      O(3 downto 0) => hMax_fu_351_p2(3 downto 0),
      S(3 downto 0) => icmp_ln1845_fu_537_p2_carry_i_8_0(3 downto 0)
    );
\hMax_fu_351_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => hMax_fu_351_p2_carry_n_2,
      CO(3) => \hMax_fu_351_p2_carry__0_n_2\,
      CO(2) => \hMax_fu_351_p2_carry__0_n_3\,
      CO(1) => \hMax_fu_351_p2_carry__0_n_4\,
      CO(0) => \hMax_fu_351_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln746_reg_994_reg[0]_3\(7 downto 4),
      O(3 downto 0) => hMax_fu_351_p2(7 downto 4),
      S(3 downto 0) => icmp_ln1845_fu_537_p2_carry_i_6_0(3 downto 0)
    );
\hMax_fu_351_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hMax_fu_351_p2_carry__0_n_2\,
      CO(3) => \hMax_fu_351_p2_carry__1_n_2\,
      CO(2) => \hMax_fu_351_p2_carry__1_n_3\,
      CO(1) => \hMax_fu_351_p2_carry__1_n_4\,
      CO(0) => \hMax_fu_351_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln746_reg_994_reg[0]_3\(11 downto 8),
      O(3 downto 0) => hMax_fu_351_p2(11 downto 8),
      S(3 downto 0) => \icmp_ln1845_fu_537_p2_carry__0_i_8_0\(3 downto 0)
    );
\hMax_fu_351_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hMax_fu_351_p2_carry__1_n_2\,
      CO(3) => \NLW_hMax_fu_351_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \hMax_fu_351_p2_carry__2_n_3\,
      CO(1) => \hMax_fu_351_p2_carry__2_n_4\,
      CO(0) => \hMax_fu_351_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \icmp_ln746_reg_994_reg[0]_3\(14 downto 12),
      O(3 downto 0) => \^int_width_reg[14]\(3 downto 0),
      S(3 downto 0) => \icmp_ln1845_fu_537_p2_carry__0_i_6\(3 downto 0)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[7]\,
      I1 => \boxBottom_fu_687_p2_carry__0_n_6\,
      O => \i__carry__0_i_1__0_n_2\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[7]\,
      I1 => \boxRight_fu_682_p2_carry__0_n_6\,
      O => \i__carry__0_i_1__1_n_2\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[6]\,
      I1 => \boxBottom_fu_687_p2_carry__0_n_7\,
      O => \i__carry__0_i_2_n_2\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[6]\,
      I1 => \boxRight_fu_682_p2_carry__0_n_7\,
      O => \i__carry__0_i_2__0_n_2\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(5),
      I1 => \boxBottom_fu_687_p2_carry__0_n_8\,
      O => \i__carry__0_i_3_n_2\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[5]\,
      I1 => \boxRight_fu_682_p2_carry__0_n_8\,
      O => \i__carry__0_i_3__0_n_2\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(4),
      I1 => \boxBottom_fu_687_p2_carry__0_n_9\,
      O => \i__carry__0_i_4_n_2\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[4]\,
      I1 => \boxRight_fu_682_p2_carry__0_n_9\,
      O => \i__carry__0_i_4__0_n_2\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[11]\,
      I1 => \boxBottom_fu_687_p2_carry__1_n_6\,
      O => \i__carry__1_i_1_n_2\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[11]\,
      I1 => \boxRight_fu_682_p2_carry__1_n_6\,
      O => \i__carry__1_i_1__0_n_2\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[10]\,
      I1 => \boxBottom_fu_687_p2_carry__1_n_7\,
      O => \i__carry__1_i_2_n_2\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[10]\,
      I1 => \boxRight_fu_682_p2_carry__1_n_7\,
      O => \i__carry__1_i_2__0_n_2\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[9]\,
      I1 => \boxBottom_fu_687_p2_carry__1_n_8\,
      O => \i__carry__1_i_3_n_2\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[9]\,
      I1 => \boxRight_fu_682_p2_carry__1_n_8\,
      O => \i__carry__1_i_3__0_n_2\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[8]\,
      I1 => \boxBottom_fu_687_p2_carry__1_n_9\,
      O => \i__carry__1_i_4_n_2\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[8]\,
      I1 => \boxRight_fu_682_p2_carry__1_n_9\,
      O => \i__carry__1_i_4__0_n_2\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(9),
      I1 => \boxBottom_fu_687_p2_carry__2_n_6\,
      O => \i__carry__2_i_1_n_2\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[15]\,
      I1 => \boxRight_fu_682_p2_carry__2_n_6\,
      O => \i__carry__2_i_1__0_n_2\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(8),
      I1 => \boxBottom_fu_687_p2_carry__2_n_7\,
      O => \i__carry__2_i_2_n_2\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[14]\,
      I1 => \boxRight_fu_682_p2_carry__2_n_7\,
      O => \i__carry__2_i_2__0_n_2\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(7),
      I1 => \boxBottom_fu_687_p2_carry__2_n_8\,
      O => \i__carry__2_i_3_n_2\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[13]\,
      I1 => \boxRight_fu_682_p2_carry__2_n_8\,
      O => \i__carry__2_i_3__0_n_2\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(6),
      I1 => \boxBottom_fu_687_p2_carry__2_n_9\,
      O => \i__carry__2_i_4_n_2\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[12]\,
      I1 => \boxRight_fu_682_p2_carry__2_n_9\,
      O => \i__carry__2_i_4__0_n_2\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(3),
      I1 => boxBottom_fu_687_p2_carry_n_6,
      O => \i__carry_i_1__1_n_2\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[3]\,
      I1 => boxRight_fu_682_p2_carry_n_6,
      O => \i__carry_i_1__2_n_2\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(2),
      I1 => boxBottom_fu_687_p2_carry_n_7,
      O => \i__carry_i_2__1_n_2\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[2]\,
      I1 => boxRight_fu_682_p2_carry_n_7,
      O => \i__carry_i_2__2_n_2\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(1),
      I1 => boxBottom_fu_687_p2_carry_n_8,
      O => \i__carry_i_3__1_n_2\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[1]\,
      I1 => boxRight_fu_682_p2_carry_n_8,
      O => \i__carry_i_3__2_n_2\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(0),
      I1 => boxBottom_fu_687_p2_carry_n_9,
      O => \i__carry_i_4__1_n_2\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[0]\,
      I1 => boxRight_fu_682_p2_carry_n_9,
      O => \i__carry_i_4__2_n_2\
    );
\icmp_ln1840_reg_998[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => icmp_ln1840_fu_524_p2,
      I1 => \x_reg_230[15]_i_3_n_2\,
      I2 => \icmp_ln1840_reg_998_reg[0]_0\,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => icmp_ln1840_reg_998,
      O => \icmp_ln1840_reg_998[0]_i_1_n_2\
    );
\icmp_ln1840_reg_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1840_reg_998[0]_i_1_n_2\,
      Q => icmp_ln1840_reg_998,
      R => '0'
    );
icmp_ln1845_fu_537_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1845_fu_537_p2_carry_n_2,
      CO(2) => icmp_ln1845_fu_537_p2_carry_n_3,
      CO(1) => icmp_ln1845_fu_537_p2_carry_n_4,
      CO(0) => icmp_ln1845_fu_537_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => icmp_ln1845_fu_537_p2_carry_i_1_n_2,
      DI(2) => icmp_ln1845_fu_537_p2_carry_i_2_n_2,
      DI(1) => icmp_ln1845_fu_537_p2_carry_i_3_n_2,
      DI(0) => icmp_ln1845_fu_537_p2_carry_i_4_n_2,
      O(3 downto 0) => NLW_icmp_ln1845_fu_537_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1845_fu_537_p2_carry_i_5_n_2,
      S(2) => icmp_ln1845_fu_537_p2_carry_i_6_n_2,
      S(1) => icmp_ln1845_fu_537_p2_carry_i_7_n_2,
      S(0) => icmp_ln1845_fu_537_p2_carry_i_8_n_2
    );
\icmp_ln1845_fu_537_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1845_fu_537_p2_carry_n_2,
      CO(3) => icmp_ln1845_fu_537_p2,
      CO(2) => \icmp_ln1845_fu_537_p2_carry__0_n_3\,
      CO(1) => \icmp_ln1845_fu_537_p2_carry__0_n_4\,
      CO(0) => \icmp_ln1845_fu_537_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln1845_fu_537_p2_carry__0_i_1_n_2\,
      DI(2) => \icmp_ln1845_fu_537_p2_carry__0_i_2_n_2\,
      DI(1) => \icmp_ln1845_fu_537_p2_carry__0_i_3_n_2\,
      DI(0) => \icmp_ln1845_fu_537_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln1845_fu_537_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \hDir_reg[0]_0\(1 downto 0),
      S(1) => \icmp_ln1845_fu_537_p2_carry__0_i_7_n_2\,
      S(0) => \icmp_ln1845_fu_537_p2_carry__0_i_8_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^int_width_reg[14]\(3),
      I2 => \^q\(14),
      I3 => \^int_width_reg[14]\(2),
      O => \icmp_ln1845_fu_537_p2_carry__0_i_1_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^int_width_reg[14]\(1),
      I2 => \^q\(12),
      I3 => \^int_width_reg[14]\(0),
      O => \icmp_ln1845_fu_537_p2_carry__0_i_2_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(11),
      I1 => hMax_fu_351_p2(11),
      I2 => \^q\(10),
      I3 => hMax_fu_351_p2(10),
      O => \icmp_ln1845_fu_537_p2_carry__0_i_3_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(9),
      I1 => hMax_fu_351_p2(9),
      I2 => \^q\(8),
      I3 => hMax_fu_351_p2(8),
      O => \icmp_ln1845_fu_537_p2_carry__0_i_4_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_351_p2(11),
      I1 => \^q\(11),
      I2 => hMax_fu_351_p2(10),
      I3 => \^q\(10),
      O => \icmp_ln1845_fu_537_p2_carry__0_i_7_n_2\
    );
\icmp_ln1845_fu_537_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_351_p2(9),
      I1 => \^q\(9),
      I2 => hMax_fu_351_p2(8),
      I3 => \^q\(8),
      O => \icmp_ln1845_fu_537_p2_carry__0_i_8_n_2\
    );
icmp_ln1845_fu_537_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => hMax_fu_351_p2(7),
      I2 => \^q\(6),
      I3 => hMax_fu_351_p2(6),
      O => icmp_ln1845_fu_537_p2_carry_i_1_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(5),
      I1 => hMax_fu_351_p2(5),
      I2 => \^q\(4),
      I3 => hMax_fu_351_p2(4),
      O => icmp_ln1845_fu_537_p2_carry_i_2_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => hMax_fu_351_p2(3),
      I2 => \^q\(2),
      I3 => hMax_fu_351_p2(2),
      O => icmp_ln1845_fu_537_p2_carry_i_3_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(1),
      I1 => hMax_fu_351_p2(1),
      I2 => \^q\(0),
      I3 => hMax_fu_351_p2(0),
      O => icmp_ln1845_fu_537_p2_carry_i_4_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_351_p2(7),
      I1 => \^q\(7),
      I2 => hMax_fu_351_p2(6),
      I3 => \^q\(6),
      O => icmp_ln1845_fu_537_p2_carry_i_5_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_351_p2(5),
      I1 => \^q\(5),
      I2 => hMax_fu_351_p2(4),
      I3 => \^q\(4),
      O => icmp_ln1845_fu_537_p2_carry_i_6_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_351_p2(3),
      I1 => \^q\(3),
      I2 => hMax_fu_351_p2(2),
      I3 => \^q\(2),
      O => icmp_ln1845_fu_537_p2_carry_i_7_n_2
    );
icmp_ln1845_fu_537_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => hMax_fu_351_p2(1),
      I1 => \^q\(1),
      I2 => hMax_fu_351_p2(0),
      I3 => \^q\(0),
      O => icmp_ln1845_fu_537_p2_carry_i_8_n_2
    );
icmp_ln1849_fu_548_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1849_fu_548_p2_carry_n_2,
      CO(2) => icmp_ln1849_fu_548_p2_carry_n_3,
      CO(1) => icmp_ln1849_fu_548_p2_carry_n_4,
      CO(0) => icmp_ln1849_fu_548_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1849_fu_548_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln1849_fu_548_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1849_fu_548_p2_carry_i_5_n_2,
      S(2) => icmp_ln1849_fu_548_p2_carry_i_6_n_2,
      S(1) => icmp_ln1849_fu_548_p2_carry_i_7_n_2,
      S(0) => icmp_ln1849_fu_548_p2_carry_i_8_n_2
    );
\icmp_ln1849_fu_548_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1849_fu_548_p2_carry_n_2,
      CO(3) => icmp_ln1849_fu_548_p2,
      CO(2) => \icmp_ln1849_fu_548_p2_carry__0_n_3\,
      CO(1) => \icmp_ln1849_fu_548_p2_carry__0_n_4\,
      CO(0) => \icmp_ln1849_fu_548_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln1849_fu_548_p2_carry__0_i_1_n_2\,
      O(3 downto 0) => \NLW_icmp_ln1849_fu_548_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1849_fu_548_p2_carry__0_i_2_n_2\,
      S(2) => \icmp_ln1849_fu_548_p2_carry__0_i_3_n_2\,
      S(1) => \icmp_ln1849_fu_548_p2_carry__0_i_4_n_2\,
      S(0) => \icmp_ln1849_fu_548_p2_carry__0_i_5_n_2\
    );
\icmp_ln1849_fu_548_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(9),
      I1 => \boxLeft_fu_116_reg[7]_0\(7),
      I2 => \^q\(8),
      O => \icmp_ln1849_fu_548_p2_carry__0_i_1_n_2\
    );
\icmp_ln1849_fu_548_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \icmp_ln1849_fu_548_p2_carry__0_i_2_n_2\
    );
\icmp_ln1849_fu_548_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \icmp_ln1849_fu_548_p2_carry__0_i_3_n_2\
    );
\icmp_ln1849_fu_548_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \icmp_ln1849_fu_548_p2_carry__0_i_4_n_2\
    );
\icmp_ln1849_fu_548_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \boxLeft_fu_116_reg[7]_0\(7),
      O => \icmp_ln1849_fu_548_p2_carry__0_i_5_n_2\
    );
icmp_ln1849_fu_548_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \boxLeft_fu_116_reg[7]_0\(6),
      I2 => \^q\(6),
      I3 => \boxLeft_fu_116_reg[7]_0\(5),
      O => icmp_ln1849_fu_548_p2_carry_i_5_n_2
    );
icmp_ln1849_fu_548_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \boxLeft_fu_116_reg[7]_0\(4),
      I2 => \^q\(4),
      I3 => \boxLeft_fu_116_reg[7]_0\(3),
      O => icmp_ln1849_fu_548_p2_carry_i_6_n_2
    );
icmp_ln1849_fu_548_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \boxLeft_fu_116_reg[7]_0\(2),
      I2 => \^q\(2),
      I3 => \boxLeft_fu_116_reg[7]_0\(1),
      O => icmp_ln1849_fu_548_p2_carry_i_7_n_2
    );
icmp_ln1849_fu_548_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \boxLeft_fu_116_reg[7]_0\(0),
      O => icmp_ln1849_fu_548_p2_carry_i_8_n_2
    );
icmp_ln1855_fu_566_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1855_fu_566_p2_carry_n_2,
      CO(2) => icmp_ln1855_fu_566_p2_carry_n_3,
      CO(1) => icmp_ln1855_fu_566_p2_carry_n_4,
      CO(0) => icmp_ln1855_fu_566_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => icmp_ln1855_fu_566_p2_carry_i_1_n_2,
      DI(2) => icmp_ln1855_fu_566_p2_carry_i_2_n_2,
      DI(1) => icmp_ln1855_fu_566_p2_carry_i_3_n_2,
      DI(0) => icmp_ln1855_fu_566_p2_carry_i_4_n_2,
      O(3 downto 0) => NLW_icmp_ln1855_fu_566_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1855_fu_566_p2_carry_i_5_n_2,
      S(2) => icmp_ln1855_fu_566_p2_carry_i_6_n_2,
      S(1) => icmp_ln1855_fu_566_p2_carry_i_7_n_2,
      S(0) => icmp_ln1855_fu_566_p2_carry_i_8_n_2
    );
\icmp_ln1855_fu_566_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1855_fu_566_p2_carry_n_2,
      CO(3) => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      CO(2) => \icmp_ln1855_fu_566_p2_carry__0_n_3\,
      CO(1) => \icmp_ln1855_fu_566_p2_carry__0_n_4\,
      CO(0) => \icmp_ln1855_fu_566_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln1855_fu_566_p2_carry__0_i_1_n_2\,
      DI(2) => \icmp_ln1855_fu_566_p2_carry__0_i_2_n_2\,
      DI(1) => \icmp_ln1855_fu_566_p2_carry__0_i_3_n_2\,
      DI(0) => \icmp_ln1855_fu_566_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln1855_fu_566_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \boxVCoord_reg[15]_0\(1 downto 0),
      S(1) => \icmp_ln1855_fu_566_p2_carry__0_i_7_n_2\,
      S(0) => \icmp_ln1855_fu_566_p2_carry__0_i_8_n_2\
    );
\icmp_ln1855_fu_566_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(15),
      I1 => \^int_height_reg[14]\(3),
      I2 => \^boxtop_fu_112_reg[15]_0\(14),
      I3 => \^int_height_reg[14]\(2),
      O => \icmp_ln1855_fu_566_p2_carry__0_i_1_n_2\
    );
\icmp_ln1855_fu_566_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(13),
      I1 => \^int_height_reg[14]\(1),
      I2 => \^boxtop_fu_112_reg[15]_0\(12),
      I3 => \^int_height_reg[14]\(0),
      O => \icmp_ln1855_fu_566_p2_carry__0_i_2_n_2\
    );
\icmp_ln1855_fu_566_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(11),
      I1 => vMax_fu_357_p20_out(11),
      I2 => \^boxtop_fu_112_reg[15]_0\(10),
      I3 => vMax_fu_357_p20_out(10),
      O => \icmp_ln1855_fu_566_p2_carry__0_i_3_n_2\
    );
\icmp_ln1855_fu_566_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(9),
      I1 => vMax_fu_357_p20_out(9),
      I2 => \^boxtop_fu_112_reg[15]_0\(8),
      I3 => vMax_fu_357_p20_out(8),
      O => \icmp_ln1855_fu_566_p2_carry__0_i_4_n_2\
    );
\icmp_ln1855_fu_566_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_357_p20_out(11),
      I1 => \^boxtop_fu_112_reg[15]_0\(11),
      I2 => vMax_fu_357_p20_out(10),
      I3 => \^boxtop_fu_112_reg[15]_0\(10),
      O => \icmp_ln1855_fu_566_p2_carry__0_i_7_n_2\
    );
\icmp_ln1855_fu_566_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_357_p20_out(9),
      I1 => \^boxtop_fu_112_reg[15]_0\(9),
      I2 => vMax_fu_357_p20_out(8),
      I3 => \^boxtop_fu_112_reg[15]_0\(8),
      O => \icmp_ln1855_fu_566_p2_carry__0_i_8_n_2\
    );
icmp_ln1855_fu_566_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(7),
      I1 => vMax_fu_357_p20_out(7),
      I2 => \^boxtop_fu_112_reg[15]_0\(6),
      I3 => vMax_fu_357_p20_out(6),
      O => icmp_ln1855_fu_566_p2_carry_i_1_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(5),
      I1 => vMax_fu_357_p20_out(5),
      I2 => \^boxtop_fu_112_reg[15]_0\(4),
      I3 => vMax_fu_357_p20_out(4),
      O => icmp_ln1855_fu_566_p2_carry_i_2_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(3),
      I1 => vMax_fu_357_p20_out(3),
      I2 => \^boxtop_fu_112_reg[15]_0\(2),
      I3 => vMax_fu_357_p20_out(2),
      O => icmp_ln1855_fu_566_p2_carry_i_3_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(1),
      I1 => vMax_fu_357_p20_out(1),
      I2 => \^boxtop_fu_112_reg[15]_0\(0),
      I3 => vMax_fu_357_p20_out(0),
      O => icmp_ln1855_fu_566_p2_carry_i_4_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_357_p20_out(7),
      I1 => \^boxtop_fu_112_reg[15]_0\(7),
      I2 => vMax_fu_357_p20_out(6),
      I3 => \^boxtop_fu_112_reg[15]_0\(6),
      O => icmp_ln1855_fu_566_p2_carry_i_5_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_357_p20_out(5),
      I1 => \^boxtop_fu_112_reg[15]_0\(5),
      I2 => vMax_fu_357_p20_out(4),
      I3 => \^boxtop_fu_112_reg[15]_0\(4),
      O => icmp_ln1855_fu_566_p2_carry_i_6_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_357_p20_out(3),
      I1 => \^boxtop_fu_112_reg[15]_0\(3),
      I2 => vMax_fu_357_p20_out(2),
      I3 => \^boxtop_fu_112_reg[15]_0\(2),
      O => icmp_ln1855_fu_566_p2_carry_i_7_n_2
    );
icmp_ln1855_fu_566_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => vMax_fu_357_p20_out(1),
      I1 => \^boxtop_fu_112_reg[15]_0\(1),
      I2 => vMax_fu_357_p20_out(0),
      I3 => \^boxtop_fu_112_reg[15]_0\(0),
      O => icmp_ln1855_fu_566_p2_carry_i_8_n_2
    );
icmp_ln1859_fu_577_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1859_fu_577_p2_carry_n_2,
      CO(2) => icmp_ln1859_fu_577_p2_carry_n_3,
      CO(1) => icmp_ln1859_fu_577_p2_carry_n_4,
      CO(0) => icmp_ln1859_fu_577_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => icmp_ln1859_fu_577_p2_carry_i_1_n_2,
      DI(2) => icmp_ln1859_fu_577_p2_carry_i_2_n_2,
      DI(1) => icmp_ln1859_fu_577_p2_carry_i_3_n_2,
      DI(0) => DI(0),
      O(3 downto 0) => NLW_icmp_ln1859_fu_577_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \icmp_ln1859_fu_577_p2_carry__0_0\(2 downto 0),
      S(0) => icmp_ln1859_fu_577_p2_carry_i_8_n_2
    );
\icmp_ln1859_fu_577_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1859_fu_577_p2_carry_n_2,
      CO(3) => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      CO(2) => \icmp_ln1859_fu_577_p2_carry__0_n_3\,
      CO(1) => \icmp_ln1859_fu_577_p2_carry__0_n_4\,
      CO(0) => \icmp_ln1859_fu_577_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln1859_fu_577_p2_carry__0_i_1_n_2\,
      O(3 downto 0) => \NLW_icmp_ln1859_fu_577_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1859_fu_577_p2_carry__0_i_2_n_2\,
      S(2) => \icmp_ln1859_fu_577_p2_carry__0_i_3_n_2\,
      S(1) => \icmp_ln1859_fu_577_p2_carry__0_i_4_n_2\,
      S(0) => \icmp_ln1859_fu_577_p2_carry__0_i_5_n_2\
    );
\icmp_ln1859_fu_577_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(9),
      I1 => \boxLeft_fu_116_reg[7]_0\(7),
      I2 => \^boxtop_fu_112_reg[15]_0\(8),
      O => \icmp_ln1859_fu_577_p2_carry__0_i_1_n_2\
    );
\icmp_ln1859_fu_577_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(14),
      I1 => \^boxtop_fu_112_reg[15]_0\(15),
      O => \icmp_ln1859_fu_577_p2_carry__0_i_2_n_2\
    );
\icmp_ln1859_fu_577_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(12),
      I1 => \^boxtop_fu_112_reg[15]_0\(13),
      O => \icmp_ln1859_fu_577_p2_carry__0_i_3_n_2\
    );
\icmp_ln1859_fu_577_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(10),
      I1 => \^boxtop_fu_112_reg[15]_0\(11),
      O => \icmp_ln1859_fu_577_p2_carry__0_i_4_n_2\
    );
\icmp_ln1859_fu_577_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(9),
      I1 => \boxLeft_fu_116_reg[7]_0\(7),
      I2 => \^boxtop_fu_112_reg[15]_0\(8),
      O => \icmp_ln1859_fu_577_p2_carry__0_i_5_n_2\
    );
icmp_ln1859_fu_577_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(7),
      I1 => \boxLeft_fu_116_reg[7]_0\(6),
      I2 => \boxLeft_fu_116_reg[7]_0\(5),
      I3 => \^boxtop_fu_112_reg[15]_0\(6),
      O => icmp_ln1859_fu_577_p2_carry_i_1_n_2
    );
icmp_ln1859_fu_577_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(5),
      I1 => \boxLeft_fu_116_reg[7]_0\(4),
      I2 => \boxLeft_fu_116_reg[7]_0\(3),
      I3 => \^boxtop_fu_112_reg[15]_0\(4),
      O => icmp_ln1859_fu_577_p2_carry_i_2_n_2
    );
icmp_ln1859_fu_577_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(3),
      I1 => \boxLeft_fu_116_reg[7]_0\(2),
      I2 => \boxLeft_fu_116_reg[7]_0\(1),
      I3 => \^boxtop_fu_112_reg[15]_0\(2),
      O => icmp_ln1859_fu_577_p2_carry_i_3_n_2
    );
icmp_ln1859_fu_577_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(0),
      I1 => \boxLeft_fu_116_reg[7]_0\(0),
      I2 => \^boxtop_fu_112_reg[15]_0\(1),
      O => icmp_ln1859_fu_577_p2_carry_i_8_n_2
    );
icmp_ln1890_fu_710_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1890_fu_710_p2_carry_n_2,
      CO(2) => icmp_ln1890_fu_710_p2_carry_n_3,
      CO(1) => icmp_ln1890_fu_710_p2_carry_n_4,
      CO(0) => icmp_ln1890_fu_710_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => icmp_ln1890_fu_710_p2_carry_i_1_n_2,
      DI(2) => icmp_ln1890_fu_710_p2_carry_i_2_n_2,
      DI(1) => icmp_ln1890_fu_710_p2_carry_i_3_n_2,
      DI(0) => icmp_ln1890_fu_710_p2_carry_i_4_n_2,
      O(3 downto 0) => NLW_icmp_ln1890_fu_710_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1890_fu_710_p2_carry_i_5_n_2,
      S(2) => icmp_ln1890_fu_710_p2_carry_i_6_n_2,
      S(1) => icmp_ln1890_fu_710_p2_carry_i_7_n_2,
      S(0) => icmp_ln1890_fu_710_p2_carry_i_8_n_2
    );
\icmp_ln1890_fu_710_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1890_fu_710_p2_carry_n_2,
      CO(3) => icmp_ln1890_fu_710_p2,
      CO(2) => \icmp_ln1890_fu_710_p2_carry__0_n_3\,
      CO(1) => \icmp_ln1890_fu_710_p2_carry__0_n_4\,
      CO(0) => \icmp_ln1890_fu_710_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln1890_fu_710_p2_carry__0_i_1_n_2\,
      DI(2) => \icmp_ln1890_fu_710_p2_carry__0_i_2_n_2\,
      DI(1) => \icmp_ln1890_fu_710_p2_carry__0_i_3_n_2\,
      DI(0) => \icmp_ln1890_fu_710_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln1890_fu_710_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1890_fu_710_p2_carry__0_i_5_n_2\,
      S(2) => \icmp_ln1890_fu_710_p2_carry__0_i_6_n_2\,
      S(1) => \icmp_ln1890_fu_710_p2_carry__0_i_7_n_2\,
      S(0) => \icmp_ln1890_fu_710_p2_carry__0_i_8_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[15]\,
      I1 => \^q\(15),
      I2 => \^q\(14),
      I3 => \x_reg_230_reg_n_2_[14]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_1_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[13]\,
      I1 => \^q\(13),
      I2 => \^q\(12),
      I3 => \x_reg_230_reg_n_2_[12]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_2_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[11]\,
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \x_reg_230_reg_n_2_[10]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_3_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[9]\,
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \x_reg_230_reg_n_2_[8]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_4_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => \x_reg_230_reg_n_2_[15]\,
      I2 => \^q\(14),
      I3 => \x_reg_230_reg_n_2_[14]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_5_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => \x_reg_230_reg_n_2_[13]\,
      I2 => \^q\(12),
      I3 => \x_reg_230_reg_n_2_[12]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_6_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \x_reg_230_reg_n_2_[11]\,
      I2 => \^q\(10),
      I3 => \x_reg_230_reg_n_2_[10]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_7_n_2\
    );
\icmp_ln1890_fu_710_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \x_reg_230_reg_n_2_[9]\,
      I2 => \^q\(8),
      I3 => \x_reg_230_reg_n_2_[8]\,
      O => \icmp_ln1890_fu_710_p2_carry__0_i_8_n_2\
    );
icmp_ln1890_fu_710_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[7]\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \x_reg_230_reg_n_2_[6]\,
      O => icmp_ln1890_fu_710_p2_carry_i_1_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[5]\,
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \x_reg_230_reg_n_2_[4]\,
      O => icmp_ln1890_fu_710_p2_carry_i_2_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[3]\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \x_reg_230_reg_n_2_[2]\,
      O => icmp_ln1890_fu_710_p2_carry_i_3_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[1]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \x_reg_230_reg_n_2_[0]\,
      O => icmp_ln1890_fu_710_p2_carry_i_4_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \x_reg_230_reg_n_2_[7]\,
      I2 => \^q\(6),
      I3 => \x_reg_230_reg_n_2_[6]\,
      O => icmp_ln1890_fu_710_p2_carry_i_5_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \x_reg_230_reg_n_2_[5]\,
      I2 => \^q\(4),
      I3 => \x_reg_230_reg_n_2_[4]\,
      O => icmp_ln1890_fu_710_p2_carry_i_6_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \x_reg_230_reg_n_2_[3]\,
      I2 => \^q\(2),
      I3 => \x_reg_230_reg_n_2_[2]\,
      O => icmp_ln1890_fu_710_p2_carry_i_7_n_2
    );
icmp_ln1890_fu_710_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \x_reg_230_reg_n_2_[1]\,
      I2 => \^q\(0),
      I3 => \x_reg_230_reg_n_2_[0]\,
      O => icmp_ln1890_fu_710_p2_carry_i_8_n_2
    );
icmp_ln1913_1_fu_620_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1913_1_fu_620_p2_carry_n_2,
      CO(2) => icmp_ln1913_1_fu_620_p2_carry_n_3,
      CO(1) => icmp_ln1913_1_fu_620_p2_carry_n_4,
      CO(0) => icmp_ln1913_1_fu_620_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_icmp_ln1913_1_fu_620_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \icmp_ln1913_1_fu_620_p2_carry__0_0\(3 downto 0)
    );
\icmp_ln1913_1_fu_620_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1913_1_fu_620_p2_carry_n_2,
      CO(3 downto 2) => \NLW_icmp_ln1913_1_fu_620_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1913_1_fu_620_p2,
      CO(0) => \icmp_ln1913_1_fu_620_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_icmp_ln1913_1_fu_620_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1913_1_fu_620_p2_carry__0_i_1_n_2\,
      S(0) => \icmp_ln1913_1_fu_620_p2_carry__0_i_2_n_2\
    );
\icmp_ln1913_1_fu_620_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => \icmp_ln1913_1_fu_620_p2_carry__0_1\(3),
      I1 => \x_reg_230_reg_n_2_[15]\,
      I2 => \^icmp_ln746_reg_994_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => x_1_reg_984_reg(15),
      O => \icmp_ln1913_1_fu_620_p2_carry__0_i_1_n_2\
    );
\icmp_ln1913_1_fu_620_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln746_fu_513_p2_carry__0_i_3_n_2\,
      I1 => \icmp_ln1913_1_fu_620_p2_carry__0_1\(1),
      I2 => \icmp_ln1913_1_fu_620_p2_carry__0_1\(2),
      I3 => \icmp_ln746_fu_513_p2_carry__0_i_4_n_2\,
      I4 => \icmp_ln1913_1_fu_620_p2_carry__0_1\(0),
      I5 => \icmp_ln746_fu_513_p2_carry__0_i_5_n_2\,
      O => \icmp_ln1913_1_fu_620_p2_carry__0_i_2_n_2\
    );
icmp_ln1913_fu_498_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1913_fu_498_p2_carry_n_2,
      CO(2) => icmp_ln1913_fu_498_p2_carry_n_3,
      CO(1) => icmp_ln1913_fu_498_p2_carry_n_4,
      CO(0) => icmp_ln1913_fu_498_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_icmp_ln1913_fu_498_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1913_fu_498_p2_carry_i_1_n_2,
      S(2) => icmp_ln1913_fu_498_p2_carry_i_2_n_2,
      S(1) => \icmp_ln1913_fu_498_p2_carry__0_0\(0),
      S(0) => icmp_ln1913_fu_498_p2_carry_i_4_n_2
    );
\icmp_ln1913_fu_498_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1913_fu_498_p2_carry_n_2,
      CO(3 downto 2) => \NLW_icmp_ln1913_fu_498_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1913_fu_498_p2,
      CO(0) => \icmp_ln1913_fu_498_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_icmp_ln1913_fu_498_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \icmp_ln1913_reg_979_reg[0]_0\(1 downto 0)
    );
icmp_ln1913_fu_498_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[9]\,
      I1 => icmp_ln1913_fu_498_p2_carry_0(6),
      I2 => \y_reg_218_reg_n_2_[10]\,
      I3 => icmp_ln1913_fu_498_p2_carry_0(7),
      I4 => icmp_ln1913_fu_498_p2_carry_0(8),
      I5 => \y_reg_218_reg_n_2_[11]\,
      O => icmp_ln1913_fu_498_p2_carry_i_1_n_2
    );
icmp_ln1913_fu_498_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[6]\,
      I1 => icmp_ln1913_fu_498_p2_carry_0(3),
      I2 => \y_reg_218_reg_n_2_[7]\,
      I3 => icmp_ln1913_fu_498_p2_carry_0(4),
      I4 => icmp_ln1913_fu_498_p2_carry_0(5),
      I5 => \y_reg_218_reg_n_2_[8]\,
      O => icmp_ln1913_fu_498_p2_carry_i_2_n_2
    );
icmp_ln1913_fu_498_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(1),
      I1 => icmp_ln1913_fu_498_p2_carry_0(1),
      I2 => \^y_reg_218_reg[15]_0\(0),
      I3 => icmp_ln1913_fu_498_p2_carry_0(0),
      I4 => icmp_ln1913_fu_498_p2_carry_0(2),
      I5 => \^y_reg_218_reg[15]_0\(2),
      O => icmp_ln1913_fu_498_p2_carry_i_4_n_2
    );
\icmp_ln1913_reg_979[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1913_fu_498_p2,
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^co\(0),
      I3 => icmp_ln1913_reg_979,
      O => \icmp_ln1913_reg_979[0]_i_1_n_2\
    );
\icmp_ln1913_reg_979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1913_reg_979[0]_i_1_n_2\,
      Q => icmp_ln1913_reg_979,
      R => '0'
    );
icmp_ln744_fu_493_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln744_fu_493_p2_carry_n_2,
      CO(2) => icmp_ln744_fu_493_p2_carry_n_3,
      CO(1) => icmp_ln744_fu_493_p2_carry_n_4,
      CO(0) => icmp_ln744_fu_493_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln744_fu_493_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln744_fu_493_p2_carry_i_1_n_2,
      S(2) => icmp_ln744_fu_493_p2_carry_i_2_n_2,
      S(1 downto 0) => \icmp_ln744_fu_493_p2_carry__0_0\(1 downto 0)
    );
\icmp_ln744_fu_493_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln744_fu_493_p2_carry_n_2,
      CO(3 downto 2) => \NLW_icmp_ln744_fu_493_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \icmp_ln744_fu_493_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln744_fu_493_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => start_once_reg_reg_0(1 downto 0)
    );
icmp_ln744_fu_493_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[11]\,
      I1 => \icmp_ln1855_fu_566_p2_carry__0_i_6\(11),
      I2 => \y_reg_218_reg_n_2_[10]\,
      I3 => \icmp_ln1855_fu_566_p2_carry__0_i_6\(10),
      I4 => \icmp_ln1855_fu_566_p2_carry__0_i_6\(9),
      I5 => \y_reg_218_reg_n_2_[9]\,
      O => icmp_ln744_fu_493_p2_carry_i_1_n_2
    );
icmp_ln744_fu_493_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[8]\,
      I1 => \icmp_ln1855_fu_566_p2_carry__0_i_6\(8),
      I2 => \y_reg_218_reg_n_2_[7]\,
      I3 => \icmp_ln1855_fu_566_p2_carry__0_i_6\(7),
      I4 => \icmp_ln1855_fu_566_p2_carry__0_i_6\(6),
      I5 => \y_reg_218_reg_n_2_[6]\,
      O => icmp_ln744_fu_493_p2_carry_i_2_n_2
    );
icmp_ln746_fu_513_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln746_fu_513_p2_carry_n_2,
      CO(2) => icmp_ln746_fu_513_p2_carry_n_3,
      CO(1) => icmp_ln746_fu_513_p2_carry_n_4,
      CO(0) => icmp_ln746_fu_513_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln746_fu_513_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln746_fu_513_p2_carry_i_1_n_2,
      S(2) => icmp_ln746_fu_513_p2_carry_i_2_n_2,
      S(1) => icmp_ln746_fu_513_p2_carry_i_3_n_2,
      S(0) => icmp_ln746_fu_513_p2_carry_i_4_n_2
    );
\icmp_ln746_fu_513_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln746_fu_513_p2_carry_n_2,
      CO(3 downto 2) => \NLW_icmp_ln746_fu_513_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state3,
      CO(0) => \icmp_ln746_fu_513_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln746_fu_513_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln746_fu_513_p2_carry__0_i_1_n_2\,
      S(0) => \icmp_ln746_fu_513_p2_carry__0_i_2_n_2\
    );
\icmp_ln746_fu_513_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A99999995999999"
    )
        port map (
      I0 => \icmp_ln746_reg_994_reg[0]_3\(15),
      I1 => \x_reg_230_reg_n_2_[15]\,
      I2 => \^icmp_ln746_reg_994_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => x_1_reg_984_reg(15),
      O => \icmp_ln746_fu_513_p2_carry__0_i_1_n_2\
    );
\icmp_ln746_fu_513_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln746_fu_513_p2_carry__0_i_3_n_2\,
      I1 => \icmp_ln746_reg_994_reg[0]_3\(13),
      I2 => \icmp_ln746_reg_994_reg[0]_3\(14),
      I3 => \icmp_ln746_fu_513_p2_carry__0_i_4_n_2\,
      I4 => \icmp_ln746_reg_994_reg[0]_3\(12),
      I5 => \icmp_ln746_fu_513_p2_carry__0_i_5_n_2\,
      O => \icmp_ln746_fu_513_p2_carry__0_i_2_n_2\
    );
\icmp_ln746_fu_513_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[13]\,
      O => \icmp_ln746_fu_513_p2_carry__0_i_3_n_2\
    );
\icmp_ln746_fu_513_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[14]\,
      O => \icmp_ln746_fu_513_p2_carry__0_i_4_n_2\
    );
\icmp_ln746_fu_513_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[12]\,
      O => \icmp_ln746_fu_513_p2_carry__0_i_5_n_2\
    );
icmp_ln746_fu_513_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^x_1_reg_984_reg[10]_0\,
      I1 => \icmp_ln746_reg_994_reg[0]_3\(10),
      I2 => \icmp_ln746_reg_994_reg[0]_3\(11),
      I3 => \^x_1_reg_984_reg[11]_0\,
      I4 => \icmp_ln746_reg_994_reg[0]_3\(9),
      I5 => \^x_1_reg_984_reg[9]_0\,
      O => icmp_ln746_fu_513_p2_carry_i_1_n_2
    );
icmp_ln746_fu_513_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[6]\,
      O => \^x_1_reg_984_reg[6]_0\
    );
icmp_ln746_fu_513_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[4]\,
      O => \^x_1_reg_984_reg[4]_0\
    );
icmp_ln746_fu_513_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[5]\,
      O => \^x_1_reg_984_reg[5]_0\
    );
icmp_ln746_fu_513_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[3]\,
      O => \^x_1_reg_984_reg[3]_0\
    );
icmp_ln746_fu_513_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[1]\,
      O => \^x_1_reg_984_reg[1]_0\
    );
icmp_ln746_fu_513_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[2]\,
      O => \^x_1_reg_984_reg[2]_0\
    );
icmp_ln746_fu_513_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^x_1_reg_984_reg[7]_0\,
      I1 => \icmp_ln746_reg_994_reg[0]_3\(7),
      I2 => \icmp_ln746_reg_994_reg[0]_3\(8),
      I3 => \^x_1_reg_984_reg[8]_0\,
      I4 => \icmp_ln746_reg_994_reg[0]_3\(6),
      I5 => \^x_1_reg_984_reg[6]_0\,
      O => icmp_ln746_fu_513_p2_carry_i_2_n_2
    );
icmp_ln746_fu_513_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^x_1_reg_984_reg[4]_0\,
      I1 => \icmp_ln746_reg_994_reg[0]_3\(4),
      I2 => \icmp_ln746_reg_994_reg[0]_3\(5),
      I3 => \^x_1_reg_984_reg[5]_0\,
      I4 => \icmp_ln746_reg_994_reg[0]_3\(3),
      I5 => \^x_1_reg_984_reg[3]_0\,
      O => icmp_ln746_fu_513_p2_carry_i_3_n_2
    );
icmp_ln746_fu_513_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^x_1_reg_984_reg[1]_0\,
      I1 => \icmp_ln746_reg_994_reg[0]_3\(1),
      I2 => \icmp_ln746_reg_994_reg[0]_3\(2),
      I3 => \^x_1_reg_984_reg[2]_0\,
      I4 => \icmp_ln746_reg_994_reg[0]_3\(0),
      I5 => \^x_1_reg_984_reg[0]_0\(0),
      O => icmp_ln746_fu_513_p2_carry_i_4_n_2
    );
icmp_ln746_fu_513_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[10]\,
      O => \^x_1_reg_984_reg[10]_0\
    );
icmp_ln746_fu_513_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[11]\,
      O => \^x_1_reg_984_reg[11]_0\
    );
icmp_ln746_fu_513_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[9]\,
      O => \^x_1_reg_984_reg[9]_0\
    );
icmp_ln746_fu_513_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[7]\,
      O => \^x_1_reg_984_reg[7]_0\
    );
icmp_ln746_fu_513_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[8]\,
      O => \^x_1_reg_984_reg[8]_0\
    );
\icmp_ln746_reg_994[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_reg_230[15]_i_3_n_2\,
      O => p_54_in
    );
\icmp_ln746_reg_994_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \^icmp_ln746_reg_994_reg[0]_0\,
      Q => icmp_ln746_reg_994_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln746_reg_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => ap_condition_pp0_exit_iter0_state3,
      Q => \^icmp_ln746_reg_994_reg[0]_0\,
      R => '0'
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm_reg[1]_1\
    );
\or_ln1913_reg_1033[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAC0AA"
    )
        port map (
      I0 => or_ln1913_reg_1033,
      I1 => icmp_ln1913_reg_979,
      I2 => icmp_ln1913_1_fu_620_p2,
      I3 => and_ln1913_reg_10260,
      I4 => \or_ln1913_reg_1033_reg[0]_0\,
      O => \or_ln1913_reg_1033[0]_i_1_n_2\
    );
\or_ln1913_reg_1033[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \x_reg_230[15]_i_3_n_2\,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => \and_ln1913_reg_1026_reg[0]_0\,
      O => and_ln1913_reg_10260
    );
\or_ln1913_reg_1033_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => or_ln1913_reg_1033,
      Q => or_ln1913_reg_1033_pp0_iter1_reg,
      R => '0'
    );
\or_ln1913_reg_1033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_ln1913_reg_1033[0]_i_1_n_2\,
      Q => or_ln1913_reg_1033,
      R => '0'
    );
\p_1_out_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_1_out_inferred__1/i__carry_n_2\,
      CO(2) => \p_1_out_inferred__1/i__carry_n_3\,
      CO(1) => \p_1_out_inferred__1/i__carry_n_4\,
      CO(0) => \p_1_out_inferred__1/i__carry_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => \^y_reg_218_reg[15]_0\(3 downto 0),
      O(3 downto 0) => \NLW_p_1_out_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__1_n_2\,
      S(2) => \i__carry_i_2__1_n_2\,
      S(1) => \i__carry_i_3__1_n_2\,
      S(0) => \i__carry_i_4__1_n_2\
    );
\p_1_out_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out_inferred__1/i__carry_n_2\,
      CO(3) => \p_1_out_inferred__1/i__carry__0_n_2\,
      CO(2) => \p_1_out_inferred__1/i__carry__0_n_3\,
      CO(1) => \p_1_out_inferred__1/i__carry__0_n_4\,
      CO(0) => \p_1_out_inferred__1/i__carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \y_reg_218_reg_n_2_[7]\,
      DI(2) => \y_reg_218_reg_n_2_[6]\,
      DI(1 downto 0) => \^y_reg_218_reg[15]_0\(5 downto 4),
      O(3 downto 0) => \NLW_p_1_out_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__0_n_2\,
      S(2) => \i__carry__0_i_2_n_2\,
      S(1) => \i__carry__0_i_3_n_2\,
      S(0) => \i__carry__0_i_4_n_2\
    );
\p_1_out_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out_inferred__1/i__carry__0_n_2\,
      CO(3) => \p_1_out_inferred__1/i__carry__1_n_2\,
      CO(2) => \p_1_out_inferred__1/i__carry__1_n_3\,
      CO(1) => \p_1_out_inferred__1/i__carry__1_n_4\,
      CO(0) => \p_1_out_inferred__1/i__carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \y_reg_218_reg_n_2_[11]\,
      DI(2) => \y_reg_218_reg_n_2_[10]\,
      DI(1) => \y_reg_218_reg_n_2_[9]\,
      DI(0) => \y_reg_218_reg_n_2_[8]\,
      O(3 downto 0) => \NLW_p_1_out_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1_n_2\,
      S(2) => \i__carry__1_i_2_n_2\,
      S(1) => \i__carry__1_i_3_n_2\,
      S(0) => \i__carry__1_i_4_n_2\
    );
\p_1_out_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out_inferred__1/i__carry__1_n_2\,
      CO(3) => \p_1_out_inferred__1/i__carry__2_n_2\,
      CO(2) => \p_1_out_inferred__1/i__carry__2_n_3\,
      CO(1) => \p_1_out_inferred__1/i__carry__2_n_4\,
      CO(0) => \p_1_out_inferred__1/i__carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^y_reg_218_reg[15]_0\(9 downto 6),
      O(3 downto 0) => \NLW_p_1_out_inferred__1/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1_n_2\,
      S(2) => \i__carry__2_i_2_n_2\,
      S(1) => \i__carry__2_i_3_n_2\,
      S(0) => \i__carry__2_i_4_n_2\
    );
\p_1_out_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_1_out_inferred__2/i__carry_n_2\,
      CO(2) => \p_1_out_inferred__2/i__carry_n_3\,
      CO(1) => \p_1_out_inferred__2/i__carry_n_4\,
      CO(0) => \p_1_out_inferred__2/i__carry_n_5\,
      CYINIT => '1',
      DI(3) => \x_reg_230_reg_n_2_[3]\,
      DI(2) => \x_reg_230_reg_n_2_[2]\,
      DI(1) => \x_reg_230_reg_n_2_[1]\,
      DI(0) => \x_reg_230_reg_n_2_[0]\,
      O(3 downto 0) => \NLW_p_1_out_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__2_n_2\,
      S(2) => \i__carry_i_2__2_n_2\,
      S(1) => \i__carry_i_3__2_n_2\,
      S(0) => \i__carry_i_4__2_n_2\
    );
\p_1_out_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out_inferred__2/i__carry_n_2\,
      CO(3) => \p_1_out_inferred__2/i__carry__0_n_2\,
      CO(2) => \p_1_out_inferred__2/i__carry__0_n_3\,
      CO(1) => \p_1_out_inferred__2/i__carry__0_n_4\,
      CO(0) => \p_1_out_inferred__2/i__carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \x_reg_230_reg_n_2_[7]\,
      DI(2) => \x_reg_230_reg_n_2_[6]\,
      DI(1) => \x_reg_230_reg_n_2_[5]\,
      DI(0) => \x_reg_230_reg_n_2_[4]\,
      O(3 downto 0) => \NLW_p_1_out_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__1_n_2\,
      S(2) => \i__carry__0_i_2__0_n_2\,
      S(1) => \i__carry__0_i_3__0_n_2\,
      S(0) => \i__carry__0_i_4__0_n_2\
    );
\p_1_out_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out_inferred__2/i__carry__0_n_2\,
      CO(3) => \p_1_out_inferred__2/i__carry__1_n_2\,
      CO(2) => \p_1_out_inferred__2/i__carry__1_n_3\,
      CO(1) => \p_1_out_inferred__2/i__carry__1_n_4\,
      CO(0) => \p_1_out_inferred__2/i__carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \x_reg_230_reg_n_2_[11]\,
      DI(2) => \x_reg_230_reg_n_2_[10]\,
      DI(1) => \x_reg_230_reg_n_2_[9]\,
      DI(0) => \x_reg_230_reg_n_2_[8]\,
      O(3 downto 0) => \NLW_p_1_out_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1__0_n_2\,
      S(2) => \i__carry__1_i_2__0_n_2\,
      S(1) => \i__carry__1_i_3__0_n_2\,
      S(0) => \i__carry__1_i_4__0_n_2\
    );
\p_1_out_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_out_inferred__2/i__carry__1_n_2\,
      CO(3) => \p_1_out_inferred__2/i__carry__2_n_2\,
      CO(2) => \p_1_out_inferred__2/i__carry__2_n_3\,
      CO(1) => \p_1_out_inferred__2/i__carry__2_n_4\,
      CO(0) => \p_1_out_inferred__2/i__carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \x_reg_230_reg_n_2_[15]\,
      DI(2) => \x_reg_230_reg_n_2_[14]\,
      DI(1) => \x_reg_230_reg_n_2_[13]\,
      DI(0) => \x_reg_230_reg_n_2_[12]\,
      O(3 downto 0) => \NLW_p_1_out_inferred__2/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1__0_n_2\,
      S(2) => \i__carry__2_i_2__0_n_2\,
      S(1) => \i__carry__2_i_3__0_n_2\,
      S(0) => \i__carry__2_i_4__0_n_2\
    );
\pixOut_1_reg_1042[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln746_reg_994_reg[0]_0\,
      I1 => \x_reg_230[15]_i_3_n_2\,
      O => p_28_in
    );
\pixOut_1_reg_1042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(0),
      Q => pixOut_1_reg_1042(0),
      R => '0'
    );
\pixOut_1_reg_1042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(1),
      Q => pixOut_1_reg_1042(1),
      R => '0'
    );
\pixOut_1_reg_1042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(2),
      Q => pixOut_1_reg_1042(2),
      R => '0'
    );
\pixOut_1_reg_1042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(3),
      Q => pixOut_1_reg_1042(3),
      R => '0'
    );
\pixOut_1_reg_1042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(4),
      Q => pixOut_1_reg_1042(4),
      R => '0'
    );
\pixOut_1_reg_1042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(5),
      Q => pixOut_1_reg_1042(5),
      R => '0'
    );
\pixOut_1_reg_1042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(6),
      Q => pixOut_1_reg_1042(6),
      R => '0'
    );
\pixOut_1_reg_1042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(7),
      Q => pixOut_1_reg_1042(7),
      R => '0'
    );
\pixOut_2_reg_1048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(8),
      Q => pixOut_2_reg_1048(0),
      R => '0'
    );
\pixOut_2_reg_1048_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(9),
      Q => pixOut_2_reg_1048(1),
      R => '0'
    );
\pixOut_2_reg_1048_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(10),
      Q => pixOut_2_reg_1048(2),
      R => '0'
    );
\pixOut_2_reg_1048_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(11),
      Q => pixOut_2_reg_1048(3),
      R => '0'
    );
\pixOut_2_reg_1048_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(12),
      Q => pixOut_2_reg_1048(4),
      R => '0'
    );
\pixOut_2_reg_1048_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(13),
      Q => pixOut_2_reg_1048(5),
      R => '0'
    );
\pixOut_2_reg_1048_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(14),
      Q => pixOut_2_reg_1048(6),
      R => '0'
    );
\pixOut_2_reg_1048_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(15),
      Q => pixOut_2_reg_1048(7),
      R => '0'
    );
\pixOut_3_reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(16),
      Q => pixOut_3_reg_1054(0),
      R => '0'
    );
\pixOut_3_reg_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(17),
      Q => pixOut_3_reg_1054(1),
      R => '0'
    );
\pixOut_3_reg_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(18),
      Q => pixOut_3_reg_1054(2),
      R => '0'
    );
\pixOut_3_reg_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(19),
      Q => pixOut_3_reg_1054(3),
      R => '0'
    );
\pixOut_3_reg_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(20),
      Q => pixOut_3_reg_1054(4),
      R => '0'
    );
\pixOut_3_reg_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(21),
      Q => pixOut_3_reg_1054(5),
      R => '0'
    );
\pixOut_3_reg_1054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(22),
      Q => pixOut_3_reg_1054(6),
      R => '0'
    );
\pixOut_3_reg_1054_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_28_in,
      D => \out\(23),
      Q => pixOut_3_reg_1054(7),
      R => '0'
    );
reg_3350_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => reg_3350_carry_n_2,
      CO(2) => reg_3350_carry_n_3,
      CO(1) => reg_3350_carry_n_4,
      CO(0) => reg_3350_carry_n_5,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => p_0_in0_out,
      O(3 downto 0) => grp_fu_319_p3(3 downto 0),
      S(3) => reg_3350_carry_i_2_n_2,
      S(2) => reg_3350_carry_i_3_n_2,
      S(1) => reg_3350_carry_i_4_n_2,
      S(0) => \reg_335_reg[3]_0\(0)
    );
\reg_3350_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => reg_3350_carry_n_2,
      CO(3) => \reg_3350_carry__0_n_2\,
      CO(2) => \reg_3350_carry__0_n_3\,
      CO(1) => \reg_3350_carry__0_n_4\,
      CO(0) => \reg_3350_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => grp_fu_319_p3(7 downto 4),
      S(3) => \reg_3350_carry__0_i_1_n_2\,
      S(2) => \reg_3350_carry__0_i_2_n_2\,
      S(1) => \reg_3350_carry__0_i_3_n_2\,
      S(0) => \reg_3350_carry__0_i_4_n_2\
    );
\reg_3350_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(7),
      I2 => \^q\(7),
      O => \reg_3350_carry__0_i_1_n_2\
    );
\reg_3350_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(6),
      I2 => \^q\(6),
      O => \reg_3350_carry__0_i_2_n_2\
    );
\reg_3350_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(5),
      I2 => \^q\(5),
      O => \reg_3350_carry__0_i_3_n_2\
    );
\reg_3350_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(4),
      I2 => \^q\(4),
      O => \reg_3350_carry__0_i_4_n_2\
    );
\reg_3350_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_3350_carry__0_n_2\,
      CO(3) => \reg_3350_carry__1_n_2\,
      CO(2) => \reg_3350_carry__1_n_3\,
      CO(1) => \reg_3350_carry__1_n_4\,
      CO(0) => \reg_3350_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^q\(10 downto 8),
      DI(0) => \reg_3350_carry__1_i_1_n_2\,
      O(3 downto 0) => grp_fu_319_p3(11 downto 8),
      S(3) => \reg_3350_carry__1_i_2_n_2\,
      S(2) => \reg_3350_carry__1_i_3_n_2\,
      S(1) => \reg_3350_carry__1_i_4_n_2\,
      S(0) => \reg_3350_carry__1_i_5_n_2\
    );
\reg_3350_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \reg_3350_carry__1_i_1_n_2\
    );
\reg_3350_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \reg_3350_carry__1_i_2_n_2\
    );
\reg_3350_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \reg_3350_carry__1_i_3_n_2\
    );
\reg_3350_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \reg_3350_carry__1_i_4_n_2\
    );
\reg_3350_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => p_0_in0_out,
      O => \reg_3350_carry__1_i_5_n_2\
    );
\reg_3350_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_3350_carry__1_n_2\,
      CO(3) => \NLW_reg_3350_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \reg_3350_carry__2_n_3\,
      CO(1) => \reg_3350_carry__2_n_4\,
      CO(0) => \reg_3350_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(13 downto 11),
      O(3 downto 0) => grp_fu_319_p3(15 downto 12),
      S(3) => \reg_3350_carry__2_i_1_n_2\,
      S(2) => \reg_3350_carry__2_i_2_n_2\,
      S(1) => \reg_3350_carry__2_i_3_n_2\,
      S(0) => \reg_3350_carry__2_i_4_n_2\
    );
\reg_3350_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      O => \reg_3350_carry__2_i_1_n_2\
    );
\reg_3350_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \reg_3350_carry__2_i_2_n_2\
    );
\reg_3350_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \reg_3350_carry__2_i_3_n_2\
    );
\reg_3350_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \reg_3350_carry__2_i_4_n_2\
    );
reg_3350_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020200000200"
    )
        port map (
      I0 => icmp_ln1840_fu_524_p2,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => \icmp_ln1840_reg_998_reg[0]_0\,
      I3 => hDir,
      I4 => icmp_ln1849_fu_548_p2,
      I5 => icmp_ln1845_fu_537_p2,
      O => p_0_in0_out
    );
reg_3350_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(3),
      I2 => \^q\(3),
      O => reg_3350_carry_i_2_n_2
    );
reg_3350_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(2),
      I2 => \^q\(2),
      O => reg_3350_carry_i_3_n_2
    );
reg_3350_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => \boxLeft_fu_116_reg[7]_0\(1),
      I2 => \^q\(1),
      O => reg_3350_carry_i_4_n_2
    );
\reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(0),
      Q => reg_335(0),
      R => '0'
    );
\reg_335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(10),
      Q => reg_335(10),
      R => '0'
    );
\reg_335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(11),
      Q => reg_335(11),
      R => '0'
    );
\reg_335_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(12),
      Q => reg_335(12),
      R => '0'
    );
\reg_335_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(13),
      Q => reg_335(13),
      R => '0'
    );
\reg_335_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(14),
      Q => reg_335(14),
      R => '0'
    );
\reg_335_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(15),
      Q => reg_335(15),
      R => '0'
    );
\reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(1),
      Q => reg_335(1),
      R => '0'
    );
\reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(2),
      Q => reg_335(2),
      R => '0'
    );
\reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(3),
      Q => reg_335(3),
      R => '0'
    );
\reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(4),
      Q => reg_335(4),
      R => '0'
    );
\reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(5),
      Q => reg_335(5),
      R => '0'
    );
\reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(6),
      Q => reg_335(6),
      R => '0'
    );
\reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(7),
      Q => reg_335(7),
      R => '0'
    );
\reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(8),
      Q => reg_335(8),
      R => '0'
    );
\reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => boxLeft_fu_1160,
      D => grp_fu_319_p3(9),
      Q => reg_335(9),
      R => '0'
    );
\select_ln1913_1_reg_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(8),
      Q => select_ln1913_1_reg_1074(0),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(9),
      Q => select_ln1913_1_reg_1074(1),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(10),
      Q => select_ln1913_1_reg_1074(2),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(11),
      Q => select_ln1913_1_reg_1074(3),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(12),
      Q => select_ln1913_1_reg_1074(4),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(13),
      Q => select_ln1913_1_reg_1074(5),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(14),
      Q => select_ln1913_1_reg_1074(6),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_1_reg_1074_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(15),
      Q => select_ln1913_1_reg_1074(7),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_28_in,
      I1 => \and_ln1913_reg_1026_reg[0]_0\,
      I2 => and_ln1913_reg_1026,
      O => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_28_in,
      I1 => \and_ln1913_reg_1026_reg[0]_0\,
      O => select_ln1913_1_reg_10740
    );
\select_ln1913_2_reg_1079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(0),
      Q => select_ln1913_2_reg_1079(0),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(1),
      Q => select_ln1913_2_reg_1079(1),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(2),
      Q => select_ln1913_2_reg_1079(2),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(3),
      Q => select_ln1913_2_reg_1079(3),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(4),
      Q => select_ln1913_2_reg_1079(4),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(5),
      Q => select_ln1913_2_reg_1079(5),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(6),
      Q => select_ln1913_2_reg_1079(6),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_2_reg_1079_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(7),
      Q => select_ln1913_2_reg_1079(7),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_reg_1069[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD20222000"
    )
        port map (
      I0 => p_28_in,
      I1 => \and_ln1913_reg_1026_reg[0]_0\,
      I2 => \out\(20),
      I3 => and_ln1913_reg_1026,
      I4 => \or_ln1913_reg_1033_reg[0]_0\,
      I5 => select_ln1913_reg_1069(4),
      O => \select_ln1913_reg_1069[4]_i_1_n_2\
    );
\select_ln1913_reg_1069[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD20222000"
    )
        port map (
      I0 => p_28_in,
      I1 => \and_ln1913_reg_1026_reg[0]_0\,
      I2 => \out\(21),
      I3 => and_ln1913_reg_1026,
      I4 => \or_ln1913_reg_1033_reg[0]_0\,
      I5 => select_ln1913_reg_1069(5),
      O => \select_ln1913_reg_1069[5]_i_1_n_2\
    );
\select_ln1913_reg_1069[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD20222000"
    )
        port map (
      I0 => p_28_in,
      I1 => \and_ln1913_reg_1026_reg[0]_0\,
      I2 => \out\(22),
      I3 => and_ln1913_reg_1026,
      I4 => \or_ln1913_reg_1033_reg[0]_0\,
      I5 => select_ln1913_reg_1069(6),
      O => \select_ln1913_reg_1069[6]_i_1_n_2\
    );
\select_ln1913_reg_1069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(16),
      Q => select_ln1913_reg_1069(0),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_reg_1069_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(17),
      Q => select_ln1913_reg_1069(1),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_reg_1069_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(18),
      Q => select_ln1913_reg_1069(2),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_reg_1069_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(19),
      Q => select_ln1913_reg_1069(3),
      R => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\select_ln1913_reg_1069_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1913_reg_1069[4]_i_1_n_2\,
      Q => select_ln1913_reg_1069(4),
      R => '0'
    );
\select_ln1913_reg_1069_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1913_reg_1069[5]_i_1_n_2\,
      Q => select_ln1913_reg_1069(5),
      R => '0'
    );
\select_ln1913_reg_1069_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1913_reg_1069[6]_i_1_n_2\,
      Q => select_ln1913_reg_1069(6),
      R => '0'
    );
\select_ln1913_reg_1069_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => select_ln1913_1_reg_10740,
      D => \out\(23),
      Q => select_ln1913_reg_1069(7),
      S => \select_ln1913_2_reg_1079[3]_i_1_n_2\
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707070"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^start_once_reg\,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => tpgForeground_U0_ap_start,
      O => \start_once_reg_i_1__0_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_2\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\trunc_ln746_reg_989[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[0]\,
      O => \^x_1_reg_984_reg[0]_0\(0)
    );
\trunc_ln746_reg_989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \^x_1_reg_984_reg[0]_0\(0),
      Q => trunc_ln746_reg_989,
      R => '0'
    );
ult_fu_692_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult_fu_692_p2_carry_n_2,
      CO(2) => ult_fu_692_p2_carry_n_3,
      CO(1) => ult_fu_692_p2_carry_n_4,
      CO(0) => ult_fu_692_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => ult_fu_692_p2_carry_i_1_n_2,
      DI(2) => ult_fu_692_p2_carry_i_2_n_2,
      DI(1) => ult_fu_692_p2_carry_i_3_n_2,
      DI(0) => ult_fu_692_p2_carry_i_4_n_2,
      O(3 downto 0) => NLW_ult_fu_692_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ult_fu_692_p2_carry_i_5_n_2,
      S(2) => ult_fu_692_p2_carry_i_6_n_2,
      S(1) => ult_fu_692_p2_carry_i_7_n_2,
      S(0) => ult_fu_692_p2_carry_i_8_n_2
    );
\ult_fu_692_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult_fu_692_p2_carry_n_2,
      CO(3) => ult_fu_692_p2,
      CO(2) => \ult_fu_692_p2_carry__0_n_3\,
      CO(1) => \ult_fu_692_p2_carry__0_n_4\,
      CO(0) => \ult_fu_692_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \ult_fu_692_p2_carry__0_i_1_n_2\,
      DI(2) => \ult_fu_692_p2_carry__0_i_2_n_2\,
      DI(1) => \ult_fu_692_p2_carry__0_i_3_n_2\,
      DI(0) => \ult_fu_692_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => \NLW_ult_fu_692_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ult_fu_692_p2_carry__0_i_5_n_2\,
      S(2) => \ult_fu_692_p2_carry__0_i_6_n_2\,
      S(1) => \ult_fu_692_p2_carry__0_i_7_n_2\,
      S(0) => \ult_fu_692_p2_carry__0_i_8_n_2\
    );
\ult_fu_692_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(15),
      I1 => \^y_reg_218_reg[15]_0\(9),
      I2 => \^boxtop_fu_112_reg[15]_0\(14),
      I3 => \^y_reg_218_reg[15]_0\(8),
      O => \ult_fu_692_p2_carry__0_i_1_n_2\
    );
\ult_fu_692_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(7),
      I1 => \^boxtop_fu_112_reg[15]_0\(13),
      I2 => \^boxtop_fu_112_reg[15]_0\(12),
      I3 => \^y_reg_218_reg[15]_0\(6),
      O => \ult_fu_692_p2_carry__0_i_2_n_2\
    );
\ult_fu_692_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[11]\,
      I1 => \^boxtop_fu_112_reg[15]_0\(11),
      I2 => \^boxtop_fu_112_reg[15]_0\(10),
      I3 => \y_reg_218_reg_n_2_[10]\,
      O => \ult_fu_692_p2_carry__0_i_3_n_2\
    );
\ult_fu_692_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[9]\,
      I1 => \^boxtop_fu_112_reg[15]_0\(9),
      I2 => \^boxtop_fu_112_reg[15]_0\(8),
      I3 => \y_reg_218_reg_n_2_[8]\,
      O => \ult_fu_692_p2_carry__0_i_4_n_2\
    );
\ult_fu_692_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(9),
      I1 => \^boxtop_fu_112_reg[15]_0\(15),
      I2 => \^boxtop_fu_112_reg[15]_0\(14),
      I3 => \^y_reg_218_reg[15]_0\(8),
      O => \ult_fu_692_p2_carry__0_i_5_n_2\
    );
\ult_fu_692_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(13),
      I1 => \^y_reg_218_reg[15]_0\(7),
      I2 => \^boxtop_fu_112_reg[15]_0\(12),
      I3 => \^y_reg_218_reg[15]_0\(6),
      O => \ult_fu_692_p2_carry__0_i_6_n_2\
    );
\ult_fu_692_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(11),
      I1 => \y_reg_218_reg_n_2_[11]\,
      I2 => \^boxtop_fu_112_reg[15]_0\(10),
      I3 => \y_reg_218_reg_n_2_[10]\,
      O => \ult_fu_692_p2_carry__0_i_7_n_2\
    );
\ult_fu_692_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(9),
      I1 => \y_reg_218_reg_n_2_[9]\,
      I2 => \^boxtop_fu_112_reg[15]_0\(8),
      I3 => \y_reg_218_reg_n_2_[8]\,
      O => \ult_fu_692_p2_carry__0_i_8_n_2\
    );
ult_fu_692_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_reg_218_reg_n_2_[7]\,
      I1 => \^boxtop_fu_112_reg[15]_0\(7),
      I2 => \^boxtop_fu_112_reg[15]_0\(6),
      I3 => \y_reg_218_reg_n_2_[6]\,
      O => ult_fu_692_p2_carry_i_1_n_2
    );
ult_fu_692_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(5),
      I1 => \^boxtop_fu_112_reg[15]_0\(5),
      I2 => \^boxtop_fu_112_reg[15]_0\(4),
      I3 => \^y_reg_218_reg[15]_0\(4),
      O => ult_fu_692_p2_carry_i_2_n_2
    );
ult_fu_692_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(3),
      I1 => \^boxtop_fu_112_reg[15]_0\(3),
      I2 => \^boxtop_fu_112_reg[15]_0\(2),
      I3 => \^y_reg_218_reg[15]_0\(2),
      O => ult_fu_692_p2_carry_i_3_n_2
    );
ult_fu_692_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(1),
      I1 => \^boxtop_fu_112_reg[15]_0\(1),
      I2 => \^boxtop_fu_112_reg[15]_0\(0),
      I3 => \^y_reg_218_reg[15]_0\(0),
      O => ult_fu_692_p2_carry_i_4_n_2
    );
ult_fu_692_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(7),
      I1 => \y_reg_218_reg_n_2_[7]\,
      I2 => \^boxtop_fu_112_reg[15]_0\(6),
      I3 => \y_reg_218_reg_n_2_[6]\,
      O => ult_fu_692_p2_carry_i_5_n_2
    );
ult_fu_692_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(5),
      I1 => \^y_reg_218_reg[15]_0\(5),
      I2 => \^boxtop_fu_112_reg[15]_0\(4),
      I3 => \^y_reg_218_reg[15]_0\(4),
      O => ult_fu_692_p2_carry_i_6_n_2
    );
ult_fu_692_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(3),
      I1 => \^y_reg_218_reg[15]_0\(3),
      I2 => \^boxtop_fu_112_reg[15]_0\(2),
      I3 => \^y_reg_218_reg[15]_0\(2),
      O => ult_fu_692_p2_carry_i_7_n_2
    );
ult_fu_692_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^boxtop_fu_112_reg[15]_0\(1),
      I1 => \^y_reg_218_reg[15]_0\(1),
      I2 => \^boxtop_fu_112_reg[15]_0\(0),
      I3 => \^y_reg_218_reg[15]_0\(0),
      O => ult_fu_692_p2_carry_i_8_n_2
    );
\vDir[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2ECC"
    )
        port map (
      I0 => \icmp_ln1855_fu_566_p2_carry__0_n_2\,
      I1 => \vDir_reg_n_2_[0]\,
      I2 => \icmp_ln1859_fu_577_p2_carry__0_n_2\,
      I3 => boxLeft_fu_1160,
      O => \vDir[0]_i_1_n_2\
    );
\vDir_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vDir[0]_i_1_n_2\,
      Q => \vDir_reg_n_2_[0]\,
      R => '0'
    );
vMax_fu_357_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vMax_fu_357_p2_carry_n_2,
      CO(2) => vMax_fu_357_p2_carry_n_3,
      CO(1) => vMax_fu_357_p2_carry_n_4,
      CO(0) => vMax_fu_357_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => \icmp_ln1855_fu_566_p2_carry__0_i_6\(3 downto 0),
      O(3 downto 0) => vMax_fu_357_p20_out(3 downto 0),
      S(3 downto 0) => icmp_ln1855_fu_566_p2_carry_i_8_0(3 downto 0)
    );
\vMax_fu_357_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vMax_fu_357_p2_carry_n_2,
      CO(3) => \vMax_fu_357_p2_carry__0_n_2\,
      CO(2) => \vMax_fu_357_p2_carry__0_n_3\,
      CO(1) => \vMax_fu_357_p2_carry__0_n_4\,
      CO(0) => \vMax_fu_357_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1855_fu_566_p2_carry__0_i_6\(7 downto 4),
      O(3 downto 0) => vMax_fu_357_p20_out(7 downto 4),
      S(3 downto 0) => icmp_ln1855_fu_566_p2_carry_i_6_0(3 downto 0)
    );
\vMax_fu_357_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vMax_fu_357_p2_carry__0_n_2\,
      CO(3) => \vMax_fu_357_p2_carry__1_n_2\,
      CO(2) => \vMax_fu_357_p2_carry__1_n_3\,
      CO(1) => \vMax_fu_357_p2_carry__1_n_4\,
      CO(0) => \vMax_fu_357_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \icmp_ln1855_fu_566_p2_carry__0_i_6\(11 downto 8),
      O(3 downto 0) => vMax_fu_357_p20_out(11 downto 8),
      S(3 downto 0) => \icmp_ln1855_fu_566_p2_carry__0_i_8_0\(3 downto 0)
    );
\vMax_fu_357_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vMax_fu_357_p2_carry__1_n_2\,
      CO(3) => \NLW_vMax_fu_357_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \vMax_fu_357_p2_carry__2_n_3\,
      CO(1) => \vMax_fu_357_p2_carry__2_n_4\,
      CO(0) => \vMax_fu_357_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \icmp_ln1855_fu_566_p2_carry__0_i_6\(14 downto 12),
      O(3 downto 0) => \^int_height_reg[14]\(3 downto 0),
      S(3 downto 0) => \icmp_ln1855_fu_566_p2_carry__0_i_6_0\(3 downto 0)
    );
\x_1_reg_984[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \x_reg_230[15]_i_3_n_2\,
      O => ap_condition_125
    );
\x_1_reg_984[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[3]\,
      O => \x_1_reg_984[0]_i_3_n_2\
    );
\x_1_reg_984[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[2]\,
      O => \x_1_reg_984[0]_i_4_n_2\
    );
\x_1_reg_984[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[1]\,
      O => \x_1_reg_984[0]_i_5_n_2\
    );
\x_1_reg_984[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => \x_reg_230_reg_n_2_[0]\,
      I1 => \^icmp_ln746_reg_994_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_1_reg_984_reg(0),
      O => \x_1_reg_984[0]_i_6_n_2\
    );
\x_1_reg_984[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[15]\,
      O => \x_1_reg_984[12]_i_2_n_2\
    );
\x_1_reg_984[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[14]\,
      O => \x_1_reg_984[12]_i_3_n_2\
    );
\x_1_reg_984[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[13]\,
      O => \x_1_reg_984[12]_i_4_n_2\
    );
\x_1_reg_984[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[12]\,
      O => \x_1_reg_984[12]_i_5_n_2\
    );
\x_1_reg_984[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[7]\,
      O => \x_1_reg_984[4]_i_2_n_2\
    );
\x_1_reg_984[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[6]\,
      O => \x_1_reg_984[4]_i_3_n_2\
    );
\x_1_reg_984[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[5]\,
      O => \x_1_reg_984[4]_i_4_n_2\
    );
\x_1_reg_984[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[4]\,
      O => \x_1_reg_984[4]_i_5_n_2\
    );
\x_1_reg_984[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[11]\,
      O => \x_1_reg_984[8]_i_2_n_2\
    );
\x_1_reg_984[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[10]\,
      O => \x_1_reg_984[8]_i_3_n_2\
    );
\x_1_reg_984[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[9]\,
      O => \x_1_reg_984[8]_i_4_n_2\
    );
\x_1_reg_984[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => x_1_reg_984_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^icmp_ln746_reg_994_reg[0]_0\,
      I4 => \x_reg_230_reg_n_2_[8]\,
      O => \x_1_reg_984[8]_i_5_n_2\
    );
\x_1_reg_984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[0]_i_2_n_9\,
      Q => x_1_reg_984_reg(0),
      R => '0'
    );
\x_1_reg_984_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_1_reg_984_reg[0]_i_2_n_2\,
      CO(2) => \x_1_reg_984_reg[0]_i_2_n_3\,
      CO(1) => \x_1_reg_984_reg[0]_i_2_n_4\,
      CO(0) => \x_1_reg_984_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \x_1_reg_984_reg[0]_i_2_n_6\,
      O(2) => \x_1_reg_984_reg[0]_i_2_n_7\,
      O(1) => \x_1_reg_984_reg[0]_i_2_n_8\,
      O(0) => \x_1_reg_984_reg[0]_i_2_n_9\,
      S(3) => \x_1_reg_984[0]_i_3_n_2\,
      S(2) => \x_1_reg_984[0]_i_4_n_2\,
      S(1) => \x_1_reg_984[0]_i_5_n_2\,
      S(0) => \x_1_reg_984[0]_i_6_n_2\
    );
\x_1_reg_984_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[8]_i_1_n_7\,
      Q => x_1_reg_984_reg(10),
      R => '0'
    );
\x_1_reg_984_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[8]_i_1_n_6\,
      Q => x_1_reg_984_reg(11),
      R => '0'
    );
\x_1_reg_984_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[12]_i_1_n_9\,
      Q => x_1_reg_984_reg(12),
      R => '0'
    );
\x_1_reg_984_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_1_reg_984_reg[8]_i_1_n_2\,
      CO(3) => \NLW_x_1_reg_984_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_1_reg_984_reg[12]_i_1_n_3\,
      CO(1) => \x_1_reg_984_reg[12]_i_1_n_4\,
      CO(0) => \x_1_reg_984_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_1_reg_984_reg[12]_i_1_n_6\,
      O(2) => \x_1_reg_984_reg[12]_i_1_n_7\,
      O(1) => \x_1_reg_984_reg[12]_i_1_n_8\,
      O(0) => \x_1_reg_984_reg[12]_i_1_n_9\,
      S(3) => \x_1_reg_984[12]_i_2_n_2\,
      S(2) => \x_1_reg_984[12]_i_3_n_2\,
      S(1) => \x_1_reg_984[12]_i_4_n_2\,
      S(0) => \x_1_reg_984[12]_i_5_n_2\
    );
\x_1_reg_984_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[12]_i_1_n_8\,
      Q => x_1_reg_984_reg(13),
      R => '0'
    );
\x_1_reg_984_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[12]_i_1_n_7\,
      Q => x_1_reg_984_reg(14),
      R => '0'
    );
\x_1_reg_984_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[12]_i_1_n_6\,
      Q => x_1_reg_984_reg(15),
      R => '0'
    );
\x_1_reg_984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[0]_i_2_n_8\,
      Q => x_1_reg_984_reg(1),
      R => '0'
    );
\x_1_reg_984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[0]_i_2_n_7\,
      Q => x_1_reg_984_reg(2),
      R => '0'
    );
\x_1_reg_984_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[0]_i_2_n_6\,
      Q => x_1_reg_984_reg(3),
      R => '0'
    );
\x_1_reg_984_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[4]_i_1_n_9\,
      Q => x_1_reg_984_reg(4),
      R => '0'
    );
\x_1_reg_984_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_1_reg_984_reg[0]_i_2_n_2\,
      CO(3) => \x_1_reg_984_reg[4]_i_1_n_2\,
      CO(2) => \x_1_reg_984_reg[4]_i_1_n_3\,
      CO(1) => \x_1_reg_984_reg[4]_i_1_n_4\,
      CO(0) => \x_1_reg_984_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_1_reg_984_reg[4]_i_1_n_6\,
      O(2) => \x_1_reg_984_reg[4]_i_1_n_7\,
      O(1) => \x_1_reg_984_reg[4]_i_1_n_8\,
      O(0) => \x_1_reg_984_reg[4]_i_1_n_9\,
      S(3) => \x_1_reg_984[4]_i_2_n_2\,
      S(2) => \x_1_reg_984[4]_i_3_n_2\,
      S(1) => \x_1_reg_984[4]_i_4_n_2\,
      S(0) => \x_1_reg_984[4]_i_5_n_2\
    );
\x_1_reg_984_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[4]_i_1_n_8\,
      Q => x_1_reg_984_reg(5),
      R => '0'
    );
\x_1_reg_984_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[4]_i_1_n_7\,
      Q => x_1_reg_984_reg(6),
      R => '0'
    );
\x_1_reg_984_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[4]_i_1_n_6\,
      Q => x_1_reg_984_reg(7),
      R => '0'
    );
\x_1_reg_984_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[8]_i_1_n_9\,
      Q => x_1_reg_984_reg(8),
      R => '0'
    );
\x_1_reg_984_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_1_reg_984_reg[4]_i_1_n_2\,
      CO(3) => \x_1_reg_984_reg[8]_i_1_n_2\,
      CO(2) => \x_1_reg_984_reg[8]_i_1_n_3\,
      CO(1) => \x_1_reg_984_reg[8]_i_1_n_4\,
      CO(0) => \x_1_reg_984_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_1_reg_984_reg[8]_i_1_n_6\,
      O(2) => \x_1_reg_984_reg[8]_i_1_n_7\,
      O(1) => \x_1_reg_984_reg[8]_i_1_n_8\,
      O(0) => \x_1_reg_984_reg[8]_i_1_n_9\,
      S(3) => \x_1_reg_984[8]_i_2_n_2\,
      S(2) => \x_1_reg_984[8]_i_3_n_2\,
      S(1) => \x_1_reg_984[8]_i_4_n_2\,
      S(0) => \x_1_reg_984[8]_i_5_n_2\
    );
\x_1_reg_984_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_125,
      D => \x_1_reg_984_reg[8]_i_1_n_8\,
      Q => x_1_reg_984_reg(9),
      R => '0'
    );
\x_reg_230[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\(1),
      I2 => \^tpgforeground_u0_srcimg_read\,
      O => x_reg_230
    );
\x_reg_230[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => \^icmp_ln746_reg_994_reg[0]_0\,
      I2 => \x_reg_230[15]_i_3_n_2\,
      O => \^tpgforeground_u0_srcimg_read\
    );
\x_reg_230[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_i_2_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \x_reg_230[15]_i_3_n_2\
    );
\x_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(0),
      Q => \x_reg_230_reg_n_2_[0]\,
      R => x_reg_230
    );
\x_reg_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(10),
      Q => \x_reg_230_reg_n_2_[10]\,
      R => x_reg_230
    );
\x_reg_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(11),
      Q => \x_reg_230_reg_n_2_[11]\,
      R => x_reg_230
    );
\x_reg_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(12),
      Q => \x_reg_230_reg_n_2_[12]\,
      R => x_reg_230
    );
\x_reg_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(13),
      Q => \x_reg_230_reg_n_2_[13]\,
      R => x_reg_230
    );
\x_reg_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(14),
      Q => \x_reg_230_reg_n_2_[14]\,
      R => x_reg_230
    );
\x_reg_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(15),
      Q => \x_reg_230_reg_n_2_[15]\,
      R => x_reg_230
    );
\x_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(1),
      Q => \x_reg_230_reg_n_2_[1]\,
      R => x_reg_230
    );
\x_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(2),
      Q => \x_reg_230_reg_n_2_[2]\,
      R => x_reg_230
    );
\x_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(3),
      Q => \x_reg_230_reg_n_2_[3]\,
      R => x_reg_230
    );
\x_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(4),
      Q => \x_reg_230_reg_n_2_[4]\,
      R => x_reg_230
    );
\x_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(5),
      Q => \x_reg_230_reg_n_2_[5]\,
      R => x_reg_230
    );
\x_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(6),
      Q => \x_reg_230_reg_n_2_[6]\,
      R => x_reg_230
    );
\x_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(7),
      Q => \x_reg_230_reg_n_2_[7]\,
      R => x_reg_230
    );
\x_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(8),
      Q => \x_reg_230_reg_n_2_[8]\,
      R => x_reg_230
    );
\x_reg_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^tpgforeground_u0_srcimg_read\,
      D => x_1_reg_984_reg(9),
      Q => \x_reg_230_reg_n_2_[9]\,
      R => x_reg_230
    );
\y_1_reg_970[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_218_reg[15]_0\(0),
      O => y_1_fu_487_p2(0)
    );
\y_1_reg_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(0),
      Q => y_1_reg_970(0),
      R => '0'
    );
\y_1_reg_970_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(10),
      Q => y_1_reg_970(10),
      R => '0'
    );
\y_1_reg_970_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(11),
      Q => y_1_reg_970(11),
      R => '0'
    );
\y_1_reg_970_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(12),
      Q => y_1_reg_970(12),
      R => '0'
    );
\y_1_reg_970_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_970_reg[8]_i_1_n_2\,
      CO(3) => \y_1_reg_970_reg[12]_i_1_n_2\,
      CO(2) => \y_1_reg_970_reg[12]_i_1_n_3\,
      CO(1) => \y_1_reg_970_reg[12]_i_1_n_4\,
      CO(0) => \y_1_reg_970_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_1_fu_487_p2(12 downto 9),
      S(3) => \^y_reg_218_reg[15]_0\(6),
      S(2) => \y_reg_218_reg_n_2_[11]\,
      S(1) => \y_reg_218_reg_n_2_[10]\,
      S(0) => \y_reg_218_reg_n_2_[9]\
    );
\y_1_reg_970_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(13),
      Q => y_1_reg_970(13),
      R => '0'
    );
\y_1_reg_970_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(14),
      Q => y_1_reg_970(14),
      R => '0'
    );
\y_1_reg_970_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(15),
      Q => y_1_reg_970(15),
      R => '0'
    );
\y_1_reg_970_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_970_reg[12]_i_1_n_2\,
      CO(3 downto 2) => \NLW_y_1_reg_970_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_1_reg_970_reg[15]_i_1_n_4\,
      CO(0) => \y_1_reg_970_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_1_reg_970_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => y_1_fu_487_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \^y_reg_218_reg[15]_0\(9 downto 7)
    );
\y_1_reg_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(1),
      Q => y_1_reg_970(1),
      R => '0'
    );
\y_1_reg_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(2),
      Q => y_1_reg_970(2),
      R => '0'
    );
\y_1_reg_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(3),
      Q => y_1_reg_970(3),
      R => '0'
    );
\y_1_reg_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(4),
      Q => y_1_reg_970(4),
      R => '0'
    );
\y_1_reg_970_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_1_reg_970_reg[4]_i_1_n_2\,
      CO(2) => \y_1_reg_970_reg[4]_i_1_n_3\,
      CO(1) => \y_1_reg_970_reg[4]_i_1_n_4\,
      CO(0) => \y_1_reg_970_reg[4]_i_1_n_5\,
      CYINIT => \^y_reg_218_reg[15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_1_fu_487_p2(4 downto 1),
      S(3 downto 0) => \^y_reg_218_reg[15]_0\(4 downto 1)
    );
\y_1_reg_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(5),
      Q => y_1_reg_970(5),
      R => '0'
    );
\y_1_reg_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(6),
      Q => y_1_reg_970(6),
      R => '0'
    );
\y_1_reg_970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(7),
      Q => y_1_reg_970(7),
      R => '0'
    );
\y_1_reg_970_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(8),
      Q => y_1_reg_970(8),
      R => '0'
    );
\y_1_reg_970_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_1_reg_970_reg[4]_i_1_n_2\,
      CO(3) => \y_1_reg_970_reg[8]_i_1_n_2\,
      CO(2) => \y_1_reg_970_reg[8]_i_1_n_3\,
      CO(1) => \y_1_reg_970_reg[8]_i_1_n_4\,
      CO(0) => \y_1_reg_970_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_1_fu_487_p2(8 downto 5),
      S(3) => \y_reg_218_reg_n_2_[8]\,
      S(2) => \y_reg_218_reg_n_2_[7]\,
      S(1) => \y_reg_218_reg_n_2_[6]\,
      S(0) => \^y_reg_218_reg[15]_0\(5)
    );
\y_1_reg_970_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(1),
      D => y_1_fu_487_p2(9),
      Q => y_1_reg_970(9),
      R => '0'
    );
\y_reg_218[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => tpgForeground_U0_ap_start,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^ap_cs_fsm_reg[1]_0\(0),
      I4 => ap_CS_fsm_state6,
      O => y_reg_218
    );
\y_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(0),
      Q => \^y_reg_218_reg[15]_0\(0),
      R => y_reg_218
    );
\y_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(10),
      Q => \y_reg_218_reg_n_2_[10]\,
      R => y_reg_218
    );
\y_reg_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(11),
      Q => \y_reg_218_reg_n_2_[11]\,
      R => y_reg_218
    );
\y_reg_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(12),
      Q => \^y_reg_218_reg[15]_0\(6),
      R => y_reg_218
    );
\y_reg_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(13),
      Q => \^y_reg_218_reg[15]_0\(7),
      R => y_reg_218
    );
\y_reg_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(14),
      Q => \^y_reg_218_reg[15]_0\(8),
      R => y_reg_218
    );
\y_reg_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(15),
      Q => \^y_reg_218_reg[15]_0\(9),
      R => y_reg_218
    );
\y_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(1),
      Q => \^y_reg_218_reg[15]_0\(1),
      R => y_reg_218
    );
\y_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(2),
      Q => \^y_reg_218_reg[15]_0\(2),
      R => y_reg_218
    );
\y_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(3),
      Q => \^y_reg_218_reg[15]_0\(3),
      R => y_reg_218
    );
\y_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(4),
      Q => \^y_reg_218_reg[15]_0\(4),
      R => y_reg_218
    );
\y_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(5),
      Q => \^y_reg_218_reg[15]_0\(5),
      R => y_reg_218
    );
\y_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(6),
      Q => \y_reg_218_reg_n_2_[6]\,
      R => y_reg_218
    );
\y_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(7),
      Q => \y_reg_218_reg_n_2_[7]\,
      R => y_reg_218
    );
\y_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(8),
      Q => \y_reg_218_reg_n_2_[8]\,
      R => y_reg_218
    );
\y_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_1_reg_970(9),
      Q => \y_reg_218_reg_n_2_[9]\,
      R => y_reg_218
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \q0_reg[1]_2\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_3\ : out STD_LOGIC;
    \q0_reg[1]_4\ : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC;
    \q0_reg[1]_5\ : out STD_LOGIC;
    \q0_reg[1]_6\ : out STD_LOGIC;
    \q0_reg[0]_3\ : out STD_LOGIC;
    \q0_reg[1]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    \q0_reg[0]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[2]_2\ : out STD_LOGIC;
    \q0_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[0]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]_1\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    DPtpgBarArray_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom is
  signal DPtpgBarArray_ce0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \q0[0]_i_1_n_2\ : STD_LOGIC;
  signal \q0[1]_i_1_n_2\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[1]_1\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \q0[0]_i_1__3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \q0[1]_i_1__3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \q0[2]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \q0[3]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \q0[3]_i_1__1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \q0[3]_i_1__3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \q0[4]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \q0[4]_i_1__3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \q0[4]_i_1__4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \q0[4]_i_1__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \q0[5]_i_1__3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \q0[6]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \q0[6]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \q0[7]_i_1__1\ : label is "soft_lutpair263";
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[1]_1\ <= \^q0_reg[1]_1\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \select_ln1765_12_reg_927_reg[0]\(0),
      I1 => \select_ln1765_12_reg_927_reg[0]_0\,
      I2 => \select_ln1765_12_reg_927_reg[0]_1\,
      I3 => bckgndYUV_full_n,
      O => \^ap_cs_fsm_reg[2]\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => DPtpgBarArray_address0(0),
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q0_reg[0]_0\,
      O => \q0[0]_i_1_n_2\
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[0]_0\,
      O => \q0_reg[0]_4\(0)
    );
\q0[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[0]_0\,
      I2 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_7\(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6FFFFFFA6000000"
    )
        port map (
      I0 => DPtpgBarArray_address0(1),
      I1 => DPtpgBarArray_address0(3),
      I2 => DPtpgBarArray_address0(0),
      I3 => \^ap_cs_fsm_reg[2]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg[1]_1\,
      O => \q0[1]_i_1_n_2\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[0]_0\,
      O => \q0_reg[1]_7\(1)
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      O => \q0_reg[1]_2\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      O => \q0_reg[0]_1\
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[2]_0\,
      O => \q0_reg[0]_3\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_5\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87F0FFFF87F00000"
    )
        port map (
      I0 => DPtpgBarArray_address0(1),
      I1 => DPtpgBarArray_address0(0),
      I2 => DPtpgBarArray_address0(2),
      I3 => DPtpgBarArray_address0(3),
      I4 => DPtpgBarArray_ce0,
      I5 => \^q0_reg[2]_0\,
      O => \q0[2]_i_1__0_n_2\
    );
\q0[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]\,
      I1 => ap_enable_reg_pp0_iter2,
      O => DPtpgBarArray_ce0
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[2]_0\,
      O => \q0_reg[2]_3\(0)
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_6\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => \^q0_reg[2]_0\,
      O => ap_enable_reg_pp0_iter3_reg
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      O => \q0_reg[0]_4\(1)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[0]_0\,
      O => \q0_reg[1]_0\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[1]_1\,
      O => \q0_reg[0]_4\(2)
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => \^q0_reg[1]_1\,
      I2 => \^q0_reg[0]_0\,
      O => \q0_reg[2]_3\(1)
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[1]_1\,
      I2 => \^q0_reg[2]_0\,
      O => D(0)
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[1]_1\,
      O => \q0_reg[2]_1\(0)
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6B"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[0]_0\,
      O => \q0_reg[0]_4\(3)
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => \^q0_reg[0]_0\,
      I2 => \^q0_reg[1]_1\,
      O => \q0_reg[2]_1\(1)
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[1]_1\,
      O => \q0_reg[0]_2\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[0]_0\,
      O => \q0_reg[1]_4\
    );
\q0[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q0_reg[0]_0\,
      I1 => \^q0_reg[2]_0\,
      I2 => \^q0_reg[1]_1\,
      O => \q0_reg[0]_4\(4)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      O => \q0_reg[2]_2\
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q0_reg[1]_1\,
      I1 => \^q0_reg[0]_0\,
      I2 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[0]_i_1_n_2\,
      Q => \^q0_reg[0]_0\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[1]_i_1_n_2\,
      Q => \^q0_reg[1]_1\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[2]_i_1__0_n_2\,
      Q => \^q0_reg[2]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom is
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => DPtpgBarArray_q0(0),
      Q => \q0_reg[4]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom is
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => DPtpgBarArray_q0(0),
      Q => \q0_reg[4]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]_1\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom is
  signal \q0_reg_n_2_[4]\ : STD_LOGIC;
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => DPtpgBarArray_q0(0),
      Q => \q0_reg_n_2_[4]\,
      R => '0'
    );
\select_ln1765_3_reg_910[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \q0_reg_n_2_[4]\,
      I1 => \select_ln1765_3_reg_910_reg[4]\,
      I2 => \select_ln1765_3_reg_910_reg[4]_0\,
      I3 => \select_ln1765_3_reg_910_reg[4]_1\,
      I4 => \select_ln1765_3_reg_910_reg[4]_2\,
      I5 => Q(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \outpix_val_V_2_15_reg_5145_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1310_reg[1]\ : in STD_LOGIC;
    \reg_1310_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom is
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outpix_val_V_2_15_reg_5145[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \outpix_val_V_2_15_reg_5145[4]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \outpix_val_V_2_15_reg_5145[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \reg_1310[1]_i_1\ : label is "soft_lutpair283";
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\outpix_val_V_2_15_reg_5145[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_2_15_reg_5145_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\outpix_val_V_2_15_reg_5145[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_2_15_reg_5145_reg[0]\,
      I2 => Q(1),
      O => D(1)
    );
\outpix_val_V_2_15_reg_5145[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_2_15_reg_5145_reg[0]\,
      I2 => Q(2),
      O => D(2)
    );
\outpix_val_V_2_15_reg_5145[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_2_15_reg_5145_reg[0]\,
      I2 => Q(3),
      O => D(3)
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[1]_2\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\reg_1310[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \reg_1310_reg[1]\,
      I2 => \reg_1310_reg[1]_0\,
      O => \q0_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_5 is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\ : in STD_LOGIC;
    \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_5 : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_5;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_5 is
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DPtpgBarSelRgb_VESA_b_load_reg_890[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \select_ln1765_12_reg_927[0]_i_1\ : label is "soft_lutpair272";
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\DPtpgBarSelRgb_VESA_b_load_reg_890[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => E(0),
      I2 => \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\,
      I3 => \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\,
      O => \q0_reg[1]_2\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[1]_3\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\select_ln1765_12_reg_927[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \select_ln1765_12_reg_927_reg[0]\,
      O => \q0_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    blkYuv_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \outpix_val_V_1_10_reg_5135_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_10_reg_5135_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    outpix_val_V_0_20_reg_4584_pp0_iter13_reg : in STD_LOGIC;
    \outpix_val_V_1_10_reg_5135_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1306_reg[1]\ : in STD_LOGIC;
    \reg_1306_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom is
  signal \^q0_reg[1]_0\ : STD_LOGIC;
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\outpix_val_V_1_10_reg_5135[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFEFEF2020202"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_1_10_reg_5135_reg[0]\(0),
      I2 => \outpix_val_V_1_10_reg_5135_reg[0]_0\,
      I3 => Q(0),
      I4 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I5 => \outpix_val_V_1_10_reg_5135_reg[7]\(0),
      O => D(0)
    );
\outpix_val_V_1_10_reg_5135[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFEFEF2020202"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_1_10_reg_5135_reg[0]\(0),
      I2 => \outpix_val_V_1_10_reg_5135_reg[0]_0\,
      I3 => Q(1),
      I4 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I5 => \outpix_val_V_1_10_reg_5135_reg[7]\(2),
      O => D(1)
    );
\outpix_val_V_1_10_reg_5135[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFEFEF2020202"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_1_10_reg_5135_reg[0]\(0),
      I2 => \outpix_val_V_1_10_reg_5135_reg[0]_0\,
      I3 => Q(2),
      I4 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I5 => \outpix_val_V_1_10_reg_5135_reg[7]\(1),
      O => D(2)
    );
\outpix_val_V_1_10_reg_5135[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFEFEF2020202"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_1_10_reg_5135_reg[0]\(0),
      I2 => \outpix_val_V_1_10_reg_5135_reg[0]_0\,
      I3 => Q(2),
      I4 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I5 => \outpix_val_V_1_10_reg_5135_reg[7]\(2),
      O => D(3)
    );
\outpix_val_V_1_10_reg_5135[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0EFEFEF2020202"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_1_10_reg_5135_reg[0]\(0),
      I2 => \outpix_val_V_1_10_reg_5135_reg[0]_0\,
      I3 => Q(3),
      I4 => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      I5 => \outpix_val_V_1_10_reg_5135_reg[7]\(3),
      O => D(4)
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \q0_reg[7]\,
      I2 => \q0_reg[7]_0\,
      I3 => bckgndYUV_full_n,
      O => blkYuv_ce0
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[1]_2\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\reg_1306[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \reg_1306_reg[1]\,
      I2 => \reg_1306_reg[1]_0\,
      O => \q0_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \outpix_val_V_0_14_reg_5140_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_1302_reg[1]\ : in STD_LOGIC;
    reg_1302 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom is
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[4]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[5]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \outpix_val_V_0_14_reg_5140[7]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \reg_1302[1]_i_1\ : label is "soft_lutpair285";
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\outpix_val_V_0_14_reg_5140[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(0),
      O => D(0)
    );
\outpix_val_V_0_14_reg_5140[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(1),
      O => D(1)
    );
\outpix_val_V_0_14_reg_5140[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(2),
      O => D(2)
    );
\outpix_val_V_0_14_reg_5140[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(3),
      O => D(3)
    );
\outpix_val_V_0_14_reg_5140[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(4),
      O => D(4)
    );
\outpix_val_V_0_14_reg_5140[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(5),
      O => D(5)
    );
\outpix_val_V_0_14_reg_5140[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(6),
      O => D(6)
    );
\outpix_val_V_0_14_reg_5140[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]\,
      I2 => Q(7),
      O => D(7)
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[1]_2\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\reg_1302[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \reg_1302_reg[1]\,
      I2 => reg_1302(0),
      O => \q0_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_4 is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[0]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[0]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[3]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1765_3_reg_910_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\ : in STD_LOGIC;
    DPtpgBarSelRgb_VESA_r_load_reg_880 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_4 : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_4;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_4 is
  signal \^q0_reg[1]_0\ : STD_LOGIC;
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
\DPtpgBarSelRgb_VESA_r_load_reg_880[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => E(0),
      I2 => \DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\,
      I3 => DPtpgBarSelRgb_VESA_r_load_reg_880(0),
      O => \q0_reg[1]_1\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[1]_2\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\select_ln1765_3_reg_910[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \select_ln1765_3_reg_910_reg[0]\,
      I2 => \select_ln1765_3_reg_910_reg[0]_0\,
      I3 => \select_ln1765_3_reg_910_reg[0]_1\(0),
      I4 => \select_ln1765_3_reg_910_reg[6]\,
      I5 => Q(0),
      O => D(0)
    );
\select_ln1765_3_reg_910[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \select_ln1765_3_reg_910_reg[0]\,
      I2 => \select_ln1765_3_reg_910_reg[0]_0\,
      I3 => \select_ln1765_3_reg_910_reg[3]\,
      I4 => \select_ln1765_3_reg_910_reg[6]\,
      I5 => Q(1),
      O => D(1)
    );
\select_ln1765_3_reg_910[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \select_ln1765_3_reg_910_reg[0]\,
      I2 => \select_ln1765_3_reg_910_reg[0]_0\,
      I3 => \select_ln1765_3_reg_910_reg[3]\,
      I4 => \select_ln1765_3_reg_910_reg[6]\,
      I5 => Q(2),
      O => D(2)
    );
\select_ln1765_3_reg_910[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => \select_ln1765_3_reg_910_reg[6]\,
      I2 => Q(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom is
  port (
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[3]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom is
  signal \q0[7]_i_1_n_2\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
begin
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => DPtpgBarArray_q0(1),
      I2 => DPtpgBarArray_q0(2),
      I3 => DPtpgBarArray_q0(0),
      I4 => E(0),
      I5 => ap_enable_reg_pp0_iter3,
      O => \q0[7]_i_1_n_2\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[3]_2\,
      Q => \q0_reg[3]_0\(0),
      R => \q0_reg[3]_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => D(0),
      Q => \q0_reg[5]_0\(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => D(1),
      Q => \q0_reg[5]_0\(1),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[7]_i_1_n_2\,
      Q => \^q0_reg[7]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    \q0_reg[3]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom is
begin
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[3]_2\,
      Q => \q0_reg[3]_0\(0),
      R => \q0_reg[3]_1\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[4]_1\,
      Q => \q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[5]_1\,
      Q => \q0_reg[5]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \q0[7]_i_1_n_2\ : STD_LOGIC;
begin
  D(2 downto 0) <= \^d\(2 downto 0);
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFAAAAAAAAAAAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => DPtpgBarArray_q0(1),
      I2 => DPtpgBarArray_q0(2),
      I3 => DPtpgBarArray_q0(0),
      I4 => E(0),
      I5 => ap_enable_reg_pp0_iter3,
      O => \q0[7]_i_1_n_2\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[3]_0\,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[4]_0\(0),
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0[7]_i_1_n_2\,
      Q => \^d\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]\ : in STD_LOGIC;
    and_ln1765_reg_769_pp0_iter3_reg : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[4]\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[4]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_1\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_0\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_1\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_2\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  D(4 downto 0) <= \^d\(4 downto 0);
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[1]_0\,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[4]_1\(0),
      Q => \^d\(1),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[4]_1\(1),
      Q => \^d\(2),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[6]_1\,
      Q => \^d\(3),
      R => \q0_reg[6]_0\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelRgb_CEA_b_ce0,
      D => \q0_reg[7]_1\,
      Q => \^d\(4),
      R => '0'
    );
\select_ln1765_12_reg_927[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20D00"
    )
        port map (
      I0 => \select_ln1765_12_reg_927_reg[1]\,
      I1 => and_ln1765_reg_769_pp0_iter3_reg,
      I2 => \select_ln1765_12_reg_927_reg[1]_0\,
      I3 => \^d\(0),
      I4 => \select_ln1765_12_reg_927_reg[1]_1\,
      O => \q0_reg[4]_0\(0)
    );
\select_ln1765_12_reg_927[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFF8C00B30080"
    )
        port map (
      I0 => \^d\(2),
      I1 => \select_ln1765_12_reg_927_reg[1]\,
      I2 => and_ln1765_reg_769_pp0_iter3_reg,
      I3 => \select_ln1765_12_reg_927_reg[1]_0\,
      I4 => \select_ln1765_12_reg_927_reg[4]\,
      I5 => \select_ln1765_12_reg_927_reg[4]_0\,
      O => \q0_reg[4]_0\(1)
    );
\select_ln1765_8_reg_922[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A2AFF2A"
    )
        port map (
      I0 => \^d\(4),
      I1 => \select_ln1765_8_reg_922_reg[7]\,
      I2 => \select_ln1765_8_reg_922_reg[7]_0\,
      I3 => \select_ln1765_8_reg_922_reg[7]_1\,
      I4 => \select_ln1765_8_reg_922_reg[7]_2\,
      I5 => \select_ln1765_8_reg_922_reg[7]_3\(0),
      O => \q0_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_8_reg_922_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[2]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]_1\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[7]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\ : in STD_LOGIC;
    DPtpgBarSelRgb_VESA_g_load_reg_885 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q0_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DPtpgBarSelRgb_VESA_g_load_reg_885[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \select_ln1765_8_reg_922[0]_i_1\ : label is "soft_lutpair273";
begin
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
  \q0_reg[1]\(1 downto 0) <= \^q0_reg[1]\(1 downto 0);
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
\DPtpgBarSelRgb_VESA_g_load_reg_885[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\(0),
      I2 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\,
      I3 => DPtpgBarSelRgb_VESA_g_load_reg_885(0),
      O => \q0_reg[7]_2\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\(0),
      I1 => ap_enable_reg_pp0_iter3,
      O => \^e\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_0\(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[2]_0\,
      Q => \^d\(0),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_0\(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_0\(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_0\(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[6]_0\(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0_reg[7]_3\,
      Q => \^q0_reg[7]_0\,
      R => '0'
    );
\select_ln1765_3_reg_910[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => \select_ln1765_3_reg_910_reg[2]\,
      O => \q0_reg[7]_1\(0)
    );
\select_ln1765_3_reg_910[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => \select_ln1765_3_reg_910_reg[7]\,
      I2 => \select_ln1765_3_reg_910_reg[7]_0\(0),
      O => \q0_reg[7]_1\(1)
    );
\select_ln1765_8_reg_922[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => \select_ln1765_3_reg_910_reg[7]\,
      O => \^q0_reg[1]\(0)
    );
\select_ln1765_8_reg_922[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A2AFF2A"
    )
        port map (
      I0 => \select_ln1765_8_reg_922_reg[1]\(0),
      I1 => \select_ln1765_8_reg_922_reg[1]_0\,
      I2 => \select_ln1765_3_reg_910_reg[2]\,
      I3 => \^d\(0),
      I4 => \select_ln1765_8_reg_922_reg[1]_1\,
      I5 => \^q0_reg[1]\(0),
      O => \^q0_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is
  port (
    \fid_preg_reg[0]_0\ : out STD_LOGIC;
    j_reg_215_reg : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_reg_204_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    counter_loc_0_fu_126_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    i_1_reg_4880 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \int_field_id_reg[0]\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    fid : in STD_LOGIC;
    \icmp_ln962_fu_306_p2_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln962_reg_507_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_215_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ovrlayYUV_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    load : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \j_reg_215_reg[12]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    sub_cast_fu_252_p1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_last_V_fu_311_p2_carry_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \fid_preg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo : entity is "design_1_v_tpg_0_0_MultiPixStream2AXIvideo";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2 : STD_LOGIC;
  signal \axi_last_V_fu_311_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_1_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_2_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_3_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_i_4_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_n_2 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_n_3 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_n_4 : STD_LOGIC;
  signal axi_last_V_fu_311_p2_carry_n_5 : STD_LOGIC;
  signal axi_last_V_reg_511 : STD_LOGIC;
  signal \axi_last_V_reg_511[0]_i_1_n_2\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^counter_loc_0_fu_126_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_1_fu_282_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_1_fu_282_p2_carry__0_n_2\ : STD_LOGIC;
  signal \i_1_fu_282_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_1_fu_282_p2_carry__0_n_4\ : STD_LOGIC;
  signal \i_1_fu_282_p2_carry__0_n_5\ : STD_LOGIC;
  signal \i_1_fu_282_p2_carry__1_n_4\ : STD_LOGIC;
  signal \i_1_fu_282_p2_carry__1_n_5\ : STD_LOGIC;
  signal i_1_fu_282_p2_carry_n_2 : STD_LOGIC;
  signal i_1_fu_282_p2_carry_n_3 : STD_LOGIC;
  signal i_1_fu_282_p2_carry_n_4 : STD_LOGIC;
  signal i_1_fu_282_p2_carry_n_5 : STD_LOGIC;
  signal i_1_reg_488 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^i_1_reg_4880\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_2\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_2\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_2\ : STD_LOGIC;
  signal i_reg_204 : STD_LOGIC;
  signal \^i_reg_204_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i_reg_204_reg_n_2_[10]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[11]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_reg_204_reg_n_2_[9]\ : STD_LOGIC;
  signal \icmp_ln957_fu_291_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \icmp_ln957_fu_291_p2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \icmp_ln957_fu_291_p2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal icmp_ln962_reg_507 : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \j_reg_215[0]_i_2_n_2\ : STD_LOGIC;
  signal \j_reg_215[0]_i_5_n_2\ : STD_LOGIC;
  signal \^j_reg_215_reg\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \j_reg_215_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_215_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_215_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_215_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_215_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal \sof_3_reg_226[0]_i_2_n_2\ : STD_LOGIC;
  signal \sof_3_reg_226_reg_n_2_[0]\ : STD_LOGIC;
  signal sof_fu_122 : STD_LOGIC;
  signal \sof_fu_122[0]_i_1_n_2\ : STD_LOGIC;
  signal NLW_axi_last_V_fu_311_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_fu_311_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_axi_last_V_fu_311_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_1_fu_282_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_1_fu_282_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln957_fu_291_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln962_fu_306_p2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln962_fu_306_p2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln962_fu_306_p2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_215_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_215_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of axi_last_V_fu_311_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \axi_last_V_fu_311_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_1_fu_282_p2_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of i_1_fu_282_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \i_1_fu_282_p2_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \i_1_fu_282_p2_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \i_1_fu_282_p2_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \i_1_fu_282_p2_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln957_fu_291_p2_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln962_fu_306_p2_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln962_fu_306_p2_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \j_reg_215_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \j_reg_215_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \j_reg_215_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \j_reg_215_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \j_reg_215_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \j_reg_215_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \j_reg_215_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \j_reg_215_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  counter_loc_0_fu_126_reg(0) <= \^counter_loc_0_fu_126_reg\(0);
  i_1_reg_4880 <= \^i_1_reg_4880\;
  \i_reg_204_reg[11]_0\(0) <= \^i_reg_204_reg[11]_0\(0);
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  j_reg_215_reg(12 downto 0) <= \^j_reg_215_reg\(12 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
axi_last_V_fu_311_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_last_V_fu_311_p2_carry_n_2,
      CO(2) => axi_last_V_fu_311_p2_carry_n_3,
      CO(1) => axi_last_V_fu_311_p2_carry_n_4,
      CO(0) => axi_last_V_fu_311_p2_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_axi_last_V_fu_311_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_last_V_fu_311_p2_carry_i_1_n_2,
      S(2) => axi_last_V_fu_311_p2_carry_i_2_n_2,
      S(1) => axi_last_V_fu_311_p2_carry_i_3_n_2,
      S(0) => axi_last_V_fu_311_p2_carry_i_4_n_2
    );
\axi_last_V_fu_311_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => axi_last_V_fu_311_p2_carry_n_2,
      CO(3 downto 1) => \NLW_axi_last_V_fu_311_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => axi_last_V_fu_311_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_fu_311_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \axi_last_V_fu_311_p2_carry__0_i_1_n_2\
    );
\axi_last_V_fu_311_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j_reg_215_reg\(12),
      I1 => sub_cast_fu_252_p1(11),
      O => \axi_last_V_fu_311_p2_carry__0_i_1_n_2\
    );
axi_last_V_fu_311_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^j_reg_215_reg\(9),
      I1 => sub_cast_fu_252_p1(8),
      I2 => \^j_reg_215_reg\(10),
      I3 => sub_cast_fu_252_p1(9),
      I4 => sub_cast_fu_252_p1(10),
      I5 => \^j_reg_215_reg\(11),
      O => axi_last_V_fu_311_p2_carry_i_1_n_2
    );
axi_last_V_fu_311_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^j_reg_215_reg\(6),
      I1 => sub_cast_fu_252_p1(5),
      I2 => \^j_reg_215_reg\(7),
      I3 => sub_cast_fu_252_p1(6),
      I4 => sub_cast_fu_252_p1(7),
      I5 => \^j_reg_215_reg\(8),
      O => axi_last_V_fu_311_p2_carry_i_2_n_2
    );
axi_last_V_fu_311_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^j_reg_215_reg\(3),
      I1 => sub_cast_fu_252_p1(2),
      I2 => \^j_reg_215_reg\(4),
      I3 => sub_cast_fu_252_p1(3),
      I4 => sub_cast_fu_252_p1(4),
      I5 => \^j_reg_215_reg\(5),
      O => axi_last_V_fu_311_p2_carry_i_3_n_2
    );
axi_last_V_fu_311_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \^j_reg_215_reg\(2),
      I1 => sub_cast_fu_252_p1(1),
      I2 => \^j_reg_215_reg\(1),
      I3 => sub_cast_fu_252_p1(0),
      I4 => axi_last_V_fu_311_p2_carry_0(0),
      I5 => \^j_reg_215_reg\(0),
      O => axi_last_V_fu_311_p2_carry_i_4_n_2
    );
\axi_last_V_reg_511[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => axi_last_V_reg_511,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      I4 => axi_last_V_fu_311_p2,
      O => \axi_last_V_reg_511[0]_i_1_n_2\
    );
\axi_last_V_reg_511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_511[0]_i_1_n_2\,
      Q => axi_last_V_reg_511,
      R => '0'
    );
\counter_loc_0_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      Q => \^counter_loc_0_fu_126_reg\(0),
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      Q => counter(0),
      R => '0'
    );
fid_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \fid_preg_reg[0]_1\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      O => \int_field_id_reg[0]\
    );
\fid_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => fid,
      Q => \fid_preg_reg[0]_0\,
      R => SS(0)
    );
i_1_fu_282_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_1_fu_282_p2_carry_n_2,
      CO(2) => i_1_fu_282_p2_carry_n_3,
      CO(1) => i_1_fu_282_p2_carry_n_4,
      CO(0) => i_1_fu_282_p2_carry_n_5,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_282_p2(4 downto 1),
      S(3) => \i_reg_204_reg_n_2_[4]\,
      S(2) => \i_reg_204_reg_n_2_[3]\,
      S(1 downto 0) => \^q\(2 downto 1)
    );
\i_1_fu_282_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_1_fu_282_p2_carry_n_2,
      CO(3) => \i_1_fu_282_p2_carry__0_n_2\,
      CO(2) => \i_1_fu_282_p2_carry__0_n_3\,
      CO(1) => \i_1_fu_282_p2_carry__0_n_4\,
      CO(0) => \i_1_fu_282_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_282_p2(8 downto 5),
      S(3) => \i_reg_204_reg_n_2_[8]\,
      S(2) => \i_reg_204_reg_n_2_[7]\,
      S(1) => \i_reg_204_reg_n_2_[6]\,
      S(0) => \i_reg_204_reg_n_2_[5]\
    );
\i_1_fu_282_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_282_p2_carry__0_n_2\,
      CO(3 downto 2) => \NLW_i_1_fu_282_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_1_fu_282_p2_carry__1_n_4\,
      CO(0) => \i_1_fu_282_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_1_fu_282_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_1_fu_282_p2(11 downto 9),
      S(3) => '0',
      S(2) => \i_reg_204_reg_n_2_[11]\,
      S(1) => \i_reg_204_reg_n_2_[10]\,
      S(0) => \i_reg_204_reg_n_2_[9]\
    );
\i_1_reg_488[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_1_fu_282_p2(0)
    );
\i_1_reg_488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(0),
      Q => i_1_reg_488(0),
      R => '0'
    );
\i_1_reg_488_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(10),
      Q => i_1_reg_488(10),
      R => '0'
    );
\i_1_reg_488_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(11),
      Q => i_1_reg_488(11),
      R => '0'
    );
\i_1_reg_488_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(1),
      Q => i_1_reg_488(1),
      R => '0'
    );
\i_1_reg_488_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(2),
      Q => i_1_reg_488(2),
      R => '0'
    );
\i_1_reg_488_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(3),
      Q => i_1_reg_488(3),
      R => '0'
    );
\i_1_reg_488_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(4),
      Q => i_1_reg_488(4),
      R => '0'
    );
\i_1_reg_488_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(5),
      Q => i_1_reg_488(5),
      R => '0'
    );
\i_1_reg_488_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(6),
      Q => i_1_reg_488(6),
      R => '0'
    );
\i_1_reg_488_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(7),
      Q => i_1_reg_488(7),
      R => '0'
    );
\i_1_reg_488_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(8),
      Q => i_1_reg_488(8),
      R => '0'
    );
\i_1_reg_488_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_1_reg_4880\,
      D => i_1_fu_282_p2(9),
      Q => i_1_reg_488(9),
      R => '0'
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_204_reg_n_2_[11]\,
      I1 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(8),
      I2 => \i_reg_204_reg_n_2_[10]\,
      I3 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(7),
      I4 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(6),
      I5 => \i_reg_204_reg_n_2_[9]\,
      O => \i__carry_i_1__0_n_2\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_204_reg_n_2_[8]\,
      I1 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(5),
      I2 => \i_reg_204_reg_n_2_[7]\,
      I3 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(4),
      I4 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(3),
      I5 => \i_reg_204_reg_n_2_[6]\,
      O => \i__carry_i_2__0_n_2\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_204_reg_n_2_[5]\,
      I1 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(2),
      I2 => \i_reg_204_reg_n_2_[4]\,
      I3 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(1),
      I4 => \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(0),
      I5 => \i_reg_204_reg_n_2_[3]\,
      O => \i__carry_i_3__0_n_2\
    );
\i_reg_204[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => ap_CS_fsm_state6,
      O => i_reg_204
    );
\i_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(0),
      Q => \^q\(0),
      R => i_reg_204
    );
\i_reg_204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(10),
      Q => \i_reg_204_reg_n_2_[10]\,
      R => i_reg_204
    );
\i_reg_204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(11),
      Q => \i_reg_204_reg_n_2_[11]\,
      R => i_reg_204
    );
\i_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(1),
      Q => \^q\(1),
      R => i_reg_204
    );
\i_reg_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(2),
      Q => \^q\(2),
      R => i_reg_204
    );
\i_reg_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(3),
      Q => \i_reg_204_reg_n_2_[3]\,
      R => i_reg_204
    );
\i_reg_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(4),
      Q => \i_reg_204_reg_n_2_[4]\,
      R => i_reg_204
    );
\i_reg_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(5),
      Q => \i_reg_204_reg_n_2_[5]\,
      R => i_reg_204
    );
\i_reg_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(6),
      Q => \i_reg_204_reg_n_2_[6]\,
      R => i_reg_204
    );
\i_reg_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(7),
      Q => \i_reg_204_reg_n_2_[7]\,
      R => i_reg_204
    );
\i_reg_204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(8),
      Q => \i_reg_204_reg_n_2_[8]\,
      R => i_reg_204
    );
\i_reg_204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_488(9),
      Q => \i_reg_204_reg_n_2_[9]\,
      R => i_reg_204
    );
\icmp_ln957_fu_291_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^i_reg_204_reg[11]_0\(0),
      CO(2) => \icmp_ln957_fu_291_p2_inferred__0/i__carry_n_3\,
      CO(1) => \icmp_ln957_fu_291_p2_inferred__0/i__carry_n_4\,
      CO(0) => \icmp_ln957_fu_291_p2_inferred__0/i__carry_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln957_fu_291_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_2\,
      S(2) => \i__carry_i_2__0_n_2\,
      S(1) => \i__carry_i_3__0_n_2\,
      S(0) => \j_reg_215_reg[12]_0\(0)
    );
\icmp_ln962_fu_306_p2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_2\,
      CO(2) => \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_3\,
      CO(1) => \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_4\,
      CO(0) => \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln962_fu_306_p2_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \icmp_ln962_fu_306_p2_inferred__0/i__carry__0_0\(3 downto 0)
    );
\icmp_ln962_fu_306_p2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln962_fu_306_p2_inferred__0/i__carry_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln962_fu_306_p2_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ap_condition_pp0_exit_iter0_state3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln962_fu_306_p2_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln962_reg_507_reg[0]_0\(0)
    );
\icmp_ln962_reg_507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => icmp_ln962_reg_507,
      R => '0'
    );
\j_reg_215[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      O => \j_reg_215[0]_i_2_n_2\
    );
\j_reg_215[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j_reg_215_reg\(0),
      O => \j_reg_215[0]_i_5_n_2\
    );
\j_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[0]_i_3_n_9\,
      Q => \^j_reg_215_reg\(0),
      R => clear
    );
\j_reg_215_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_215_reg[0]_i_3_n_2\,
      CO(2) => \j_reg_215_reg[0]_i_3_n_3\,
      CO(1) => \j_reg_215_reg[0]_i_3_n_4\,
      CO(0) => \j_reg_215_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_215_reg[0]_i_3_n_6\,
      O(2) => \j_reg_215_reg[0]_i_3_n_7\,
      O(1) => \j_reg_215_reg[0]_i_3_n_8\,
      O(0) => \j_reg_215_reg[0]_i_3_n_9\,
      S(3 downto 1) => \^j_reg_215_reg\(3 downto 1),
      S(0) => \j_reg_215[0]_i_5_n_2\
    );
\j_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[8]_i_1_n_7\,
      Q => \^j_reg_215_reg\(10),
      R => clear
    );
\j_reg_215_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[8]_i_1_n_6\,
      Q => \^j_reg_215_reg\(11),
      R => clear
    );
\j_reg_215_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[12]_i_1_n_9\,
      Q => \^j_reg_215_reg\(12),
      R => clear
    );
\j_reg_215_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_215_reg[8]_i_1_n_2\,
      CO(3 downto 0) => \NLW_j_reg_215_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_j_reg_215_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \j_reg_215_reg[12]_i_1_n_9\,
      S(3 downto 1) => B"000",
      S(0) => \^j_reg_215_reg\(12)
    );
\j_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[0]_i_3_n_8\,
      Q => \^j_reg_215_reg\(1),
      R => clear
    );
\j_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[0]_i_3_n_7\,
      Q => \^j_reg_215_reg\(2),
      R => clear
    );
\j_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[0]_i_3_n_6\,
      Q => \^j_reg_215_reg\(3),
      R => clear
    );
\j_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[4]_i_1_n_9\,
      Q => \^j_reg_215_reg\(4),
      R => clear
    );
\j_reg_215_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_215_reg[0]_i_3_n_2\,
      CO(3) => \j_reg_215_reg[4]_i_1_n_2\,
      CO(2) => \j_reg_215_reg[4]_i_1_n_3\,
      CO(1) => \j_reg_215_reg[4]_i_1_n_4\,
      CO(0) => \j_reg_215_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_215_reg[4]_i_1_n_6\,
      O(2) => \j_reg_215_reg[4]_i_1_n_7\,
      O(1) => \j_reg_215_reg[4]_i_1_n_8\,
      O(0) => \j_reg_215_reg[4]_i_1_n_9\,
      S(3 downto 0) => \^j_reg_215_reg\(7 downto 4)
    );
\j_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[4]_i_1_n_8\,
      Q => \^j_reg_215_reg\(5),
      R => clear
    );
\j_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[4]_i_1_n_7\,
      Q => \^j_reg_215_reg\(6),
      R => clear
    );
\j_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[4]_i_1_n_6\,
      Q => \^j_reg_215_reg\(7),
      R => clear
    );
\j_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[8]_i_1_n_9\,
      Q => \^j_reg_215_reg\(8),
      R => clear
    );
\j_reg_215_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_215_reg[4]_i_1_n_2\,
      CO(3) => \j_reg_215_reg[8]_i_1_n_2\,
      CO(2) => \j_reg_215_reg[8]_i_1_n_3\,
      CO(1) => \j_reg_215_reg[8]_i_1_n_4\,
      CO(0) => \j_reg_215_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_215_reg[8]_i_1_n_6\,
      O(2) => \j_reg_215_reg[8]_i_1_n_7\,
      O(1) => \j_reg_215_reg[8]_i_1_n_8\,
      O(0) => \j_reg_215_reg[8]_i_1_n_9\,
      S(3 downto 0) => \^j_reg_215_reg\(11 downto 8)
    );
\j_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_reg_215[0]_i_2_n_2\,
      D => \j_reg_215_reg[8]_i_1_n_8\,
      Q => \^j_reg_215_reg\(9),
      R => clear
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => D(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      CO(0) => \^i_reg_204_reg[11]_0\(0),
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => \^i_1_reg_4880\,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^ap_cs_fsm_reg[0]_0\(0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\ => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_1\,
      \ap_CS_fsm_reg[2]_2\(0) => E(0),
      \ap_CS_fsm_reg[2]_3\ => \ap_CS_fsm_reg[2]_2\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter1_reg_n_2,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      clear => clear,
      counter(0) => counter(0),
      counter_loc_0_fu_126_reg(0) => \^counter_loc_0_fu_126_reg\(0),
      counter_loc_0_fu_126_reg_0_sp_1 => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      \counter_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      \fid_preg_reg[0]\(0) => \fid_preg_reg[0]_1\(0),
      icmp_ln962_reg_507 => icmp_ln962_reg_507,
      \icmp_ln962_reg_507_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      \icmp_ln962_reg_507_reg[0]_0\(0) => ap_condition_pp0_exit_iter0_state3,
      internal_empty_n_reg => \^internal_empty_n_reg\,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      internal_empty_n_reg_1 => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      \j_reg_215_reg[12]\ => \j_reg_215_reg[12]_1\,
      load => load,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      ovrlayYUV_empty_n => ovrlayYUV_empty_n,
      shiftReg_ce => shiftReg_ce,
      \sof_3_reg_226_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      \sof_3_reg_226_reg[0]_0\ => \sof_3_reg_226_reg_n_2_[0]\,
      \sof_3_reg_226_reg[0]_1\ => \sof_3_reg_226[0]_i_2_n_2\,
      sof_fu_122 => sof_fu_122
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      B_V_data_1_sel_wr_reg_1 => ap_enable_reg_pp0_iter1_reg_n_2,
      \B_V_data_1_state_reg[0]_0\ => \^internal_empty_n_reg\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_last_V_reg_511 => axi_last_V_reg_511,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      ovrlayYUV_empty_n => ovrlayYUV_empty_n
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_7\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \sof_3_reg_226_reg_n_2_[0]\,
      B_V_data_1_sel_wr_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_2,
      B_V_data_1_sel_wr_reg_1 => ap_enable_reg_pp0_iter1_reg_n_2,
      \B_V_data_1_state_reg[0]_0\ => \^internal_empty_n_reg\,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      ovrlayYUV_empty_n => ovrlayYUV_empty_n
    );
\sof_3_reg_226[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => icmp_ln962_reg_507,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \sof_3_reg_226[0]_i_2_n_2\
    );
\sof_3_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => \sof_3_reg_226_reg_n_2_[0]\,
      R => '0'
    );
\sof_fu_122[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \j_reg_215_reg[12]_1\,
      I2 => sof_fu_122,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \sof_fu_122[0]_i_1_n_2\
    );
\sof_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_122[0]_i_1_n_2\,
      Q => sof_fu_122,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S is
  port (
    bckgndYUV_full_n : out STD_LOGIC;
    bckgndYUV_empty_n : out STD_LOGIC;
    \outpix_val_V_1_1_load_reg_5207_reg[7]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    tpgForeground_U0_srcImg_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S : entity is "design_1_v_tpg_0_0_fifo_w24_d16_S";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S is
  signal \^bckgndyuv_empty_n\ : STD_LOGIC;
  signal \^bckgndyuv_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_2 : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_2\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair230";
begin
  bckgndYUV_empty_n <= \^bckgndyuv_empty_n\;
  bckgndYUV_full_n <= \^bckgndyuv_full_n\;
U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg_6
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\ => \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      \outpix_val_V_1_1_load_reg_5207_reg[7]\ => \outpix_val_V_1_1_load_reg_5207_reg[7]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880800"
    )
        port map (
      I0 => internal_empty_n_i_2_n_2,
      I1 => ap_rst_n,
      I2 => tpgForeground_U0_srcImg_read,
      I3 => shiftReg_ce,
      I4 => \^bckgndyuv_empty_n\,
      O => \internal_empty_n_i_1__0_n_2\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \mOutPtr_reg[4]_0\,
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(3),
      O => internal_empty_n_i_2_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_2\,
      Q => \^bckgndyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5F5D5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__1_n_2\,
      I2 => \^bckgndyuv_full_n\,
      I3 => internal_full_n_reg_0,
      I4 => internal_full_n_reg_1,
      I5 => tpgForeground_U0_srcImg_read,
      O => \internal_full_n_i_1__0_n_2\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n_i_2__1_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_2\,
      Q => \^bckgndyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999959996666A666"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => tpgForeground_U0_srcImg_read,
      I2 => \^bckgndyuv_full_n\,
      I3 => internal_full_n_reg_0,
      I4 => internal_full_n_reg_1,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2FB04"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => tpgForeground_U0_srcImg_read,
      I2 => shiftReg_ce,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_2\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF8A00FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => shiftReg_ce,
      I2 => tpgForeground_U0_srcImg_read,
      I3 => mOutPtr_reg(0),
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_2\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAA9AA"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[4]_0\,
      I4 => mOutPtr_reg(0),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[4]_i_2_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_2\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1_n_2\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_2\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_2\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_2\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_0 is
  port (
    ovrlayYUV_full_n : out STD_LOGIC;
    ovrlayYUV_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[4]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_0 : entity is "design_1_v_tpg_0_0_fifo_w24_d16_S";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_0;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_0 is
  signal \internal_empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_2\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ovrlayyuv_empty_n\ : STD_LOGIC;
  signal \^ovrlayyuv_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair245";
begin
  ovrlayYUV_empty_n <= \^ovrlayyuv_empty_n\;
  ovrlayYUV_full_n <= \^ovrlayyuv_full_n\;
U_design_1_v_tpg_0_0_fifo_w24_d16_S_ram: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg
     port map (
      \B_V_data_1_payload_B_reg[23]\ => \B_V_data_1_payload_B_reg[23]\,
      D(23 downto 0) => D(23 downto 0),
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => \internal_empty_n_i_2__0_n_2\,
      I1 => ap_rst_n,
      I2 => shiftReg_ce,
      I3 => internal_full_n_reg_0,
      I4 => \^ovrlayyuv_empty_n\,
      O => \internal_empty_n_i_1__2_n_2\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \mOutPtr_reg[4]_0\,
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(3),
      O => \internal_empty_n_i_2__0_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_2\,
      Q => \^ovrlayyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DDDDFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ovrlayyuv_full_n\,
      I2 => \internal_full_n_i_2__2_n_2\,
      I3 => internal_full_n_reg_0,
      I4 => shiftReg_ce,
      O => \internal_full_n_i_1__2_n_2\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(0),
      O => \internal_full_n_i_2__2_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_2\,
      Q => \^ovrlayyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_2\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A9"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => internal_full_n_reg_0,
      I2 => shiftReg_ce,
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__0_n_2\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE0FE01"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => internal_full_n_reg_0,
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_2\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F8880FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => internal_full_n_reg_0,
      I3 => shiftReg_ce,
      I4 => mOutPtr_reg(3),
      I5 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_2\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA96AAAAAAA"
    )
        port map (
      I0 => mOutPtr_reg(4),
      I1 => mOutPtr_reg(3),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      I4 => mOutPtr_reg(0),
      I5 => \mOutPtr_reg[4]_0\,
      O => \mOutPtr[4]_i_2__0_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_2\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_2\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_2\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_2\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_2\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 is
  port (
    sel : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    phi_mul_reg_916_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6
     port map (
      B(15 downto 0) => B(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(14 downto 0) => p_reg_reg_0(14 downto 0),
      phi_mul_reg_916_reg(0) => phi_mul_reg_916_reg(0),
      sel(10 downto 0) => sel(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_8
     port map (
      A(7 downto 0) => A(7 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    b_reg_47170 : out STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    icmp_ln527_reg_4605_pp0_iter1_reg : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5
     port map (
      A(7 downto 0) => A(7 downto 0),
      D(9 downto 0) => D(9 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      b_reg_47170 => b_reg_47170,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      icmp_ln527_reg_4605_pp0_iter1_reg => icmp_ln527_reg_4605_pp0_iter1_reg,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1 => p_reg_reg_0,
      p_reg_reg_2 => p_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1_DSP48_1
     port map (
      A(7 downto 0) => A(7 downto 0),
      P(14 downto 0) => P(14 downto 0),
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3
     port map (
      A(7 downto 0) => A(7 downto 0),
      C(7 downto 0) => C(7 downto 0),
      D(15 downto 0) => D(15 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2
     port map (
      A(7 downto 0) => A(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    b_reg_47170 : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1 : entity is "design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1 is
begin
design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1_DSP48_4
     port map (
      A(7 downto 0) => A(7 downto 0),
      D(15 downto 0) => D(15 downto 0),
      P(14 downto 0) => P(14 downto 0),
      ap_clk => ap_clk,
      b_reg_47170 => b_reg_47170,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    b_reg_4717_pp0_iter5_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 : entity is "design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 is
begin
design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_Multiplier_0
     port map (
      D(12 downto 0) => D(12 downto 0),
      b_reg_4717_pp0_iter5_reg(7 downto 0) => b_reg_4717_pp0_iter5_reg(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    x_2_reg_4579_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1 : entity is "design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1 is
begin
design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1_DSP48_0
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      B(4 downto 0) => B(4 downto 0),
      D(15 downto 0) => D(15 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      grp_fu_3999_ce => grp_fu_3999_ce,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(15 downto 0) => p_reg_reg_0(15 downto 0),
      x_2_reg_4579_reg(15 downto 0) => x_2_reg_4579_reg(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    tpgSinTableArray_load_reg_48170 : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1 : entity is "design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1 is
begin
design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_7
     port map (
      P(27 downto 0) => P(27 downto 0),
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce,
      \out\(19 downto 0) => \out\(19 downto 0),
      tpgSinTableArray_load_reg_48170 => tpgSinTableArray_load_reg_48170
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    blkYuv_ce0 : in STD_LOGIC;
    select_ln1150_fu_3084_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \grnYuv_load_reg_5165_reg[5]\ : in STD_LOGIC;
    \grnYuv_load_reg_5165_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grnYuv_load_reg_5165_reg[5]_1\ : in STD_LOGIC;
    bluYuv_load_reg_5160 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grnYuv_load_reg_5165 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv : entity is "design_1_v_tpg_0_0_tpgBackground_bluYuv";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv is
begin
design_1_v_tpg_0_0_tpgBackground_bluYuv_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv_rom
     port map (
      ap_clk => ap_clk,
      blkYuv_ce0 => blkYuv_ce0,
      bluYuv_load_reg_5160(1 downto 0) => bluYuv_load_reg_5160(1 downto 0),
      grnYuv_load_reg_5165(0) => grnYuv_load_reg_5165(0),
      \grnYuv_load_reg_5165_reg[5]\ => \grnYuv_load_reg_5165_reg[5]\,
      \grnYuv_load_reg_5165_reg[5]_0\(1 downto 0) => \grnYuv_load_reg_5165_reg[5]_0\(1 downto 0),
      \grnYuv_load_reg_5165_reg[5]_1\ => \grnYuv_load_reg_5165_reg[5]_1\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      select_ln1150_fu_3084_p3(0) => select_ln1150_fu_3084_p3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[7]_1\ : out STD_LOGIC;
    blkYuv_ce0 : in STD_LOGIC;
    select_ln1150_fu_3084_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \redYuv_load_reg_5170_reg[7]\ : in STD_LOGIC;
    \redYuv_load_reg_5170_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \redYuv_load_reg_5170_reg[7]_1\ : in STD_LOGIC;
    redYuv_load_reg_5170 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grnYuv_load_reg_5165 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv : entity is "design_1_v_tpg_0_0_tpgBackground_redYuv";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv is
begin
design_1_v_tpg_0_0_tpgBackground_redYuv_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv_rom
     port map (
      ap_clk => ap_clk,
      blkYuv_ce0 => blkYuv_ce0,
      grnYuv_load_reg_5165(0) => grnYuv_load_reg_5165(0),
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      redYuv_load_reg_5170(1 downto 0) => redYuv_load_reg_5170(1 downto 0),
      \redYuv_load_reg_5170_reg[7]\ => \redYuv_load_reg_5170_reg[7]\,
      \redYuv_load_reg_5170_reg[7]_0\(1 downto 0) => \redYuv_load_reg_5170_reg[7]_0\(1 downto 0),
      \redYuv_load_reg_5170_reg[7]_1\ => \redYuv_load_reg_5170_reg[7]_1\,
      select_ln1150_fu_3084_p3(0) => select_ln1150_fu_3084_p3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u : entity is "design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u is
begin
design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u_rom
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v is
  port (
    \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\ : out STD_LOGIC;
    \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \hBarSel_4_loc_2_reg_1085_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln878_3_reg_4658_pp0_iter12_reg : in STD_LOGIC;
    add_ln1248_reg_4946 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln527_reg_4605_pp0_iter12_reg : in STD_LOGIC;
    icmp_ln1089_reg_4609_pp0_iter12_reg : in STD_LOGIC;
    outpix_val_V_0_20_reg_4584_pp0_iter13_reg : in STD_LOGIC;
    \select_ln1581_reg_5093_reg[7]\ : in STD_LOGIC;
    \select_ln1581_reg_5093_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1581_reg_5093_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v : entity is "design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v is
begin
design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom
     port map (
      D(4 downto 0) => D(4 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      add_ln1248_reg_4946(2 downto 0) => add_ln1248_reg_4946(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\ => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\,
      \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\ => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\,
      \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\ => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \hBarSel_4_loc_2_reg_1085_reg[2]\(2 downto 0) => \hBarSel_4_loc_2_reg_1085_reg[2]\(2 downto 0),
      icmp_ln1089_reg_4609_pp0_iter12_reg => icmp_ln1089_reg_4609_pp0_iter12_reg,
      icmp_ln527_reg_4605_pp0_iter12_reg => icmp_ln527_reg_4605_pp0_iter12_reg,
      \icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\ => \icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\,
      icmp_ln878_3_reg_4658_pp0_iter12_reg => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      outpix_val_V_0_20_reg_4584_pp0_iter13_reg => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\(0) => \q0_reg[0]_2\(0),
      \q0_reg[7]_0\(3 downto 0) => \q0_reg[7]\(3 downto 0),
      \q0_reg[7]_1\(3 downto 0) => \q0_reg[7]_0\(3 downto 0),
      \select_ln1581_reg_5093_reg[7]\ => \select_ln1581_reg_5093_reg[7]\,
      \select_ln1581_reg_5093_reg[7]_0\(0) => \select_ln1581_reg_5093_reg[7]_0\(0),
      \select_ln1581_reg_5093_reg[7]_1\(3 downto 0) => \select_ln1581_reg_5093_reg[7]_1\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y : entity is "design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y is
begin
design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y_rom
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\(0) => \q0_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray is
  port (
    tpgCheckerBoardArray_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln1578_fu_2890_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[7]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[7]_3\ : in STD_LOGIC;
    \q0_reg[7]_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray : entity is "design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray is
begin
design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray_rom
     port map (
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057(0) => ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057(0),
      \q0_reg[0]_0\ => tpgCheckerBoardArray_q0(0),
      \q0_reg[0]_1\(3 downto 0) => \q0_reg[0]\(3 downto 0),
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\ => \q0_reg[7]_2\,
      \q0_reg[7]_3\ => \q0_reg[7]_3\,
      \q0_reg[7]_4\ => \q0_reg[7]_4\,
      trunc_ln1578_fu_2890_p1(0) => trunc_ln1578_fu_2890_p1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_condition_420 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DOADO : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q0_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    b_reg_47170 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q1_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    grp_fu_3999_ce : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    q1_reg_3 : in STD_LOGIC;
    q1_reg_4 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    x_2_reg_4579_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit : entity is "design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit is
begin
design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom
     port map (
      A(7 downto 0) => A(7 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOADO(6 downto 0) => DOADO(6 downto 0),
      DOBDO(6 downto 0) => DOBDO(6 downto 0),
      Q(0) => Q(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_condition_420,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      b_reg_47170 => b_reg_47170,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      internal_full_n_reg => internal_full_n_reg,
      q0_reg_0 => q0_reg,
      q0_reg_1 => q0_reg_0,
      q0_reg_2 => q0_reg_1,
      q0_reg_3(10 downto 0) => q0_reg_2(10 downto 0),
      q1_reg_0(7 downto 0) => q1_reg(7 downto 0),
      q1_reg_1 => q1_reg_0,
      q1_reg_2 => q1_reg_1,
      q1_reg_3 => q1_reg_2,
      q1_reg_4 => q1_reg_3,
      q1_reg_5 => q1_reg_4,
      x_2_reg_4579_reg(10 downto 0) => x_2_reg_4579_reg(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter12 : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    tpgCheckerBoardArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    \q0_reg[7]_3\ : in STD_LOGIC;
    tpgBarSelRgb_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    \q0_reg[1]_3\ : in STD_LOGIC;
    \q0_reg[1]_4\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray : entity is "design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray is
begin
design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \q0_reg[0]_0\(3 downto 0) => \q0_reg[0]\(3 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[1]_3\ => \q0_reg[1]_2\,
      \q0_reg[1]_4\ => \q0_reg[1]_3\,
      \q0_reg[1]_5\ => \q0_reg[1]_4\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\(1 downto 0) => \q0_reg[7]_0\(1 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\ => \q0_reg[7]_2\,
      \q0_reg[7]_3\ => \q0_reg[7]_3\,
      sel(5 downto 3) => \q0_reg[2]_2\(2 downto 0),
      sel(2) => \q0_reg[2]_1\,
      sel(1) => \q0_reg[2]_0\,
      sel(0) => \q0_reg[2]\,
      tpgBarSelRgb_b_ce0 => tpgBarSelRgb_b_ce0,
      tpgCheckerBoardArray_q0(0) => tpgCheckerBoardArray_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch is
  port (
    \xCount_V_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yCount_V_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \yCount_V_2_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \yCount_V_2_reg[3]_0\ : out STD_LOGIC;
    \ap_return_int_reg_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_tpgPatternCrossHatch_fu_1199_ap_return_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3999_ce : in STD_LOGIC;
    grp_tpgPatternCrossHatch_fu_1199_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_reg_904_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln1443_1_reg_551_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1443_1_reg_551_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln1443_1_reg_551[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln1443_1_reg_551_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln1443_2_reg_557_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1443_2_reg_557_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \vHatch[0]_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1467_reg_576_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xCount_V_2_reg[9]_i_14\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_14_0\ : in STD_LOGIC;
    \xCount_V_2_reg[7]_1\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_14_1\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_5\ : in STD_LOGIC;
    \xCount_V_2_reg[7]_2\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[7]_3\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1467_reg_576_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1467_reg_576_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_2_reg[7]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch : entity is "design_1_v_tpg_0_0_tpgPatternCrossHatch";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch is
  signal add_ln691_fu_371_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \and_ln1443_reg_580[0]_i_1_n_2\ : STD_LOGIC;
  signal \and_ln1443_reg_580_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_condition_265 : STD_LOGIC;
  signal ap_condition_297 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_phi_mux_storemerge_phi_fu_143_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_empty_reg_122[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_reg_122_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_2_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal empty_reg_122 : STD_LOGIC;
  signal empty_reg_12216_out : STD_LOGIC;
  signal \empty_reg_122[0]_i_1_n_2\ : STD_LOGIC;
  signal \empty_reg_122[0]_i_2_n_2\ : STD_LOGIC;
  signal grp_reg_ap_uint_10_s_fu_301_n_15 : STD_LOGIC;
  signal \^grp_tpgpatterncrosshatch_fu_1199_ap_return_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal icmp_ln1443_1_fu_254_p2 : STD_LOGIC;
  signal icmp_ln1443_1_reg_551 : STD_LOGIC;
  signal \icmp_ln1443_1_reg_551[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_1_reg_551[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_1_reg_551[0]_i_4_n_2\ : STD_LOGIC;
  signal icmp_ln1443_1_reg_551_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1443_1_reg_551_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1443_2_fu_266_p2 : STD_LOGIC;
  signal icmp_ln1443_2_reg_557 : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln1443_2_reg_557_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln1443_fu_240_p2 : STD_LOGIC;
  signal \icmp_ln1443_reg_541[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_reg_541[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_reg_541[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1443_reg_541_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln1443_reg_541_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1467_fu_290_p2 : STD_LOGIC;
  signal icmp_ln1467_reg_576 : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1467_reg_576_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln1467_reg_576_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln870_1_reg_596_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln878_reg_592[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln878_reg_592_reg_n_2_[0]\ : STD_LOGIC;
  signal vHatch : STD_LOGIC;
  signal vHatch0 : STD_LOGIC;
  signal \vHatch[0]_i_1_n_2\ : STD_LOGIC;
  signal xCount_V_2 : STD_LOGIC;
  signal xCount_V_20 : STD_LOGIC;
  signal xCount_V_24 : STD_LOGIC;
  signal \xCount_V_2[9]_i_25_n_2\ : STD_LOGIC;
  signal \xCount_V_2[9]_i_6_n_2\ : STD_LOGIC;
  signal \^xcount_v_2_reg[8]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^xcount_v_2_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xCount_V_2_reg_n_2_[0]\ : STD_LOGIC;
  signal \xCount_V_2_reg_n_2_[1]\ : STD_LOGIC;
  signal \xCount_V_2_reg_n_2_[4]\ : STD_LOGIC;
  signal \xCount_V_2_reg_n_2_[5]\ : STD_LOGIC;
  signal \xCount_V_2_reg_n_2_[6]\ : STD_LOGIC;
  signal \xCount_V_2_reg_n_2_[9]\ : STD_LOGIC;
  signal \yCount_V_2[9]_i_2_n_2\ : STD_LOGIC;
  signal yCount_V_2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ycount_v_2_reg[9]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_icmp_ln1443_2_reg_557_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1443_2_reg_557_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1443_2_reg_557_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1467_reg_576_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1467_reg_576_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1467_reg_576_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1443_2_reg_557[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \xCount_V_2[9]_i_7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \yCount_V_2[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \yCount_V_2[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \yCount_V_2[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \yCount_V_2[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \yCount_V_2[6]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \yCount_V_2[7]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \yCount_V_2[8]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \yCount_V_2[9]_i_1\ : label is "soft_lutpair255";
begin
  grp_tpgPatternCrossHatch_fu_1199_ap_return_0(0) <= \^grp_tpgpatterncrosshatch_fu_1199_ap_return_0\(0);
  \xCount_V_2_reg[8]_0\(3 downto 0) <= \^xcount_v_2_reg[8]_0\(3 downto 0);
  \xCount_V_2_reg[9]_0\(0) <= \^xcount_v_2_reg[9]_0\(0);
  \yCount_V_2_reg[9]_0\(5 downto 0) <= \^ycount_v_2_reg[9]_0\(5 downto 0);
\and_ln1443_reg_580[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => icmp_ln1443_1_reg_551,
      I1 => icmp_ln1443_2_reg_557,
      I2 => grp_fu_3999_ce,
      I3 => \icmp_ln1443_reg_541_reg_n_2_[0]\,
      I4 => \and_ln1443_reg_580_reg_n_2_[0]\,
      O => \and_ln1443_reg_580[0]_i_1_n_2\
    );
\and_ln1443_reg_580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1443_reg_580[0]_i_1_n_2\,
      Q => \and_ln1443_reg_580_reg_n_2_[0]\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
\ap_phi_reg_pp0_iter2_empty_reg_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAACAAACAAA0AAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_reg_122_reg_n_2_[0]\,
      I1 => icmp_ln1443_1_reg_551,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_fu_3999_ce,
      I4 => \icmp_ln1443_reg_541_reg_n_2_[0]\,
      I5 => icmp_ln1443_2_reg_557,
      O => \ap_phi_reg_pp0_iter2_empty_reg_122[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter2_empty_reg_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter2_empty_reg_122[0]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter2_empty_reg_122_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => \^grp_tpgpatterncrosshatch_fu_1199_ap_return_0\(0),
      I1 => \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_2_n_2\,
      I2 => grp_fu_3999_ce,
      I3 => ap_enable_reg_pp0_iter3,
      O => \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \icmp_ln878_reg_592_reg_n_2_[0]\,
      I1 => \icmp_ln870_1_reg_596_reg_n_2_[0]\,
      I2 => empty_reg_122,
      I3 => icmp_ln1443_1_reg_551_pp0_iter2_reg,
      I4 => icmp_ln1467_reg_576_pp0_iter2_reg,
      O => \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter4_agg_result_0_reg_149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_1_n_2\,
      Q => \^grp_tpgpatterncrosshatch_fu_1199_ap_return_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFE00000000"
    )
        port map (
      I0 => icmp_ln1467_reg_576_pp0_iter2_reg,
      I1 => icmp_ln1443_1_reg_551_pp0_iter2_reg,
      I2 => empty_reg_122,
      I3 => \icmp_ln870_1_reg_596_reg_n_2_[0]\,
      I4 => \icmp_ln878_reg_592_reg_n_2_[0]\,
      I5 => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[6]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_fu_3999_ce,
      I1 => ap_enable_reg_pp0_iter3,
      O => ap_condition_297
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFFFFFF"
    )
        port map (
      I0 => icmp_ln1467_reg_576_pp0_iter2_reg,
      I1 => icmp_ln1443_1_reg_551_pp0_iter2_reg,
      I2 => empty_reg_122,
      I3 => \icmp_ln870_1_reg_596_reg_n_2_[0]\,
      I4 => \icmp_ln878_reg_592_reg_n_2_[0]\,
      I5 => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_297,
      D => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[6]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_297,
      D => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168[7]_i_2_n_2\,
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00F200"
    )
        port map (
      I0 => \icmp_ln870_1_reg_596_reg_n_2_[0]\,
      I1 => \icmp_ln878_reg_592_reg_n_2_[0]\,
      I2 => icmp_ln1443_1_reg_551_pp0_iter2_reg,
      I3 => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]_0\,
      I4 => empty_reg_122,
      I5 => icmp_ln1467_reg_576_pp0_iter2_reg,
      O => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185(6)
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_agg_result_0_reg_149[0]_i_2_n_2\,
      I1 => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]_0\,
      O => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185(7)
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_297,
      D => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185(6),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_297,
      D => ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185(7),
      Q => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[7]_0\(1),
      R => '0'
    );
\empty_reg_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEECEEE"
    )
        port map (
      I0 => empty_reg_122,
      I1 => empty_reg_12216_out,
      I2 => grp_fu_3999_ce,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \empty_reg_122[0]_i_2_n_2\,
      I5 => vHatch0,
      O => \empty_reg_122[0]_i_1_n_2\
    );
\empty_reg_122[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_empty_reg_122_reg_n_2_[0]\,
      I1 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I2 => \icmp_ln1443_reg_541_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => \and_ln1443_reg_580_reg_n_2_[0]\,
      I4 => vHatch,
      O => \empty_reg_122[0]_i_2_n_2\
    );
\empty_reg_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_reg_122[0]_i_1_n_2\,
      Q => empty_reg_122,
      R => '0'
    );
grp_reg_ap_uint_10_s_fu_301: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s
     port map (
      CO(0) => \^xcount_v_2_reg[9]_0\(0),
      D(9 downto 0) => ap_phi_mux_storemerge_phi_fu_143_p4(9 downto 0),
      DI(0) => \xCount_V_2[9]_i_25_n_2\,
      E(0) => E(0),
      Q(9) => \xCount_V_2_reg_n_2_[9]\,
      Q(8 downto 7) => \^xcount_v_2_reg[8]_0\(3 downto 2),
      Q(6) => \xCount_V_2_reg_n_2_[6]\,
      Q(5) => \xCount_V_2_reg_n_2_[5]\,
      Q(4) => \xCount_V_2_reg_n_2_[4]\,
      Q(3 downto 2) => \^xcount_v_2_reg[8]_0\(1 downto 0),
      Q(1) => \xCount_V_2_reg_n_2_[1]\,
      Q(0) => \xCount_V_2_reg_n_2_[0]\,
      SR(0) => xCount_V_2,
      ap_clk => ap_clk,
      ap_condition_265 => ap_condition_265,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \ap_return_int_reg_reg[8]_0\(3 downto 0) => \ap_return_int_reg_reg[8]\(3 downto 0),
      \ap_return_int_reg_reg[9]_0\(7 downto 0) => \ap_return_int_reg_reg[9]\(7 downto 0),
      grp_fu_3999_ce => grp_fu_3999_ce,
      icmp_ln1443_1_reg_551 => icmp_ln1443_1_reg_551,
      icmp_ln1443_1_reg_551_pp0_iter1_reg => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      \icmp_ln1443_1_reg_551_pp0_iter1_reg_reg[0]\ => grp_reg_ap_uint_10_s_fu_301_n_15,
      icmp_ln1467_reg_576 => icmp_ln1467_reg_576,
      \icmp_ln1467_reg_576_pp0_iter1_reg_reg[0]\(0) => xCount_V_20,
      \icmp_ln870_1_reg_596_reg[0]\ => \icmp_ln1467_reg_576_pp0_iter1_reg_reg_n_2_[0]\,
      \icmp_ln870_1_reg_596_reg[0]_0\ => \icmp_ln870_1_reg_596_reg_n_2_[0]\,
      \xCount_V_2_reg[0]\ => \xCount_V_2[9]_i_6_n_2\,
      \xCount_V_2_reg[3]\(0) => xCount_V_24,
      \xCount_V_2_reg[3]_0\(1 downto 0) => \xCount_V_2_reg[3]_0\(1 downto 0),
      \xCount_V_2_reg[7]\(4 downto 0) => \xCount_V_2_reg[7]_0\(4 downto 0),
      \xCount_V_2_reg[7]_0\ => \xCount_V_2_reg[7]_1\,
      \xCount_V_2_reg[7]_1\ => \xCount_V_2_reg[7]_2\,
      \xCount_V_2_reg[7]_2\ => \xCount_V_2_reg[7]_3\,
      \xCount_V_2_reg[7]_3\(0) => \xCount_V_2_reg[7]_4\(0),
      \xCount_V_2_reg[9]\(0) => \xCount_V_2_reg[9]_1\(0),
      \xCount_V_2_reg[9]_i_14_0\ => \xCount_V_2_reg[9]_i_14_1\,
      \xCount_V_2_reg[9]_i_4_0\ => \xCount_V_2_reg[9]_i_14\,
      \xCount_V_2_reg[9]_i_4_1\ => \xCount_V_2_reg[9]_i_14_0\,
      \xCount_V_2_reg[9]_i_5_0\ => \xCount_V_2_reg[9]_i_5\,
      \xCount_V_2_reg[9]_i_5_1\(0) => \xCount_V_2_reg[9]_i_5_0\(0)
    );
\icmp_ln1443_1_reg_551[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1443_1_reg_551[0]_i_2_n_2\,
      I1 => x_reg_904_pp0_iter9_reg(11),
      I2 => x_reg_904_pp0_iter9_reg(9),
      I3 => x_reg_904_pp0_iter9_reg(8),
      I4 => x_reg_904_pp0_iter9_reg(3),
      I5 => \icmp_ln1443_1_reg_551[0]_i_3_n_2\,
      O => icmp_ln1443_1_fu_254_p2
    );
\icmp_ln1443_1_reg_551[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(4),
      I1 => \icmp_ln1443_1_reg_551_reg[0]_2\,
      I2 => x_reg_904_pp0_iter9_reg(5),
      I3 => x_reg_904_pp0_iter9_reg(0),
      O => \icmp_ln1443_1_reg_551[0]_i_2_n_2\
    );
\icmp_ln1443_1_reg_551[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(7),
      I1 => \icmp_ln1443_1_reg_551_reg[0]_0\,
      I2 => \icmp_ln1443_1_reg_551_reg[0]_1\,
      I3 => x_reg_904_pp0_iter9_reg(1),
      I4 => \icmp_ln1443_1_reg_551[0]_i_4_n_2\,
      O => \icmp_ln1443_1_reg_551[0]_i_3_n_2\
    );
\icmp_ln1443_1_reg_551[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(10),
      I1 => \icmp_ln1443_1_reg_551[0]_i_3_0\,
      I2 => x_reg_904_pp0_iter9_reg(6),
      I3 => x_reg_904_pp0_iter9_reg(2),
      O => \icmp_ln1443_1_reg_551[0]_i_4_n_2\
    );
\icmp_ln1443_1_reg_551_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1443_1_reg_551,
      Q => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1443_1_reg_551_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      Q => icmp_ln1443_1_reg_551_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1443_1_reg_551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1443_1_fu_254_p2,
      Q => icmp_ln1443_1_reg_551,
      R => '0'
    );
\icmp_ln1443_2_reg_557[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1443_2_fu_266_p2,
      I1 => grp_fu_3999_ce,
      I2 => icmp_ln1443_fu_240_p2,
      I3 => icmp_ln1443_2_reg_557,
      O => \icmp_ln1443_2_reg_557[0]_i_1_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(14),
      I1 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(13),
      I2 => Q(12),
      I3 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(11),
      I4 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(12),
      I5 => Q(13),
      O => \icmp_ln1443_2_reg_557[0]_i_5_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(9),
      I1 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(8),
      I2 => Q(10),
      I3 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(9),
      I4 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(10),
      I5 => Q(11),
      O => \icmp_ln1443_2_reg_557[0]_i_6_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(7),
      I1 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(6),
      I2 => Q(6),
      I3 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(5),
      I4 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(7),
      I5 => Q(8),
      O => \icmp_ln1443_2_reg_557[0]_i_7_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(3),
      I2 => Q(3),
      I3 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(2),
      I4 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(4),
      I5 => Q(5),
      O => \icmp_ln1443_2_reg_557[0]_i_8_n_2\
    );
\icmp_ln1443_2_reg_557[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln1443_2_reg_557_reg[0]_i_3_0\(0),
      I2 => Q(2),
      I3 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(1),
      I4 => Q(1),
      I5 => \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(0),
      O => \icmp_ln1443_2_reg_557[0]_i_9_n_2\
    );
\icmp_ln1443_2_reg_557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1443_2_reg_557[0]_i_1_n_2\,
      Q => icmp_ln1443_2_reg_557,
      R => '0'
    );
\icmp_ln1443_2_reg_557_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1443_2_reg_557_reg[0]_i_3_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln1443_2_reg_557_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1443_2_fu_266_p2,
      CO(0) => \icmp_ln1443_2_reg_557_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1443_2_reg_557_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \icmp_ln1443_2_reg_557[0]_i_5_n_2\
    );
\icmp_ln1443_2_reg_557_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1443_2_reg_557_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln1443_2_reg_557_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln1443_2_reg_557_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln1443_2_reg_557_reg[0]_i_3_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1443_2_reg_557_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1443_2_reg_557[0]_i_6_n_2\,
      S(2) => \icmp_ln1443_2_reg_557[0]_i_7_n_2\,
      S(1) => \icmp_ln1443_2_reg_557[0]_i_8_n_2\,
      S(0) => \icmp_ln1443_2_reg_557[0]_i_9_n_2\
    );
\icmp_ln1443_reg_541[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1443_reg_541[0]_i_2_n_2\,
      I1 => Q(11),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(5),
      I5 => \icmp_ln1443_reg_541[0]_i_3_n_2\,
      O => icmp_ln1443_fu_240_p2
    );
\icmp_ln1443_reg_541[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(0),
      I2 => Q(10),
      I3 => Q(4),
      O => \icmp_ln1443_reg_541[0]_i_2_n_2\
    );
\icmp_ln1443_reg_541[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      I2 => Q(8),
      I3 => Q(13),
      I4 => \icmp_ln1443_reg_541[0]_i_4_n_2\,
      O => \icmp_ln1443_reg_541[0]_i_3_n_2\
    );
\icmp_ln1443_reg_541[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(3),
      I2 => Q(12),
      I3 => Q(1),
      O => \icmp_ln1443_reg_541[0]_i_4_n_2\
    );
\icmp_ln1443_reg_541_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \icmp_ln1443_reg_541_reg_n_2_[0]\,
      Q => \icmp_ln1443_reg_541_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1443_reg_541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1443_fu_240_p2,
      Q => \icmp_ln1443_reg_541_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1467_reg_576[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln1467_fu_290_p2,
      I1 => grp_fu_3999_ce,
      I2 => icmp_ln1443_1_fu_254_p2,
      I3 => icmp_ln1467_reg_576,
      O => \icmp_ln1467_reg_576[0]_i_1_n_2\
    );
\icmp_ln1467_reg_576[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(9),
      I1 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(9),
      I2 => x_reg_904_pp0_iter9_reg(10),
      I3 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(10),
      I4 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(11),
      I5 => x_reg_904_pp0_iter9_reg(11),
      O => \icmp_ln1467_reg_576[0]_i_5_n_2\
    );
\icmp_ln1467_reg_576[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(6),
      I1 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(6),
      I2 => x_reg_904_pp0_iter9_reg(7),
      I3 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(7),
      I4 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(8),
      I5 => x_reg_904_pp0_iter9_reg(8),
      O => \icmp_ln1467_reg_576[0]_i_6_n_2\
    );
\icmp_ln1467_reg_576[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(3),
      I1 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(3),
      I2 => x_reg_904_pp0_iter9_reg(4),
      I3 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(4),
      I4 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(5),
      I5 => x_reg_904_pp0_iter9_reg(5),
      O => \icmp_ln1467_reg_576[0]_i_7_n_2\
    );
\icmp_ln1467_reg_576[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(0),
      I1 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(0),
      I2 => x_reg_904_pp0_iter9_reg(1),
      I3 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(1),
      I4 => \icmp_ln1467_reg_576_reg[0]_i_2_0\(2),
      I5 => x_reg_904_pp0_iter9_reg(2),
      O => \icmp_ln1467_reg_576[0]_i_8_n_2\
    );
\icmp_ln1467_reg_576_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1467_reg_576,
      Q => \icmp_ln1467_reg_576_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1467_reg_576_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \icmp_ln1467_reg_576_pp0_iter1_reg_reg_n_2_[0]\,
      Q => icmp_ln1467_reg_576_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1467_reg_576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1467_reg_576[0]_i_1_n_2\,
      Q => icmp_ln1467_reg_576,
      R => '0'
    );
\icmp_ln1467_reg_576_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1467_reg_576_reg[0]_i_3_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln1467_reg_576_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1467_fu_290_p2,
      CO(0) => \icmp_ln1467_reg_576_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1467_reg_576_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1467_reg_576_reg[0]_0\(0),
      S(0) => \icmp_ln1467_reg_576[0]_i_5_n_2\
    );
\icmp_ln1467_reg_576_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln1467_reg_576_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln1467_reg_576_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln1467_reg_576_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln1467_reg_576_reg[0]_i_3_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1467_reg_576_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1467_reg_576[0]_i_6_n_2\,
      S(2) => \icmp_ln1467_reg_576[0]_i_7_n_2\,
      S(1) => \icmp_ln1467_reg_576[0]_i_8_n_2\,
      S(0) => \icmp_ln1467_reg_576_reg[0]_i_2_1\(0)
    );
\icmp_ln870_1_reg_596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_ap_uint_10_s_fu_301_n_15,
      Q => \icmp_ln870_1_reg_596_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln878_reg_592[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(0),
      I1 => grp_fu_3999_ce,
      I2 => \icmp_ln1467_reg_576_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I4 => \icmp_ln878_reg_592_reg_n_2_[0]\,
      O => \icmp_ln878_reg_592[0]_i_1_n_2\
    );
\icmp_ln878_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_reg_592[0]_i_1_n_2\,
      Q => \icmp_ln878_reg_592_reg_n_2_[0]\,
      R => '0'
    );
\vHatch[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAAAAAA"
    )
        port map (
      I0 => empty_reg_12216_out,
      I1 => icmp_ln1443_1_reg_551,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_fu_3999_ce,
      I4 => \icmp_ln1443_reg_541_reg_n_2_[0]\,
      I5 => icmp_ln1443_2_reg_557,
      O => \vHatch[0]_i_1_n_2\
    );
\vHatch[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => yCount_V_2_reg(3),
      I1 => \vHatch[0]_i_7\(2),
      I2 => \vHatch[0]_i_7\(1),
      I3 => \vHatch[0]_i_7\(0),
      I4 => \vHatch[0]_i_7\(3),
      O => \yCount_V_2_reg[3]_0\
    );
\vHatch[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I2 => \and_ln1443_reg_580_reg_n_2_[0]\,
      I3 => \icmp_ln1443_reg_541_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => grp_fu_3999_ce,
      I5 => ap_enable_reg_pp0_iter2,
      O => vHatch0
    );
\vHatch[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I2 => \and_ln1443_reg_580_reg_n_2_[0]\,
      I3 => \icmp_ln1443_reg_541_pp0_iter1_reg_reg_n_2_[0]\,
      I4 => grp_fu_3999_ce,
      I5 => ap_enable_reg_pp0_iter2,
      O => empty_reg_12216_out
    );
\vHatch[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000422490090000"
    )
        port map (
      I0 => yCount_V_2_reg(1),
      I1 => \vHatch[0]_i_7\(1),
      I2 => yCount_V_2_reg(2),
      I3 => \vHatch[0]_i_7\(2),
      I4 => \vHatch[0]_i_7\(0),
      I5 => yCount_V_2_reg(0),
      O => \yCount_V_2_reg[1]_0\(0)
    );
\vHatch_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => '0',
      Q => vHatch,
      S => \vHatch[0]_i_1_n_2\
    );
\xCount_V_2[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^xcount_v_2_reg[9]_0\(0),
      O => xCount_V_24
    );
\xCount_V_2[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^xcount_v_2_reg[8]_0\(1),
      I1 => \xCount_V_2_reg[9]_i_14_0\,
      I2 => \xCount_V_2_reg[9]_i_14\,
      I3 => \^xcount_v_2_reg[8]_0\(0),
      O => \xCount_V_2[9]_i_25_n_2\
    );
\xCount_V_2[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln1443_1_reg_551_pp0_iter1_reg,
      I2 => \icmp_ln1467_reg_576_pp0_iter1_reg_reg_n_2_[0]\,
      I3 => grp_fu_3999_ce,
      O => \xCount_V_2[9]_i_6_n_2\
    );
\xCount_V_2[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_fu_3999_ce,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_condition_265
    );
\xCount_V_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(0),
      Q => \xCount_V_2_reg_n_2_[0]\,
      R => xCount_V_2
    );
\xCount_V_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(1),
      Q => \xCount_V_2_reg_n_2_[1]\,
      R => xCount_V_2
    );
\xCount_V_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(2),
      Q => \^xcount_v_2_reg[8]_0\(0),
      R => xCount_V_2
    );
\xCount_V_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(3),
      Q => \^xcount_v_2_reg[8]_0\(1),
      R => xCount_V_2
    );
\xCount_V_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(4),
      Q => \xCount_V_2_reg_n_2_[4]\,
      R => xCount_V_2
    );
\xCount_V_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(5),
      Q => \xCount_V_2_reg_n_2_[5]\,
      R => xCount_V_2
    );
\xCount_V_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(6),
      Q => \xCount_V_2_reg_n_2_[6]\,
      R => xCount_V_2
    );
\xCount_V_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(7),
      Q => \^xcount_v_2_reg[8]_0\(2),
      R => xCount_V_2
    );
\xCount_V_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(8),
      Q => \^xcount_v_2_reg[8]_0\(3),
      R => xCount_V_2
    );
\xCount_V_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_20,
      D => ap_phi_mux_storemerge_phi_fu_143_p4(9),
      Q => \xCount_V_2_reg_n_2_[9]\,
      R => xCount_V_2
    );
\yCount_V_2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yCount_V_2_reg(0),
      O => add_ln691_fu_371_p2(0)
    );
\yCount_V_2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_2_reg(0),
      I1 => yCount_V_2_reg(1),
      O => add_ln691_fu_371_p2(1)
    );
\yCount_V_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yCount_V_2_reg(2),
      I1 => yCount_V_2_reg(1),
      I2 => yCount_V_2_reg(0),
      O => add_ln691_fu_371_p2(2)
    );
\yCount_V_2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => yCount_V_2_reg(3),
      I1 => yCount_V_2_reg(0),
      I2 => yCount_V_2_reg(1),
      I3 => yCount_V_2_reg(2),
      O => add_ln691_fu_371_p2(3)
    );
\yCount_V_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(0),
      I1 => yCount_V_2_reg(3),
      I2 => yCount_V_2_reg(2),
      I3 => yCount_V_2_reg(1),
      I4 => yCount_V_2_reg(0),
      O => add_ln691_fu_371_p2(4)
    );
\yCount_V_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(1),
      I1 => \^ycount_v_2_reg[9]_0\(0),
      I2 => yCount_V_2_reg(0),
      I3 => yCount_V_2_reg(1),
      I4 => yCount_V_2_reg(2),
      I5 => yCount_V_2_reg(3),
      O => add_ln691_fu_371_p2(5)
    );
\yCount_V_2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(2),
      I1 => \yCount_V_2[9]_i_2_n_2\,
      O => add_ln691_fu_371_p2(6)
    );
\yCount_V_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(3),
      I1 => \^ycount_v_2_reg[9]_0\(2),
      I2 => \yCount_V_2[9]_i_2_n_2\,
      O => add_ln691_fu_371_p2(7)
    );
\yCount_V_2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(4),
      I1 => \^ycount_v_2_reg[9]_0\(3),
      I2 => \yCount_V_2[9]_i_2_n_2\,
      I3 => \^ycount_v_2_reg[9]_0\(2),
      O => add_ln691_fu_371_p2(8)
    );
\yCount_V_2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(5),
      I1 => \^ycount_v_2_reg[9]_0\(2),
      I2 => \yCount_V_2[9]_i_2_n_2\,
      I3 => \^ycount_v_2_reg[9]_0\(3),
      I4 => \^ycount_v_2_reg[9]_0\(4),
      O => add_ln691_fu_371_p2(9)
    );
\yCount_V_2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ycount_v_2_reg[9]_0\(1),
      I1 => \^ycount_v_2_reg[9]_0\(0),
      I2 => yCount_V_2_reg(0),
      I3 => yCount_V_2_reg(1),
      I4 => yCount_V_2_reg(2),
      I5 => yCount_V_2_reg(3),
      O => \yCount_V_2[9]_i_2_n_2\
    );
\yCount_V_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(0),
      Q => yCount_V_2_reg(0),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(1),
      Q => yCount_V_2_reg(1),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(2),
      Q => yCount_V_2_reg(2),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(3),
      Q => yCount_V_2_reg(3),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(4),
      Q => \^ycount_v_2_reg[9]_0\(0),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(5),
      Q => \^ycount_v_2_reg[9]_0\(1),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(6),
      Q => \^ycount_v_2_reg[9]_0\(2),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(7),
      Q => \^ycount_v_2_reg[9]_0\(3),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(8),
      Q => \^ycount_v_2_reg[9]_0\(4),
      R => \vHatch[0]_i_1_n_2\
    );
\yCount_V_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => vHatch0,
      D => add_ln691_fu_371_p2(9),
      Q => \^ycount_v_2_reg[9]_0\(5),
      R => \vHatch[0]_i_1_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    DPtpgBarArray_q0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[0]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]_2\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[1]_3\ : out STD_LOGIC;
    \q0_reg[1]_4\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \q0_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    \q0_reg[0]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[0]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]_1\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    DPtpgBarArray_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom
     port map (
      D(0) => D(0),
      DPtpgBarArray_address0(3 downto 0) => DPtpgBarArray_address0(3 downto 0),
      \ap_CS_fsm_reg[2]\ => E(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \q0_reg[0]_0\ => DPtpgBarArray_q0(0),
      \q0_reg[0]_1\ => \q0_reg[0]\,
      \q0_reg[0]_2\ => \q0_reg[0]_0\,
      \q0_reg[0]_3\ => \q0_reg[0]_1\,
      \q0_reg[0]_4\(4 downto 0) => \q0_reg[0]_2\(4 downto 0),
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => DPtpgBarArray_q0(1),
      \q0_reg[1]_2\ => \q0_reg[1]_0\,
      \q0_reg[1]_3\ => \q0_reg[1]_1\,
      \q0_reg[1]_4\ => \q0_reg[1]_2\,
      \q0_reg[1]_5\ => \q0_reg[1]_3\,
      \q0_reg[1]_6\ => \q0_reg[1]_4\,
      \q0_reg[1]_7\(1 downto 0) => \q0_reg[1]_5\(1 downto 0),
      \q0_reg[2]_0\ => DPtpgBarArray_q0(2),
      \q0_reg[2]_1\(1 downto 0) => \q0_reg[2]\(1 downto 0),
      \q0_reg[2]_2\ => \q0_reg[2]_0\,
      \q0_reg[2]_3\(1 downto 0) => \q0_reg[2]_1\(1 downto 0),
      \select_ln1765_12_reg_927_reg[0]\(0) => \select_ln1765_12_reg_927_reg[0]\(0),
      \select_ln1765_12_reg_927_reg[0]_0\ => \select_ln1765_12_reg_927_reg[0]_0\,
      \select_ln1765_12_reg_927_reg[0]_1\ => \select_ln1765_12_reg_927_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b is
  port (
    \q0_reg[4]\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_rom
     port map (
      DPtpgBarArray_q0(0) => DPtpgBarArray_q0(0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      ap_clk => ap_clk,
      \q0_reg[4]_0\ => \q0_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g is
  port (
    \q0_reg[4]\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_rom
     port map (
      DPtpgBarArray_q0(0) => DPtpgBarArray_q0(0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      ap_clk => ap_clk,
      \q0_reg[4]_0\ => \q0_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]_1\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[4]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_rom
     port map (
      D(0) => D(0),
      DPtpgBarArray_q0(0) => DPtpgBarArray_q0(0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \select_ln1765_3_reg_910_reg[4]\ => \select_ln1765_3_reg_910_reg[4]\,
      \select_ln1765_3_reg_910_reg[4]_0\ => \select_ln1765_3_reg_910_reg[4]_0\,
      \select_ln1765_3_reg_910_reg[4]_1\ => \select_ln1765_3_reg_910_reg[4]_1\,
      \select_ln1765_3_reg_910_reg[4]_2\ => \select_ln1765_3_reg_910_reg[4]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \outpix_val_V_2_15_reg_5145_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1310_reg[1]\ : in STD_LOGIC;
    \reg_1310_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \outpix_val_V_2_15_reg_5145_reg[0]\ => \outpix_val_V_2_15_reg_5145_reg[0]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \reg_1310_reg[1]\ => \reg_1310_reg[1]\,
      \reg_1310_reg[1]_0\ => \reg_1310_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_2 is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\ : in STD_LOGIC;
    \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_2 : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_2;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_2 is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_rom_5
     port map (
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\ => \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\,
      \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ => \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\,
      E(0) => E(0),
      ap_clk => ap_clk,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[1]_3\ => \q0_reg[1]_2\,
      \select_ln1765_12_reg_927_reg[0]\ => \select_ln1765_12_reg_927_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    blkYuv_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter13 : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \outpix_val_V_1_10_reg_5135_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_10_reg_5135_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    outpix_val_V_0_20_reg_4584_pp0_iter13_reg : in STD_LOGIC;
    \outpix_val_V_1_10_reg_5135_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1306_reg[1]\ : in STD_LOGIC;
    \reg_1306_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_rom
     port map (
      D(4 downto 0) => D(4 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      bckgndYUV_full_n => bckgndYUV_full_n,
      blkYuv_ce0 => blkYuv_ce0,
      outpix_val_V_0_20_reg_4584_pp0_iter13_reg => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      \outpix_val_V_1_10_reg_5135_reg[0]\(0) => \outpix_val_V_1_10_reg_5135_reg[0]\(0),
      \outpix_val_V_1_10_reg_5135_reg[0]_0\ => \outpix_val_V_1_10_reg_5135_reg[0]_0\,
      \outpix_val_V_1_10_reg_5135_reg[7]\(3 downto 0) => \outpix_val_V_1_10_reg_5135_reg[7]\(3 downto 0),
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[7]_0\ => \q0_reg[7]_0\,
      \reg_1306_reg[1]\ => \reg_1306_reg[1]\,
      \reg_1306_reg[1]_0\ => \reg_1306_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \outpix_val_V_0_14_reg_5140_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_1302_reg[1]\ : in STD_LOGIC;
    reg_1302 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \outpix_val_V_0_14_reg_5140_reg[7]\ => \outpix_val_V_0_14_reg_5140_reg[7]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      reg_1302(0) => reg_1302(0),
      \reg_1302_reg[1]\ => \reg_1302_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_3 is
  port (
    \q0_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[0]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[0]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[3]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1765_3_reg_910_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\ : in STD_LOGIC;
    DPtpgBarSelRgb_VESA_r_load_reg_880 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_3 : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_3;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_3 is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_rom_4
     port map (
      D(3 downto 0) => D(3 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      DPtpgBarSelRgb_VESA_r_load_reg_880(0) => DPtpgBarSelRgb_VESA_r_load_reg_880(0),
      \DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\ => \DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\,
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[1]_1\ => \q0_reg[1]_0\,
      \q0_reg[1]_2\ => \q0_reg[1]_1\,
      \select_ln1765_3_reg_910_reg[0]\ => \select_ln1765_3_reg_910_reg[0]\,
      \select_ln1765_3_reg_910_reg[0]_0\ => \select_ln1765_3_reg_910_reg[0]_0\,
      \select_ln1765_3_reg_910_reg[0]_1\(0) => \select_ln1765_3_reg_910_reg[0]_1\(0),
      \select_ln1765_3_reg_910_reg[3]\ => \select_ln1765_3_reg_910_reg[3]\,
      \select_ln1765_3_reg_910_reg[6]\ => \select_ln1765_3_reg_910_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u is
  port (
    \q0_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_rom
     port map (
      D(1 downto 0) => D(1 downto 0),
      DPtpgBarArray_q0(2 downto 0) => DPtpgBarArray_q0(2 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0),
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[3]_2\ => \q0_reg[3]_1\,
      \q0_reg[5]_0\(1 downto 0) => \q0_reg[5]\(1 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v is
  port (
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_rom
     port map (
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      ap_clk => ap_clk,
      \q0_reg[3]_0\(0) => \q0_reg[3]\(0),
      \q0_reg[3]_1\ => \q0_reg[3]_0\,
      \q0_reg[3]_2\ => \q0_reg[3]_1\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[4]_1\ => \q0_reg[4]_0\,
      \q0_reg[5]_0\(0) => \q0_reg[5]\(0),
      \q0_reg[5]_1\ => \q0_reg[5]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_rom
     port map (
      D(1 downto 0) => D(1 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarArray_q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_rom
     port map (
      D(2 downto 0) => D(2 downto 0),
      DPtpgBarArray_q0(2 downto 0) => DPtpgBarArray_q0(2 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[4]_0\(0) => \q0_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPtpgBarSelRgb_CEA_b_ce0 : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]\ : in STD_LOGIC;
    and_ln1765_reg_769_pp0_iter3_reg : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[4]\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[4]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_1\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_0\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_1\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_2\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_rom
     port map (
      D(4 downto 0) => D(4 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      and_ln1765_reg_769_pp0_iter3_reg => and_ln1765_reg_769_pp0_iter3_reg,
      ap_clk => ap_clk,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[4]_0\(1 downto 0) => \q0_reg[4]\(1 downto 0),
      \q0_reg[4]_1\(1 downto 0) => \q0_reg[4]_0\(1 downto 0),
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[6]_1\ => \q0_reg[6]_0\,
      \q0_reg[7]_0\(0) => \q0_reg[7]\(0),
      \q0_reg[7]_1\ => \q0_reg[7]_0\,
      \select_ln1765_12_reg_927_reg[1]\ => \select_ln1765_12_reg_927_reg[1]\,
      \select_ln1765_12_reg_927_reg[1]_0\ => \select_ln1765_12_reg_927_reg[1]_0\,
      \select_ln1765_12_reg_927_reg[1]_1\ => \select_ln1765_12_reg_927_reg[1]_1\,
      \select_ln1765_12_reg_927_reg[4]\ => \select_ln1765_12_reg_927_reg[4]\,
      \select_ln1765_12_reg_927_reg[4]_0\ => \select_ln1765_12_reg_927_reg[4]_0\,
      \select_ln1765_8_reg_922_reg[7]\ => \select_ln1765_8_reg_922_reg[7]\,
      \select_ln1765_8_reg_922_reg[7]_0\ => \select_ln1765_8_reg_922_reg[7]_0\,
      \select_ln1765_8_reg_922_reg[7]_1\ => \select_ln1765_8_reg_922_reg[7]_1\,
      \select_ln1765_8_reg_922_reg[7]_2\ => \select_ln1765_8_reg_922_reg[7]_2\,
      \select_ln1765_8_reg_922_reg[7]_3\(0) => \select_ln1765_8_reg_922_reg[7]_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y is
  port (
    \q0_reg[7]\ : out STD_LOGIC;
    DPtpgBarSelRgb_CEA_b_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[7]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_8_reg_922_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[2]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]_1\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[7]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\ : in STD_LOGIC;
    DPtpgBarSelRgb_VESA_g_load_reg_885 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y is
begin
design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom
     port map (
      D(0) => D(0),
      DPtpgBarSelRgb_VESA_g_load_reg_885(0) => DPtpgBarSelRgb_VESA_g_load_reg_885(0),
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\(0) => E(0),
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\ => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\,
      E(0) => DPtpgBarSelRgb_CEA_b_ce0,
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \q0_reg[1]\(1 downto 0) => \q0_reg[1]\(1 downto 0),
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[6]_0\(4 downto 0) => \q0_reg[6]\(4 downto 0),
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[7]_1\(1 downto 0) => \q0_reg[7]_0\(1 downto 0),
      \q0_reg[7]_2\ => \q0_reg[7]_1\,
      \q0_reg[7]_3\ => \q0_reg[7]_2\,
      \select_ln1765_3_reg_910_reg[2]\ => \select_ln1765_3_reg_910_reg[2]\,
      \select_ln1765_3_reg_910_reg[7]\ => \select_ln1765_3_reg_910_reg[7]\,
      \select_ln1765_3_reg_910_reg[7]_0\(0) => \select_ln1765_3_reg_910_reg[7]_0\(0),
      \select_ln1765_8_reg_922_reg[1]\(0) => \select_ln1765_8_reg_922_reg[1]\(0),
      \select_ln1765_8_reg_922_reg[1]_0\ => \select_ln1765_8_reg_922_reg[1]_0\,
      \select_ln1765_8_reg_922_reg[1]_1\ => \select_ln1765_8_reg_922_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare is
  port (
    grp_fu_3999_ce : out STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ : out STD_LOGIC;
    and_ln1765_reg_769_pp0_iter3_reg : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_2_18_reg_5186_reg[1]\ : out STD_LOGIC;
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[1]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_y_load_reg_895_reg[0]_0\ : out STD_LOGIC;
    \outpix_val_V_2_18_reg_5186_reg[2]\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[3]\ : out STD_LOGIC;
    \outpix_val_V_2_18_reg_5186_reg[4]\ : out STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]_1\ : out STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]_2\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[2]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[3]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[4]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[5]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[6]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[7]_0\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[1]\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[2]\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[3]\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[4]\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[5]\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[6]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_y_load_reg_895_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln1765_12_reg_927_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]_3\ : in STD_LOGIC;
    and_ln1765_fu_361_p2 : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_1\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[7]_0\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[2]_0\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]_1\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[0]_0\ : in STD_LOGIC;
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    x_reg_904_pp0_iter9_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln1716_reg_747_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1716_reg_747_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln1716_reg_747[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln1716_reg_747_reg[0]_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[1]_i_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[1]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[4]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_2_4_fu_398[1]_i_2_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[1]_i_2_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[2]_i_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    hdata_flag_0_fu_4300 : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[3]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[4]_i_3_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[5]_i_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[6]_i_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390[1]_i_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \outpix_val_V_0_3_fu_390_reg[6]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[4]\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_1\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[0]_2\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[0]_3\ : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_8_reg_922_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln1765_12_reg_927_reg[7]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare : entity is "design_1_v_tpg_0_0_tpgPatternDPColorSquare";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DPtpgBarArray_U_n_10 : STD_LOGIC;
  signal DPtpgBarArray_U_n_11 : STD_LOGIC;
  signal DPtpgBarArray_U_n_12 : STD_LOGIC;
  signal DPtpgBarArray_U_n_13 : STD_LOGIC;
  signal DPtpgBarArray_U_n_14 : STD_LOGIC;
  signal DPtpgBarArray_U_n_15 : STD_LOGIC;
  signal DPtpgBarArray_U_n_16 : STD_LOGIC;
  signal DPtpgBarArray_U_n_17 : STD_LOGIC;
  signal DPtpgBarArray_U_n_18 : STD_LOGIC;
  signal DPtpgBarArray_U_n_19 : STD_LOGIC;
  signal DPtpgBarArray_U_n_2 : STD_LOGIC;
  signal DPtpgBarArray_U_n_20 : STD_LOGIC;
  signal DPtpgBarArray_U_n_21 : STD_LOGIC;
  signal DPtpgBarArray_U_n_22 : STD_LOGIC;
  signal DPtpgBarArray_U_n_23 : STD_LOGIC;
  signal DPtpgBarArray_U_n_24 : STD_LOGIC;
  signal DPtpgBarArray_U_n_25 : STD_LOGIC;
  signal DPtpgBarArray_U_n_26 : STD_LOGIC;
  signal DPtpgBarArray_U_n_27 : STD_LOGIC;
  signal DPtpgBarArray_U_n_28 : STD_LOGIC;
  signal DPtpgBarArray_U_n_6 : STD_LOGIC;
  signal DPtpgBarArray_U_n_8 : STD_LOGIC;
  signal DPtpgBarArray_U_n_9 : STD_LOGIC;
  signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DPtpgBarSelRgb_CEA_b_U_n_2 : STD_LOGIC;
  signal DPtpgBarSelRgb_CEA_b_ce0 : STD_LOGIC;
  signal DPtpgBarSelRgb_VESA_b_U_n_2 : STD_LOGIC;
  signal DPtpgBarSelRgb_VESA_b_U_n_4 : STD_LOGIC;
  signal \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\ : STD_LOGIC;
  signal DPtpgBarSelRgb_VESA_g_load_reg_885 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal DPtpgBarSelRgb_VESA_r_U_n_7 : STD_LOGIC;
  signal DPtpgBarSelRgb_VESA_r_load_reg_880 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal DPtpgBarSelYuv_601_u_U_n_5 : STD_LOGIC;
  signal DPtpgBarSelYuv_601_y_U_n_3 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_U_n_2 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_U_n_3 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_u_load_reg_905 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal DPtpgBarSelYuv_709_u_load_reg_9050 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_U_n_6 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_v_load_reg_900 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal DPtpgBarSelYuv_709_y_U_n_10 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_11 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_12 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_13 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_14 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_2 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_4 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_U_n_9 : STD_LOGIC;
  signal DPtpgBarSelYuv_709_y_load_reg_895 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln691_fu_422_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal \^and_ln1765_reg_769_pp0_iter3_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_2_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_2_n_2\ : STD_LOGIC;
  signal \^grp_fu_3999_ce\ : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1154_ap_return_2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \hBarSel_1[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_1[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_1[2]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_1[2]_i_2_n_2\ : STD_LOGIC;
  signal \hBarSel_1[2]_i_3_n_2\ : STD_LOGIC;
  signal \hBarSel_1_reg_n_2_[0]\ : STD_LOGIC;
  signal \hBarSel_1_reg_n_2_[1]\ : STD_LOGIC;
  signal \hBarSel_1_reg_n_2_[2]\ : STD_LOGIC;
  signal icmp_ln1716_1_fu_325_p2 : STD_LOGIC;
  signal \icmp_ln1716_1_reg_752[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1716_1_reg_752[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1716_1_reg_752[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln1716_1_reg_752[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln1716_1_reg_752_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1716_fu_313_p2 : STD_LOGIC;
  signal icmp_ln1716_reg_747 : STD_LOGIC;
  signal \icmp_ln1716_reg_747[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1716_reg_747[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1716_reg_747[0]_i_4_n_2\ : STD_LOGIC;
  signal \^or_ln1765_2_reg_915_reg[0]_0\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[1]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[2]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[3]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[6]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[3]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_10_n_2\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q0_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[6]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q0_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln1765_12_fu_676_p3 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal select_ln1765_12_reg_927 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln1765_3_fu_630_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1765_3_reg_910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1765_8_fu_660_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln1765_8_reg_922 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vBarSel_1 : STD_LOGIC;
  signal \vBarSel_1[0]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel_1_reg_n_2_[0]\ : STD_LOGIC;
  signal xCount_V_1 : STD_LOGIC;
  signal \xCount_V_1[5]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_1[6]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V_1[9]_i_6_n_2\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[0]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[1]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[2]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[3]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[4]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[5]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[6]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[7]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[8]\ : STD_LOGIC;
  signal \xCount_V_1_reg_n_2_[9]\ : STD_LOGIC;
  signal yCount_V_1 : STD_LOGIC;
  signal \yCount_V_1[5]_i_5_n_2\ : STD_LOGIC;
  signal \yCount_V_1[5]_i_6_n_2\ : STD_LOGIC;
  signal yCount_V_1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_reg_769_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hBarSel_1[2]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \vBarSel_1[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \xCount_V_1[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \xCount_V_1[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \xCount_V_1[2]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \xCount_V_1[3]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \xCount_V_1[4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \xCount_V_1[6]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \xCount_V_1[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \xCount_V_1[8]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \xCount_V_1[9]_i_5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \yCount_V_1[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \yCount_V_1[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \yCount_V_1[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \yCount_V_1[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \yCount_V_1[4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \yCount_V_1[5]_i_5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \yCount_V_1[5]_i_6\ : label is "soft_lutpair277";
begin
  D(0) <= \^d\(0);
  \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ <= \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\;
  and_ln1765_reg_769_pp0_iter3_reg <= \^and_ln1765_reg_769_pp0_iter3_reg\;
  grp_fu_3999_ce <= \^grp_fu_3999_ce\;
  \or_ln1765_2_reg_915_reg[0]_0\ <= \^or_ln1765_2_reg_915_reg[0]_0\;
  \q0_reg[1]\(0) <= \^q0_reg[1]\(0);
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[6]\(3 downto 0) <= \^q0_reg[6]\(3 downto 0);
  \q0_reg[7]\(3 downto 0) <= \^q0_reg[7]\(3 downto 0);
  \q0_reg[7]_0\(0) <= \^q0_reg[7]_0\(0);
DPtpgBarArray_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray
     port map (
      D(0) => DPtpgBarArray_U_n_6,
      DPtpgBarArray_address0(3 downto 0) => DPtpgBarArray_address0(3 downto 0),
      DPtpgBarArray_q0(2 downto 0) => DPtpgBarArray_q0(2 downto 0),
      E(0) => \^grp_fu_3999_ce\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => DPtpgBarArray_U_n_20,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \q0_reg[0]\ => DPtpgBarArray_U_n_9,
      \q0_reg[0]_0\ => DPtpgBarArray_U_n_14,
      \q0_reg[0]_1\ => DPtpgBarArray_U_n_17,
      \q0_reg[0]_2\(4) => DPtpgBarArray_U_n_21,
      \q0_reg[0]_2\(3) => DPtpgBarArray_U_n_22,
      \q0_reg[0]_2\(2) => DPtpgBarArray_U_n_23,
      \q0_reg[0]_2\(1) => DPtpgBarArray_U_n_24,
      \q0_reg[0]_2\(0) => DPtpgBarArray_U_n_25,
      \q0_reg[1]\ => DPtpgBarArray_U_n_2,
      \q0_reg[1]_0\ => DPtpgBarArray_U_n_8,
      \q0_reg[1]_1\ => DPtpgBarArray_U_n_12,
      \q0_reg[1]_2\ => DPtpgBarArray_U_n_13,
      \q0_reg[1]_3\ => DPtpgBarArray_U_n_15,
      \q0_reg[1]_4\ => DPtpgBarArray_U_n_16,
      \q0_reg[1]_5\(1) => DPtpgBarArray_U_n_18,
      \q0_reg[1]_5\(0) => DPtpgBarArray_U_n_19,
      \q0_reg[2]\(1) => DPtpgBarArray_U_n_10,
      \q0_reg[2]\(0) => DPtpgBarArray_U_n_11,
      \q0_reg[2]_0\ => DPtpgBarArray_U_n_26,
      \q0_reg[2]_1\(1) => DPtpgBarArray_U_n_27,
      \q0_reg[2]_1\(0) => DPtpgBarArray_U_n_28,
      \select_ln1765_12_reg_927_reg[0]\(0) => \select_ln1765_12_reg_927_reg[0]_1\(0),
      \select_ln1765_12_reg_927_reg[0]_0\ => \select_ln1765_12_reg_927_reg[0]_2\,
      \select_ln1765_12_reg_927_reg[0]_1\ => \select_ln1765_12_reg_927_reg[0]_3\
    );
DPtpgBarSelRgb_CEA_b_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b
     port map (
      DPtpgBarArray_q0(0) => DPtpgBarArray_q0(0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      ap_clk => ap_clk,
      \q0_reg[4]\ => DPtpgBarSelRgb_CEA_b_U_n_2
    );
DPtpgBarSelRgb_CEA_g_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g
     port map (
      DPtpgBarArray_q0(0) => DPtpgBarArray_q0(2),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      ap_clk => ap_clk,
      \q0_reg[4]\ => \q0_reg[4]\
    );
DPtpgBarSelRgb_CEA_r_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r
     port map (
      D(0) => select_ln1765_3_fu_630_p3(4),
      DPtpgBarArray_q0(0) => DPtpgBarArray_q0(1),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      Q(0) => DPtpgBarSelYuv_709_y_U_n_12,
      ap_clk => ap_clk,
      \select_ln1765_3_reg_910_reg[4]\ => \select_ln1765_8_reg_922_reg[1]_1\,
      \select_ln1765_3_reg_910_reg[4]_0\ => \select_ln1765_3_reg_910_reg[0]_0\,
      \select_ln1765_3_reg_910_reg[4]_1\ => DPtpgBarSelRgb_CEA_b_U_n_2,
      \select_ln1765_3_reg_910_reg[4]_2\ => \select_ln1765_3_reg_910_reg[2]_0\
    );
DPtpgBarSelRgb_VESA_b_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_2
     port map (
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\ => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      E(0) => \^grp_fu_3999_ce\,
      ap_clk => ap_clk,
      \q0_reg[1]\ => DPtpgBarSelRgb_VESA_b_U_n_2,
      \q0_reg[1]_0\(0) => \^q0_reg[1]\(0),
      \q0_reg[1]_1\ => DPtpgBarSelRgb_VESA_b_U_n_4,
      \q0_reg[1]_2\ => DPtpgBarArray_U_n_9,
      \select_ln1765_12_reg_927_reg[0]\ => \select_ln1765_3_reg_910_reg[7]_0\
    );
\DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => DPtpgBarSelRgb_VESA_b_U_n_4,
      Q => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      R => '0'
    );
\DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => DPtpgBarSelYuv_709_y_U_n_9,
      Q => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      R => '0'
    );
DPtpgBarSelRgb_VESA_r_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_3
     port map (
      D(3 downto 2) => select_ln1765_3_fu_630_p3(6 downto 5),
      D(1) => select_ln1765_3_fu_630_p3(3),
      D(0) => select_ln1765_3_fu_630_p3(0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      DPtpgBarSelRgb_VESA_r_load_reg_880(0) => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      \DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\ => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      E(0) => \^grp_fu_3999_ce\,
      Q(3) => DPtpgBarSelYuv_709_y_U_n_10,
      Q(2) => DPtpgBarSelYuv_709_y_U_n_11,
      Q(1) => DPtpgBarSelYuv_709_y_U_n_13,
      Q(0) => DPtpgBarSelYuv_709_y_U_n_14,
      ap_clk => ap_clk,
      \q0_reg[1]\ => \^d\(0),
      \q0_reg[1]_0\ => DPtpgBarSelRgb_VESA_r_U_n_7,
      \q0_reg[1]_1\ => DPtpgBarArray_U_n_8,
      \select_ln1765_3_reg_910_reg[0]\ => \select_ln1765_8_reg_922_reg[1]_1\,
      \select_ln1765_3_reg_910_reg[0]_0\ => \select_ln1765_3_reg_910_reg[0]_0\,
      \select_ln1765_3_reg_910_reg[0]_1\(0) => DPtpgBarSelYuv_601_y_U_n_3,
      \select_ln1765_3_reg_910_reg[3]\ => DPtpgBarSelRgb_VESA_b_U_n_2,
      \select_ln1765_3_reg_910_reg[6]\ => \select_ln1765_3_reg_910_reg[2]_0\
    );
\DPtpgBarSelRgb_VESA_r_load_reg_880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => DPtpgBarSelRgb_VESA_r_U_n_7,
      Q => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      R => '0'
    );
DPtpgBarSelYuv_601_u_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u
     port map (
      D(1) => DPtpgBarArray_U_n_10,
      D(0) => DPtpgBarArray_U_n_11,
      DPtpgBarArray_q0(2 downto 0) => DPtpgBarArray_q0(2 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      E(0) => \^grp_fu_3999_ce\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \q0_reg[3]\(0) => \^q0_reg[6]\(0),
      \q0_reg[3]_0\ => DPtpgBarArray_U_n_20,
      \q0_reg[3]_1\ => DPtpgBarArray_U_n_8,
      \q0_reg[5]\(1 downto 0) => \q0_reg[5]\(1 downto 0),
      \q0_reg[7]\ => DPtpgBarSelYuv_601_u_U_n_5
    );
DPtpgBarSelYuv_601_v_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v
     port map (
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      ap_clk => ap_clk,
      \q0_reg[3]\(0) => \^q0_reg[7]\(0),
      \q0_reg[3]_0\ => DPtpgBarArray_U_n_20,
      \q0_reg[3]_1\ => DPtpgBarArray_U_n_9,
      \q0_reg[4]\ => \^q0_reg[4]_0\,
      \q0_reg[4]_0\ => DPtpgBarArray_U_n_2,
      \q0_reg[5]\(0) => \^q0_reg[6]\(2),
      \q0_reg[5]_0\ => DPtpgBarArray_U_n_14
    );
DPtpgBarSelYuv_601_y_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y
     port map (
      D(1) => DPtpgBarArray_U_n_18,
      D(0) => DPtpgBarArray_U_n_19,
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      Q(1) => \q0_reg[1]_0\(0),
      Q(0) => DPtpgBarSelYuv_601_y_U_n_3,
      ap_clk => ap_clk
    );
DPtpgBarSelYuv_709_u_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u
     port map (
      D(2) => DPtpgBarSelYuv_709_u_U_n_2,
      D(1) => DPtpgBarSelYuv_709_u_U_n_3,
      D(0) => \^q0_reg[6]\(1),
      DPtpgBarArray_q0(2 downto 0) => DPtpgBarArray_q0(2 downto 0),
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      E(0) => \^grp_fu_3999_ce\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \q0_reg[3]\ => DPtpgBarArray_U_n_16,
      \q0_reg[4]\(0) => DPtpgBarArray_U_n_6
    );
\DPtpgBarSelYuv_709_u_load_reg_905[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_fu_3999_ce\,
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      O => DPtpgBarSelYuv_709_u_load_reg_9050
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => DPtpgBarSelYuv_709_y_U_n_4,
      Q => DPtpgBarSelYuv_709_u_load_reg_905(1),
      R => '0'
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => \^q0_reg[6]\(0),
      Q => DPtpgBarSelYuv_709_u_load_reg_905(2),
      R => '0'
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => \^q0_reg[6]\(1),
      Q => DPtpgBarSelYuv_709_u_load_reg_905(3),
      R => '0'
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => DPtpgBarSelYuv_709_u_U_n_3,
      Q => DPtpgBarSelYuv_709_u_load_reg_905(4),
      R => '0'
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => \^q0_reg[6]\(2),
      Q => DPtpgBarSelYuv_709_u_load_reg_905(5),
      R => '0'
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => \^q0_reg[6]\(3),
      Q => DPtpgBarSelYuv_709_u_load_reg_905(6),
      R => '0'
    );
\DPtpgBarSelYuv_709_u_load_reg_905_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => DPtpgBarSelYuv_709_u_load_reg_9050,
      D => DPtpgBarSelYuv_709_u_U_n_2,
      Q => DPtpgBarSelYuv_709_u_load_reg_905(7),
      R => '0'
    );
DPtpgBarSelYuv_709_v_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v
     port map (
      D(4) => \^q0_reg[7]\(3),
      D(3) => \^q0_reg[6]\(3),
      D(2 downto 1) => \^q0_reg[7]\(2 downto 1),
      D(0) => DPtpgBarSelYuv_709_v_U_n_6,
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      and_ln1765_reg_769_pp0_iter3_reg => \^and_ln1765_reg_769_pp0_iter3_reg\,
      ap_clk => ap_clk,
      \q0_reg[1]\ => DPtpgBarArray_U_n_17,
      \q0_reg[4]\(1) => select_ln1765_12_fu_676_p3(4),
      \q0_reg[4]\(0) => select_ln1765_12_fu_676_p3(1),
      \q0_reg[4]_0\(1) => DPtpgBarArray_U_n_27,
      \q0_reg[4]_0\(0) => DPtpgBarArray_U_n_28,
      \q0_reg[6]\ => DPtpgBarArray_U_n_20,
      \q0_reg[6]_0\ => DPtpgBarArray_U_n_13,
      \q0_reg[7]\(0) => select_ln1765_8_fu_660_p3(7),
      \q0_reg[7]_0\ => DPtpgBarArray_U_n_12,
      \select_ln1765_12_reg_927_reg[1]\ => \select_ln1765_12_reg_927_reg[1]_0\,
      \select_ln1765_12_reg_927_reg[1]_0\ => \select_ln1765_12_reg_927_reg[1]_1\,
      \select_ln1765_12_reg_927_reg[1]_1\ => DPtpgBarSelRgb_VESA_b_U_n_2,
      \select_ln1765_12_reg_927_reg[4]\ => \^q0_reg[4]_0\,
      \select_ln1765_12_reg_927_reg[4]_0\ => DPtpgBarSelRgb_CEA_b_U_n_2,
      \select_ln1765_8_reg_922_reg[7]\ => \select_ln1765_8_reg_922_reg[1]_0\,
      \select_ln1765_8_reg_922_reg[7]_0\ => \select_ln1765_3_reg_910_reg[2]_0\,
      \select_ln1765_8_reg_922_reg[7]_1\ => DPtpgBarSelYuv_601_u_U_n_5,
      \select_ln1765_8_reg_922_reg[7]_2\ => \select_ln1765_8_reg_922_reg[1]_1\,
      \select_ln1765_8_reg_922_reg[7]_3\(0) => \^q0_reg[7]_0\(0)
    );
\DPtpgBarSelYuv_709_v_load_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_v_U_n_6,
      Q => DPtpgBarSelYuv_709_v_load_reg_900(1),
      R => '0'
    );
\DPtpgBarSelYuv_709_v_load_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[7]\(0),
      Q => DPtpgBarSelYuv_709_v_load_reg_900(2),
      R => '0'
    );
\DPtpgBarSelYuv_709_v_load_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[7]\(1),
      Q => DPtpgBarSelYuv_709_v_load_reg_900(3),
      R => '0'
    );
\DPtpgBarSelYuv_709_v_load_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[7]\(2),
      Q => DPtpgBarSelYuv_709_v_load_reg_900(4),
      R => '0'
    );
\DPtpgBarSelYuv_709_v_load_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[6]\(3),
      Q => DPtpgBarSelYuv_709_v_load_reg_900(6),
      R => '0'
    );
\DPtpgBarSelYuv_709_v_load_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[7]\(3),
      Q => DPtpgBarSelYuv_709_v_load_reg_900(7),
      R => '0'
    );
DPtpgBarSelYuv_709_y_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y
     port map (
      D(0) => DPtpgBarSelYuv_709_y_U_n_4,
      DPtpgBarSelRgb_CEA_b_ce0 => DPtpgBarSelRgb_CEA_b_ce0,
      DPtpgBarSelRgb_VESA_g_load_reg_885(0) => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\ => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      E(0) => \^grp_fu_3999_ce\,
      Q(4) => DPtpgBarSelYuv_709_y_U_n_10,
      Q(3) => DPtpgBarSelYuv_709_y_U_n_11,
      Q(2) => DPtpgBarSelYuv_709_y_U_n_12,
      Q(1) => DPtpgBarSelYuv_709_y_U_n_13,
      Q(0) => DPtpgBarSelYuv_709_y_U_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \q0_reg[1]\(1) => select_ln1765_8_fu_660_p3(1),
      \q0_reg[1]\(0) => \^q0_reg[7]_0\(0),
      \q0_reg[2]\ => DPtpgBarArray_U_n_15,
      \q0_reg[6]\(4) => DPtpgBarArray_U_n_21,
      \q0_reg[6]\(3) => DPtpgBarArray_U_n_22,
      \q0_reg[6]\(2) => DPtpgBarArray_U_n_23,
      \q0_reg[6]\(1) => DPtpgBarArray_U_n_24,
      \q0_reg[6]\(0) => DPtpgBarArray_U_n_25,
      \q0_reg[7]\ => DPtpgBarSelYuv_709_y_U_n_2,
      \q0_reg[7]_0\(1) => select_ln1765_3_fu_630_p3(7),
      \q0_reg[7]_0\(0) => select_ln1765_3_fu_630_p3(2),
      \q0_reg[7]_1\ => DPtpgBarSelYuv_709_y_U_n_9,
      \q0_reg[7]_2\ => DPtpgBarArray_U_n_26,
      \select_ln1765_3_reg_910_reg[2]\ => \select_ln1765_3_reg_910_reg[2]_0\,
      \select_ln1765_3_reg_910_reg[7]\ => \select_ln1765_3_reg_910_reg[7]_0\,
      \select_ln1765_3_reg_910_reg[7]_0\(0) => \^d\(0),
      \select_ln1765_8_reg_922_reg[1]\(0) => DPtpgBarSelYuv_709_v_U_n_6,
      \select_ln1765_8_reg_922_reg[1]_0\ => \select_ln1765_8_reg_922_reg[1]_0\,
      \select_ln1765_8_reg_922_reg[1]_1\ => \select_ln1765_8_reg_922_reg[1]_1\
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_14,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(0),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^d\(0),
      Q => DPtpgBarSelYuv_709_y_load_reg_895(1),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_4,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(2),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_13,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(3),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_12,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(4),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_11,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(5),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_10,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(6),
      R => '0'
    );
\DPtpgBarSelYuv_709_y_load_reg_895_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => DPtpgBarSelYuv_709_y_U_n_2,
      Q => DPtpgBarSelYuv_709_y_load_reg_895(7),
      R => '0'
    );
\and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^grp_fu_3999_ce\,
      CLK => ap_clk,
      D => and_ln1765_fu_361_p2,
      Q => \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_n_2\
    );
\and_ln1765_reg_769_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \and_ln1765_reg_769_pp0_iter2_reg_reg[0]_srl3_n_2\,
      Q => \^and_ln1765_reg_769_pp0_iter3_reg\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06FFFFFF06000000"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[0]\,
      I1 => \hBarSel_1[2]_i_2_n_2\,
      I2 => icmp_ln1716_reg_747,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^grp_fu_3999_ce\,
      I5 => DPtpgBarArray_address0(0),
      O => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF006C0000006C"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[0]\,
      I1 => \hBarSel_1_reg_n_2_[1]\,
      I2 => \hBarSel_1[2]_i_2_n_2\,
      I3 => icmp_ln1716_reg_747,
      I4 => \hBarSel_1[2]_i_3_n_2\,
      I5 => DPtpgBarArray_address0(1),
      O => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003A0000003A"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[2]\,
      I1 => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_2_n_2\,
      I2 => \hBarSel_1[2]_i_2_n_2\,
      I3 => icmp_ln1716_reg_747,
      I4 => \hBarSel_1[2]_i_3_n_2\,
      I5 => DPtpgBarArray_address0(2),
      O => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[2]\,
      I1 => \hBarSel_1_reg_n_2_[1]\,
      I2 => \hBarSel_1_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[0]_i_1_n_2\,
      Q => DPtpgBarArray_address0(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[1]_i_1_n_2\,
      Q => DPtpgBarArray_address0(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter2_hBarSel_5_loc_0_reg_296[2]_i_1_n_2\,
      Q => DPtpgBarArray_address0(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888BB8B8B8"
    )
        port map (
      I0 => DPtpgBarArray_address0(3),
      I1 => \hBarSel_1[2]_i_3_n_2\,
      I2 => \vBarSel_1_reg_n_2_[0]\,
      I3 => \ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_2_n_2\,
      I4 => icmp_ln1716_reg_747,
      I5 => \icmp_ln1716_1_reg_752_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => yCount_V_1_reg(1),
      I1 => yCount_V_1_reg(0),
      I2 => yCount_V_1_reg(2),
      I3 => yCount_V_1_reg(3),
      I4 => yCount_V_1_reg(5),
      I5 => yCount_V_1_reg(4),
      O => \ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_281[0]_i_1_n_2\,
      Q => DPtpgBarArray_address0(3),
      R => '0'
    );
\hBarSel_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAA6AAA"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[0]\,
      I1 => \hBarSel_1[2]_i_2_n_2\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^grp_fu_3999_ce\,
      I4 => icmp_ln1716_reg_747,
      O => \hBarSel_1[0]_i_1_n_2\
    );
\hBarSel_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAAAAA6AAAAAAA"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[1]\,
      I1 => \hBarSel_1[2]_i_2_n_2\,
      I2 => \hBarSel_1_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^grp_fu_3999_ce\,
      I5 => icmp_ln1716_reg_747,
      O => \hBarSel_1[1]_i_1_n_2\
    );
\hBarSel_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAA6AAA"
    )
        port map (
      I0 => \hBarSel_1_reg_n_2_[2]\,
      I1 => \hBarSel_1[2]_i_2_n_2\,
      I2 => \hBarSel_1_reg_n_2_[1]\,
      I3 => \hBarSel_1_reg_n_2_[0]\,
      I4 => \hBarSel_1[2]_i_3_n_2\,
      I5 => icmp_ln1716_reg_747,
      O => \hBarSel_1[2]_i_1_n_2\
    );
\hBarSel_1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \xCount_V_1[9]_i_6_n_2\,
      I1 => \xCount_V_1_reg_n_2_[6]\,
      I2 => \xCount_V_1_reg_n_2_[7]\,
      I3 => \xCount_V_1_reg_n_2_[8]\,
      I4 => \xCount_V_1_reg_n_2_[9]\,
      O => \hBarSel_1[2]_i_2_n_2\
    );
\hBarSel_1[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^grp_fu_3999_ce\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \hBarSel_1[2]_i_3_n_2\
    );
\hBarSel_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_1[0]_i_1_n_2\,
      Q => \hBarSel_1_reg_n_2_[0]\,
      R => '0'
    );
\hBarSel_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_1[1]_i_1_n_2\,
      Q => \hBarSel_1_reg_n_2_[1]\,
      R => '0'
    );
\hBarSel_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_1[2]_i_1_n_2\,
      Q => \hBarSel_1_reg_n_2_[2]\,
      R => '0'
    );
\icmp_ln1716_1_reg_752[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => icmp_ln1716_fu_313_p2,
      I1 => \icmp_ln1716_1_reg_752[0]_i_2_n_2\,
      I2 => \icmp_ln1716_1_reg_752[0]_i_3_n_2\,
      I3 => \icmp_ln1716_1_reg_752[0]_i_4_n_2\,
      I4 => Q(5),
      I5 => Q(6),
      O => icmp_ln1716_1_fu_325_p2
    );
\icmp_ln1716_1_reg_752[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(15),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \icmp_ln1716_1_reg_752[0]_i_5_n_2\,
      O => \icmp_ln1716_1_reg_752[0]_i_2_n_2\
    );
\icmp_ln1716_1_reg_752[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(3),
      O => \icmp_ln1716_1_reg_752[0]_i_3_n_2\
    );
\icmp_ln1716_1_reg_752[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(8),
      I1 => Q(13),
      O => \icmp_ln1716_1_reg_752[0]_i_4_n_2\
    );
\icmp_ln1716_1_reg_752[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(7),
      I2 => Q(11),
      I3 => Q(0),
      O => \icmp_ln1716_1_reg_752[0]_i_5_n_2\
    );
\icmp_ln1716_1_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => icmp_ln1716_1_fu_325_p2,
      Q => \icmp_ln1716_1_reg_752_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1716_reg_747[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1716_reg_747[0]_i_2_n_2\,
      I1 => x_reg_904_pp0_iter9_reg(5),
      I2 => x_reg_904_pp0_iter9_reg(1),
      I3 => x_reg_904_pp0_iter9_reg(9),
      I4 => \icmp_ln1716_reg_747_reg[0]_0\,
      I5 => \icmp_ln1716_reg_747[0]_i_3_n_2\,
      O => icmp_ln1716_fu_313_p2
    );
\icmp_ln1716_reg_747[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(10),
      I1 => \icmp_ln1716_reg_747_reg[0]_2\,
      I2 => x_reg_904_pp0_iter9_reg(6),
      I3 => x_reg_904_pp0_iter9_reg(2),
      O => \icmp_ln1716_reg_747[0]_i_2_n_2\
    );
\icmp_ln1716_reg_747[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(0),
      I1 => \icmp_ln1716_reg_747_reg[0]_1\,
      I2 => x_reg_904_pp0_iter9_reg(4),
      I3 => x_reg_904_pp0_iter9_reg(7),
      I4 => \icmp_ln1716_reg_747[0]_i_4_n_2\,
      O => \icmp_ln1716_reg_747[0]_i_3_n_2\
    );
\icmp_ln1716_reg_747[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(11),
      I1 => x_reg_904_pp0_iter9_reg(8),
      I2 => x_reg_904_pp0_iter9_reg(3),
      I3 => \icmp_ln1716_reg_747[0]_i_3_0\,
      O => \icmp_ln1716_reg_747[0]_i_4_n_2\
    );
\icmp_ln1716_reg_747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => icmp_ln1716_fu_313_p2,
      Q => icmp_ln1716_reg_747,
      R => '0'
    );
\or_ln1765_2_reg_915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \or_ln1765_2_reg_915_reg[0]_3\,
      Q => \^or_ln1765_2_reg_915_reg[0]_0\,
      R => '0'
    );
\outpix_val_V_0_3_fu_390[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(0),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(0),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_y_load_reg_895_reg[0]_0\
    );
\outpix_val_V_0_3_fu_390[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[1]_i_8_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[1]_i_2\,
      I2 => \outpix_val_V_0_3_fu_390_reg[6]\(0),
      I3 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      O => \outpix_val_V_0_18_reg_5196_reg[1]\
    );
\outpix_val_V_0_3_fu_390[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(1),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(1),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \outpix_val_V_0_3_fu_390[1]_i_8_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(2),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(2),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \outpix_val_V_0_3_fu_390[2]_i_10_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[6]\(1),
      I1 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      I2 => \outpix_val_V_0_3_fu_390[2]_i_10_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[1]_i_2\,
      O => \outpix_val_V_0_18_reg_5196_reg[2]\
    );
\outpix_val_V_0_3_fu_390[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[6]\(2),
      I1 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      I2 => \outpix_val_V_0_3_fu_390[3]_i_8_n_2\,
      I3 => \outpix_val_V_0_3_fu_390[1]_i_2\,
      O => \outpix_val_V_0_18_reg_5196_reg[3]\
    );
\outpix_val_V_0_3_fu_390[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(3),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(3),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \outpix_val_V_0_3_fu_390[3]_i_8_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF4"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      I1 => \outpix_val_V_0_3_fu_390_reg[6]\(3),
      I2 => \outpix_val_V_0_3_fu_390_reg[4]\,
      I3 => \outpix_val_V_0_3_fu_390[4]_i_9_n_2\,
      I4 => \outpix_val_V_0_3_fu_390_reg[6]_1\,
      O => \outpix_val_V_0_18_reg_5196_reg[4]\
    );
\outpix_val_V_0_3_fu_390[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(4),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(4),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \outpix_val_V_0_3_fu_390[4]_i_9_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(5),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(5),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \outpix_val_V_0_3_fu_390[5]_i_10_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF4"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      I1 => \outpix_val_V_0_3_fu_390_reg[6]\(4),
      I2 => \outpix_val_V_0_3_fu_390_reg[4]\,
      I3 => \outpix_val_V_0_3_fu_390[5]_i_10_n_2\,
      I4 => \outpix_val_V_0_3_fu_390_reg[6]_1\,
      O => \outpix_val_V_0_18_reg_5196_reg[5]\
    );
\outpix_val_V_0_3_fu_390[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF4"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390_reg[6]_0\,
      I1 => \outpix_val_V_0_3_fu_390_reg[6]\(5),
      I2 => \outpix_val_V_0_3_fu_390_reg[4]\,
      I3 => \outpix_val_V_0_3_fu_390[6]_i_7_n_2\,
      I4 => \outpix_val_V_0_3_fu_390_reg[6]_1\,
      O => \outpix_val_V_0_18_reg_5196_reg[6]\
    );
\outpix_val_V_0_3_fu_390[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(6),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(6),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \outpix_val_V_0_3_fu_390[6]_i_7_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_y_load_reg_895(7),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_r_load_reg_880(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_3_reg_910(7),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_y_load_reg_895_reg[7]_0\
    );
\outpix_val_V_1_1_fu_394[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I1 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I2 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I3 => select_ln1765_8_reg_922(0),
      I4 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\
    );
\outpix_val_V_1_1_fu_394[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(1),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(1),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[1]_0\
    );
\outpix_val_V_1_1_fu_394[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(2),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(2),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[2]_0\
    );
\outpix_val_V_1_1_fu_394[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(3),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(3),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[3]_0\
    );
\outpix_val_V_1_1_fu_394[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(4),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(4),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[4]_0\
    );
\outpix_val_V_1_1_fu_394[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(5),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(5),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[5]_0\
    );
\outpix_val_V_1_1_fu_394[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(6),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(6),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[6]_0\
    );
\outpix_val_V_1_1_fu_394[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => DPtpgBarSelYuv_709_u_load_reg_905(7),
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelRgb_VESA_g_load_reg_885(1),
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_8_reg_922(7),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      O => \DPtpgBarSelYuv_709_u_load_reg_905_reg[7]_0\
    );
\outpix_val_V_2_4_fu_398[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0045FF45"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[1]_i_2\,
      I1 => \outpix_val_V_2_4_fu_398[1]_i_2_0\,
      I2 => \outpix_val_V_2_4_fu_398[4]_i_3\(0),
      I3 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      I4 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(1),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_2\,
      O => \outpix_val_V_2_18_reg_5186_reg[1]\
    );
\outpix_val_V_2_4_fu_398[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln1765_12_reg_927(1),
      I1 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I2 => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      I3 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I4 => DPtpgBarSelYuv_709_v_load_reg_900(1),
      O => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(1)
    );
\outpix_val_V_2_4_fu_398[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0045FF45"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[2]_i_2\,
      I1 => \outpix_val_V_2_4_fu_398[1]_i_2_0\,
      I2 => \outpix_val_V_2_4_fu_398[4]_i_3\(1),
      I3 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      I4 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(2),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_2\,
      O => \outpix_val_V_2_18_reg_5186_reg[2]\
    );
\outpix_val_V_2_4_fu_398[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln1765_12_reg_927(2),
      I1 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I2 => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      I3 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I4 => DPtpgBarSelYuv_709_v_load_reg_900(2),
      O => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(2)
    );
\outpix_val_V_2_4_fu_398[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF80808080"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398_reg[3]\(0),
      I1 => hdata_flag_0_fu_4300,
      I2 => \outpix_val_V_2_4_fu_398_reg[3]_0\,
      I3 => \outpix_val_V_2_4_fu_398[3]_i_5_n_2\,
      I4 => \outpix_val_V_2_4_fu_398_reg[3]_1\,
      I5 => \outpix_val_V_2_4_fu_398_reg[3]_2\,
      O => \outpix_val_V_0_12_reg_5098_reg[3]\
    );
\outpix_val_V_2_4_fu_398[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF008BFF8B"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[3]_i_2_0\,
      I1 => \outpix_val_V_2_4_fu_398[1]_i_2_0\,
      I2 => \outpix_val_V_2_4_fu_398[4]_i_3\(2),
      I3 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      I4 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(3),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_2\,
      O => \outpix_val_V_2_4_fu_398[3]_i_5_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln1765_12_reg_927(3),
      I1 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I2 => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      I3 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I4 => DPtpgBarSelYuv_709_v_load_reg_900(3),
      O => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(3)
    );
\outpix_val_V_2_4_fu_398[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln1765_12_reg_927(4),
      I1 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I2 => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      I3 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I4 => DPtpgBarSelYuv_709_v_load_reg_900(4),
      O => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(4)
    );
\outpix_val_V_2_4_fu_398[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0045FF45"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[4]_i_3_0\,
      I1 => \outpix_val_V_2_4_fu_398[1]_i_2_0\,
      I2 => \outpix_val_V_2_4_fu_398[4]_i_3\(3),
      I3 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      I4 => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(4),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_2\,
      O => \outpix_val_V_2_18_reg_5186_reg[4]\
    );
\outpix_val_V_2_4_fu_398[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF111DDD1D"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[5]_i_2\,
      I1 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      I2 => \outpix_val_V_2_4_fu_398[6]_i_10_n_2\,
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_12_reg_927(5),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_2\,
      O => \or_ln1765_2_reg_915_reg[0]_1\
    );
\outpix_val_V_2_4_fu_398[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      I1 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I2 => DPtpgBarSelYuv_709_v_load_reg_900(6),
      O => \outpix_val_V_2_4_fu_398[6]_i_10_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEEEAE"
    )
        port map (
      I0 => \outpix_val_V_2_4_fu_398[6]_i_2\,
      I1 => \outpix_val_V_2_4_fu_398[1]_i_2_1\,
      I2 => \outpix_val_V_2_4_fu_398[6]_i_10_n_2\,
      I3 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I4 => select_ln1765_12_reg_927(6),
      I5 => \outpix_val_V_2_4_fu_398[1]_i_2_2\,
      O => \or_ln1765_2_reg_915_reg[0]_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln1765_12_reg_927(7),
      I1 => \^or_ln1765_2_reg_915_reg[0]_0\,
      I2 => \^dptpgbarselrgb_vesa_b_load_reg_890_reg[1]_0\,
      I3 => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\,
      I4 => DPtpgBarSelYuv_709_v_load_reg_900(7),
      O => \select_ln1765_12_reg_927_reg[7]_0\(0)
    );
\select_ln1765_12_reg_927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[1]\(0),
      Q => \select_ln1765_12_reg_927_reg[0]_0\(0),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_12_fu_676_p3(1),
      Q => select_ln1765_12_reg_927(1),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_12_reg_927_reg[7]_1\(0),
      Q => select_ln1765_12_reg_927(2),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_12_reg_927_reg[7]_1\(1),
      Q => select_ln1765_12_reg_927(3),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_12_fu_676_p3(4),
      Q => select_ln1765_12_reg_927(4),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_12_reg_927_reg[7]_1\(2),
      Q => select_ln1765_12_reg_927(5),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_12_reg_927_reg[7]_1\(3),
      Q => select_ln1765_12_reg_927(6),
      R => '0'
    );
\select_ln1765_12_reg_927_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_12_reg_927_reg[7]_1\(4),
      Q => select_ln1765_12_reg_927(7),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(0),
      Q => select_ln1765_3_reg_910(0),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_3_reg_910_reg[1]_0\(0),
      Q => select_ln1765_3_reg_910(1),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(2),
      Q => select_ln1765_3_reg_910(2),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(3),
      Q => select_ln1765_3_reg_910(3),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(4),
      Q => select_ln1765_3_reg_910(4),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(5),
      Q => select_ln1765_3_reg_910(5),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(6),
      Q => select_ln1765_3_reg_910(6),
      R => '0'
    );
\select_ln1765_3_reg_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_3_fu_630_p3(7),
      Q => select_ln1765_3_reg_910(7),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \^q0_reg[7]_0\(0),
      Q => select_ln1765_8_reg_922(0),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_8_fu_660_p3(1),
      Q => select_ln1765_8_reg_922(1),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_8_reg_922_reg[6]_0\(0),
      Q => select_ln1765_8_reg_922(2),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_8_reg_922_reg[6]_0\(1),
      Q => select_ln1765_8_reg_922(3),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_8_reg_922_reg[6]_0\(2),
      Q => select_ln1765_8_reg_922(4),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_8_reg_922_reg[6]_0\(3),
      Q => select_ln1765_8_reg_922(5),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => \select_ln1765_8_reg_922_reg[6]_0\(4),
      Q => select_ln1765_8_reg_922(6),
      R => '0'
    );
\select_ln1765_8_reg_922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_fu_3999_ce\,
      D => select_ln1765_8_fu_660_p3(7),
      Q => select_ln1765_8_reg_922(7),
      R => '0'
    );
\vBarSel_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666666"
    )
        port map (
      I0 => \vBarSel_1_reg_n_2_[0]\,
      I1 => vBarSel_1,
      I2 => \^grp_fu_3999_ce\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln1716_1_reg_752_reg_n_2_[0]\,
      O => \vBarSel_1[0]_i_1_n_2\
    );
\vBarSel_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_1[0]_i_1_n_2\,
      Q => \vBarSel_1_reg_n_2_[0]\,
      R => '0'
    );
\xCount_V_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[0]\,
      O => p_1_in(0)
    );
\xCount_V_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[0]\,
      I1 => \xCount_V_1_reg_n_2_[1]\,
      O => p_1_in(1)
    );
\xCount_V_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[0]\,
      I1 => \xCount_V_1_reg_n_2_[1]\,
      I2 => \xCount_V_1_reg_n_2_[2]\,
      O => p_1_in(2)
    );
\xCount_V_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[3]\,
      I1 => \xCount_V_1_reg_n_2_[0]\,
      I2 => \xCount_V_1_reg_n_2_[1]\,
      I3 => \xCount_V_1_reg_n_2_[2]\,
      O => p_1_in(3)
    );
\xCount_V_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[4]\,
      I1 => \xCount_V_1_reg_n_2_[2]\,
      I2 => \xCount_V_1_reg_n_2_[1]\,
      I3 => \xCount_V_1_reg_n_2_[0]\,
      I4 => \xCount_V_1_reg_n_2_[3]\,
      O => p_1_in(4)
    );
\xCount_V_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      I1 => \^grp_fu_3999_ce\,
      I2 => icmp_ln1716_fu_313_p2,
      O => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[5]\,
      I1 => \xCount_V_1_reg_n_2_[3]\,
      I2 => \xCount_V_1_reg_n_2_[4]\,
      I3 => \xCount_V_1_reg_n_2_[2]\,
      I4 => \xCount_V_1_reg_n_2_[1]\,
      I5 => \xCount_V_1_reg_n_2_[0]\,
      O => p_1_in(5)
    );
\xCount_V_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000002AAAAAAA"
    )
        port map (
      I0 => \xCount_V_1[9]_i_5_n_2\,
      I1 => \xCount_V_1[6]_i_2_n_2\,
      I2 => \xCount_V_1_reg_n_2_[3]\,
      I3 => \xCount_V_1_reg_n_2_[4]\,
      I4 => \xCount_V_1_reg_n_2_[5]\,
      I5 => \xCount_V_1_reg_n_2_[6]\,
      O => p_1_in(6)
    );
\xCount_V_1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[2]\,
      I1 => \xCount_V_1_reg_n_2_[1]\,
      I2 => \xCount_V_1_reg_n_2_[0]\,
      O => \xCount_V_1[6]_i_2_n_2\
    );
\xCount_V_1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \xCount_V_1[9]_i_5_n_2\,
      I1 => \xCount_V_1_reg_n_2_[6]\,
      I2 => \xCount_V_1[9]_i_6_n_2\,
      I3 => \xCount_V_1_reg_n_2_[7]\,
      O => p_1_in(7)
    );
\xCount_V_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \xCount_V_1[9]_i_5_n_2\,
      I1 => \xCount_V_1[9]_i_6_n_2\,
      I2 => \xCount_V_1_reg_n_2_[6]\,
      I3 => \xCount_V_1_reg_n_2_[7]\,
      I4 => \xCount_V_1_reg_n_2_[8]\,
      O => p_1_in(8)
    );
\xCount_V_1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC808080"
    )
        port map (
      I0 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      I1 => \^grp_fu_3999_ce\,
      I2 => icmp_ln1716_fu_313_p2,
      I3 => \xCount_V_1[9]_i_4_n_2\,
      I4 => ap_enable_reg_pp0_iter1,
      O => \xCount_V_1[9]_i_1_n_2\
    );
\xCount_V_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^grp_fu_3999_ce\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln1716_reg_747,
      O => xCount_V_1
    );
\xCount_V_1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \xCount_V_1[9]_i_5_n_2\,
      I1 => \xCount_V_1_reg_n_2_[8]\,
      I2 => \xCount_V_1_reg_n_2_[7]\,
      I3 => \xCount_V_1_reg_n_2_[6]\,
      I4 => \xCount_V_1[9]_i_6_n_2\,
      I5 => \xCount_V_1_reg_n_2_[9]\,
      O => p_1_in(9)
    );
\xCount_V_1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => icmp_ln1716_reg_747,
      I1 => \xCount_V_1_reg_n_2_[9]\,
      I2 => \xCount_V_1_reg_n_2_[8]\,
      I3 => \xCount_V_1_reg_n_2_[7]\,
      I4 => \xCount_V_1_reg_n_2_[6]\,
      I5 => \xCount_V_1[9]_i_6_n_2\,
      O => \xCount_V_1[9]_i_4_n_2\
    );
\xCount_V_1[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \xCount_V_1[9]_i_4_n_2\,
      O => \xCount_V_1[9]_i_5_n_2\
    );
\xCount_V_1[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \xCount_V_1_reg_n_2_[0]\,
      I1 => \xCount_V_1_reg_n_2_[1]\,
      I2 => \xCount_V_1_reg_n_2_[2]\,
      I3 => \xCount_V_1_reg_n_2_[3]\,
      I4 => \xCount_V_1_reg_n_2_[4]\,
      I5 => \xCount_V_1_reg_n_2_[5]\,
      O => \xCount_V_1[9]_i_6_n_2\
    );
\xCount_V_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(0),
      Q => \xCount_V_1_reg_n_2_[0]\,
      R => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(1),
      Q => \xCount_V_1_reg_n_2_[1]\,
      R => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(2),
      Q => \xCount_V_1_reg_n_2_[2]\,
      R => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(3),
      Q => \xCount_V_1_reg_n_2_[3]\,
      R => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(4),
      Q => \xCount_V_1_reg_n_2_[4]\,
      R => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(5),
      Q => \xCount_V_1_reg_n_2_[5]\,
      R => \xCount_V_1[5]_i_1_n_2\
    );
\xCount_V_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(6),
      Q => \xCount_V_1_reg_n_2_[6]\,
      R => \xCount_V_1[9]_i_1_n_2\
    );
\xCount_V_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(7),
      Q => \xCount_V_1_reg_n_2_[7]\,
      R => \xCount_V_1[9]_i_1_n_2\
    );
\xCount_V_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(8),
      Q => \xCount_V_1_reg_n_2_[8]\,
      R => \xCount_V_1[9]_i_1_n_2\
    );
\xCount_V_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xCount_V_1,
      D => p_1_in(9),
      Q => \xCount_V_1_reg_n_2_[9]\,
      R => \xCount_V_1[9]_i_1_n_2\
    );
\yCount_V_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yCount_V_1_reg(0),
      O => add_ln691_fu_422_p2(0)
    );
\yCount_V_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_1_reg(0),
      I1 => yCount_V_1_reg(1),
      O => add_ln691_fu_422_p2(1)
    );
\yCount_V_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yCount_V_1_reg(2),
      I1 => yCount_V_1_reg(0),
      I2 => yCount_V_1_reg(1),
      O => add_ln691_fu_422_p2(2)
    );
\yCount_V_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => yCount_V_1_reg(1),
      I1 => yCount_V_1_reg(0),
      I2 => yCount_V_1_reg(2),
      I3 => yCount_V_1_reg(3),
      O => add_ln691_fu_422_p2(3)
    );
\yCount_V_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yCount_V_1_reg(4),
      I1 => yCount_V_1_reg(1),
      I2 => yCount_V_1_reg(0),
      I3 => yCount_V_1_reg(2),
      I4 => yCount_V_1_reg(3),
      O => add_ln691_fu_422_p2(4)
    );
\yCount_V_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => vBarSel_1,
      I1 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      I2 => \^grp_fu_3999_ce\,
      I3 => \yCount_V_1[5]_i_5_n_2\,
      I4 => icmp_ln1716_1_fu_325_p2,
      O => yCount_V_1
    );
\yCount_V_1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007F0000"
    )
        port map (
      I0 => yCount_V_1_reg(4),
      I1 => yCount_V_1_reg(5),
      I2 => \yCount_V_1[5]_i_6_n_2\,
      I3 => \hBarSel_1[2]_i_3_n_2\,
      I4 => icmp_ln1716_reg_747,
      I5 => \icmp_ln1716_1_reg_752_reg_n_2_[0]\,
      O => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812
    );
\yCount_V_1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => yCount_V_1_reg(5),
      I1 => yCount_V_1_reg(3),
      I2 => yCount_V_1_reg(2),
      I3 => yCount_V_1_reg(0),
      I4 => yCount_V_1_reg(1),
      I5 => yCount_V_1_reg(4),
      O => add_ln691_fu_422_p2(5)
    );
\yCount_V_1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => yCount_V_1_reg(4),
      I1 => yCount_V_1_reg(5),
      I2 => \yCount_V_1[5]_i_6_n_2\,
      I3 => \hBarSel_1[2]_i_3_n_2\,
      I4 => icmp_ln1716_reg_747,
      I5 => \icmp_ln1716_1_reg_752_reg_n_2_[0]\,
      O => vBarSel_1
    );
\yCount_V_1[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \icmp_ln1716_1_reg_752_reg_n_2_[0]\,
      I1 => icmp_ln1716_reg_747,
      I2 => \^grp_fu_3999_ce\,
      I3 => ap_enable_reg_pp0_iter1,
      O => \yCount_V_1[5]_i_5_n_2\
    );
\yCount_V_1[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => yCount_V_1_reg(3),
      I1 => yCount_V_1_reg(2),
      I2 => yCount_V_1_reg(0),
      I3 => yCount_V_1_reg(1),
      O => \yCount_V_1[5]_i_6_n_2\
    );
\yCount_V_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812,
      D => add_ln691_fu_422_p2(0),
      Q => yCount_V_1_reg(0),
      R => yCount_V_1
    );
\yCount_V_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812,
      D => add_ln691_fu_422_p2(1),
      Q => yCount_V_1_reg(1),
      R => yCount_V_1
    );
\yCount_V_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812,
      D => add_ln691_fu_422_p2(2),
      Q => yCount_V_1_reg(2),
      R => yCount_V_1
    );
\yCount_V_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812,
      D => add_ln691_fu_422_p2(3),
      Q => yCount_V_1_reg(3),
      R => yCount_V_1
    );
\yCount_V_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812,
      D => add_ln691_fu_422_p2(4),
      Q => yCount_V_1_reg(4),
      R => yCount_V_1
    );
\yCount_V_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_vBarSel_3_loc_0_reg_2812,
      D => add_ln691_fu_422_p2(5),
      Q => yCount_V_1_reg(5),
      R => yCount_V_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground is
  port (
    or_ln1765_2_reg_915 : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DPtpgBarSelRgb_VESA_b_load_reg_890 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\ : out STD_LOGIC;
    icmp_ln527_reg_4605_pp0_iter6_reg : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter14 : out STD_LOGIC;
    ap_enable_reg_pp0_iter15 : out STD_LOGIC;
    ap_enable_reg_pp0_iter16 : out STD_LOGIC;
    rampVal_3_flag_0_fu_494 : out STD_LOGIC;
    hdata_flag_0_fu_430 : out STD_LOGIC;
    rampVal_2_flag_0_fu_410 : out STD_LOGIC;
    outpix_val_V_0_20_reg_4584_pp0_iter12_reg : out STD_LOGIC;
    outpix_val_V_0_20_reg_4584_pp0_iter14_reg : out STD_LOGIC;
    outpix_val_V_0_4_reg_5110 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_0_3_fu_390_reg[6]_0\ : out STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[3]_0\ : out STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[2]_0\ : out STD_LOGIC;
    blkYuv_ce0 : out STD_LOGIC;
    redYuv_load_reg_5170 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bluYuv_load_reg_5160 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_2_4_fu_398_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rampStart_1_reg_4487_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rampStart_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \phi_mul_reg_916_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter17_reg_0 : out STD_LOGIC;
    reg_1302 : out STD_LOGIC_VECTOR ( 0 to 0 );
    blkYuv_load_reg_5155 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_1306 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_1310 : out STD_LOGIC_VECTOR ( 0 to 0 );
    and_ln1765_reg_769_pp0_iter3_reg : out STD_LOGIC;
    \x_reg_904_pp0_iter9_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rSerie_V_reg[27]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    g_reg_4712_pp0_iter6_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_2_reg_4801_pp0_iter14_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bSerie_V_reg[25]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_12_reg_927_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_reg_892_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xCount_V_2_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \yCount_V_2_reg[9]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \yCount_V_2_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_return_int_reg_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xCount_V_2_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\ : out STD_LOGIC;
    \outpix_val_V_2_18_reg_5186_reg[1]_0\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[1]_0\ : out STD_LOGIC;
    \outpix_val_V_2_18_reg_5186_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_1_8_reg_5181_reg[0]_0\ : out STD_LOGIC;
    \outpix_val_V_1_8_reg_5181_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\ : out STD_LOGIC;
    \int_bckgndId_reg[0]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[1]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_y_load_reg_895_reg[0]\ : out STD_LOGIC;
    \outpix_val_V_2_18_reg_5186_reg[2]_0\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[2]_0\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[3]_0\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_2_18_reg_5186_reg[4]_0\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[4]_0\ : out STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]\ : out STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter15_reg_0 : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[2]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[3]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[4]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[5]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[6]\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_u_load_reg_905_reg[7]\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[1]_1\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_0_18_reg_5196_reg[2]_1\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[3]_0\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[4]_1\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[5]_0\ : out STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[6]_0\ : out STD_LOGIC;
    \DPtpgBarSelYuv_709_y_load_reg_895_reg[7]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \int_height_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rampVal_loc_0_fu_482_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln1324_reg_5191_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    \reg_1310_reg[1]_0\ : out STD_LOGIC;
    \outpix_val_V_1_10_reg_5135_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1306_reg[1]_0\ : out STD_LOGIC;
    \select_ln1581_reg_5093_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1306_reg[1]_1\ : out STD_LOGIC;
    \reg_1294_reg[0]_0\ : out STD_LOGIC;
    \reg_1302_reg[1]_0\ : out STD_LOGIC;
    \reg_1294_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1294_reg[4]_0\ : out STD_LOGIC;
    \reg_1294_reg[5]_0\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\ : out STD_LOGIC;
    \reg_1310_reg[1]_1\ : out STD_LOGIC;
    \select_ln1581_reg_5093_reg[6]_0\ : out STD_LOGIC;
    \select_ln1581_reg_5093_reg[7]_0\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[2]_0\ : out STD_LOGIC;
    \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[7]_0\ : out STD_LOGIC;
    \outpix_val_V_0_15_reg_5088_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_2_13_reg_5077_reg[7]_0\ : out STD_LOGIC;
    \outpix_val_V_2_13_reg_5077_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bSerie_V_reg[27]_0\ : out STD_LOGIC;
    \bSerie_V_reg[26]_0\ : out STD_LOGIC;
    \bSerie_V_reg[21]_0\ : out STD_LOGIC;
    \rampStart_1_reg_4487_reg[1]_0\ : out STD_LOGIC;
    \outpix_val_V_0_5_reg_5175_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln1423_reg_5125_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_1_reg_5115_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_reg_5115_reg[7]_0\ : out STD_LOGIC;
    \reg_1294_reg[2]_0\ : out STD_LOGIC;
    \outpix_val_V_1_8_reg_5181_reg[3]_0\ : out STD_LOGIC;
    \outpix_val_V_1_8_reg_5181_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \redYuv_load_reg_5170_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \outpix_val_V_0_12_reg_5098_reg[6]_0\ : out STD_LOGIC;
    \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \ap_return_int_reg_reg[6]\ : out STD_LOGIC;
    \ap_return_int_reg_reg[9]\ : out STD_LOGIC;
    \rampStart_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_mul_reg_916_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVDelta_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln1302_2_fu_2448_p2__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1302_1_reg_4786_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_2 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \yCount_V_2_reg[3]\ : out STD_LOGIC;
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \outpix_val_V_0_14_reg_5140_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \outpix_val_V_1_16_reg_4499_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grnYuv_load_reg_5165 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln1607_3_reg_5083_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \outpix_val_V_2_15_reg_5145_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \outpix_val_V_2_6_reg_5120_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_1298_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \or_ln1765_2_reg_915_reg[0]_1\ : in STD_LOGIC;
    \rampVal_3_flag_0_fu_494_reg[0]_0\ : in STD_LOGIC;
    \hdata_flag_0_fu_430_reg[0]_0\ : in STD_LOGIC;
    \rampVal_2_flag_0_fu_410_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tpgSinTableArray_load_reg_48170 : in STD_LOGIC;
    \outpix_val_V_0_18_reg_5196_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[7]_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[5]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[4]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[1]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_1\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[3]_1\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[2]_1\ : in STD_LOGIC;
    select_ln1150_fu_3084_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \redYuv_load_reg_5170_reg[4]_0\ : in STD_LOGIC;
    \bluYuv_load_reg_5160_reg[6]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[1]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[7]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[6]_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[5]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[1]_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[4]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[2]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[0]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phi_mul_reg_916_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phi_mul_reg_916_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phi_mul_reg_916_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \blkYuv_load_reg_5155_reg[7]_0\ : in STD_LOGIC;
    and_ln1765_fu_361_p2 : in STD_LOGIC;
    \bSerie_V_reg[21]_1\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln1765_12_reg_927_reg[1]\ : in STD_LOGIC;
    \select_ln1765_12_reg_927_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[7]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \select_ln1765_8_reg_922_reg[1]\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[2]\ : in STD_LOGIC;
    \select_ln1765_8_reg_922_reg[1]_0\ : in STD_LOGIC;
    \select_ln1765_3_reg_910_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1765_3_reg_910_reg[0]\ : in STD_LOGIC;
    \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_i_2_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln1443_2_reg_557_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \vHatch[0]_i_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln1467_reg_576_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \xCount_V_2_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xCount_V_2_reg[9]_i_14\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_14_0\ : in STD_LOGIC;
    \xCount_V_2_reg[7]_0\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_14_1\ : in STD_LOGIC;
    \xCount_V_2_reg[9]_i_5\ : in STD_LOGIC;
    \xCount_V_2_reg[7]_1\ : in STD_LOGIC;
    \ap_return_int_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xCount_V_2_reg[7]_2\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1467_reg_576_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1467_reg_576_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xCount_V_2_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xCount_V_2_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rampVal_loc_0_fu_482_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \redYuv_load_reg_5170_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[5]_i_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[6]_i_7\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398[1]_i_2\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[1]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[1]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[1]_2\ : in STD_LOGIC;
    hdata_flag_0_fu_4300 : in STD_LOGIC;
    \outpix_val_V_0_14_reg_5140_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_2_4_fu_398_reg[3]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[2]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[2]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[2]_2\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[3]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[3]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[5]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[5]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390[1]_i_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_2\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \vBarSel_2_reg[0]_0\ : in STD_LOGIC;
    \hBarSel_3_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tpgBackground_U0_ap_start : in STD_LOGIC;
    start_for_tpgForeground_U0_full_n : in STD_LOGIC;
    bckgndYUV_full_n : in STD_LOGIC;
    \outpix_val_V_0_5_reg_5175_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_127_in : in STD_LOGIC;
    \select_ln1324_reg_5191_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]_2\ : in STD_LOGIC;
    \outpix_val_V_2_4_load_reg_5212_reg[3]_0\ : in STD_LOGIC;
    \rampVal_reg[0]_0\ : in STD_LOGIC;
    \rampVal_loc_0_fu_482_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln878_4_reg_4702_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]_3\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]_4\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[6]_5\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[0]_3\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[0]_1\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390_reg[0]_2\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[7]_i_9\ : in STD_LOGIC;
    \outpix_val_V_0_3_fu_390[0]_i_4_0\ : in STD_LOGIC;
    outpix_val_V_0_3_fu_3901128_out : in STD_LOGIC;
    \hdata_loc_0_fu_422_reg[0]_0\ : in STD_LOGIC;
    \rampVal_reg[0]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[2]_3\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[2]_4\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[2]_5\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394[5]_i_2_0\ : in STD_LOGIC;
    \outpix_val_V_1_8_reg_5181_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_1_1_fu_394_reg[7]_0\ : in STD_LOGIC;
    q1_reg : in STD_LOGIC;
    \ap_return_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1256_reg_4876_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_reg_0 : in STD_LOGIC;
    barWidth_cast_fu_1490_p1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln527_reg_4605_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \outpix_val_V_1_1_load_reg_5207_reg[7]_0\ : in STD_LOGIC;
    \outpix_val_V_1_1_load_reg_5207_reg[0]_0\ : in STD_LOGIC;
    \outpix_val_V_2_4_load_reg_5212_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_2_4_load_reg_5212_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    \outpix_val_V_1_8_reg_5181_reg[7]_2\ : in STD_LOGIC;
    \select_ln1581_reg_5093_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1581_reg_5093_reg[7]_2\ : in STD_LOGIC;
    add5_i_fu_1436_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_cast_fu_1420_p4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \rampStart_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_mul_reg_916_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_i_2_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tpgBarSelRgb_b_ce0 : in STD_LOGIC;
    grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_reg_0 : in STD_LOGIC;
    \reg_1302_reg[1]_1\ : in STD_LOGIC;
    tpgForeground_U0_srcImg_read : in STD_LOGIC;
    \rampVal_2_new_0_fu_406_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rampVal_3_new_0_fu_490_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hdata_new_0_fu_426_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_0_12_reg_5098_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1298_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RDEN : in STD_LOGIC;
    \g_2_reg_4801_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln1581_reg_5093_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outpix_val_V_1_1_fu_394_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \outpix_val_V_2_18_reg_5186_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zonePlateVDelta_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rampStart_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground : entity is "design_1_v_tpg_0_0_tpgBackground";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Sel_fu_1727_p4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln1248_fu_2948_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1248_reg_4946 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln1248_reg_49460 : STD_LOGIC;
  signal \add_ln1248_reg_4946[0]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1248_reg_4946[0]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln1248_reg_4946[1]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1248_reg_4946[2]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1248_reg_4946[2]_i_3_n_2\ : STD_LOGIC;
  signal add_ln1260_fu_2678_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln1260_reg_4884 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln1260_reg_48840 : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[0]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[31]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[31]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[31]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[31]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[31]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884[31]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1260_reg_4884_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal add_ln1301_1_reg_4780 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1301_1_reg_47800 : STD_LOGIC;
  signal add_ln1301_2_fu_2423_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln1301_3_fu_2429_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln1302_1_reg_4786 : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal add_ln1303_1_reg_5104 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1303_1_reg_51040 : STD_LOGIC;
  signal add_ln1303_2_fu_3724_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal add_ln1303_3_fu_3720_p2 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln1303_reg_4758 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1303_reg_47580 : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8_n_2\ : STD_LOGIC;
  signal \add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8_n_2\ : STD_LOGIC;
  signal add_ln1303_reg_4758_pp0_iter14_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1352_fu_2364_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal add_ln1398_fu_2614_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1517_fu_1737_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln1517_reg_4534 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln1517_reg_4534[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[3]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[3]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[3]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[7]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[7]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534[7]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1517_reg_4534_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal add_ln1632_fu_3152_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln213_fu_2006_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln213_reg_4662 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln213_reg_46620 : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[10]_i_9_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[3]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[4]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[4]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[4]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[4]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[4]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[4]_i_8_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[5]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[5]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[6]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[6]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[8]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[8]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[8]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[8]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[9]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[9]_i_4_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[9]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662[9]_i_6_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[4]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[9]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln213_reg_4662_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal add_ln691_3_fu_2054_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln691_fu_2122_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal and_ln1348_reg_4649 : STD_LOGIC;
  signal \and_ln1348_reg_4649[0]_i_1_n_2\ : STD_LOGIC;
  signal and_ln1348_reg_4649_pp0_iter1_reg : STD_LOGIC;
  signal \and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal and_ln1348_reg_4649_pp0_iter4_reg : STD_LOGIC;
  signal and_ln1391_reg_4698 : STD_LOGIC;
  signal \and_ln1391_reg_4698[0]_i_1_n_2\ : STD_LOGIC;
  signal and_ln1391_reg_4698_pp0_iter10_reg : STD_LOGIC;
  signal \and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7_n_2\ : STD_LOGIC;
  signal and_ln1391_reg_4698_pp0_iter9_reg : STD_LOGIC;
  signal and_ln1550_reg_4672 : STD_LOGIC;
  signal \and_ln1550_reg_4672[0]_i_1_n_2\ : STD_LOGIC;
  signal and_ln1550_reg_4672_pp0_iter10_reg : STD_LOGIC;
  signal \and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7_n_2\ : STD_LOGIC;
  signal and_ln1550_reg_4672_pp0_iter9_reg : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_1\ : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_condition_3977 : STD_LOGIC;
  signal ap_condition_420 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter13_i_1_n_2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter14\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter16\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter17_i_1_n_2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter17_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6 : STD_LOGIC;
  signal ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_phi_reg_pp0_iter11_shl_i321454_reg_10330 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[5]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter11_shl_i321458_reg_1013 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[5]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter11_shl_i386474_reg_968 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_phi_reg_pp0_iter11_shl_i386474_reg_968[4]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter11_shl_i386478_reg_948 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_phi_reg_pp0_iter11_shl_i386478_reg_948[4]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[2]_i_1_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[2]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter12_shl_i321453_reg_1071 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_3_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_3_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_4_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[2]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_sig_allocacmp_count_loc_0_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_sig_allocacmp_lhs : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_sig_allocacmp_outpix_val_V_0_3_load : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_sig_allocacmp_outpix_val_V_2_4_load : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bSerie_V_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal \^bserie_v_reg[25]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bSerie_V_reg[4]_srl17_n_2\ : STD_LOGIC;
  signal \bSerie_V_reg_n_2_[0]\ : STD_LOGIC;
  signal \bSerie_V_reg_n_2_[3]\ : STD_LOGIC;
  signal b_reg_4717 : STD_LOGIC;
  signal b_reg_47170 : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[0]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[1]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[2]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[3]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[4]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[5]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[6]_srl4_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter13_reg_reg[7]_srl4_n_2\ : STD_LOGIC;
  signal b_reg_4717_pp0_iter14_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \b_reg_4717_pp0_iter4_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[2]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[3]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[4]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[5]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[6]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter4_reg_reg[7]_srl2_n_2\ : STD_LOGIC;
  signal b_reg_4717_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \b_reg_4717_pp0_iter8_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[2]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[3]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[4]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[5]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[6]_srl2_n_2\ : STD_LOGIC;
  signal \b_reg_4717_pp0_iter8_reg_reg[7]_srl2_n_2\ : STD_LOGIC;
  signal b_reg_4717_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \b_reg_4717_reg_n_2_[0]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[1]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[2]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[3]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[4]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[5]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[6]\ : STD_LOGIC;
  signal \b_reg_4717_reg_n_2_[7]\ : STD_LOGIC;
  signal \^blkyuv_ce0\ : STD_LOGIC;
  signal bluYuv_U_n_2 : STD_LOGIC;
  signal bluYuv_U_n_3 : STD_LOGIC;
  signal bluYuv_U_n_4 : STD_LOGIC;
  signal \^bluyuv_load_reg_5160\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cmp11_i304_fu_1721_p2 : STD_LOGIC;
  signal cmp11_i304_reg_4529 : STD_LOGIC;
  signal \cmp11_i304_reg_4529[0]_i_2_n_2\ : STD_LOGIC;
  signal \cmp11_i304_reg_4529[0]_i_3_n_2\ : STD_LOGIC;
  signal \cmp11_i304_reg_4529[0]_i_4_n_2\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal count0 : STD_LOGIC;
  signal count_flag_0_fu_454 : STD_LOGIC;
  signal \count_flag_0_fu_454[0]_i_2_n_2\ : STD_LOGIC;
  signal count_loc_0_fu_446 : STD_LOGIC;
  signal \count_loc_0_fu_446[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[13]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[14]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[17]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[18]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[1]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[21]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[22]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[25]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[26]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[29]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[2]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[30]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[31]_i_2_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[31]_i_3_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[5]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[6]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446[9]_i_1_n_2\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[0]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[10]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[11]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[12]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[13]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[14]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[15]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[16]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[17]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[18]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[19]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[1]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[20]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[21]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[22]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[23]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[24]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[25]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[26]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[27]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[28]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[29]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[2]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[30]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[31]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[3]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[4]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[5]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[6]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[7]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[8]\ : STD_LOGIC;
  signal \count_loc_0_fu_446_reg_n_2_[9]\ : STD_LOGIC;
  signal count_new_0_fu_450 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_new_0_fu_450[31]_i_10_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_11_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_12_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_17_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_18_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_19_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_25_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_3_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_6_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_8_n_2\ : STD_LOGIC;
  signal \count_new_0_fu_450[31]_i_9_n_2\ : STD_LOGIC;
  signal data12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gSerie_V : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \gSerie_V_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal \gSerie_V_reg[4]_srl17_n_2\ : STD_LOGIC;
  signal g_2_reg_48010 : STD_LOGIC;
  signal \g_2_reg_4801[1]_i_3_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[1]_i_4_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[1]_i_5_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[5]_i_3_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[5]_i_4_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[5]_i_5_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[5]_i_6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801[7]_i_3_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6_n_2\ : STD_LOGIC;
  signal g_2_reg_4801_pp0_iter14_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \g_2_reg_4801_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \g_2_reg_4801_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[0]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[1]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[2]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[3]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[4]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[5]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[6]\ : STD_LOGIC;
  signal \g_2_reg_4801_reg_n_2_[7]\ : STD_LOGIC;
  signal g_reg_4712 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_reg_4712_pp0_iter5_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[1]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[2]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[3]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[4]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[5]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[6]_srl3_n_2\ : STD_LOGIC;
  signal \g_reg_4712_pp0_iter5_reg_reg[7]_srl3_n_2\ : STD_LOGIC;
  signal \^grnyuv_load_reg_5165\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_fu_3999_ce : STD_LOGIC;
  signal grp_fu_3999_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal grp_fu_4006_p0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_fu_4015_p0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_load_fu_1229_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_reg_int_s_fu_2324_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_reg_int_s_fu_2867_n_136 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_138 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_139 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_140 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_30 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_32 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_33 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_34 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_35 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_36 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_37 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_38 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_39 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_40 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_41 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_42 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_43 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_44 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_45 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_46 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_47 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_48 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_49 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_50 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_51 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_52 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_53 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_54 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_55 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_56 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_57 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_58 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_59 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_60 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_61 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_62 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_63 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_64 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_65 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_66 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_70 : STD_LOGIC;
  signal grp_reg_int_s_fu_2867_n_71 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_2543_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_2543_n_6 : STD_LOGIC;
  signal grp_tpgPatternCrossHatch_fu_1199_ap_return_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_tpgPatternCrossHatch_fu_1199_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_tpgPatternCrossHatch_fu_1199_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_tpgPatternCrossHatch_fu_1199_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_i_1_n_2 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_1_n_2 : STD_LOGIC;
  signal grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_2_n_2 : STD_LOGIC;
  signal guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel : STD_LOGIC;
  signal \guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel[0]_i_1_n_2\ : STD_LOGIC;
  signal guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4902 : STD_LOGIC;
  signal hBarSel : STD_LOGIC;
  signal \hBarSel[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel[0]_i_2_n_2\ : STD_LOGIC;
  signal \hBarSel[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel[2]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel[2]_i_2_n_2\ : STD_LOGIC;
  signal hBarSel_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal hBarSel_20 : STD_LOGIC;
  signal \hBarSel_2[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_2[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_2[2]_i_1_n_2\ : STD_LOGIC;
  signal hBarSel_3 : STD_LOGIC;
  signal \hBarSel_3[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_3[0]_i_2_n_2\ : STD_LOGIC;
  signal \hBarSel_3_loc_0_fu_414[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_3_loc_0_fu_414[0]_i_3_n_2\ : STD_LOGIC;
  signal \hBarSel_3_reg_n_2_[0]\ : STD_LOGIC;
  signal hBarSel_4_flag_0_fu_466 : STD_LOGIC;
  signal hBarSel_4_flag_0_fu_4660 : STD_LOGIC;
  signal \hBarSel_4_flag_0_fu_466[0]_i_1_n_2\ : STD_LOGIC;
  signal hBarSel_4_loc_0_fu_458 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hBarSel_4_loc_0_fu_458[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_4_loc_0_fu_458[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_4_loc_0_fu_458[2]_i_1_n_2\ : STD_LOGIC;
  signal hBarSel_4_loc_2_reg_1085 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hBarSel_4_loc_2_reg_1085[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_4_loc_2_reg_1085[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_4_loc_2_reg_1085[2]_i_1_n_2\ : STD_LOGIC;
  signal hBarSel_4_new_0_fu_462 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hBarSel_4_new_0_fu_462[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_4_new_0_fu_462[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_4_new_0_fu_462[2]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434[0]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434[1]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434[2]_i_1_n_2\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434[2]_i_4_n_2\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434_reg_n_2_[0]\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434_reg_n_2_[1]\ : STD_LOGIC;
  signal \hBarSel_loc_0_fu_434_reg_n_2_[2]\ : STD_LOGIC;
  signal \hBarSel_reg_n_2_[0]\ : STD_LOGIC;
  signal \hBarSel_reg_n_2_[1]\ : STD_LOGIC;
  signal \hBarSel_reg_n_2_[2]\ : STD_LOGIC;
  signal \^hdata_flag_0_fu_430\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[0]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[1]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[2]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[3]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[5]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[6]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[7]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_loc_0_fu_422[7]_i_2_n_2\ : STD_LOGIC;
  signal hdata_loc_0_fu_422_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hdata_new_0_fu_426[0]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[1]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[2]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[3]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[3]_i_2_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[4]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[4]_i_2_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[5]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[5]_i_2_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[6]_i_1_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[6]_i_2_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[7]_i_2_n_2\ : STD_LOGIC;
  signal \hdata_new_0_fu_426[7]_i_3_n_2\ : STD_LOGIC;
  signal hdata_new_0_fu_426_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hdata_reg0 : STD_LOGIC;
  signal icmp_ln1089_fu_1868_p2 : STD_LOGIC;
  signal \icmp_ln1089_reg_4609[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1089_reg_4609[0]_i_3_n_2\ : STD_LOGIC;
  signal icmp_ln1089_reg_4609_pp0_iter10_reg : STD_LOGIC;
  signal icmp_ln1089_reg_4609_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln1089_reg_4609_pp0_iter12_reg : STD_LOGIC;
  signal icmp_ln1089_reg_4609_pp0_iter13_reg : STD_LOGIC;
  signal icmp_ln1089_reg_4609_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7_n_2\ : STD_LOGIC;
  signal icmp_ln1089_reg_4609_pp0_iter9_reg : STD_LOGIC;
  signal \icmp_ln1089_reg_4609_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1110_reg_4668 : STD_LOGIC;
  signal \icmp_ln1110_reg_4668[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1110_reg_4668[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1110_reg_4668[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11_n_2\ : STD_LOGIC;
  signal icmp_ln1110_reg_4668_pp0_iter13_reg : STD_LOGIC;
  signal icmp_ln1110_reg_4668_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1225_reg_48690 : STD_LOGIC;
  signal \icmp_ln1225_reg_4869_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1256_reg_4876 : STD_LOGIC;
  signal icmp_ln1256_reg_4876_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln1258_fu_2669_p2 : STD_LOGIC;
  signal icmp_ln1258_reg_4880 : STD_LOGIC;
  signal icmp_ln1258_reg_4880_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln1262_fu_2840_p2 : STD_LOGIC;
  signal icmp_ln1262_reg_4912 : STD_LOGIC;
  signal \icmp_ln1262_reg_4912[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1264_fu_2856_p2 : STD_LOGIC;
  signal icmp_ln1264_reg_4916 : STD_LOGIC;
  signal \icmp_ln1264_reg_4916[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1342_reg_4645 : STD_LOGIC;
  signal \icmp_ln1342_reg_4645[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1342_reg_4645_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1342_reg_4645_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1342_reg_4645_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln1342_reg_4645_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln1386_reg_4641 : STD_LOGIC;
  signal \icmp_ln1386_reg_4641[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1386_reg_4641_pp0_iter10_reg : STD_LOGIC;
  signal icmp_ln1386_reg_4641_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6_n_2\ : STD_LOGIC;
  signal icmp_ln1386_reg_4641_pp0_iter8_reg : STD_LOGIC;
  signal \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1545_reg_4622 : STD_LOGIC;
  signal \icmp_ln1545_reg_4622[0]_i_1_n_2\ : STD_LOGIC;
  signal icmp_ln1545_reg_4622_pp0_iter10_reg : STD_LOGIC;
  signal icmp_ln1545_reg_4622_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6_n_2\ : STD_LOGIC;
  signal icmp_ln1545_reg_4622_pp0_iter8_reg : STD_LOGIC;
  signal \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln1599_reg_4617[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1599_reg_4617[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11_n_2\ : STD_LOGIC;
  signal icmp_ln1599_reg_4617_pp0_iter13_reg : STD_LOGIC;
  signal icmp_ln1599_reg_4617_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln1599_reg_4617_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1607_1_fu_1748_p2 : STD_LOGIC;
  signal icmp_ln1607_1_reg_4545 : STD_LOGIC;
  signal \icmp_ln1607_2_reg_4556[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln1607_2_reg_4556_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln1607_fu_1742_p2 : STD_LOGIC;
  signal icmp_ln1607_reg_4539 : STD_LOGIC;
  signal icmp_ln527_fu_1863_p2 : STD_LOGIC;
  signal \icmp_ln527_reg_4605[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter12_reg : STD_LOGIC;
  signal \icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter15_reg : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\ : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\ : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal icmp_ln527_reg_4605_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter3_reg : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter5_reg : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter6_reg\ : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter7_reg : STD_LOGIC;
  signal \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln527_reg_4605_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln878_2_fu_2038_p2 : STD_LOGIC;
  signal icmp_ln878_3_fu_2001_p2 : STD_LOGIC;
  signal icmp_ln878_3_reg_4658 : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9_n_2\ : STD_LOGIC;
  signal icmp_ln878_3_reg_4658_pp0_iter11_reg : STD_LOGIC;
  signal icmp_ln878_3_reg_4658_pp0_iter12_reg : STD_LOGIC;
  signal icmp_ln878_3_reg_4658_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \icmp_ln878_3_reg_4658_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln878_4_fu_2138_p2 : STD_LOGIC;
  signal icmp_ln878_4_reg_4702 : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702[0]_i_9_n_2\ : STD_LOGIC;
  signal icmp_ln878_4_reg_4702_pp0_iter10_reg : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln878_4_reg_4702_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln878_5_fu_2070_p2 : STD_LOGIC;
  signal icmp_ln878_5_reg_4676 : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_1_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676[0]_i_9_n_2\ : STD_LOGIC;
  signal icmp_ln878_5_reg_4676_pp0_iter10_reg : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln878_5_reg_4676_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln878_fu_2106_p2 : STD_LOGIC;
  signal int_ap_start_i_10_n_2 : STD_LOGIC;
  signal int_ap_start_i_6_n_2 : STD_LOGIC;
  signal int_ap_start_i_8_n_2 : STD_LOGIC;
  signal int_ap_start_i_9_n_2 : STD_LOGIC;
  signal int_ap_start_reg_i_2_n_5 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_2 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_3 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_4 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_5 : STD_LOGIC;
  signal \^int_bckgndid_reg[0]\ : STD_LOGIC;
  signal \^int_height_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_22 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_23 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_24 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_25 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_26 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_27 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_28 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_29 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_30 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_31 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_32 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_33 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_34 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_35 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_36 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_0_n_37 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_1_n_14 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_1_n_15 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_1_n_16 : STD_LOGIC;
  signal lshr_ln1_reg_4807_reg_1_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_2 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_3 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_4 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_5 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_6 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_7 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_8 : STD_LOGIC;
  signal mac_muladd_16s_16s_16ns_16_4_1_U36_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_6s_16s_16_4_1_U38_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_7s_16s_16_4_1_U35_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8s_15ns_16_4_1_U33_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_8s_16s_16_4_1_U32_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_2 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_9 : STD_LOGIC;
  signal mul_ln1301_2_reg_4774 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mul_ln1301_2_reg_47740 : STD_LOGIC;
  signal mul_ln1363_reg_5011 : STD_LOGIC_VECTOR ( 27 downto 26 );
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[19]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[20]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[21]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[22]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[23]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[24]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[25]\ : STD_LOGIC;
  signal \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[26]\ : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_10 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_11 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_12 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_13 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_14 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_15 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_16 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_17 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_18 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_19 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_2 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_20 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_21 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_22 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_23 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_24 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_25 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_26 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_27 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_28 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_29 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_3 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_4 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_5 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_6 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_7 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_8 : STD_LOGIC;
  signal mul_mul_20s_9ns_28_4_1_U37_n_9 : STD_LOGIC;
  signal or_ln1607_fu_1754_p2 : STD_LOGIC;
  signal or_ln1607_reg_4551 : STD_LOGIC;
  signal outpix_val_V_0_12_fu_3187_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^outpix_val_v_0_12_reg_5098_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_14_fu_3283_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_15_reg_5088 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\ : STD_LOGIC;
  signal outpix_val_V_0_18_fu_3848_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_18_reg_5196 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \outpix_val_V_0_18_reg_5196[4]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_18_reg_5196[5]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_18_reg_5196[7]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_18_reg_5196[7]_i_3_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_0_18_reg_5196_reg[1]_0\ : STD_LOGIC;
  signal \^outpix_val_v_0_18_reg_5196_reg[2]_0\ : STD_LOGIC;
  signal \^outpix_val_v_0_18_reg_5196_reg[4]_0\ : STD_LOGIC;
  signal \^outpix_val_v_0_18_reg_5196_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \outpix_val_V_0_19_reg_4796[0]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[1]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[2]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_16_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[3]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[4]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[5]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[6]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_12_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_14_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_16_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_17_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_18_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_19_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_20_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_21_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796[7]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6_n_2\ : STD_LOGIC;
  signal outpix_val_V_0_19_reg_4796_pp0_iter14_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[0]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[1]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[2]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[3]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[4]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[5]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[6]\ : STD_LOGIC;
  signal \outpix_val_V_0_19_reg_4796_reg_n_2_[7]\ : STD_LOGIC;
  signal outpix_val_V_0_20_reg_4584 : STD_LOGIC;
  signal \outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_0_20_reg_4584_pp0_iter12_reg\ : STD_LOGIC;
  signal outpix_val_V_0_20_reg_4584_pp0_iter13_reg : STD_LOGIC;
  signal \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\ : STD_LOGIC;
  signal outpix_val_V_0_20_reg_4584_pp0_iter1_reg : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[0]_i_8_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[0]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[1]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[2]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_10_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[4]_i_11_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[5]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_33_n_2\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390[7]_i_34_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_0_3_fu_390_reg[2]_0\ : STD_LOGIC;
  signal \^outpix_val_v_0_3_fu_390_reg[3]_0\ : STD_LOGIC;
  signal \^outpix_val_v_0_3_fu_390_reg[6]_0\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390_reg_n_2_[0]\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390_reg_n_2_[1]\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390_reg_n_2_[4]\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390_reg_n_2_[5]\ : STD_LOGIC;
  signal \outpix_val_V_0_3_fu_390_reg_n_2_[7]\ : STD_LOGIC;
  signal outpix_val_V_0_3_load_reg_52020 : STD_LOGIC;
  signal outpix_val_V_0_5_fu_3341_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^outpix_val_v_0_5_reg_5175_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_10_fu_3276_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_10_reg_5135 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal outpix_val_V_1_16_reg_4499 : STD_LOGIC;
  signal outpix_val_V_1_1_fu_394 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_1_1_fu_394[0]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[1]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[1]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[2]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[2]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[3]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[3]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[3]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_15_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_3_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[5]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[6]_i_9_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_4_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_fu_394[7]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[0]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[0]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[1]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[1]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[2]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[2]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[3]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[3]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[4]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[4]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[5]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[5]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[6]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[6]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[7]_i_1_n_2\ : STD_LOGIC;
  signal \outpix_val_V_1_1_load_reg_5207[7]_i_2_n_2\ : STD_LOGIC;
  signal outpix_val_V_1_8_fu_3622_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_8_reg_5181 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_1_8_reg_5181_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal outpix_val_V_1_reg_5115 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^outpix_val_v_1_reg_5115_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal outpix_val_V_2_13_reg_5077 : STD_LOGIC;
  signal \^outpix_val_v_2_13_reg_5077_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_15_fu_3290_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_18_fu_3756_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_18_reg_5186 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^outpix_val_v_2_18_reg_5186_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal outpix_val_V_2_4_fu_398 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \outpix_val_V_2_4_fu_398[3]_i_6_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[5]_i_7_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_fu_398[6]_i_9_n_2\ : STD_LOGIC;
  signal \^outpix_val_v_2_4_fu_398_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \outpix_val_V_2_4_load_reg_5212[1]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_load_reg_5212[2]_i_2_n_2\ : STD_LOGIC;
  signal \outpix_val_V_2_4_load_reg_5212[4]_i_2_n_2\ : STD_LOGIC;
  signal p : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in21_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_235_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_77_in : STD_LOGIC;
  signal p_96_in : STD_LOGIC;
  signal phi_mul_reg_916 : STD_LOGIC;
  signal phi_mul_reg_9160 : STD_LOGIC;
  signal phi_mul_reg_916_reg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^phi_mul_reg_916_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rSerie_V : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \rSerie_V_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal \^rserie_v_reg[27]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rSerie_V_reg[4]_srl17_n_2\ : STD_LOGIC;
  signal r_reg_4706 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_reg_4706_pp0_iter5_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[1]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[2]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[3]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[4]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[5]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[6]_srl3_n_2\ : STD_LOGIC;
  signal \r_reg_4706_pp0_iter5_reg_reg[7]_srl3_n_2\ : STD_LOGIC;
  signal r_reg_4706_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampStart_1_reg_4487 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^rampstart_1_reg_4487_reg[7]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rampStart_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^rampstart_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rampVal : STD_LOGIC;
  signal \rampVal[0]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[1]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[2]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[3]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[4]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[4]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal[5]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[5]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal[6]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal[7]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal[7]_i_4_n_2\ : STD_LOGIC;
  signal rampVal_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampVal_1_reg0 : STD_LOGIC;
  signal rampVal_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampVal_20 : STD_LOGIC;
  signal \^rampval_2_flag_0_fu_410\ : STD_LOGIC;
  signal rampVal_2_loc_0_fu_402 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rampVal_2_loc_0_fu_402[0]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[1]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[2]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[3]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[4]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[5]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[6]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[7]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_loc_0_fu_402[7]_i_2_n_2\ : STD_LOGIC;
  signal rampVal_2_new_0_fu_406 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rampVal_2_new_0_fu_406[4]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406[4]_i_3_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406[4]_i_4_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406[4]_i_5_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406[7]_i_3_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406[7]_i_4_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406[7]_i_5_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \rampVal_2_new_0_fu_406_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \^rampval_3_flag_0_fu_494\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[0]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[1]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[2]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[3]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[4]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[5]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[6]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[7]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_loc_0_fu_486[7]_i_2_n_2\ : STD_LOGIC;
  signal rampVal_3_loc_0_fu_486_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rampVal_3_new_0_fu_490[0]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[1]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[2]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[3]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[3]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[4]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[4]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[5]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[5]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[6]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[6]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[7]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_3_new_0_fu_490[7]_i_3_n_2\ : STD_LOGIC;
  signal rampVal_3_new_0_fu_490_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rampVal_loc_0_fu_482[0]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[1]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[2]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[2]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[3]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[3]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[4]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[5]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[6]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[7]_i_1_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[7]_i_2_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[7]_i_3_n_2\ : STD_LOGIC;
  signal \rampVal_loc_0_fu_482[7]_i_4_n_2\ : STD_LOGIC;
  signal \^rampval_loc_0_fu_482_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rampVal_reg_n_2_[0]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[1]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[2]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[3]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[4]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[5]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[6]\ : STD_LOGIC;
  signal \rampVal_reg_n_2_[7]\ : STD_LOGIC;
  signal redYuv_U_n_2 : STD_LOGIC;
  signal redYuv_U_n_3 : STD_LOGIC;
  signal redYuv_U_n_4 : STD_LOGIC;
  signal \^redyuv_load_reg_5170\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal reg_1294 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^reg_1302\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1302_reg[1]_0\ : STD_LOGIC;
  signal \^reg_1306\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1306_reg[1]_0\ : STD_LOGIC;
  signal \^reg_1306_reg[1]_1\ : STD_LOGIC;
  signal \^reg_1310\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s0 : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_1_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_2_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_3_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_4_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_5_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_6_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478[0]_i_8_n_2\ : STD_LOGIC;
  signal \s_flag_0_fu_478_reg_n_2_[0]\ : STD_LOGIC;
  signal s_loc_0_fu_470 : STD_LOGIC;
  signal \s_loc_0_fu_470[31]_i_3_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[31]_i_4_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[31]_i_5_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470[31]_i_7_n_2\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[0]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[10]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[11]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[12]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[13]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[14]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[15]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[16]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[17]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[18]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[19]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[1]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[20]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[21]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[22]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[23]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[24]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[25]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[26]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[27]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[28]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[29]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[2]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[30]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[31]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[3]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[4]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[5]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[6]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[7]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[8]\ : STD_LOGIC;
  signal \s_loc_0_fu_470_reg_n_2_[9]\ : STD_LOGIC;
  signal \s_new_0_fu_474[17]_i_3_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474[31]_i_1_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474[31]_i_2_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474[31]_i_4_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474[31]_i_6_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474[31]_i_8_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474[31]_i_9_n_2\ : STD_LOGIC;
  signal \s_new_0_fu_474__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \select_ln1225_1_reg_4896[31]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[0]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[10]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[11]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[12]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[13]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[14]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[15]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[16]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[17]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[18]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[19]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[1]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[20]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[21]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[22]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[23]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[24]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[25]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[26]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[27]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[28]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[29]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[2]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[30]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[31]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[3]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[4]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[5]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[6]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[7]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[8]\ : STD_LOGIC;
  signal \select_ln1225_1_reg_4896_reg_n_2_[9]\ : STD_LOGIC;
  signal select_ln1252_fu_3268_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1324_fu_3766_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1324_reg_5191 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln1324_reg_5191[3]_i_10_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_11_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_12_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_13_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_14_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_15_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_16_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_4_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_5_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_6_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_7_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[3]_i_9_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_10_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_11_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_14_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_15_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_16_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_17_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_19_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_20_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_21_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_22_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_24_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_25_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_26_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_27_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_28_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_29_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_30_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_31_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_8_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191[7]_i_9_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_8_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \^select_ln1324_reg_5191_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln1324_reg_5191_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_18_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_18_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_18_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_23_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_23_n_5\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \select_ln1324_reg_5191_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal select_ln1423_reg_5125 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \select_ln1423_reg_5125[7]_i_1_n_2\ : STD_LOGIC;
  signal \^select_ln1423_reg_5125_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln1581_reg_5093 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal select_ln1599_fu_3099_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln1607_3_reg_5083[0]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[1]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[2]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[3]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[4]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[5]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[6]_i_1_n_2\ : STD_LOGIC;
  signal \select_ln1607_3_reg_5083[7]_i_1_n_2\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_2 : STD_LOGIC;
  signal tmp_22_fu_3819_p3 : STD_LOGIC;
  signal tmp_23_fu_2830_p4 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal tpgBarSelRgb_b_U_n_2 : STD_LOGIC;
  signal tpgBarSelRgb_b_U_n_7 : STD_LOGIC;
  signal tpgBarSelRgb_g_U_n_2 : STD_LOGIC;
  signal tpgBarSelRgb_g_U_n_9 : STD_LOGIC;
  signal tpgBarSelRgb_r_U_n_11 : STD_LOGIC;
  signal tpgBarSelRgb_r_U_n_2 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_2 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_3 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_4 : STD_LOGIC;
  signal tpgBarSelYuv_u_U_n_5 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_11 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_12 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_13 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_14 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_2 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_3 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_4 : STD_LOGIC;
  signal tpgBarSelYuv_v_U_n_5 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_2 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_3 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_4 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_5 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_6 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_7 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_8 : STD_LOGIC;
  signal tpgBarSelYuv_y_U_n_9 : STD_LOGIC;
  signal tpgCheckerBoardArray_U_n_3 : STD_LOGIC;
  signal tpgCheckerBoardArray_U_n_4 : STD_LOGIC;
  signal tpgCheckerBoardArray_U_n_5 : STD_LOGIC;
  signal tpgCheckerBoardArray_U_n_6 : STD_LOGIC;
  signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tpgSinTableArray_9bit_U_n_2 : STD_LOGIC;
  signal tpgSinTableArray_9bit_U_n_39 : STD_LOGIC;
  signal tpgSinTableArray_9bit_U_n_47 : STD_LOGIC;
  signal tpgSinTableArray_9bit_U_n_55 : STD_LOGIC;
  signal tpgSinTableArray_9bit_U_n_56 : STD_LOGIC;
  signal tpgSinTableArray_9bit_U_n_57 : STD_LOGIC;
  signal tpgSinTableArray_9bit_U_n_58 : STD_LOGIC;
  signal tpgSinTableArray_ce0 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_10 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_11 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_12 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_13 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_14 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_15 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_16 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_17 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_18 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_19 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_20 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_6 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_7 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_8 : STD_LOGIC;
  signal tpgTartanBarArray_U_n_9 : STD_LOGIC;
  signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trunc_ln1363_2_reg_5130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln1363_2_reg_5130[0]_i_10_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_11_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_13_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_14_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_15_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_16_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_18_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_19_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_20_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_21_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_22_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_23_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_24_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[0]_i_9_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[4]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[4]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[4]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[4]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[7]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[7]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130[7]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1363_2_reg_5130_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln1363_reg_5017 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal trunc_ln1578_fu_2890_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trunc_ln527_1_fu_1855_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vBarSel : STD_LOGIC;
  signal vBarSel7_out : STD_LOGIC;
  signal \vBarSel[0]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel[1]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel[1]_i_2_n_2\ : STD_LOGIC;
  signal \vBarSel[2]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel[2]_i_3_n_2\ : STD_LOGIC;
  signal \vBarSel[2]_i_4_n_2\ : STD_LOGIC;
  signal vBarSel_2 : STD_LOGIC;
  signal \vBarSel_2[0]_i_1_n_2\ : STD_LOGIC;
  signal vBarSel_2_loc_0_fu_418 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \vBarSel_2_loc_0_fu_418[0]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel_2_loc_0_fu_418[0]_i_2_n_2\ : STD_LOGIC;
  signal \vBarSel_2_loc_0_fu_418[0]_i_3_n_2\ : STD_LOGIC;
  signal \vBarSel_2_loc_0_fu_418[0]_i_4_n_2\ : STD_LOGIC;
  signal \vBarSel_2_reg_n_2_[0]\ : STD_LOGIC;
  signal vBarSel_loc_0_fu_438 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \vBarSel_loc_0_fu_438[0]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[0]_i_2_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[1]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[1]_i_2_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[2]_i_1_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[2]_i_2_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[2]_i_3_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[2]_i_4_n_2\ : STD_LOGIC;
  signal \vBarSel_loc_0_fu_438[2]_i_5_n_2\ : STD_LOGIC;
  signal \vBarSel_reg_n_2_[0]\ : STD_LOGIC;
  signal \vBarSel_reg_n_2_[1]\ : STD_LOGIC;
  signal \vBarSel_reg_n_2_[2]\ : STD_LOGIC;
  signal \xBar_V[10]_i_1_n_2\ : STD_LOGIC;
  signal \xBar_V[10]_i_2_n_2\ : STD_LOGIC;
  signal \xBar_V[10]_i_5_n_2\ : STD_LOGIC;
  signal \xBar_V[10]_i_6_n_2\ : STD_LOGIC;
  signal \xBar_V[10]_i_7_n_2\ : STD_LOGIC;
  signal \xBar_V[3]_i_2_n_2\ : STD_LOGIC;
  signal \xBar_V[3]_i_3_n_2\ : STD_LOGIC;
  signal \xBar_V[3]_i_4_n_2\ : STD_LOGIC;
  signal \xBar_V[3]_i_5_n_2\ : STD_LOGIC;
  signal \xBar_V[3]_i_6_n_2\ : STD_LOGIC;
  signal \xBar_V[7]_i_2_n_2\ : STD_LOGIC;
  signal \xBar_V[7]_i_3_n_2\ : STD_LOGIC;
  signal \xBar_V[7]_i_4_n_2\ : STD_LOGIC;
  signal \xBar_V[7]_i_5_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_3_n_8\ : STD_LOGIC;
  signal \xBar_V_reg[10]_i_3_n_9\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \xBar_V_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \xBar_V_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[0]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[10]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[1]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[2]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[3]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[4]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[5]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[6]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[7]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[8]\ : STD_LOGIC;
  signal \xBar_V_reg_n_2_[9]\ : STD_LOGIC;
  signal xCount_V : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal xCount_V1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \xCount_V[3]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V[3]_i_3_n_2\ : STD_LOGIC;
  signal \xCount_V[3]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V[3]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V[3]_i_6_n_2\ : STD_LOGIC;
  signal \xCount_V[3]_i_7_n_2\ : STD_LOGIC;
  signal \xCount_V[7]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V[7]_i_3_n_2\ : STD_LOGIC;
  signal \xCount_V[7]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V[7]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V[9]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V[9]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V[9]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V[9]_i_5_n_2\ : STD_LOGIC;
  signal xCount_V_3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal xCount_V_31_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \xCount_V_3[3]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_3_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_6_n_2\ : STD_LOGIC;
  signal \xCount_V_3[3]_i_9_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_3_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_4_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_6_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_7_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_8_n_2\ : STD_LOGIC;
  signal \xCount_V_3[7]_i_9_n_2\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_11_n_2\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_2_n_2\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_5_n_2\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_6_n_2\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_7_n_2\ : STD_LOGIC;
  signal \xCount_V_3[9]_i_8_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \xCount_V_3_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \xCount_V_3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_3_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \xCount_V_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \xCount_V_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \xCount_V_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \xCount_V_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \xCount_V_reg[9]_i_3_n_5\ : STD_LOGIC;
  signal \x_2_reg_4579[0]_i_2_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[0]_i_3_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[0]_i_4_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[0]_i_5_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[12]_i_2_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[12]_i_3_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[12]_i_4_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[12]_i_5_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[4]_i_2_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[4]_i_3_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[4]_i_4_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[4]_i_5_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[8]_i_2_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[8]_i_3_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[8]_i_4_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579[8]_i_5_n_2\ : STD_LOGIC;
  signal x_2_reg_4579_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_2_reg_4579_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_2_reg_4579_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal x_reg_904 : STD_LOGIC;
  signal x_reg_904_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_reg_904_pp0_iter8_reg_reg[0]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[10]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[11]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[12]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[13]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[14]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[15]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[1]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[2]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[3]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[4]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[5]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[6]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[7]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[8]_srl7_n_2\ : STD_LOGIC;
  signal \x_reg_904_pp0_iter8_reg_reg[9]_srl7_n_2\ : STD_LOGIC;
  signal x_reg_904_pp0_iter9_reg : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \^x_reg_904_pp0_iter9_reg_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \x_reg_904_reg_n_2_[0]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[10]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[11]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[12]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[13]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[14]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[15]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[1]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[2]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[3]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[4]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[5]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[6]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[7]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[8]\ : STD_LOGIC;
  signal \x_reg_904_reg_n_2_[9]\ : STD_LOGIC;
  signal xor_ln1349_1_fu_3514_p2 : STD_LOGIC;
  signal xor_ln1349_fu_3478_p2 : STD_LOGIC;
  signal yCount_V : STD_LOGIC;
  signal yCount_V0 : STD_LOGIC;
  signal \yCount_V[0]_i_1_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_10_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_11_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_12_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_13_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_14_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_15_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_16_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_17_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_18_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_19_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_4_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_6_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_7_n_2\ : STD_LOGIC;
  signal \yCount_V[9]_i_9_n_2\ : STD_LOGIC;
  signal yCount_V_3 : STD_LOGIC;
  signal yCount_V_30 : STD_LOGIC;
  signal \yCount_V_3[0]_i_1_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_10_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_11_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_12_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_13_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_14_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_15_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_16_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_17_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_18_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_19_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_21_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_23_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_25_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_4_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_5_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_7_n_2\ : STD_LOGIC;
  signal \yCount_V_3[9]_i_9_n_2\ : STD_LOGIC;
  signal yCount_V_3_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \yCount_V_3_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_8_n_2\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_8_n_4\ : STD_LOGIC;
  signal \yCount_V_3_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal yCount_V_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \yCount_V_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \yCount_V_reg[9]_i_8_n_2\ : STD_LOGIC;
  signal \yCount_V_reg[9]_i_8_n_3\ : STD_LOGIC;
  signal \yCount_V_reg[9]_i_8_n_4\ : STD_LOGIC;
  signal \yCount_V_reg[9]_i_8_n_5\ : STD_LOGIC;
  signal y_2_fu_1706_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_2_reg_4520 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_2_reg_4520_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_2_reg_4520_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal y_reg_892 : STD_LOGIC;
  signal \^y_reg_892_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \y_reg_892_reg_n_2_[10]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[11]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[12]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[13]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[14]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[3]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[4]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[5]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[8]\ : STD_LOGIC;
  signal \y_reg_892_reg_n_2_[9]\ : STD_LOGIC;
  signal zext_ln1302_fu_2441_p1 : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal zext_ln1346_fu_1991_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zonePlateVAddr : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[11]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[15]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[3]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr[7]_i_9_n_2\ : STD_LOGIC;
  signal zonePlateVAddr_loc_0_fu_442 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \zonePlateVAddr_loc_0_fu_442[0]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[10]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[11]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[11]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[11]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[11]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[11]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[12]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[13]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[14]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[15]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[15]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[15]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[15]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[15]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[1]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[2]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[3]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[3]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[3]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[3]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[3]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[4]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[5]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[6]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[7]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[7]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[7]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[7]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[7]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[8]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442[9]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal zonePlateVAddr_loc_0_load_1_reg_4764 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_2_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_3_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_4_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_5_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_6_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_7_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_8_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_9_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \zonePlateVAddr_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[10]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[11]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[12]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[13]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[14]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[15]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[7]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[8]\ : STD_LOGIC;
  signal \zonePlateVAddr_reg_n_2_[9]\ : STD_LOGIC;
  signal zonePlateVDelta : STD_LOGIC;
  signal \zonePlateVDelta[15]_i_3_n_2\ : STD_LOGIC;
  signal \^zoneplatevdelta_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln1260_reg_4884_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln1260_reg_4884_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln1517_reg_4534_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln213_reg_4662_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln213_reg_4662_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_2_reg_4801_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_g_2_reg_4801_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g_2_reg_4801_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln527_reg_4605_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln527_reg_4605_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln527_reg_4605_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_reg_4658_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_reg_4658_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_reg_4658_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln878_3_reg_4658_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_3_reg_4658_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_4_reg_4702_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln878_4_reg_4702_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_4_reg_4702_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_5_reg_4676_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln878_5_reg_4676_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln878_5_reg_4676_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_start_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_int_ap_start_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_start_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln1_reg_4807_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln1_reg_4807_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln1_reg_4807_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln1_reg_4807_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln1_reg_4807_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln1_reg_4807_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_lshr_ln1_reg_4807_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_lshr_ln1_reg_4807_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_lshr_ln1_reg_4807_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_rampVal_2_new_0_fu_406_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rampVal_2_new_0_fu_406_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln1324_reg_5191_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln1324_reg_5191_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln1363_2_reg_5130_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xBar_V_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_xBar_V_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_2_reg_4579_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_yCount_V_3_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_yCount_V_3_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yCount_V_3_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yCount_V_reg[9]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_yCount_V_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_yCount_V_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_2_reg_4520_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_2_reg_4520_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zonePlateVAddr_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \add_ln1248_reg_4946[0]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \add_ln1260_reg_4884[0]_i_9\ : label is "soft_lutpair346";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1260_reg_4884_reg[8]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8 ";
  attribute srl_bus_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg ";
  attribute srl_name of \add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8\ : label is "inst/\tpgBackground_U0/add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8 ";
  attribute ADDER_THRESHOLD of \add_ln1517_reg_4534_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1517_reg_4534_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_10\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_11\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_3\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_6\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_7\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_8\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[10]_i_9\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln213_reg_4662[3]_i_2\ : label is "soft_lutpair304";
  attribute ADDER_THRESHOLD of \add_ln213_reg_4662_reg[4]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln213_reg_4662_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln213_reg_4662_reg[9]_i_3\ : label is 35;
  attribute srl_bus_name of \and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/and_ln1348_reg_4649_pp0_iter3_reg_reg ";
  attribute srl_name of \and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/and_ln1391_reg_4698_pp0_iter8_reg_reg ";
  attribute srl_name of \and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/and_ln1550_reg_4672_pp0_iter8_reg_reg ";
  attribute srl_name of \and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7 ";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair355";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter13_i_1 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[4]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[5]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142[1]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4\ : label is "soft_lutpair321";
  attribute srl_bus_name of \bSerie_V_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/bSerie_V_reg ";
  attribute srl_name of \bSerie_V_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/bSerie_V_reg[1]_srl2 ";
  attribute srl_bus_name of \bSerie_V_reg[4]_srl17\ : label is "inst/\tpgBackground_U0/bSerie_V_reg ";
  attribute srl_name of \bSerie_V_reg[4]_srl17\ : label is "inst/\tpgBackground_U0/bSerie_V_reg[4]_srl17 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[0]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[0]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[1]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[1]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[2]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[2]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[3]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[3]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[4]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[4]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[5]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[5]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[6]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[6]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter13_reg_reg[7]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter13_reg_reg[7]_srl4\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter13_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter4_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[2]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[2]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[3]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[3]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[4]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[4]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[5]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[5]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[6]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[6]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \b_reg_4717_pp0_iter8_reg_reg[7]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg ";
  attribute srl_name of \b_reg_4717_pp0_iter8_reg_reg[7]_srl2\ : label is "inst/\tpgBackground_U0/b_reg_4717_pp0_iter8_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \cmp11_i304_reg_4529[0]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \cmp11_i304_reg_4529[0]_i_4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[10]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[11]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[12]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[13]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[14]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[15]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[16]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[17]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[18]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[19]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[1]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[20]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[21]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[22]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[23]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[24]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[25]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[26]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[27]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[28]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[29]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[2]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[30]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[31]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[3]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[4]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[5]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[6]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[7]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[8]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \count_loc_0_fu_446[9]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \count_new_0_fu_450[31]_i_25\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \count_new_0_fu_450[31]_i_6\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \count_new_0_fu_450[31]_i_8\ : label is "soft_lutpair308";
  attribute srl_bus_name of \gSerie_V_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/gSerie_V_reg ";
  attribute srl_name of \gSerie_V_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/gSerie_V_reg[1]_srl2 ";
  attribute srl_bus_name of \gSerie_V_reg[4]_srl17\ : label is "inst/\tpgBackground_U0/gSerie_V_reg ";
  attribute srl_name of \gSerie_V_reg[4]_srl17\ : label is "inst/\tpgBackground_U0/gSerie_V_reg[4]_srl17 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg ";
  attribute srl_name of \g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6\ : label is "inst/\tpgBackground_U0/g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \g_reg_4712_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg ";
  attribute srl_name of \g_reg_4712_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\tpgBackground_U0/g_reg_4712_pp0_iter5_reg_reg[7]_srl3 ";
  attribute SOFT_HLUTNM of \hBarSel[0]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \hBarSel[2]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \hBarSel_3[0]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \hBarSel_3_loc_0_fu_414[0]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \hBarSel_4_new_0_fu_462[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \hBarSel_loc_0_fu_434[2]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \hdata_loc_0_fu_422[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_426[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \hdata_new_0_fu_426[3]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \icmp_ln1089_reg_4609[0]_i_1\ : label is "soft_lutpair397";
  attribute srl_bus_name of \icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/icmp_ln1089_reg_4609_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7 ";
  attribute SOFT_HLUTNM of \icmp_ln1110_reg_4668[0]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \icmp_ln1110_reg_4668[0]_i_3\ : label is "soft_lutpair305";
  attribute srl_bus_name of \icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11\ : label is "inst/\tpgBackground_U0/icmp_ln1110_reg_4668_pp0_iter12_reg_reg ";
  attribute srl_name of \icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11\ : label is "inst/\tpgBackground_U0/icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11 ";
  attribute SOFT_HLUTNM of \icmp_ln1256_reg_4876[0]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \icmp_ln1262_reg_4912[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \icmp_ln1342_reg_4645[0]_i_1\ : label is "soft_lutpair305";
  attribute srl_bus_name of \icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/icmp_ln1386_reg_4641_pp0_iter7_reg_reg ";
  attribute srl_name of \icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/icmp_ln1545_reg_4622_pp0_iter7_reg_reg ";
  attribute srl_name of \icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11\ : label is "inst/\tpgBackground_U0/icmp_ln1599_reg_4617_pp0_iter12_reg_reg ";
  attribute srl_name of \icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11\ : label is "inst/\tpgBackground_U0/icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11 ";
  attribute SOFT_HLUTNM of \icmp_ln1607_1_reg_4545[0]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \icmp_ln1607_reg_4539[0]_i_1\ : label is "soft_lutpair400";
  attribute srl_bus_name of \icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/icmp_ln527_reg_4605_pp0_iter14_reg_reg ";
  attribute srl_name of \icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2\ : label is "inst/\tpgBackground_U0/icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9\ : label is "inst/\tpgBackground_U0/icmp_ln878_3_reg_4658_pp0_iter10_reg_reg ";
  attribute srl_name of \icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9\ : label is "inst/\tpgBackground_U0/icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9 ";
  attribute srl_bus_name of \icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\tpgBackground_U0/icmp_ln878_4_reg_4702_pp0_iter9_reg_reg ";
  attribute srl_name of \icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\tpgBackground_U0/icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_4_reg_4702_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln878_4_reg_4702_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_4_reg_4702_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln878_4_reg_4702_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute srl_bus_name of \icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\tpgBackground_U0/icmp_ln878_5_reg_4676_pp0_iter9_reg_reg ";
  attribute srl_name of \icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8\ : label is "inst/\tpgBackground_U0/icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8 ";
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_5_reg_4676_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln878_5_reg_4676_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \icmp_ln878_5_reg_4676_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln878_5_reg_4676_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of lshr_ln1_reg_4807_reg_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS of lshr_ln1_reg_4807_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lshr_ln1_reg_4807_reg_0 : label is 40960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lshr_ln1_reg_4807_reg_0 : label is "lshr_ln1_reg_4807";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lshr_ln1_reg_4807_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lshr_ln1_reg_4807_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lshr_ln1_reg_4807_reg_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of lshr_ln1_reg_4807_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lshr_ln1_reg_4807_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lshr_ln1_reg_4807_reg_0 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of lshr_ln1_reg_4807_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of lshr_ln1_reg_4807_reg_1 : label is "";
  attribute RTL_RAM_BITS of lshr_ln1_reg_4807_reg_1 : label is 40960;
  attribute RTL_RAM_NAME of lshr_ln1_reg_4807_reg_1 : label is "lshr_ln1_reg_4807";
  attribute RTL_RAM_TYPE of lshr_ln1_reg_4807_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of lshr_ln1_reg_4807_reg_1 : label is 0;
  attribute ram_addr_end of lshr_ln1_reg_4807_reg_1 : label is 2047;
  attribute ram_offset of lshr_ln1_reg_4807_reg_1 : label is 0;
  attribute ram_slice_begin of lshr_ln1_reg_4807_reg_1 : label is 16;
  attribute ram_slice_end of lshr_ln1_reg_4807_reg_1 : label is 19;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \or_ln1607_reg_4551[0]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[3]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[4]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[5]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[6]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \outpix_val_V_0_12_reg_5098[7]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[4]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[5]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \outpix_val_V_0_15_reg_5088[7]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \outpix_val_V_0_18_reg_5196[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \outpix_val_V_0_18_reg_5196[1]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \outpix_val_V_0_18_reg_5196[4]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \outpix_val_V_0_18_reg_5196[5]_i_2\ : label is "soft_lutpair331";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg ";
  attribute srl_name of \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6 ";
  attribute ADDER_THRESHOLD of \outpix_val_V_0_19_reg_4796_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \outpix_val_V_0_19_reg_4796_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \outpix_val_V_0_19_reg_4796_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \outpix_val_V_0_19_reg_4796_reg[7]_i_4\ : label is 35;
  attribute srl_bus_name of \outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg ";
  attribute srl_name of \outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10\ : label is "inst/\tpgBackground_U0/outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10 ";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[1]_i_7\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[2]_i_6\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[4]_i_10\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[5]_i_14\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[5]_i_6\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \outpix_val_V_0_3_fu_390[6]_i_9\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[2]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[3]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[4]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[5]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[6]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \outpix_val_V_0_5_reg_5175[7]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[1]_i_3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[1]_i_9\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[2]_i_9\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[3]_i_3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[3]_i_9\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[4]_i_14\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \outpix_val_V_1_1_fu_394[5]_i_15\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[1]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[3]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[5]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \outpix_val_V_1_8_reg_5181[6]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \outpix_val_V_2_18_reg_5186[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_fu_398[5]_i_7\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_load_reg_5212[1]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_load_reg_5212[2]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \outpix_val_V_2_4_load_reg_5212[4]_i_2\ : label is "soft_lutpair313";
  attribute srl_bus_name of \rSerie_V_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/rSerie_V_reg ";
  attribute srl_name of \rSerie_V_reg[1]_srl2\ : label is "inst/\tpgBackground_U0/rSerie_V_reg[1]_srl2 ";
  attribute srl_bus_name of \rSerie_V_reg[4]_srl17\ : label is "inst/\tpgBackground_U0/rSerie_V_reg ";
  attribute srl_name of \rSerie_V_reg[4]_srl17\ : label is "inst/\tpgBackground_U0/rSerie_V_reg[4]_srl17 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \r_reg_4706_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg ";
  attribute srl_name of \r_reg_4706_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\tpgBackground_U0/r_reg_4706_pp0_iter5_reg_reg[7]_srl3 ";
  attribute SOFT_HLUTNM of \rampVal[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \rampVal[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \rampVal[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \rampVal[4]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \rampVal[4]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rampVal[5]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \rampVal[7]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_402[2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_402[3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_402[4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_402[5]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_402[6]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \rampVal_2_loc_0_fu_402[7]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \rampVal_3_loc_0_fu_486[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_490[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rampVal_3_new_0_fu_490[3]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_482[2]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_482[3]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rampVal_loc_0_fu_482[7]_i_4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \reg_1294[7]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \s_loc_0_fu_470[31]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \s_new_0_fu_474[31]_i_6\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \s_new_0_fu_474[31]_i_8\ : label is "soft_lutpair308";
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[7]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[7]_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[7]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[7]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[7]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \select_ln1324_reg_5191_reg[7]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[4]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[5]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \select_ln1607_3_reg_5083[7]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair309";
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[0]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[0]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1363_2_reg_5130_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \vBarSel[2]_i_5\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \vBarSel_2_loc_0_fu_418[0]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \vBarSel_2_loc_0_fu_418[0]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \vBarSel_loc_0_fu_438[2]_i_3\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \vBarSel_loc_0_fu_438[2]_i_4\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \vBarSel_loc_0_fu_438[2]_i_5\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \xBar_V[10]_i_4\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \xCount_V[3]_i_7\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \xCount_V_3[3]_i_9\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \xCount_V_3[7]_i_6\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \xCount_V_3[7]_i_9\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \xCount_V_3[9]_i_11\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \xCount_V_3[9]_i_8\ : label is "soft_lutpair344";
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_3_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_3_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \xCount_V_3_reg[9]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_3_reg[9]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \xCount_V_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \xCount_V_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \xCount_V_reg[9]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \xCount_V_reg[9]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \x_2_reg_4579_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_2_reg_4579_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_2_reg_4579_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_2_reg_4579_reg[8]_i_1\ : label is 11;
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[10]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[10]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[10]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[11]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[11]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[11]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[12]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[12]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[12]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[13]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[13]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[13]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[14]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[14]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[14]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[15]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[15]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[15]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \x_reg_904_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg ";
  attribute srl_name of \x_reg_904_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\tpgBackground_U0/x_reg_904_pp0_iter8_reg_reg[9]_srl7 ";
  attribute SOFT_HLUTNM of \yCount_V[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \yCount_V[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \yCount_V[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \yCount_V[4]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \yCount_V[6]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \yCount_V[7]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \yCount_V[8]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \yCount_V[9]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \yCount_V[9]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \yCount_V_3[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \yCount_V_3[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \yCount_V_3[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \yCount_V_3[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \yCount_V_3[6]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \yCount_V_3[7]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \yCount_V_3[8]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \yCount_V_3[9]_i_23\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \yCount_V_3[9]_i_25\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \yCount_V_3[9]_i_3\ : label is "soft_lutpair327";
  attribute COMPARATOR_THRESHOLD of \yCount_V_3_reg[9]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \yCount_V_3_reg[9]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \yCount_V_reg[9]_i_5\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \yCount_V_reg[9]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \yCount_V_reg[9]_i_8\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \yCount_V_reg[9]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \y_2_reg_4520[0]_i_1\ : label is "soft_lutpair302";
  attribute ADDER_THRESHOLD of \y_2_reg_4520_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_4520_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_4520_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_2_reg_4520_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \zonePlateVDelta[15]_i_4\ : label is "soft_lutpair345";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[1]_0\(0) <= \^ap_cs_fsm_reg[1]_0\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  \ap_CS_fsm_reg[2]_1\ <= \^ap_cs_fsm_reg[2]_1\;
  ap_ce_reg <= \^ap_ce_reg\;
  ap_enable_reg_pp0_iter14 <= \^ap_enable_reg_pp0_iter14\;
  ap_enable_reg_pp0_iter15 <= \^ap_enable_reg_pp0_iter15\;
  ap_enable_reg_pp0_iter15_reg_0 <= \^ap_enable_reg_pp0_iter15_reg_0\;
  ap_enable_reg_pp0_iter16 <= \^ap_enable_reg_pp0_iter16\;
  ap_enable_reg_pp0_iter17_reg_0 <= \^ap_enable_reg_pp0_iter17_reg_0\;
  \bSerie_V_reg[25]_0\(2 downto 0) <= \^bserie_v_reg[25]_0\(2 downto 0);
  blkYuv_ce0 <= \^blkyuv_ce0\;
  bluYuv_load_reg_5160(2 downto 0) <= \^bluyuv_load_reg_5160\(2 downto 0);
  \g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(2 downto 0) <= \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(2 downto 0);
  grnYuv_load_reg_5165(1 downto 0) <= \^grnyuv_load_reg_5165\(1 downto 0);
  hdata_flag_0_fu_430 <= \^hdata_flag_0_fu_430\;
  \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\ <= \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\;
  \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\ <= \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\;
  \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\ <= \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\;
  \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0) <= \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0);
  \icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\ <= \^icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\;
  icmp_ln527_reg_4605_pp0_iter6_reg <= \^icmp_ln527_reg_4605_pp0_iter6_reg\;
  \icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\ <= \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\;
  \int_bckgndId_reg[0]\ <= \^int_bckgndid_reg[0]\;
  \int_height_reg[15]\(0) <= \^int_height_reg[15]\(0);
  internal_full_n_reg <= \^internal_full_n_reg\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  \outpix_val_V_0_12_reg_5098_reg[7]_0\(7 downto 0) <= \^outpix_val_v_0_12_reg_5098_reg[7]_0\(7 downto 0);
  \outpix_val_V_0_18_reg_5196_reg[1]_0\ <= \^outpix_val_v_0_18_reg_5196_reg[1]_0\;
  \outpix_val_V_0_18_reg_5196_reg[2]_0\ <= \^outpix_val_v_0_18_reg_5196_reg[2]_0\;
  \outpix_val_V_0_18_reg_5196_reg[4]_0\ <= \^outpix_val_v_0_18_reg_5196_reg[4]_0\;
  \outpix_val_V_0_18_reg_5196_reg[7]_0\(2 downto 0) <= \^outpix_val_v_0_18_reg_5196_reg[7]_0\(2 downto 0);
  outpix_val_V_0_20_reg_4584_pp0_iter12_reg <= \^outpix_val_v_0_20_reg_4584_pp0_iter12_reg\;
  outpix_val_V_0_20_reg_4584_pp0_iter14_reg <= \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\;
  \outpix_val_V_0_3_fu_390_reg[2]_0\ <= \^outpix_val_v_0_3_fu_390_reg[2]_0\;
  \outpix_val_V_0_3_fu_390_reg[3]_0\ <= \^outpix_val_v_0_3_fu_390_reg[3]_0\;
  \outpix_val_V_0_3_fu_390_reg[6]_0\ <= \^outpix_val_v_0_3_fu_390_reg[6]_0\;
  \outpix_val_V_0_5_reg_5175_reg[7]_0\(7 downto 0) <= \^outpix_val_v_0_5_reg_5175_reg[7]_0\(7 downto 0);
  \outpix_val_V_1_8_reg_5181_reg[7]_0\(4 downto 0) <= \^outpix_val_v_1_8_reg_5181_reg[7]_0\(4 downto 0);
  \outpix_val_V_1_reg_5115_reg[6]_0\(0) <= \^outpix_val_v_1_reg_5115_reg[6]_0\(0);
  \outpix_val_V_2_13_reg_5077_reg[7]_1\(7 downto 0) <= \^outpix_val_v_2_13_reg_5077_reg[7]_1\(7 downto 0);
  \outpix_val_V_2_18_reg_5186_reg[7]_0\(2 downto 0) <= \^outpix_val_v_2_18_reg_5186_reg[7]_0\(2 downto 0);
  \outpix_val_V_2_4_fu_398_reg[6]_0\(3 downto 0) <= \^outpix_val_v_2_4_fu_398_reg[6]_0\(3 downto 0);
  \phi_mul_reg_916_reg[14]_0\(14 downto 0) <= \^phi_mul_reg_916_reg[14]_0\(14 downto 0);
  \rSerie_V_reg[27]_0\(2 downto 0) <= \^rserie_v_reg[27]_0\(2 downto 0);
  \rampStart_1_reg_4487_reg[7]_0\(6 downto 0) <= \^rampstart_1_reg_4487_reg[7]_0\(6 downto 0);
  \rampStart_reg[6]_0\(6 downto 0) <= \^rampstart_reg[6]_0\(6 downto 0);
  rampVal_2_flag_0_fu_410 <= \^rampval_2_flag_0_fu_410\;
  rampVal_3_flag_0_fu_494 <= \^rampval_3_flag_0_fu_494\;
  \rampVal_loc_0_fu_482_reg[7]_0\(7 downto 0) <= \^rampval_loc_0_fu_482_reg[7]_0\(7 downto 0);
  redYuv_load_reg_5170(2 downto 0) <= \^redyuv_load_reg_5170\(2 downto 0);
  reg_1302(0) <= \^reg_1302\(0);
  \reg_1302_reg[1]_0\ <= \^reg_1302_reg[1]_0\;
  reg_1306(0) <= \^reg_1306\(0);
  \reg_1306_reg[1]_0\ <= \^reg_1306_reg[1]_0\;
  \reg_1306_reg[1]_1\ <= \^reg_1306_reg[1]_1\;
  reg_1310(0) <= \^reg_1310\(0);
  \select_ln1324_reg_5191_reg[7]_0\(4 downto 0) <= \^select_ln1324_reg_5191_reg[7]_0\(4 downto 0);
  \select_ln1423_reg_5125_reg[6]_0\(3 downto 0) <= \^select_ln1423_reg_5125_reg[6]_0\(3 downto 0);
  start_once_reg <= \^start_once_reg\;
  \x_reg_904_pp0_iter9_reg_reg[15]_0\(3 downto 0) <= \^x_reg_904_pp0_iter9_reg_reg[15]_0\(3 downto 0);
  \y_reg_892_reg[15]_0\(3 downto 0) <= \^y_reg_892_reg[15]_0\(3 downto 0);
  \zonePlateVDelta_reg[15]_0\(15 downto 0) <= \^zoneplatevdelta_reg[15]_0\(15 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      O => shiftReg_ce
    );
\add_ln1248_reg_4946[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => add_ln1248_fu_2948_p2(0),
      I1 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I2 => icmp_ln1089_reg_4609_pp0_iter11_reg,
      I3 => icmp_ln878_3_reg_4658_pp0_iter11_reg,
      I4 => \add_ln1248_reg_4946[0]_i_2_n_2\,
      I5 => add_ln1248_reg_4946(0),
      O => \add_ln1248_reg_4946[0]_i_1_n_2\
    );
\add_ln1248_reg_4946[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \q0_reg[0]\,
      O => \add_ln1248_reg_4946[0]_i_2_n_2\
    );
\add_ln1248_reg_4946[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \add_ln1248_reg_4946[2]_i_3_n_2\,
      I1 => add_ln1248_fu_2948_p2(0),
      I2 => add_ln1248_reg_49460,
      I3 => add_ln1248_reg_4946(1),
      O => \add_ln1248_reg_4946[1]_i_1_n_2\
    );
\add_ln1248_reg_4946[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \hBarSel_4_loc_2_reg_1085[2]_i_1_n_2\,
      I1 => add_ln1248_fu_2948_p2(0),
      I2 => \add_ln1248_reg_4946[2]_i_3_n_2\,
      I3 => add_ln1248_reg_49460,
      I4 => add_ln1248_reg_4946(2),
      O => \add_ln1248_reg_4946[2]_i_1_n_2\
    );
\add_ln1248_reg_4946[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111DDDD111DDDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[0]\,
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \q0_reg[0]\,
      I4 => hBarSel_4_loc_0_fu_458(0),
      I5 => tpgBarSelYuv_v_U_n_2,
      O => add_ln1248_fu_2948_p2(0)
    );
\add_ln1248_reg_4946[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111DDDD111DDDD"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[1]\,
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \q0_reg[0]\,
      I4 => hBarSel_4_loc_0_fu_458(1),
      I5 => tpgBarSelYuv_v_U_n_4,
      O => \add_ln1248_reg_4946[2]_i_3_n_2\
    );
\add_ln1248_reg_4946[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter11_reg,
      I2 => icmp_ln878_3_reg_4658_pp0_iter11_reg,
      I3 => \q0_reg[0]\,
      I4 => \^internal_full_n_reg\,
      O => add_ln1248_reg_49460
    );
\add_ln1248_reg_4946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln1248_reg_4946[0]_i_1_n_2\,
      Q => add_ln1248_reg_4946(0),
      R => '0'
    );
\add_ln1248_reg_4946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln1248_reg_4946[1]_i_1_n_2\,
      Q => add_ln1248_reg_4946(1),
      R => '0'
    );
\add_ln1248_reg_4946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln1248_reg_4946[2]_i_1_n_2\,
      Q => add_ln1248_reg_4946(2),
      R => '0'
    );
\add_ln1260_reg_4884[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FDF"
    )
        port map (
      I0 => add_ln1260_reg_4884(0),
      I1 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I2 => \count_new_0_fu_450[31]_i_3_n_2\,
      I3 => \count_loc_0_fu_446_reg_n_2_[0]\,
      O => add_ln1260_fu_2678_p2(0)
    );
\add_ln1260_reg_4884[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => add_ln1260_reg_4884(13),
      I1 => add_ln1260_reg_4884(30),
      I2 => add_ln1260_reg_4884(1),
      I3 => add_ln1260_reg_4884(3),
      O => \add_ln1260_reg_4884[0]_i_10_n_2\
    );
\add_ln1260_reg_4884[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2F0F"
    )
        port map (
      I0 => \add_ln1260_reg_4884[0]_i_3_n_2\,
      I1 => \add_ln1260_reg_4884[0]_i_4_n_2\,
      I2 => \q0_reg[0]\,
      I3 => icmp_ln1262_fu_2840_p2,
      I4 => \count_new_0_fu_450[31]_i_6_n_2\,
      O => \add_ln1260_reg_4884[0]_i_2_n_2\
    );
\add_ln1260_reg_4884[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \add_ln1260_reg_4884[0]_i_5_n_2\,
      I1 => add_ln1260_reg_4884(19),
      I2 => add_ln1260_reg_4884(24),
      I3 => add_ln1260_reg_4884(2),
      I4 => add_ln1260_reg_4884(27),
      I5 => \add_ln1260_reg_4884[0]_i_6_n_2\,
      O => \add_ln1260_reg_4884[0]_i_3_n_2\
    );
\add_ln1260_reg_4884[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \add_ln1260_reg_4884[0]_i_7_n_2\,
      I1 => add_ln1260_reg_4884(12),
      I2 => add_ln1260_reg_4884(22),
      I3 => add_ln1260_reg_4884(11),
      I4 => add_ln1260_reg_4884(23),
      I5 => \add_ln1260_reg_4884[0]_i_8_n_2\,
      O => \add_ln1260_reg_4884[0]_i_4_n_2\
    );
\add_ln1260_reg_4884[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(6),
      I1 => add_ln1260_reg_4884(7),
      I2 => add_ln1260_reg_4884(5),
      I3 => add_ln1260_reg_4884(16),
      O => \add_ln1260_reg_4884[0]_i_5_n_2\
    );
\add_ln1260_reg_4884[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(17),
      I1 => add_ln1260_reg_4884(18),
      I2 => add_ln1260_reg_4884(31),
      I3 => add_ln1260_reg_4884(4),
      I4 => \add_ln1260_reg_4884[0]_i_9_n_2\,
      O => \add_ln1260_reg_4884[0]_i_6_n_2\
    );
\add_ln1260_reg_4884[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(25),
      I1 => add_ln1260_reg_4884(28),
      I2 => add_ln1260_reg_4884(26),
      I3 => add_ln1260_reg_4884(29),
      O => \add_ln1260_reg_4884[0]_i_7_n_2\
    );
\add_ln1260_reg_4884[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(20),
      I1 => add_ln1260_reg_4884(10),
      I2 => add_ln1260_reg_4884(9),
      I3 => add_ln1260_reg_4884(8),
      I4 => \add_ln1260_reg_4884[0]_i_10_n_2\,
      O => \add_ln1260_reg_4884[0]_i_8_n_2\
    );
\add_ln1260_reg_4884[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(14),
      I1 => add_ln1260_reg_4884(0),
      I2 => add_ln1260_reg_4884(15),
      I3 => add_ln1260_reg_4884(21),
      O => \add_ln1260_reg_4884[0]_i_9_n_2\
    );
\add_ln1260_reg_4884[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[12]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(12),
      O => ap_sig_allocacmp_count_loc_0_load(12)
    );
\add_ln1260_reg_4884[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[11]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(11),
      O => ap_sig_allocacmp_count_loc_0_load(11)
    );
\add_ln1260_reg_4884[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[10]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(10),
      O => ap_sig_allocacmp_count_loc_0_load(10)
    );
\add_ln1260_reg_4884[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[9]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(9),
      O => ap_sig_allocacmp_count_loc_0_load(9)
    );
\add_ln1260_reg_4884[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[16]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(16),
      O => ap_sig_allocacmp_count_loc_0_load(16)
    );
\add_ln1260_reg_4884[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[15]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(15),
      O => ap_sig_allocacmp_count_loc_0_load(15)
    );
\add_ln1260_reg_4884[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[14]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(14),
      O => ap_sig_allocacmp_count_loc_0_load(14)
    );
\add_ln1260_reg_4884[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[13]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(13),
      O => ap_sig_allocacmp_count_loc_0_load(13)
    );
\add_ln1260_reg_4884[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[20]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(20),
      O => ap_sig_allocacmp_count_loc_0_load(20)
    );
\add_ln1260_reg_4884[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[19]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(19),
      O => ap_sig_allocacmp_count_loc_0_load(19)
    );
\add_ln1260_reg_4884[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[18]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(18),
      O => ap_sig_allocacmp_count_loc_0_load(18)
    );
\add_ln1260_reg_4884[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[17]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(17),
      O => ap_sig_allocacmp_count_loc_0_load(17)
    );
\add_ln1260_reg_4884[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[24]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(24),
      O => ap_sig_allocacmp_count_loc_0_load(24)
    );
\add_ln1260_reg_4884[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[23]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(23),
      O => ap_sig_allocacmp_count_loc_0_load(23)
    );
\add_ln1260_reg_4884[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[22]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(22),
      O => ap_sig_allocacmp_count_loc_0_load(22)
    );
\add_ln1260_reg_4884[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[21]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(21),
      O => ap_sig_allocacmp_count_loc_0_load(21)
    );
\add_ln1260_reg_4884[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[28]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(28),
      O => ap_sig_allocacmp_count_loc_0_load(28)
    );
\add_ln1260_reg_4884[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[27]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(27),
      O => ap_sig_allocacmp_count_loc_0_load(27)
    );
\add_ln1260_reg_4884[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[26]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(26),
      O => ap_sig_allocacmp_count_loc_0_load(26)
    );
\add_ln1260_reg_4884[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[25]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(25),
      O => ap_sig_allocacmp_count_loc_0_load(25)
    );
\add_ln1260_reg_4884[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(5),
      I1 => x_reg_904_pp0_iter9_reg(14),
      I2 => x_reg_904_pp0_iter9_reg(3),
      I3 => \y_reg_892_reg_n_2_[13]\,
      O => \add_ln1260_reg_4884[31]_i_10_n_2\
    );
\add_ln1260_reg_4884[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(10),
      I1 => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(2),
      I2 => x_reg_904_pp0_iter9_reg(9),
      I3 => x_reg_904_pp0_iter9_reg(4),
      I4 => \add_ln1260_reg_4884[31]_i_12_n_2\,
      O => \add_ln1260_reg_4884[31]_i_11_n_2\
    );
\add_ln1260_reg_4884[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => x_reg_904_pp0_iter9_reg(6),
      I1 => x_reg_904_pp0_iter9_reg(8),
      I2 => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(1),
      I3 => \y_reg_892_reg_n_2_[8]\,
      O => \add_ln1260_reg_4884[31]_i_12_n_2\
    );
\add_ln1260_reg_4884[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB00"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \q0_reg[0]\,
      I4 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I5 => \icmp_ln1256_reg_4876_reg[0]_0\,
      O => \add_ln1260_reg_4884[31]_i_3_n_2\
    );
\add_ln1260_reg_4884[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cmp11_i304_reg_4529[0]_i_3_n_2\,
      I1 => x_reg_904_pp0_iter9_reg(12),
      I2 => x_reg_904_pp0_iter9_reg(11),
      I3 => \add_ln1260_reg_4884[31]_i_8_n_2\,
      I4 => \cmp11_i304_reg_4529[0]_i_2_n_2\,
      I5 => \add_ln1260_reg_4884[31]_i_9_n_2\,
      O => icmp_ln1258_fu_2669_p2
    );
\add_ln1260_reg_4884[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[31]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(31),
      O => ap_sig_allocacmp_count_loc_0_load(31)
    );
\add_ln1260_reg_4884[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[30]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(30),
      O => ap_sig_allocacmp_count_loc_0_load(30)
    );
\add_ln1260_reg_4884[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[29]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(29),
      O => ap_sig_allocacmp_count_loc_0_load(29)
    );
\add_ln1260_reg_4884[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \y_reg_892_reg_n_2_[11]\,
      I1 => \y_reg_892_reg_n_2_[9]\,
      O => \add_ln1260_reg_4884[31]_i_8_n_2\
    );
\add_ln1260_reg_4884[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \add_ln1260_reg_4884[31]_i_10_n_2\,
      I1 => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(0),
      I2 => x_reg_904_pp0_iter9_reg(7),
      I3 => x_reg_904_pp0_iter9_reg(13),
      I4 => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(3),
      I5 => \add_ln1260_reg_4884[31]_i_11_n_2\,
      O => \add_ln1260_reg_4884[31]_i_9_n_2\
    );
\add_ln1260_reg_4884[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[0]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(0),
      O => ap_sig_allocacmp_count_loc_0_load(0)
    );
\add_ln1260_reg_4884[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[4]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(4),
      O => ap_sig_allocacmp_count_loc_0_load(4)
    );
\add_ln1260_reg_4884[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[3]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(3),
      O => ap_sig_allocacmp_count_loc_0_load(3)
    );
\add_ln1260_reg_4884[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[2]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(2),
      O => ap_sig_allocacmp_count_loc_0_load(2)
    );
\add_ln1260_reg_4884[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[1]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(1),
      O => ap_sig_allocacmp_count_loc_0_load(1)
    );
\add_ln1260_reg_4884[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[8]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(8),
      O => ap_sig_allocacmp_count_loc_0_load(8)
    );
\add_ln1260_reg_4884[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[7]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(7),
      O => ap_sig_allocacmp_count_loc_0_load(7)
    );
\add_ln1260_reg_4884[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[6]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(6),
      O => ap_sig_allocacmp_count_loc_0_load(6)
    );
\add_ln1260_reg_4884[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \count_loc_0_fu_446_reg_n_2_[5]\,
      I1 => \count_new_0_fu_450[31]_i_3_n_2\,
      I2 => \add_ln1260_reg_4884[0]_i_2_n_2\,
      I3 => add_ln1260_reg_4884(5),
      O => ap_sig_allocacmp_count_loc_0_load(5)
    );
\add_ln1260_reg_4884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(0),
      Q => add_ln1260_reg_4884(0),
      R => '0'
    );
\add_ln1260_reg_4884_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(10),
      Q => add_ln1260_reg_4884(10),
      R => '0'
    );
\add_ln1260_reg_4884_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(11),
      Q => add_ln1260_reg_4884(11),
      R => '0'
    );
\add_ln1260_reg_4884_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(12),
      Q => add_ln1260_reg_4884(12),
      R => '0'
    );
\add_ln1260_reg_4884_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[8]_i_1_n_2\,
      CO(3) => \add_ln1260_reg_4884_reg[12]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[12]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[12]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(12 downto 9)
    );
\add_ln1260_reg_4884_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(13),
      Q => add_ln1260_reg_4884(13),
      R => '0'
    );
\add_ln1260_reg_4884_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(14),
      Q => add_ln1260_reg_4884(14),
      R => '0'
    );
\add_ln1260_reg_4884_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(15),
      Q => add_ln1260_reg_4884(15),
      R => '0'
    );
\add_ln1260_reg_4884_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(16),
      Q => add_ln1260_reg_4884(16),
      R => '0'
    );
\add_ln1260_reg_4884_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[12]_i_1_n_2\,
      CO(3) => \add_ln1260_reg_4884_reg[16]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[16]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[16]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(16 downto 13)
    );
\add_ln1260_reg_4884_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(17),
      Q => add_ln1260_reg_4884(17),
      R => '0'
    );
\add_ln1260_reg_4884_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(18),
      Q => add_ln1260_reg_4884(18),
      R => '0'
    );
\add_ln1260_reg_4884_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(19),
      Q => add_ln1260_reg_4884(19),
      R => '0'
    );
\add_ln1260_reg_4884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(1),
      Q => add_ln1260_reg_4884(1),
      R => '0'
    );
\add_ln1260_reg_4884_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(20),
      Q => add_ln1260_reg_4884(20),
      R => '0'
    );
\add_ln1260_reg_4884_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[16]_i_1_n_2\,
      CO(3) => \add_ln1260_reg_4884_reg[20]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[20]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[20]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(20 downto 17)
    );
\add_ln1260_reg_4884_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(21),
      Q => add_ln1260_reg_4884(21),
      R => '0'
    );
\add_ln1260_reg_4884_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(22),
      Q => add_ln1260_reg_4884(22),
      R => '0'
    );
\add_ln1260_reg_4884_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(23),
      Q => add_ln1260_reg_4884(23),
      R => '0'
    );
\add_ln1260_reg_4884_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(24),
      Q => add_ln1260_reg_4884(24),
      R => '0'
    );
\add_ln1260_reg_4884_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[20]_i_1_n_2\,
      CO(3) => \add_ln1260_reg_4884_reg[24]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[24]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[24]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(24 downto 21)
    );
\add_ln1260_reg_4884_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(25),
      Q => add_ln1260_reg_4884(25),
      R => '0'
    );
\add_ln1260_reg_4884_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(26),
      Q => add_ln1260_reg_4884(26),
      R => '0'
    );
\add_ln1260_reg_4884_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(27),
      Q => add_ln1260_reg_4884(27),
      R => '0'
    );
\add_ln1260_reg_4884_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(28),
      Q => add_ln1260_reg_4884(28),
      R => '0'
    );
\add_ln1260_reg_4884_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[24]_i_1_n_2\,
      CO(3) => \add_ln1260_reg_4884_reg[28]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[28]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[28]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(28 downto 25)
    );
\add_ln1260_reg_4884_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(29),
      Q => add_ln1260_reg_4884(29),
      R => '0'
    );
\add_ln1260_reg_4884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(2),
      Q => add_ln1260_reg_4884(2),
      R => '0'
    );
\add_ln1260_reg_4884_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(30),
      Q => add_ln1260_reg_4884(30),
      R => '0'
    );
\add_ln1260_reg_4884_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(31),
      Q => add_ln1260_reg_4884(31),
      R => '0'
    );
\add_ln1260_reg_4884_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[28]_i_1_n_2\,
      CO(3 downto 2) => \NLW_add_ln1260_reg_4884_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln1260_reg_4884_reg[31]_i_2_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln1260_reg_4884_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1260_fu_2678_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_count_loc_0_load(31 downto 29)
    );
\add_ln1260_reg_4884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(3),
      Q => add_ln1260_reg_4884(3),
      R => '0'
    );
\add_ln1260_reg_4884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(4),
      Q => add_ln1260_reg_4884(4),
      R => '0'
    );
\add_ln1260_reg_4884_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln1260_reg_4884_reg[4]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[4]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[4]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[4]_i_1_n_5\,
      CYINIT => ap_sig_allocacmp_count_loc_0_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(4 downto 1)
    );
\add_ln1260_reg_4884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(5),
      Q => add_ln1260_reg_4884(5),
      R => '0'
    );
\add_ln1260_reg_4884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(6),
      Q => add_ln1260_reg_4884(6),
      R => '0'
    );
\add_ln1260_reg_4884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(7),
      Q => add_ln1260_reg_4884(7),
      R => '0'
    );
\add_ln1260_reg_4884_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(8),
      Q => add_ln1260_reg_4884(8),
      R => '0'
    );
\add_ln1260_reg_4884_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1260_reg_4884_reg[4]_i_1_n_2\,
      CO(3) => \add_ln1260_reg_4884_reg[8]_i_1_n_2\,
      CO(2) => \add_ln1260_reg_4884_reg[8]_i_1_n_3\,
      CO(1) => \add_ln1260_reg_4884_reg[8]_i_1_n_4\,
      CO(0) => \add_ln1260_reg_4884_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1260_fu_2678_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_count_loc_0_load(8 downto 5)
    );
\add_ln1260_reg_4884_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1260_reg_48840,
      D => add_ln1260_fu_2678_p2(9),
      Q => add_ln1260_reg_4884(9),
      R => '0'
    );
\add_ln1301_1_reg_4780[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => icmp_ln527_reg_4605_pp0_iter5_reg,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => \^internal_full_n_reg\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => q1_reg,
      O => add_ln1301_1_reg_47800
    );
\add_ln1301_1_reg_4780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_17,
      Q => add_ln1301_1_reg_4780(0),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_7,
      Q => add_ln1301_1_reg_4780(10),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_6,
      Q => add_ln1301_1_reg_4780(11),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_5,
      Q => add_ln1301_1_reg_4780(12),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_4,
      Q => add_ln1301_1_reg_4780(13),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_3,
      Q => add_ln1301_1_reg_4780(14),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_2,
      Q => add_ln1301_1_reg_4780(15),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_16,
      Q => add_ln1301_1_reg_4780(1),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_15,
      Q => add_ln1301_1_reg_4780(2),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_14,
      Q => add_ln1301_1_reg_4780(3),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_13,
      Q => add_ln1301_1_reg_4780(4),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_12,
      Q => add_ln1301_1_reg_4780(5),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_11,
      Q => add_ln1301_1_reg_4780(6),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_10,
      Q => add_ln1301_1_reg_4780(7),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_9,
      Q => add_ln1301_1_reg_4780(8),
      R => '0'
    );
\add_ln1301_1_reg_4780_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_8,
      Q => add_ln1301_1_reg_4780(9),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_7,
      Q => add_ln1302_1_reg_4786(10),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_6,
      Q => add_ln1302_1_reg_4786(11),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_5,
      Q => add_ln1302_1_reg_4786(12),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_4,
      Q => add_ln1302_1_reg_4786(13),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_3,
      Q => add_ln1302_1_reg_4786(14),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_2,
      Q => add_ln1302_1_reg_4786(15),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_11,
      Q => add_ln1302_1_reg_4786(6),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_10,
      Q => add_ln1302_1_reg_4786(7),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_9,
      Q => add_ln1302_1_reg_4786(8),
      R => '0'
    );
\add_ln1302_1_reg_4786_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1301_1_reg_47800,
      D => mac_muladd_8ns_7s_16s_16_4_1_U35_n_8,
      Q => add_ln1302_1_reg_4786(9),
      R => '0'
    );
\add_ln1303_1_reg_5104[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA8A"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter14\,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      I4 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I5 => q1_reg,
      O => add_ln1303_1_reg_51040
    );
\add_ln1303_1_reg_5104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_17,
      Q => add_ln1303_1_reg_5104(0),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_7,
      Q => add_ln1303_1_reg_5104(10),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_6,
      Q => add_ln1303_1_reg_5104(11),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_5,
      Q => add_ln1303_1_reg_5104(12),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_4,
      Q => add_ln1303_1_reg_5104(13),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_3,
      Q => add_ln1303_1_reg_5104(14),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_2,
      Q => add_ln1303_1_reg_5104(15),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_16,
      Q => add_ln1303_1_reg_5104(1),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_15,
      Q => add_ln1303_1_reg_5104(2),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_14,
      Q => add_ln1303_1_reg_5104(3),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_13,
      Q => add_ln1303_1_reg_5104(4),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_12,
      Q => add_ln1303_1_reg_5104(5),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_11,
      Q => add_ln1303_1_reg_5104(6),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_10,
      Q => add_ln1303_1_reg_5104(7),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_9,
      Q => add_ln1303_1_reg_5104(8),
      R => '0'
    );
\add_ln1303_1_reg_5104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_1_reg_51040,
      D => mac_muladd_8ns_6s_16s_16_4_1_U38_n_8,
      Q => add_ln1303_1_reg_5104(9),
      R => '0'
    );
\add_ln1303_reg_4758[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \^internal_full_n_reg\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => q1_reg,
      O => add_ln1303_reg_47580
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(0),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(10),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(11),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(12),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(13),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(14),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(15),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(1),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(2),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(3),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(4),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(5),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(6),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(7),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(8),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln1303_reg_4758(9),
      Q => \add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8_n_2\
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[0]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(0),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[10]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(10),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[11]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(11),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[12]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(12),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[13]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(13),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[14]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(14),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[15]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(15),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[1]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(1),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[2]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(2),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[3]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(3),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[4]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(4),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[5]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(5),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[6]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(6),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[7]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(7),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[8]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(8),
      R => '0'
    );
\add_ln1303_reg_4758_pp0_iter14_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln1303_reg_4758_pp0_iter13_reg_reg[9]_srl8_n_2\,
      Q => add_ln1303_reg_4758_pp0_iter14_reg(9),
      R => '0'
    );
\add_ln1303_reg_4758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_17,
      Q => add_ln1303_reg_4758(0),
      R => '0'
    );
\add_ln1303_reg_4758_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_7,
      Q => add_ln1303_reg_4758(10),
      R => '0'
    );
\add_ln1303_reg_4758_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_6,
      Q => add_ln1303_reg_4758(11),
      R => '0'
    );
\add_ln1303_reg_4758_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_5,
      Q => add_ln1303_reg_4758(12),
      R => '0'
    );
\add_ln1303_reg_4758_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_4,
      Q => add_ln1303_reg_4758(13),
      R => '0'
    );
\add_ln1303_reg_4758_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_3,
      Q => add_ln1303_reg_4758(14),
      R => '0'
    );
\add_ln1303_reg_4758_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_2,
      Q => add_ln1303_reg_4758(15),
      R => '0'
    );
\add_ln1303_reg_4758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_16,
      Q => add_ln1303_reg_4758(1),
      R => '0'
    );
\add_ln1303_reg_4758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_15,
      Q => add_ln1303_reg_4758(2),
      R => '0'
    );
\add_ln1303_reg_4758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_14,
      Q => add_ln1303_reg_4758(3),
      R => '0'
    );
\add_ln1303_reg_4758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_13,
      Q => add_ln1303_reg_4758(4),
      R => '0'
    );
\add_ln1303_reg_4758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_12,
      Q => add_ln1303_reg_4758(5),
      R => '0'
    );
\add_ln1303_reg_4758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_11,
      Q => add_ln1303_reg_4758(6),
      R => '0'
    );
\add_ln1303_reg_4758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_10,
      Q => add_ln1303_reg_4758(7),
      R => '0'
    );
\add_ln1303_reg_4758_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_9,
      Q => add_ln1303_reg_4758(8),
      R => '0'
    );
\add_ln1303_reg_4758_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1303_reg_47580,
      D => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_8,
      Q => add_ln1303_reg_4758(9),
      R => '0'
    );
\add_ln1517_reg_4534[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(3),
      I1 => \y_reg_892_reg_n_2_[3]\,
      O => \add_ln1517_reg_4534[3]_i_2_n_2\
    );
\add_ln1517_reg_4534[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(2),
      I1 => \^y_reg_892_reg[15]_0\(2),
      O => \add_ln1517_reg_4534[3]_i_3_n_2\
    );
\add_ln1517_reg_4534[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(1),
      I1 => \^y_reg_892_reg[15]_0\(1),
      O => \add_ln1517_reg_4534[3]_i_4_n_2\
    );
\add_ln1517_reg_4534[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(0),
      I1 => \^y_reg_892_reg[15]_0\(0),
      O => \add_ln1517_reg_4534[3]_i_5_n_2\
    );
\add_ln1517_reg_4534[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Sel_fu_1727_p4(1),
      I1 => rampStart_reg(7),
      O => \add_ln1517_reg_4534[7]_i_2_n_2\
    );
\add_ln1517_reg_4534[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(6),
      I1 => Sel_fu_1727_p4(0),
      O => \add_ln1517_reg_4534[7]_i_3_n_2\
    );
\add_ln1517_reg_4534[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(5),
      I1 => \y_reg_892_reg_n_2_[5]\,
      O => \add_ln1517_reg_4534[7]_i_4_n_2\
    );
\add_ln1517_reg_4534[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rampstart_reg[6]_0\(4),
      I1 => \y_reg_892_reg_n_2_[4]\,
      O => \add_ln1517_reg_4534[7]_i_5_n_2\
    );
\add_ln1517_reg_4534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(0),
      Q => add_ln1517_reg_4534(0),
      R => '0'
    );
\add_ln1517_reg_4534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(1),
      Q => add_ln1517_reg_4534(1),
      R => '0'
    );
\add_ln1517_reg_4534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(2),
      Q => add_ln1517_reg_4534(2),
      R => '0'
    );
\add_ln1517_reg_4534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(3),
      Q => add_ln1517_reg_4534(3),
      R => '0'
    );
\add_ln1517_reg_4534_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln1517_reg_4534_reg[3]_i_1_n_2\,
      CO(2) => \add_ln1517_reg_4534_reg[3]_i_1_n_3\,
      CO(1) => \add_ln1517_reg_4534_reg[3]_i_1_n_4\,
      CO(0) => \add_ln1517_reg_4534_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^rampstart_reg[6]_0\(3 downto 0),
      O(3 downto 0) => add_ln1517_fu_1737_p2(3 downto 0),
      S(3) => \add_ln1517_reg_4534[3]_i_2_n_2\,
      S(2) => \add_ln1517_reg_4534[3]_i_3_n_2\,
      S(1) => \add_ln1517_reg_4534[3]_i_4_n_2\,
      S(0) => \add_ln1517_reg_4534[3]_i_5_n_2\
    );
\add_ln1517_reg_4534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(4),
      Q => add_ln1517_reg_4534(4),
      R => '0'
    );
\add_ln1517_reg_4534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(5),
      Q => add_ln1517_reg_4534(5),
      R => '0'
    );
\add_ln1517_reg_4534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(6),
      Q => add_ln1517_reg_4534(6),
      R => '0'
    );
\add_ln1517_reg_4534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => add_ln1517_fu_1737_p2(7),
      Q => add_ln1517_reg_4534(7),
      R => '0'
    );
\add_ln1517_reg_4534_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln1517_reg_4534_reg[3]_i_1_n_2\,
      CO(3) => \NLW_add_ln1517_reg_4534_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln1517_reg_4534_reg[7]_i_1_n_3\,
      CO(1) => \add_ln1517_reg_4534_reg[7]_i_1_n_4\,
      CO(0) => \add_ln1517_reg_4534_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^rampstart_reg[6]_0\(6 downto 4),
      O(3 downto 0) => add_ln1517_fu_1737_p2(7 downto 4),
      S(3) => \add_ln1517_reg_4534[7]_i_2_n_2\,
      S(2) => \add_ln1517_reg_4534[7]_i_3_n_2\,
      S(1) => \add_ln1517_reg_4534[7]_i_4_n_2\,
      S(0) => \add_ln1517_reg_4534[7]_i_5_n_2\
    );
\add_ln213_reg_4662[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(0),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[0]\,
      O => add_ln213_fu_2006_p2(0)
    );
\add_ln213_reg_4662[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \add_ln213_reg_4662[10]_i_2_n_2\,
      I1 => \add_ln213_reg_4662[10]_i_3_n_2\,
      I2 => \add_ln213_reg_4662[10]_i_4_n_2\,
      I3 => \add_ln213_reg_4662[10]_i_5_n_2\,
      I4 => \add_ln213_reg_4662[10]_i_6_n_2\,
      O => add_ln213_fu_2006_p2(10)
    );
\add_ln213_reg_4662[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(3),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[3]\,
      O => \add_ln213_reg_4662[10]_i_10_n_2\
    );
\add_ln213_reg_4662[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(6),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[6]\,
      O => \add_ln213_reg_4662[10]_i_11_n_2\
    );
\add_ln213_reg_4662[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(10),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[10]\,
      O => \add_ln213_reg_4662[10]_i_2_n_2\
    );
\add_ln213_reg_4662[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(8),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[8]\,
      O => \add_ln213_reg_4662[10]_i_3_n_2\
    );
\add_ln213_reg_4662[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(7),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[7]\,
      O => \add_ln213_reg_4662[10]_i_4_n_2\
    );
\add_ln213_reg_4662[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \add_ln213_reg_4662[10]_i_7_n_2\,
      I1 => \add_ln213_reg_4662[10]_i_8_n_2\,
      I2 => \add_ln213_reg_4662[10]_i_9_n_2\,
      I3 => \add_ln213_reg_4662[3]_i_2_n_2\,
      I4 => \add_ln213_reg_4662[10]_i_10_n_2\,
      I5 => \add_ln213_reg_4662[10]_i_11_n_2\,
      O => \add_ln213_reg_4662[10]_i_5_n_2\
    );
\add_ln213_reg_4662[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(9),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[9]\,
      O => \add_ln213_reg_4662[10]_i_6_n_2\
    );
\add_ln213_reg_4662[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(5),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[5]\,
      O => \add_ln213_reg_4662[10]_i_7_n_2\
    );
\add_ln213_reg_4662[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(4),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[4]\,
      O => \add_ln213_reg_4662[10]_i_8_n_2\
    );
\add_ln213_reg_4662[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(2),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[2]\,
      O => \add_ln213_reg_4662[10]_i_9_n_2\
    );
\add_ln213_reg_4662[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[0]\,
      I1 => ap_sig_allocacmp_lhs(0),
      I2 => \xBar_V_reg_n_2_[1]\,
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => ap_sig_allocacmp_lhs(1),
      O => add_ln213_fu_2006_p2(1)
    );
\add_ln213_reg_4662[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[2]\,
      I1 => ap_sig_allocacmp_lhs(2),
      I2 => ap_sig_allocacmp_lhs(1),
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => \xBar_V_reg_n_2_[1]\,
      I5 => add_ln213_fu_2006_p2(0),
      O => add_ln213_fu_2006_p2(2)
    );
\add_ln213_reg_4662[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[3]\,
      I1 => ap_sig_allocacmp_lhs(3),
      I2 => \add_ln213_reg_4662[3]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(2),
      I4 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I5 => \xBar_V_reg_n_2_[2]\,
      O => add_ln213_fu_2006_p2(3)
    );
\add_ln213_reg_4662[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[0]\,
      I1 => ap_sig_allocacmp_lhs(0),
      I2 => \xBar_V_reg_n_2_[1]\,
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => ap_sig_allocacmp_lhs(1),
      O => \add_ln213_reg_4662[3]_i_2_n_2\
    );
\add_ln213_reg_4662[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[4]\,
      I1 => ap_sig_allocacmp_lhs(4),
      I2 => \add_ln213_reg_4662[4]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(3),
      I4 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I5 => \xBar_V_reg_n_2_[3]\,
      O => add_ln213_fu_2006_p2(4)
    );
\add_ln213_reg_4662[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F553FFF"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[2]\,
      I1 => ap_sig_allocacmp_lhs(2),
      I2 => ap_sig_allocacmp_lhs(1),
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => \xBar_V_reg_n_2_[1]\,
      I5 => add_ln213_fu_2006_p2(0),
      O => \add_ln213_reg_4662[4]_i_2_n_2\
    );
\add_ln213_reg_4662[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[4]_i_4_n_2\
    );
\add_ln213_reg_4662[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(3),
      I1 => barWidth_cast_fu_1490_p1(3),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[4]_i_5_n_2\
    );
\add_ln213_reg_4662[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(2),
      I1 => barWidth_cast_fu_1490_p1(2),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[4]_i_6_n_2\
    );
\add_ln213_reg_4662[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(1),
      I1 => barWidth_cast_fu_1490_p1(1),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[4]_i_7_n_2\
    );
\add_ln213_reg_4662[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(0),
      I1 => barWidth_cast_fu_1490_p1(0),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[4]_i_8_n_2\
    );
\add_ln213_reg_4662[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[5]\,
      I1 => ap_sig_allocacmp_lhs(5),
      I2 => \add_ln213_reg_4662[5]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(4),
      I4 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I5 => \xBar_V_reg_n_2_[4]\,
      O => \add_ln213_reg_4662[5]_i_1_n_2\
    );
\add_ln213_reg_4662[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[3]\,
      I1 => ap_sig_allocacmp_lhs(3),
      I2 => \add_ln213_reg_4662[3]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(2),
      I4 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I5 => \xBar_V_reg_n_2_[2]\,
      O => \add_ln213_reg_4662[5]_i_2_n_2\
    );
\add_ln213_reg_4662[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[6]\,
      I1 => ap_sig_allocacmp_lhs(6),
      I2 => ap_sig_allocacmp_lhs(5),
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => \xBar_V_reg_n_2_[5]\,
      I5 => \add_ln213_reg_4662[6]_i_2_n_2\,
      O => \add_ln213_reg_4662[6]_i_1_n_2\
    );
\add_ln213_reg_4662[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1D"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[4]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(4),
      I3 => \add_ln213_reg_4662[10]_i_9_n_2\,
      I4 => \add_ln213_reg_4662[3]_i_2_n_2\,
      I5 => \add_ln213_reg_4662[10]_i_10_n_2\,
      O => \add_ln213_reg_4662[6]_i_2_n_2\
    );
\add_ln213_reg_4662[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[7]\,
      I1 => ap_sig_allocacmp_lhs(7),
      I2 => ap_sig_allocacmp_lhs(6),
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => \xBar_V_reg_n_2_[6]\,
      I5 => \add_ln213_reg_4662[7]_i_2_n_2\,
      O => \add_ln213_reg_4662[7]_i_1_n_2\
    );
\add_ln213_reg_4662[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \add_ln213_reg_4662[10]_i_10_n_2\,
      I1 => \add_ln213_reg_4662[3]_i_2_n_2\,
      I2 => \add_ln213_reg_4662[10]_i_9_n_2\,
      I3 => \add_ln213_reg_4662[10]_i_8_n_2\,
      I4 => \add_ln213_reg_4662[10]_i_7_n_2\,
      O => \add_ln213_reg_4662[7]_i_2_n_2\
    );
\add_ln213_reg_4662[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAACCAA3C553CAA"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[8]\,
      I1 => ap_sig_allocacmp_lhs(8),
      I2 => ap_sig_allocacmp_lhs(7),
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => \xBar_V_reg_n_2_[7]\,
      I5 => \add_ln213_reg_4662[10]_i_5_n_2\,
      O => \add_ln213_reg_4662[8]_i_1_n_2\
    );
\add_ln213_reg_4662[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(7),
      I1 => barWidth_cast_fu_1490_p1(7),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[8]_i_3_n_2\
    );
\add_ln213_reg_4662[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(6),
      I1 => barWidth_cast_fu_1490_p1(6),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[8]_i_4_n_2\
    );
\add_ln213_reg_4662[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(5),
      I1 => barWidth_cast_fu_1490_p1(5),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[8]_i_5_n_2\
    );
\add_ln213_reg_4662[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(4),
      I1 => barWidth_cast_fu_1490_p1(4),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[8]_i_6_n_2\
    );
\add_ln213_reg_4662[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21DE2E2E2E2E2E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[9]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(9),
      I3 => \add_ln213_reg_4662[10]_i_5_n_2\,
      I4 => \add_ln213_reg_4662[10]_i_4_n_2\,
      I5 => \add_ln213_reg_4662[10]_i_3_n_2\,
      O => add_ln213_fu_2006_p2(9)
    );
\add_ln213_reg_4662[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      O => \add_ln213_reg_4662[9]_i_2_n_2\
    );
\add_ln213_reg_4662[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(10),
      I1 => barWidth_cast_fu_1490_p1(10),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[9]_i_4_n_2\
    );
\add_ln213_reg_4662[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(9),
      I1 => barWidth_cast_fu_1490_p1(9),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[9]_i_5_n_2\
    );
\add_ln213_reg_4662[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => add_ln213_reg_4662(8),
      I1 => barWidth_cast_fu_1490_p1(8),
      I2 => icmp_ln878_3_reg_4658,
      O => \add_ln213_reg_4662[9]_i_6_n_2\
    );
\add_ln213_reg_4662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(0),
      Q => add_ln213_reg_4662(0),
      R => '0'
    );
\add_ln213_reg_4662_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(10),
      Q => add_ln213_reg_4662(10),
      R => '0'
    );
\add_ln213_reg_4662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(1),
      Q => add_ln213_reg_4662(1),
      R => '0'
    );
\add_ln213_reg_4662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(2),
      Q => add_ln213_reg_4662(2),
      R => '0'
    );
\add_ln213_reg_4662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(3),
      Q => add_ln213_reg_4662(3),
      R => '0'
    );
\add_ln213_reg_4662_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(4),
      Q => add_ln213_reg_4662(4),
      R => '0'
    );
\add_ln213_reg_4662_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln213_reg_4662_reg[4]_i_3_n_2\,
      CO(2) => \add_ln213_reg_4662_reg[4]_i_3_n_3\,
      CO(1) => \add_ln213_reg_4662_reg[4]_i_3_n_4\,
      CO(0) => \add_ln213_reg_4662_reg[4]_i_3_n_5\,
      CYINIT => \add_ln213_reg_4662[4]_i_4_n_2\,
      DI(3 downto 0) => add_ln213_reg_4662(3 downto 0),
      O(3 downto 0) => ap_sig_allocacmp_lhs(3 downto 0),
      S(3) => \add_ln213_reg_4662[4]_i_5_n_2\,
      S(2) => \add_ln213_reg_4662[4]_i_6_n_2\,
      S(1) => \add_ln213_reg_4662[4]_i_7_n_2\,
      S(0) => \add_ln213_reg_4662[4]_i_8_n_2\
    );
\add_ln213_reg_4662_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => \add_ln213_reg_4662[5]_i_1_n_2\,
      Q => add_ln213_reg_4662(5),
      R => '0'
    );
\add_ln213_reg_4662_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => \add_ln213_reg_4662[6]_i_1_n_2\,
      Q => add_ln213_reg_4662(6),
      R => '0'
    );
\add_ln213_reg_4662_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => \add_ln213_reg_4662[7]_i_1_n_2\,
      Q => add_ln213_reg_4662(7),
      R => '0'
    );
\add_ln213_reg_4662_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => \add_ln213_reg_4662[8]_i_1_n_2\,
      Q => add_ln213_reg_4662(8),
      R => '0'
    );
\add_ln213_reg_4662_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln213_reg_4662_reg[4]_i_3_n_2\,
      CO(3) => \add_ln213_reg_4662_reg[8]_i_2_n_2\,
      CO(2) => \add_ln213_reg_4662_reg[8]_i_2_n_3\,
      CO(1) => \add_ln213_reg_4662_reg[8]_i_2_n_4\,
      CO(0) => \add_ln213_reg_4662_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln213_reg_4662(7 downto 4),
      O(3 downto 0) => ap_sig_allocacmp_lhs(7 downto 4),
      S(3) => \add_ln213_reg_4662[8]_i_3_n_2\,
      S(2) => \add_ln213_reg_4662[8]_i_4_n_2\,
      S(1) => \add_ln213_reg_4662[8]_i_5_n_2\,
      S(0) => \add_ln213_reg_4662[8]_i_6_n_2\
    );
\add_ln213_reg_4662_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => add_ln213_fu_2006_p2(9),
      Q => add_ln213_reg_4662(9),
      R => '0'
    );
\add_ln213_reg_4662_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln213_reg_4662_reg[8]_i_2_n_2\,
      CO(3 downto 2) => \NLW_add_ln213_reg_4662_reg[9]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln213_reg_4662_reg[9]_i_3_n_4\,
      CO(0) => \add_ln213_reg_4662_reg[9]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => add_ln213_reg_4662(9 downto 8),
      O(3) => \NLW_add_ln213_reg_4662_reg[9]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => ap_sig_allocacmp_lhs(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln213_reg_4662[9]_i_4_n_2\,
      S(1) => \add_ln213_reg_4662[9]_i_5_n_2\,
      S(0) => \add_ln213_reg_4662[9]_i_6_n_2\
    );
\and_ln1348_reg_4649[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BFFFFFF08000000"
    )
        port map (
      I0 => cmp11_i304_reg_4529,
      I1 => cmp11_i304_fu_1721_p2,
      I2 => \icmp_ln1089_reg_4609[0]_i_2_n_2\,
      I3 => \icmp_ln1110_reg_4668[0]_i_3_n_2\,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I5 => and_ln1348_reg_4649,
      O => \and_ln1348_reg_4649[0]_i_1_n_2\
    );
\and_ln1348_reg_4649_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => and_ln1348_reg_4649,
      Q => and_ln1348_reg_4649_pp0_iter1_reg,
      R => '0'
    );
\and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln1348_reg_4649_pp0_iter1_reg,
      Q => \and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2_n_2\
    );
\and_ln1348_reg_4649_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln1348_reg_4649_pp0_iter3_reg_reg[0]_srl2_n_2\,
      Q => and_ln1348_reg_4649_pp0_iter4_reg,
      R => '0'
    );
\and_ln1348_reg_4649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1348_reg_4649[0]_i_1_n_2\,
      Q => and_ln1348_reg_4649,
      R => '0'
    );
\and_ln1391_reg_4698[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000008"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I1 => icmp_ln878_fu_2106_p2,
      I2 => \yCount_V_3[9]_i_5_n_2\,
      I3 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I4 => icmp_ln1386_reg_4641,
      I5 => and_ln1391_reg_4698,
      O => \and_ln1391_reg_4698[0]_i_1_n_2\
    );
\and_ln1391_reg_4698_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln1391_reg_4698_pp0_iter9_reg,
      Q => and_ln1391_reg_4698_pp0_iter10_reg,
      R => '0'
    );
\and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln1391_reg_4698,
      Q => \and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7_n_2\
    );
\and_ln1391_reg_4698_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln1391_reg_4698_pp0_iter8_reg_reg[0]_srl7_n_2\,
      Q => and_ln1391_reg_4698_pp0_iter9_reg,
      R => '0'
    );
\and_ln1391_reg_4698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1391_reg_4698[0]_i_1_n_2\,
      Q => and_ln1391_reg_4698,
      R => '0'
    );
\and_ln1550_reg_4672[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF00000800"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I1 => icmp_ln878_2_fu_2038_p2,
      I2 => \yCount_V_3[9]_i_5_n_2\,
      I3 => \vBarSel_2_reg[0]_0\,
      I4 => icmp_ln1545_reg_4622,
      I5 => and_ln1550_reg_4672,
      O => \and_ln1550_reg_4672[0]_i_1_n_2\
    );
\and_ln1550_reg_4672_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => and_ln1550_reg_4672_pp0_iter9_reg,
      Q => and_ln1550_reg_4672_pp0_iter10_reg,
      R => '0'
    );
\and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln1550_reg_4672,
      Q => \and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7_n_2\
    );
\and_ln1550_reg_4672_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln1550_reg_4672_pp0_iter8_reg_reg[0]_srl7_n_2\,
      Q => and_ln1550_reg_4672_pp0_iter9_reg,
      R => '0'
    );
\and_ln1550_reg_4672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1550_reg_4672[0]_i_1_n_2\,
      Q => and_ln1550_reg_4672,
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FFF88888888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_height_reg[15]\(0),
      I2 => tpgBackground_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_tpgForeground_U0_full_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state21,
      I1 => ap_NS_fsm1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^int_height_reg[15]\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm[3]_i_2_n_2\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD0DDDD"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => \^internal_full_n_reg\,
      O => \ap_CS_fsm[3]_i_2_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state21,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070000000000"
    )
        port map (
      I0 => grp_fu_3999_ce,
      I1 => icmp_ln527_fu_1863_p2,
      I2 => \^int_height_reg[15]\(0),
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_2,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => SS(0)
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => SS(0)
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter11,
      Q => ap_enable_reg_pp0_iter12,
      R => SS(0)
    );
ap_enable_reg_pp0_iter13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => ap_enable_reg_pp0_iter12,
      O => ap_enable_reg_pp0_iter13_i_1_n_2
    );
ap_enable_reg_pp0_iter13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13_i_1_n_2,
      Q => ap_enable_reg_pp0_iter13,
      R => SS(0)
    );
ap_enable_reg_pp0_iter14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter13,
      Q => \^ap_enable_reg_pp0_iter14\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter14\,
      Q => \^ap_enable_reg_pp0_iter15\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_enable_reg_pp0_iter15\,
      Q => \^ap_enable_reg_pp0_iter16\,
      R => SS(0)
    );
ap_enable_reg_pp0_iter17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_height_reg[15]\(0),
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^internal_full_n_reg\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter17_i_1_n_2
    );
ap_enable_reg_pp0_iter17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter17_i_1_n_2,
      Q => \^ap_enable_reg_pp0_iter17_reg_0\,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => SS(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => SS(0)
    );
\ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => and_ln1391_reg_4698_pp0_iter9_reg,
      I1 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I2 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I4 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      I5 => add_ln1398_fu_2614_p2(0),
      O => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \vBarSel[1]_i_2_n_2\,
      I1 => add_ln1398_fu_2614_p2(0),
      I2 => \vBarSel[2]_i_4_n_2\,
      O => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8828"
    )
        port map (
      I0 => \vBarSel[1]_i_2_n_2\,
      I1 => \vBarSel[2]_i_3_n_2\,
      I2 => \vBarSel[2]_i_4_n_2\,
      I3 => add_ln1398_fu_2614_p2(0),
      O => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[3]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[4]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033[5]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => add_ln1398_fu_2614_p2(0),
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      O => \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \vBarSel[2]_i_4_n_2\,
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      O => \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \vBarSel[2]_i_3_n_2\,
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      O => \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i321458_reg_1013_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[3]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i321458_reg_1013_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i321458_reg_1013_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i321458_reg_1013[5]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i386474_reg_968[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \vBarSel_2_reg[0]_0\,
      I1 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I2 => \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => and_ln1550_reg_4672_pp0_iter9_reg,
      I4 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      I5 => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3_n_2\,
      O => \ap_phi_reg_pp0_iter11_shl_i386474_reg_968[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i386474_reg_968_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i386474_reg_968[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_shl_i386474_reg_968(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_shl_i386478_reg_948[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3_n_2\,
      I1 => \vBarSel_2_reg[0]_0\,
      I2 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => and_ln1550_reg_4672_pp0_iter9_reg,
      I5 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      O => \ap_phi_reg_pp0_iter11_shl_i386478_reg_948[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_shl_i386478_reg_948_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_shl_i386478_reg_948[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_shl_i386478_reg_948(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      O => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330
    );
\ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3_n_2\,
      I1 => and_ln1550_reg_4672_pp0_iter9_reg,
      I2 => \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \vBarSel_2_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => vBarSel_2_loc_0_fu_418(0),
      I1 => ap_enable_reg_pp0_iter11,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => \vBarSel_2_reg[0]_0\,
      I4 => \vBarSel_2_loc_0_fu_418[0]_i_2_n_2\,
      O => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_2_n_2\,
      Q => ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => add_ln1398_fu_2614_p2(0),
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \vBarSel[2]_i_4_n_2\,
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \vBarSel[2]_i_3_n_2\,
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[0]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[1]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      D => \ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992[2]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0030AAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095_reg_n_2_[0]\,
      I1 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      I2 => \q0_reg[0]\,
      I3 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter11,
      I5 => \^internal_full_n_reg\,
      O => \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095[0]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      O => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106(0),
      Q => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106(1),
      Q => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106(2),
      Q => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0C0000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_2_n_2\,
      I1 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_3_n_2\,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I4 => \vBarSel_2_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFF08080800"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927(0),
      I1 => \vBarSel_2_reg[0]_0\,
      I2 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4_n_2\,
      I3 => icmp_ln1545_reg_4622_pp0_iter10_reg,
      I4 => and_ln1550_reg_4672_pp0_iter10_reg,
      I5 => ap_phi_reg_pp0_iter11_shl_i386474_reg_968(4),
      O => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA02AA"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i386478_reg_948(4),
      I1 => and_ln1550_reg_4672_pp0_iter10_reg,
      I2 => icmp_ln1545_reg_4622_pp0_iter10_reg,
      I3 => \vBarSel_2_loc_0_fu_418[0]_i_4_n_2\,
      I4 => ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927(0),
      O => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      O => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4_n_2\
    );
\ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A03"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_2_n_2\,
      I1 => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_3_n_2\,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAB000000A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(0),
      I1 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I2 => and_ln1391_reg_4698_pp0_iter10_reg,
      I3 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4_n_2\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[3]\,
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44457775"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(3),
      I1 => \hBarSel[0]_i_2_n_2\,
      I2 => and_ln1391_reg_4698_pp0_iter10_reg,
      I3 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I4 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(0),
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A0C"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_2_n_2\,
      I1 => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_3_n_2\,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAB000000A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(1),
      I1 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I2 => and_ln1391_reg_4698_pp0_iter10_reg,
      I3 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4_n_2\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[4]\,
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBA888A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(4),
      I1 => \hBarSel[0]_i_2_n_2\,
      I2 => and_ln1391_reg_4698_pp0_iter10_reg,
      I3 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I4 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(1),
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A0C"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_2_n_2\,
      I1 => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_3_n_2\,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAB000000A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(2),
      I1 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I2 => and_ln1391_reg_4698_pp0_iter10_reg,
      I3 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_4_n_2\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[5]\,
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBA888A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(5),
      I1 => \hBarSel[0]_i_2_n_2\,
      I2 => and_ln1391_reg_4698_pp0_iter10_reg,
      I3 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I4 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(2),
      O => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[3]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter12_shl_i321453_reg_1071(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[4]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter12_shl_i321453_reg_1071(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter12_shl_i321453_reg_1071_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      D => \ap_phi_reg_pp0_iter12_shl_i321453_reg_1071[5]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter12_shl_i321453_reg_1071(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_3_n_2\,
      I1 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4902,
      I2 => \q0_reg[0]\,
      I3 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I4 => \ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_1095_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BB8BBB8B"
    )
        port map (
      I0 => hBarSel_4_flag_0_fu_466,
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_4_n_2\,
      I2 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I3 => ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095,
      I4 => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg_n_2_[0]\,
      I5 => tpgBarSelYuv_v_U_n_3,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_3_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter12,
      I1 => \q0_reg[0]\,
      I2 => ap_enable_reg_pp0_iter13,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_4_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095[0]_i_2_n_2\,
      Q => ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095,
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0C00AAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg_n_2_[0]\,
      I1 => \q0_reg[0]\,
      I2 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter11_reg,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => \^internal_full_n_reg\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115[0]_i_1_n_2\,
      Q => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \select_ln1225_1_reg_4896_reg_n_2_[0]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter11_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I3 => \q0_reg[0]\,
      O => ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130(0)
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \select_ln1225_1_reg_4896_reg_n_2_[1]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter11_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I3 => \q0_reg[0]\,
      O => ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130(1)
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \select_ln1225_1_reg_4896_reg_n_2_[2]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter11_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I3 => \q0_reg[0]\,
      O => ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130(2)
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130(0),
      Q => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130(1),
      Q => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => ap_phi_reg_pp0_iter13_hBarSel_4_new_3_reg_1130(2),
      Q => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => hBarSel_4_new_0_fu_462(0),
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\,
      I2 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(0),
      I3 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I4 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[0]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[0]\,
      I1 => tpgBarSelYuv_v_U_n_3,
      I2 => ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106(0),
      I3 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I4 => add_ln1248_reg_4946(0),
      O => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(0)
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => hBarSel_4_new_0_fu_462(1),
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\,
      I2 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(1),
      I3 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I4 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[1]\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[1]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[1]\,
      I1 => tpgBarSelYuv_v_U_n_3,
      I2 => ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106(1),
      I3 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I4 => add_ln1248_reg_4946(1),
      O => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(1)
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => hBarSel_4_new_0_fu_462(2),
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\,
      I2 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(2),
      I3 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I4 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[2]\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_1_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter13,
      I1 => \q0_reg[0]\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[2]\,
      I1 => tpgBarSelYuv_v_U_n_3,
      I2 => ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106(2),
      I3 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I4 => add_ln1248_reg_4946(2),
      O => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(2)
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4902,
      I1 => \q0_reg[0]\,
      I2 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      O => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[0]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[1]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_1_n_2\,
      Q => ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106(2),
      R => '0'
    );
\bSerie_V[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bSerie_V_reg_n_2_[3]\,
      I1 => \bSerie_V_reg_n_2_[0]\,
      O => data12(7)
    );
\bSerie_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \bSerie_V_reg[1]_srl2_n_2\,
      Q => \bSerie_V_reg_n_2_[0]\,
      R => '0'
    );
\bSerie_V_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \bSerie_V_reg[21]_1\,
      CLK => ap_clk,
      D => \bSerie_V_reg_n_2_[3]\,
      Q => \bSerie_V_reg[1]_srl2_n_2\
    );
\bSerie_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \^bserie_v_reg[25]_0\(0),
      Q => data12(0),
      R => '0'
    );
\bSerie_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \^bserie_v_reg[25]_0\(1),
      Q => \^bserie_v_reg[25]_0\(0),
      R => '0'
    );
\bSerie_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => data12(3),
      Q => \^bserie_v_reg[25]_0\(1),
      R => '0'
    );
\bSerie_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \^bserie_v_reg[25]_0\(2),
      Q => data12(3),
      R => '0'
    );
\bSerie_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => data12(5),
      Q => \^bserie_v_reg[25]_0\(2),
      R => '0'
    );
\bSerie_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => data12(6),
      Q => data12(5),
      R => '0'
    );
\bSerie_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => data12(7),
      Q => data12(6),
      R => '0'
    );
\bSerie_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \bSerie_V_reg[4]_srl17_n_2\,
      Q => \bSerie_V_reg_n_2_[3]\,
      R => '0'
    );
\bSerie_V_reg[4]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000001FE"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => \bSerie_V_reg[21]_1\,
      CLK => ap_clk,
      D => data12(0),
      Q => \bSerie_V_reg[4]_srl17_n_2\,
      Q31 => \NLW_bSerie_V_reg[4]_srl17_Q31_UNCONNECTED\
    );
\b_reg_4717_pp0_iter13_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(0),
      Q => \b_reg_4717_pp0_iter13_reg_reg[0]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(1),
      Q => \b_reg_4717_pp0_iter13_reg_reg[1]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(2),
      Q => \b_reg_4717_pp0_iter13_reg_reg[2]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(3),
      Q => \b_reg_4717_pp0_iter13_reg_reg[3]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(4),
      Q => \b_reg_4717_pp0_iter13_reg_reg[4]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(5),
      Q => \b_reg_4717_pp0_iter13_reg_reg[5]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(6),
      Q => \b_reg_4717_pp0_iter13_reg_reg[6]_srl4_n_2\
    );
\b_reg_4717_pp0_iter13_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => b_reg_4717_pp0_iter9_reg(7),
      Q => \b_reg_4717_pp0_iter13_reg_reg[7]_srl4_n_2\
    );
\b_reg_4717_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[0]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(0),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[1]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(1),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[2]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(2),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[3]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(3),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[4]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(4),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[5]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(5),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[6]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(6),
      R => '0'
    );
\b_reg_4717_pp0_iter14_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter13_reg_reg[7]_srl4_n_2\,
      Q => b_reg_4717_pp0_iter14_reg(7),
      R => '0'
    );
\b_reg_4717_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[0]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[0]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[1]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[1]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[2]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[2]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[3]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[3]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[4]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[4]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[5]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[5]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[6]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[6]_srl2_n_2\
    );
\b_reg_4717_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \b_reg_4717_reg_n_2_[7]\,
      Q => \b_reg_4717_pp0_iter4_reg_reg[7]_srl2_n_2\
    );
\b_reg_4717_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[0]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(0),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[1]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(1),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[2]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(2),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[3]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(3),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[4]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(4),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[5]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(5),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[6]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(6),
      R => '0'
    );
\b_reg_4717_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter4_reg_reg[7]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter5_reg(7),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(0),
      Q => zext_ln1302_fu_2441_p1(7),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(1),
      Q => zext_ln1302_fu_2441_p1(8),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(2),
      Q => zext_ln1302_fu_2441_p1(9),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(3),
      Q => zext_ln1302_fu_2441_p1(10),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(4),
      Q => zext_ln1302_fu_2441_p1(11),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(5),
      Q => zext_ln1302_fu_2441_p1(12),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(6),
      Q => zext_ln1302_fu_2441_p1(13),
      R => '0'
    );
\b_reg_4717_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_reg_4717_pp0_iter5_reg(7),
      Q => zext_ln1302_fu_2441_p1(14),
      R => '0'
    );
\b_reg_4717_pp0_iter8_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(7),
      Q => \b_reg_4717_pp0_iter8_reg_reg[0]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(8),
      Q => \b_reg_4717_pp0_iter8_reg_reg[1]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(9),
      Q => \b_reg_4717_pp0_iter8_reg_reg[2]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(10),
      Q => \b_reg_4717_pp0_iter8_reg_reg[3]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(11),
      Q => \b_reg_4717_pp0_iter8_reg_reg[4]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(12),
      Q => \b_reg_4717_pp0_iter8_reg_reg[5]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(13),
      Q => \b_reg_4717_pp0_iter8_reg_reg[6]_srl2_n_2\
    );
\b_reg_4717_pp0_iter8_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1302_fu_2441_p1(14),
      Q => \b_reg_4717_pp0_iter8_reg_reg[7]_srl2_n_2\
    );
\b_reg_4717_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[0]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(0),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[1]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(1),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[2]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(2),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[3]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(3),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[4]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(4),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[5]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(5),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[6]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(6),
      R => '0'
    );
\b_reg_4717_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \b_reg_4717_pp0_iter8_reg_reg[7]_srl2_n_2\,
      Q => b_reg_4717_pp0_iter9_reg(7),
      R => '0'
    );
\b_reg_4717_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(0),
      Q => \b_reg_4717_reg_n_2_[0]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(1),
      Q => \b_reg_4717_reg_n_2_[1]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(2),
      Q => \b_reg_4717_reg_n_2_[2]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(3),
      Q => \b_reg_4717_reg_n_2_[3]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(4),
      Q => \b_reg_4717_reg_n_2_[4]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(5),
      Q => \b_reg_4717_reg_n_2_[5]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(6),
      Q => \b_reg_4717_reg_n_2_[6]\,
      S => b_reg_4717
    );
\b_reg_4717_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => tpgSinTableArray_9bit_U_n_2,
      Q => \b_reg_4717_reg_n_2_[7]\,
      S => '0'
    );
\blkYuv_load_reg_5155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkYuv_load_reg_5155_reg[7]_0\,
      Q => blkYuv_load_reg_5155(0),
      R => '0'
    );
bluYuv_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_bluYuv
     port map (
      ap_clk => ap_clk,
      blkYuv_ce0 => \^blkyuv_ce0\,
      bluYuv_load_reg_5160(1) => \^bluyuv_load_reg_5160\(2),
      bluYuv_load_reg_5160(0) => \^bluyuv_load_reg_5160\(0),
      grnYuv_load_reg_5165(0) => \^grnyuv_load_reg_5165\(1),
      \grnYuv_load_reg_5165_reg[5]\ => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\,
      \grnYuv_load_reg_5165_reg[5]_0\(1 downto 0) => \rampVal_loc_0_fu_482_reg[0]_0\(1 downto 0),
      \grnYuv_load_reg_5165_reg[5]_1\ => \redYuv_load_reg_5170_reg[7]_1\,
      \q0_reg[7]\ => bluYuv_U_n_2,
      \q0_reg[7]_0\ => bluYuv_U_n_3,
      \q0_reg[7]_1\ => bluYuv_U_n_4,
      select_ln1150_fu_3084_p3(0) => select_ln1150_fu_3084_p3(0)
    );
\bluYuv_load_reg_5160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bluYuv_U_n_3,
      Q => \^bluyuv_load_reg_5160\(0),
      R => '0'
    );
\bluYuv_load_reg_5160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bluYuv_load_reg_5160_reg[6]_0\,
      Q => \^bluyuv_load_reg_5160\(1),
      R => '0'
    );
\bluYuv_load_reg_5160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bluYuv_U_n_2,
      Q => \^bluyuv_load_reg_5160\(2),
      R => '0'
    );
\cmp11_i304_reg_4529[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp11_i304_reg_4529[0]_i_2_n_2\,
      I1 => \y_reg_892_reg_n_2_[9]\,
      I2 => \y_reg_892_reg_n_2_[11]\,
      I3 => \y_reg_892_reg_n_2_[8]\,
      I4 => \y_reg_892_reg_n_2_[13]\,
      I5 => \cmp11_i304_reg_4529[0]_i_3_n_2\,
      O => cmp11_i304_fu_1721_p2
    );
\cmp11_i304_reg_4529[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_reg_892_reg_n_2_[4]\,
      I1 => \^y_reg_892_reg[15]_0\(1),
      I2 => \y_reg_892_reg_n_2_[5]\,
      I3 => \^y_reg_892_reg[15]_0\(0),
      I4 => \cmp11_i304_reg_4529[0]_i_4_n_2\,
      O => \cmp11_i304_reg_4529[0]_i_2_n_2\
    );
\cmp11_i304_reg_4529[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_892_reg_n_2_[10]\,
      I1 => \y_reg_892_reg_n_2_[12]\,
      I2 => \y_reg_892_reg_n_2_[14]\,
      I3 => \y_reg_892_reg_n_2_[3]\,
      O => \cmp11_i304_reg_4529[0]_i_3_n_2\
    );
\cmp11_i304_reg_4529[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Sel_fu_1727_p4(0),
      I1 => Sel_fu_1727_p4(1),
      I2 => \^y_reg_892_reg[15]_0\(2),
      I3 => \^y_reg_892_reg[15]_0\(3),
      O => \cmp11_i304_reg_4529[0]_i_4_n_2\
    );
\cmp11_i304_reg_4529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => cmp11_i304_fu_1721_p2,
      Q => cmp11_i304_reg_4529,
      R => '0'
    );
\count[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => count_flag_0_fu_454,
      I1 => \^q\(1),
      I2 => \^int_height_reg[15]\(0),
      O => count0
    );
\count_flag_0_fu_454[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^q\(0),
      I1 => start_for_tpgForeground_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => tpgBackground_U0_ap_start,
      O => ap_NS_fsm1
    );
\count_flag_0_fu_454[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFFEF"
    )
        port map (
      I0 => p_23_in,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      I4 => \count_new_0_fu_450[31]_i_3_n_2\,
      I5 => count_flag_0_fu_454,
      O => \count_flag_0_fu_454[0]_i_2_n_2\
    );
\count_flag_0_fu_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count_flag_0_fu_454[0]_i_2_n_2\,
      Q => count_flag_0_fu_454,
      R => ap_NS_fsm1
    );
\count_loc_0_fu_446[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(0),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(0),
      O => \count_loc_0_fu_446[0]_i_1_n_2\
    );
\count_loc_0_fu_446[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(10),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(10),
      O => \count_loc_0_fu_446[10]_i_1_n_2\
    );
\count_loc_0_fu_446[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(11),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(11),
      O => \count_loc_0_fu_446[11]_i_1_n_2\
    );
\count_loc_0_fu_446[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(12),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(12),
      O => \count_loc_0_fu_446[12]_i_1_n_2\
    );
\count_loc_0_fu_446[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(13),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(13),
      O => \count_loc_0_fu_446[13]_i_1_n_2\
    );
\count_loc_0_fu_446[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(14),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(14),
      O => \count_loc_0_fu_446[14]_i_1_n_2\
    );
\count_loc_0_fu_446[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(15),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(15),
      O => \count_loc_0_fu_446[15]_i_1_n_2\
    );
\count_loc_0_fu_446[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(16),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(16),
      O => \count_loc_0_fu_446[16]_i_1_n_2\
    );
\count_loc_0_fu_446[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(17),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(17),
      O => \count_loc_0_fu_446[17]_i_1_n_2\
    );
\count_loc_0_fu_446[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(18),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(18),
      O => \count_loc_0_fu_446[18]_i_1_n_2\
    );
\count_loc_0_fu_446[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(19),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(19),
      O => \count_loc_0_fu_446[19]_i_1_n_2\
    );
\count_loc_0_fu_446[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(1),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(1),
      O => \count_loc_0_fu_446[1]_i_1_n_2\
    );
\count_loc_0_fu_446[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(20),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(20),
      O => \count_loc_0_fu_446[20]_i_1_n_2\
    );
\count_loc_0_fu_446[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(21),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(21),
      O => \count_loc_0_fu_446[21]_i_1_n_2\
    );
\count_loc_0_fu_446[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(22),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(22),
      O => \count_loc_0_fu_446[22]_i_1_n_2\
    );
\count_loc_0_fu_446[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(23),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(23),
      O => \count_loc_0_fu_446[23]_i_1_n_2\
    );
\count_loc_0_fu_446[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(24),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(24),
      O => \count_loc_0_fu_446[24]_i_1_n_2\
    );
\count_loc_0_fu_446[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(25),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(25),
      O => \count_loc_0_fu_446[25]_i_1_n_2\
    );
\count_loc_0_fu_446[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(26),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(26),
      O => \count_loc_0_fu_446[26]_i_1_n_2\
    );
\count_loc_0_fu_446[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(27),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(27),
      O => \count_loc_0_fu_446[27]_i_1_n_2\
    );
\count_loc_0_fu_446[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(28),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(28),
      O => \count_loc_0_fu_446[28]_i_1_n_2\
    );
\count_loc_0_fu_446[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(29),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(29),
      O => \count_loc_0_fu_446[29]_i_1_n_2\
    );
\count_loc_0_fu_446[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(2),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(2),
      O => \count_loc_0_fu_446[2]_i_1_n_2\
    );
\count_loc_0_fu_446[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(30),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(30),
      O => \count_loc_0_fu_446[30]_i_1_n_2\
    );
\count_loc_0_fu_446[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005545"
    )
        port map (
      I0 => \count_new_0_fu_450[31]_i_3_n_2\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I4 => ap_NS_fsm1,
      O => count_loc_0_fu_446
    );
\count_loc_0_fu_446[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => p_23_in,
      O => \count_loc_0_fu_446[31]_i_2_n_2\
    );
\count_loc_0_fu_446[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(31),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(31),
      O => \count_loc_0_fu_446[31]_i_3_n_2\
    );
\count_loc_0_fu_446[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(3),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(3),
      O => \count_loc_0_fu_446[3]_i_1_n_2\
    );
\count_loc_0_fu_446[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(4),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(4),
      O => \count_loc_0_fu_446[4]_i_1_n_2\
    );
\count_loc_0_fu_446[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(5),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(5),
      O => \count_loc_0_fu_446[5]_i_1_n_2\
    );
\count_loc_0_fu_446[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(6),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(6),
      O => \count_loc_0_fu_446[6]_i_1_n_2\
    );
\count_loc_0_fu_446[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(7),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(7),
      O => \count_loc_0_fu_446[7]_i_1_n_2\
    );
\count_loc_0_fu_446[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(8),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(8),
      O => \count_loc_0_fu_446[8]_i_1_n_2\
    );
\count_loc_0_fu_446[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count(9),
      I1 => ap_NS_fsm1,
      I2 => add_ln1260_reg_4884(9),
      O => \count_loc_0_fu_446[9]_i_1_n_2\
    );
\count_loc_0_fu_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[0]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[0]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[10]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[10]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[11]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[11]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[12]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[12]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[13]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[13]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[14]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[14]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[15]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[15]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[16]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[16]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[17]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[17]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[18]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[18]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[19]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[19]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[1]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[1]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[20]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[20]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[21]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[21]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[22]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[22]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[23]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[23]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[24]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[24]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[25]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[25]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[26]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[26]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[27]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[27]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[28]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[28]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[29]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[29]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[2]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[2]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[30]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[30]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[31]_i_3_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[31]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[3]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[3]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[4]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[4]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[5]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[5]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[6]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[6]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[7]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[7]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[8]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[8]\,
      R => count_loc_0_fu_446
    );
\count_loc_0_fu_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \count_loc_0_fu_446[31]_i_2_n_2\,
      D => \count_loc_0_fu_446[9]_i_1_n_2\,
      Q => \count_loc_0_fu_446_reg_n_2_[9]\,
      R => count_loc_0_fu_446
    );
\count_new_0_fu_450[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \count_new_0_fu_450[31]_i_3_n_2\,
      O => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln1260_reg_4884(22),
      I1 => add_ln1260_reg_4884(12),
      O => \count_new_0_fu_450[31]_i_10_n_2\
    );
\count_new_0_fu_450[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln1260_reg_4884(2),
      I1 => add_ln1260_reg_4884(13),
      I2 => add_ln1260_reg_4884(7),
      I3 => add_ln1260_reg_4884(16),
      I4 => \count_new_0_fu_450[31]_i_17_n_2\,
      O => \count_new_0_fu_450[31]_i_11_n_2\
    );
\count_new_0_fu_450[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \count_new_0_fu_450[31]_i_18_n_2\,
      I1 => add_ln1260_reg_4884(14),
      I2 => add_ln1260_reg_4884(18),
      I3 => add_ln1260_reg_4884(28),
      I4 => add_ln1260_reg_4884(23),
      I5 => \count_new_0_fu_450[31]_i_19_n_2\,
      O => \count_new_0_fu_450[31]_i_12_n_2\
    );
\count_new_0_fu_450[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => add_ln1260_reg_4884(3),
      I1 => add_ln1260_reg_4884(24),
      I2 => add_ln1260_reg_4884(5),
      I3 => add_ln1260_reg_4884(27),
      O => \count_new_0_fu_450[31]_i_17_n_2\
    );
\count_new_0_fu_450[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(10),
      I1 => add_ln1260_reg_4884(17),
      I2 => add_ln1260_reg_4884(6),
      I3 => add_ln1260_reg_4884(19),
      O => \count_new_0_fu_450[31]_i_18_n_2\
    );
\count_new_0_fu_450[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(9),
      I1 => add_ln1260_reg_4884(8),
      I2 => add_ln1260_reg_4884(31),
      I3 => add_ln1260_reg_4884(4),
      I4 => \count_new_0_fu_450[31]_i_25_n_2\,
      O => \count_new_0_fu_450[31]_i_19_n_2\
    );
\count_new_0_fu_450[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070000"
    )
        port map (
      I0 => icmp_ln1264_fu_2856_p2,
      I1 => icmp_ln1262_fu_2840_p2,
      I2 => \count_new_0_fu_450[31]_i_6_n_2\,
      I3 => \^internal_full_n_reg\,
      I4 => \q0_reg[0]\,
      O => p_23_in
    );
\count_new_0_fu_450[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1260_reg_4884(20),
      I1 => add_ln1260_reg_4884(21),
      I2 => add_ln1260_reg_4884(15),
      I3 => add_ln1260_reg_4884(0),
      O => \count_new_0_fu_450[31]_i_25_n_2\
    );
\count_new_0_fu_450[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln1264_fu_2856_p2,
      I1 => icmp_ln1256_reg_4876,
      I2 => icmp_ln1258_reg_4880,
      I3 => \count_new_0_fu_450[31]_i_8_n_2\,
      I4 => icmp_ln1262_fu_2840_p2,
      I5 => \q0_reg[0]\,
      O => \count_new_0_fu_450[31]_i_3_n_2\
    );
\count_new_0_fu_450[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \count_new_0_fu_450[31]_i_9_n_2\,
      I1 => add_ln1260_reg_4884(11),
      I2 => add_ln1260_reg_4884(29),
      I3 => \count_new_0_fu_450[31]_i_10_n_2\,
      I4 => \count_new_0_fu_450[31]_i_11_n_2\,
      I5 => \count_new_0_fu_450[31]_i_12_n_2\,
      O => icmp_ln1264_fu_2856_p2
    );
\count_new_0_fu_450[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I2 => icmp_ln1258_reg_4880,
      I3 => icmp_ln1256_reg_4876,
      O => \count_new_0_fu_450[31]_i_6_n_2\
    );
\count_new_0_fu_450[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter11,
      O => \count_new_0_fu_450[31]_i_8_n_2\
    );
\count_new_0_fu_450[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => add_ln1260_reg_4884(1),
      I1 => add_ln1260_reg_4884(25),
      I2 => add_ln1260_reg_4884(30),
      I3 => add_ln1260_reg_4884(26),
      O => \count_new_0_fu_450[31]_i_9_n_2\
    );
\count_new_0_fu_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(0),
      Q => count_new_0_fu_450(0),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(10),
      Q => count_new_0_fu_450(10),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(11),
      Q => count_new_0_fu_450(11),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(12),
      Q => count_new_0_fu_450(12),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(13),
      Q => count_new_0_fu_450(13),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(14),
      Q => count_new_0_fu_450(14),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(15),
      Q => count_new_0_fu_450(15),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(16),
      Q => count_new_0_fu_450(16),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(17),
      Q => count_new_0_fu_450(17),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(18),
      Q => count_new_0_fu_450(18),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(19),
      Q => count_new_0_fu_450(19),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(1),
      Q => count_new_0_fu_450(1),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(20),
      Q => count_new_0_fu_450(20),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(21),
      Q => count_new_0_fu_450(21),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(22),
      Q => count_new_0_fu_450(22),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(23),
      Q => count_new_0_fu_450(23),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(24),
      Q => count_new_0_fu_450(24),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(25),
      Q => count_new_0_fu_450(25),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(26),
      Q => count_new_0_fu_450(26),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(27),
      Q => count_new_0_fu_450(27),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(28),
      Q => count_new_0_fu_450(28),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(29),
      Q => count_new_0_fu_450(29),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(2),
      Q => count_new_0_fu_450(2),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(30),
      Q => count_new_0_fu_450(30),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(31),
      Q => count_new_0_fu_450(31),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(3),
      Q => count_new_0_fu_450(3),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(4),
      Q => count_new_0_fu_450(4),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(5),
      Q => count_new_0_fu_450(5),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(6),
      Q => count_new_0_fu_450(6),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(7),
      Q => count_new_0_fu_450(7),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(8),
      Q => count_new_0_fu_450(8),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_new_0_fu_450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => add_ln1260_reg_4884(9),
      Q => count_new_0_fu_450(9),
      R => \count_new_0_fu_450[31]_i_1_n_2\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(0),
      Q => count(0),
      R => '0'
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(10),
      Q => count(10),
      R => '0'
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(11),
      Q => count(11),
      R => '0'
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(12),
      Q => count(12),
      R => '0'
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(13),
      Q => count(13),
      R => '0'
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(14),
      Q => count(14),
      R => '0'
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(15),
      Q => count(15),
      R => '0'
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(16),
      Q => count(16),
      R => '0'
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(17),
      Q => count(17),
      R => '0'
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(18),
      Q => count(18),
      R => '0'
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(19),
      Q => count(19),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(1),
      Q => count(1),
      R => '0'
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(20),
      Q => count(20),
      R => '0'
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(21),
      Q => count(21),
      R => '0'
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(22),
      Q => count(22),
      R => '0'
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(23),
      Q => count(23),
      R => '0'
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(24),
      Q => count(24),
      R => '0'
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(25),
      Q => count(25),
      R => '0'
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(26),
      Q => count(26),
      R => '0'
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(27),
      Q => count(27),
      R => '0'
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(28),
      Q => count(28),
      R => '0'
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(29),
      Q => count(29),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(2),
      Q => count(2),
      R => '0'
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(30),
      Q => count(30),
      R => '0'
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(31),
      Q => count(31),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(3),
      Q => count(3),
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(4),
      Q => count(4),
      R => '0'
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(5),
      Q => count(5),
      R => '0'
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(6),
      Q => count(6),
      R => '0'
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(7),
      Q => count(7),
      R => '0'
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(8),
      Q => count(8),
      R => '0'
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => count0,
      D => count_new_0_fu_450(9),
      Q => count(9),
      R => '0'
    );
\gSerie_V[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gSerie_V(3),
      I1 => gSerie_V(0),
      O => xor_ln1349_1_fu_3514_p2
    );
\gSerie_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \gSerie_V_reg[1]_srl2_n_2\,
      Q => gSerie_V(0),
      R => '0'
    );
\gSerie_V_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \bSerie_V_reg[21]_1\,
      CLK => ap_clk,
      D => gSerie_V(3),
      Q => \gSerie_V_reg[1]_srl2_n_2\
    );
\gSerie_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => gSerie_V(22),
      Q => gSerie_V(21),
      R => '0'
    );
\gSerie_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => gSerie_V(23),
      Q => gSerie_V(22),
      R => '0'
    );
\gSerie_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => gSerie_V(24),
      Q => gSerie_V(23),
      R => '0'
    );
\gSerie_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => gSerie_V(25),
      Q => gSerie_V(24),
      R => '0'
    );
\gSerie_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => gSerie_V(26),
      Q => gSerie_V(25),
      R => '0'
    );
\gSerie_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => gSerie_V(27),
      Q => gSerie_V(26),
      R => '0'
    );
\gSerie_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => xor_ln1349_1_fu_3514_p2,
      Q => gSerie_V(27),
      R => '0'
    );
\gSerie_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \gSerie_V_reg[4]_srl17_n_2\,
      Q => gSerie_V(3),
      R => '0'
    );
\gSerie_V_reg[4]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"0000AB54"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => \bSerie_V_reg[21]_1\,
      CLK => ap_clk,
      D => gSerie_V(21),
      Q => \gSerie_V_reg[4]_srl17_n_2\,
      Q31 => \NLW_gSerie_V_reg[4]_srl17_Q31_UNCONNECTED\
    );
\g_2_reg_4801[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(9),
      I1 => zext_ln1302_fu_2441_p1(9),
      O => \g_2_reg_4801[1]_i_3_n_2\
    );
\g_2_reg_4801[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(8),
      I1 => zext_ln1302_fu_2441_p1(8),
      O => \g_2_reg_4801[1]_i_4_n_2\
    );
\g_2_reg_4801[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(7),
      I1 => zext_ln1302_fu_2441_p1(7),
      O => \g_2_reg_4801[1]_i_5_n_2\
    );
\g_2_reg_4801[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(13),
      I1 => zext_ln1302_fu_2441_p1(13),
      O => \g_2_reg_4801[5]_i_3_n_2\
    );
\g_2_reg_4801[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(12),
      I1 => zext_ln1302_fu_2441_p1(12),
      O => \g_2_reg_4801[5]_i_4_n_2\
    );
\g_2_reg_4801[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(11),
      I1 => zext_ln1302_fu_2441_p1(11),
      O => \g_2_reg_4801[5]_i_5_n_2\
    );
\g_2_reg_4801[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(10),
      I1 => zext_ln1302_fu_2441_p1(10),
      O => \g_2_reg_4801[5]_i_6_n_2\
    );
\g_2_reg_4801[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1302_1_reg_4786(14),
      I1 => zext_ln1302_fu_2441_p1(14),
      O => \g_2_reg_4801[7]_i_3_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[0]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[1]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[2]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[3]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[4]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[5]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[6]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_4801_reg_n_2_[7]\,
      Q => \g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6_n_2\
    );
\g_2_reg_4801_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[0]_srl6_n_2\,
      Q => \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(0),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[1]_srl6_n_2\,
      Q => g_2_reg_4801_pp0_iter14_reg(1),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[2]_srl6_n_2\,
      Q => g_2_reg_4801_pp0_iter14_reg(2),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[3]_srl6_n_2\,
      Q => g_2_reg_4801_pp0_iter14_reg(3),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[4]_srl6_n_2\,
      Q => \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(1),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[5]_srl6_n_2\,
      Q => g_2_reg_4801_pp0_iter14_reg(5),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[6]_srl6_n_2\,
      Q => \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(2),
      R => '0'
    );
\g_2_reg_4801_pp0_iter14_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_4801_pp0_iter13_reg_reg[7]_srl6_n_2\,
      Q => g_2_reg_4801_pp0_iter14_reg(7),
      R => '0'
    );
\g_2_reg_4801_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(0),
      Q => \g_2_reg_4801_reg_n_2_[0]\,
      S => '0'
    );
\g_2_reg_4801_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(1),
      Q => \g_2_reg_4801_reg_n_2_[1]\,
      S => '0'
    );
\g_2_reg_4801_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \g_2_reg_4801_reg[1]_i_2_n_2\,
      CO(2) => \g_2_reg_4801_reg[1]_i_2_n_3\,
      CO(1) => \g_2_reg_4801_reg[1]_i_2_n_4\,
      CO(0) => \g_2_reg_4801_reg[1]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln1302_1_reg_4786(9 downto 7),
      DI(0) => '0',
      O(3 downto 2) => \add_ln1302_2_fu_2448_p2__0\(1 downto 0),
      O(1 downto 0) => \NLW_g_2_reg_4801_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \g_2_reg_4801[1]_i_3_n_2\,
      S(2) => \g_2_reg_4801[1]_i_4_n_2\,
      S(1) => \g_2_reg_4801[1]_i_5_n_2\,
      S(0) => add_ln1302_1_reg_4786(6)
    );
\g_2_reg_4801_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(2),
      Q => \g_2_reg_4801_reg_n_2_[2]\,
      S => '0'
    );
\g_2_reg_4801_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(3),
      Q => \g_2_reg_4801_reg_n_2_[3]\,
      S => '0'
    );
\g_2_reg_4801_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(4),
      Q => \g_2_reg_4801_reg_n_2_[4]\,
      S => '0'
    );
\g_2_reg_4801_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(5),
      Q => \g_2_reg_4801_reg_n_2_[5]\,
      S => '0'
    );
\g_2_reg_4801_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_2_reg_4801_reg[1]_i_2_n_2\,
      CO(3) => \g_2_reg_4801_reg[5]_i_2_n_2\,
      CO(2) => \g_2_reg_4801_reg[5]_i_2_n_3\,
      CO(1) => \g_2_reg_4801_reg[5]_i_2_n_4\,
      CO(0) => \g_2_reg_4801_reg[5]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1302_1_reg_4786(13 downto 10),
      O(3 downto 0) => \add_ln1302_2_fu_2448_p2__0\(5 downto 2),
      S(3) => \g_2_reg_4801[5]_i_3_n_2\,
      S(2) => \g_2_reg_4801[5]_i_4_n_2\,
      S(1) => \g_2_reg_4801[5]_i_5_n_2\,
      S(0) => \g_2_reg_4801[5]_i_6_n_2\
    );
\g_2_reg_4801_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(6),
      Q => \g_2_reg_4801_reg_n_2_[6]\,
      S => '0'
    );
\g_2_reg_4801_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \g_2_reg_4801_reg[7]_0\(7),
      Q => \g_2_reg_4801_reg_n_2_[7]\,
      S => '0'
    );
\g_2_reg_4801_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_2_reg_4801_reg[5]_i_2_n_2\,
      CO(3) => \NLW_g_2_reg_4801_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln1302_1_reg_4786_reg[14]_0\(0),
      CO(1) => \NLW_g_2_reg_4801_reg[7]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \g_2_reg_4801_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln1302_1_reg_4786(14),
      O(3 downto 2) => \NLW_g_2_reg_4801_reg[7]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \add_ln1302_2_fu_2448_p2__0\(7 downto 6),
      S(3 downto 2) => B"01",
      S(1) => add_ln1302_1_reg_4786(15),
      S(0) => \g_2_reg_4801[7]_i_3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(0),
      Q => \g_reg_4712_pp0_iter5_reg_reg[0]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(1),
      Q => \g_reg_4712_pp0_iter5_reg_reg[1]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(2),
      Q => \g_reg_4712_pp0_iter5_reg_reg[2]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(3),
      Q => \g_reg_4712_pp0_iter5_reg_reg[3]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(4),
      Q => \g_reg_4712_pp0_iter5_reg_reg[4]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(5),
      Q => \g_reg_4712_pp0_iter5_reg_reg[5]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(6),
      Q => \g_reg_4712_pp0_iter5_reg_reg[6]_srl3_n_2\
    );
\g_reg_4712_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_reg_4712(7),
      Q => \g_reg_4712_pp0_iter5_reg_reg[7]_srl3_n_2\
    );
\g_reg_4712_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[0]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(0),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[1]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(1),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[2]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(2),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[3]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(3),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[4]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(4),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[5]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(5),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[6]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(6),
      R => '0'
    );
\g_reg_4712_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_reg_4712_pp0_iter5_reg_reg[7]_srl3_n_2\,
      Q => g_reg_4712_pp0_iter6_reg(7),
      R => '0'
    );
\g_reg_4712_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(0),
      Q => g_reg_4712(0),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(1),
      Q => g_reg_4712(1),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(2),
      Q => g_reg_4712(2),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(3),
      Q => g_reg_4712(3),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(4),
      Q => g_reg_4712(4),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(5),
      Q => g_reg_4712(5),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(6),
      Q => g_reg_4712(6),
      S => tpgSinTableArray_9bit_U_n_58
    );
\g_reg_4712_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => tpgSinTableArray_9bit_U_n_56,
      Q => g_reg_4712(7),
      S => '0'
    );
\grnYuv_load_reg_5165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => redYuv_U_n_4,
      Q => \^grnyuv_load_reg_5165\(0),
      R => '0'
    );
\grnYuv_load_reg_5165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => bluYuv_U_n_4,
      Q => \^grnyuv_load_reg_5165\(1),
      R => '0'
    );
grp_reg_int_s_fu_2324: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s
     port map (
      B(15 downto 0) => grp_reg_int_s_fu_2324_ap_return(15 downto 0),
      D(15 downto 0) => grp_fu_3999_p2(16 downto 1),
      E(0) => \^ap_ce_reg\,
      ap_clk => ap_clk
    );
grp_reg_int_s_fu_2867: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s_1
     port map (
      CO(0) => icmp_ln1262_fu_2840_p2,
      D(31 downto 5) => tmp_23_fu_2830_p4(28 downto 2),
      D(4) => grp_reg_int_s_fu_2867_n_30,
      D(3) => tmp_23_fu_2830_p4(0),
      D(2) => grp_reg_int_s_fu_2867_n_32,
      D(1) => grp_reg_int_s_fu_2867_n_33,
      D(0) => grp_reg_int_s_fu_2867_n_34,
      E(0) => \^ap_ce_reg\,
      Q(31) => \select_ln1225_1_reg_4896_reg_n_2_[31]\,
      Q(30) => \select_ln1225_1_reg_4896_reg_n_2_[30]\,
      Q(29) => \select_ln1225_1_reg_4896_reg_n_2_[29]\,
      Q(28) => \select_ln1225_1_reg_4896_reg_n_2_[28]\,
      Q(27) => \select_ln1225_1_reg_4896_reg_n_2_[27]\,
      Q(26) => \select_ln1225_1_reg_4896_reg_n_2_[26]\,
      Q(25) => \select_ln1225_1_reg_4896_reg_n_2_[25]\,
      Q(24) => \select_ln1225_1_reg_4896_reg_n_2_[24]\,
      Q(23) => \select_ln1225_1_reg_4896_reg_n_2_[23]\,
      Q(22) => \select_ln1225_1_reg_4896_reg_n_2_[22]\,
      Q(21) => \select_ln1225_1_reg_4896_reg_n_2_[21]\,
      Q(20) => \select_ln1225_1_reg_4896_reg_n_2_[20]\,
      Q(19) => \select_ln1225_1_reg_4896_reg_n_2_[19]\,
      Q(18) => \select_ln1225_1_reg_4896_reg_n_2_[18]\,
      Q(17) => \select_ln1225_1_reg_4896_reg_n_2_[17]\,
      Q(16) => \select_ln1225_1_reg_4896_reg_n_2_[16]\,
      Q(15) => \select_ln1225_1_reg_4896_reg_n_2_[15]\,
      Q(14) => \select_ln1225_1_reg_4896_reg_n_2_[14]\,
      Q(13) => \select_ln1225_1_reg_4896_reg_n_2_[13]\,
      Q(12) => \select_ln1225_1_reg_4896_reg_n_2_[12]\,
      Q(11) => \select_ln1225_1_reg_4896_reg_n_2_[11]\,
      Q(10) => \select_ln1225_1_reg_4896_reg_n_2_[10]\,
      Q(9) => \select_ln1225_1_reg_4896_reg_n_2_[9]\,
      Q(8) => \select_ln1225_1_reg_4896_reg_n_2_[8]\,
      Q(7) => \select_ln1225_1_reg_4896_reg_n_2_[7]\,
      Q(6) => \select_ln1225_1_reg_4896_reg_n_2_[6]\,
      Q(5) => \select_ln1225_1_reg_4896_reg_n_2_[5]\,
      Q(4) => \select_ln1225_1_reg_4896_reg_n_2_[4]\,
      Q(3) => \select_ln1225_1_reg_4896_reg_n_2_[3]\,
      Q(2) => \select_ln1225_1_reg_4896_reg_n_2_[2]\,
      Q(1) => \select_ln1225_1_reg_4896_reg_n_2_[1]\,
      Q(0) => \select_ln1225_1_reg_4896_reg_n_2_[0]\,
      \add_ln1260_reg_4884_reg[0]\(0) => \ap_return_int_reg_reg[15]\(0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      ap_enable_reg_pp0_iter12_reg => grp_reg_int_s_fu_2867_n_70,
      ap_enable_reg_pp0_iter12_reg_0 => grp_reg_int_s_fu_2867_n_71,
      \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[0]\ => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg[2]\ => \q0_reg[0]\,
      \d_read_reg_22_reg[0]_0\ => \icmp_ln1225_reg_4869_reg_n_2_[0]\,
      \d_read_reg_22_reg[0]_1\ => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      \d_read_reg_22_reg[31]_0\(31 downto 0) => grp_load_fu_1229_p1(31 downto 0),
      grp_fu_3999_ce => grp_fu_3999_ce,
      guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      icmp_ln1225_reg_48690 => icmp_ln1225_reg_48690,
      \icmp_ln1225_reg_4869_reg[0]\ => grp_reg_int_s_fu_2867_n_136,
      \icmp_ln1225_reg_4869_reg[0]_0\(0) => ap_return_int_reg(0),
      \icmp_ln1225_reg_4869_reg[0]_1\ => \add_ln1260_reg_4884[31]_i_3_n_2\,
      icmp_ln1256_reg_4876_pp0_iter11_reg => icmp_ln1256_reg_4876_pp0_iter11_reg,
      icmp_ln1258_fu_2669_p2 => icmp_ln1258_fu_2669_p2,
      icmp_ln1258_reg_4880_pp0_iter11_reg => icmp_ln1258_reg_4880_pp0_iter11_reg,
      icmp_ln1262_reg_4912 => icmp_ln1262_reg_4912,
      icmp_ln1264_reg_4916 => icmp_ln1264_reg_4916,
      \icmp_ln1264_reg_4916_reg[0]\ => grp_reg_int_s_fu_2867_n_138,
      \icmp_ln527_reg_4605_pp0_iter10_reg_reg[0]\(2 downto 0) => ap_phi_reg_pp0_iter12_hBarSel_4_new_2_reg_1106(2 downto 0),
      \icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\ => grp_reg_int_s_fu_2867_n_139,
      \icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]_0\ => grp_reg_int_s_fu_2867_n_140,
      \int_bck_motion_en_reg[0]\(0) => add_ln1260_reg_48840,
      \s_loc_0_fu_470_reg[0]\ => \s_loc_0_fu_470[31]_i_4_n_2\,
      \s_loc_0_fu_470_reg[0]_0\ => \s_loc_0_fu_470[31]_i_3_n_2\,
      \s_loc_0_fu_470_reg[0]_1\ => \s_new_0_fu_474[31]_i_9_n_2\,
      \s_loc_0_fu_470_reg[30]\ => \s_loc_0_fu_470[31]_i_5_n_2\,
      \s_loc_0_fu_470_reg[30]_0\ => \s_loc_0_fu_470[31]_i_7_n_2\,
      \s_loc_0_fu_470_reg[31]\(31 downto 0) => \^s\(31 downto 0),
      \s_loc_0_fu_470_reg[31]_0\ => \^internal_full_n_reg\,
      \s_new_0_fu_474_reg[0]\ => \s_flag_0_fu_478[0]_i_6_n_2\,
      \s_new_0_fu_474_reg[0]_0\ => \s_new_0_fu_474[31]_i_4_n_2\,
      \s_new_0_fu_474_reg[0]_1\ => \s_new_0_fu_474[31]_i_6_n_2\,
      \s_new_0_fu_474_reg[0]_2\ => \s_new_0_fu_474[17]_i_3_n_2\,
      \s_new_0_fu_474_reg[16]\ => \s_new_0_fu_474[31]_i_8_n_2\,
      \s_new_0_fu_474_reg[31]\(31 downto 0) => p_2_in(31 downto 0),
      \s_new_0_fu_474_reg[31]_0\(31 downto 0) => \s_new_0_fu_474__0\(31 downto 0),
      \s_reg[31]\(31) => grp_reg_int_s_fu_2867_n_35,
      \s_reg[31]\(30) => grp_reg_int_s_fu_2867_n_36,
      \s_reg[31]\(29) => grp_reg_int_s_fu_2867_n_37,
      \s_reg[31]\(28) => grp_reg_int_s_fu_2867_n_38,
      \s_reg[31]\(27) => grp_reg_int_s_fu_2867_n_39,
      \s_reg[31]\(26) => grp_reg_int_s_fu_2867_n_40,
      \s_reg[31]\(25) => grp_reg_int_s_fu_2867_n_41,
      \s_reg[31]\(24) => grp_reg_int_s_fu_2867_n_42,
      \s_reg[31]\(23) => grp_reg_int_s_fu_2867_n_43,
      \s_reg[31]\(22) => grp_reg_int_s_fu_2867_n_44,
      \s_reg[31]\(21) => grp_reg_int_s_fu_2867_n_45,
      \s_reg[31]\(20) => grp_reg_int_s_fu_2867_n_46,
      \s_reg[31]\(19) => grp_reg_int_s_fu_2867_n_47,
      \s_reg[31]\(18) => grp_reg_int_s_fu_2867_n_48,
      \s_reg[31]\(17) => grp_reg_int_s_fu_2867_n_49,
      \s_reg[31]\(16) => grp_reg_int_s_fu_2867_n_50,
      \s_reg[31]\(15) => grp_reg_int_s_fu_2867_n_51,
      \s_reg[31]\(14) => grp_reg_int_s_fu_2867_n_52,
      \s_reg[31]\(13) => grp_reg_int_s_fu_2867_n_53,
      \s_reg[31]\(12) => grp_reg_int_s_fu_2867_n_54,
      \s_reg[31]\(11) => grp_reg_int_s_fu_2867_n_55,
      \s_reg[31]\(10) => grp_reg_int_s_fu_2867_n_56,
      \s_reg[31]\(9) => grp_reg_int_s_fu_2867_n_57,
      \s_reg[31]\(8) => grp_reg_int_s_fu_2867_n_58,
      \s_reg[31]\(7) => grp_reg_int_s_fu_2867_n_59,
      \s_reg[31]\(6) => grp_reg_int_s_fu_2867_n_60,
      \s_reg[31]\(5) => grp_reg_int_s_fu_2867_n_61,
      \s_reg[31]\(4) => grp_reg_int_s_fu_2867_n_62,
      \s_reg[31]\(3) => grp_reg_int_s_fu_2867_n_63,
      \s_reg[31]\(2) => grp_reg_int_s_fu_2867_n_64,
      \s_reg[31]\(1) => grp_reg_int_s_fu_2867_n_65,
      \s_reg[31]\(0) => grp_reg_int_s_fu_2867_n_66,
      \select_ln1225_1_reg_4896_reg[31]\(31) => \s_loc_0_fu_470_reg_n_2_[31]\,
      \select_ln1225_1_reg_4896_reg[31]\(30) => \s_loc_0_fu_470_reg_n_2_[30]\,
      \select_ln1225_1_reg_4896_reg[31]\(29) => \s_loc_0_fu_470_reg_n_2_[29]\,
      \select_ln1225_1_reg_4896_reg[31]\(28) => \s_loc_0_fu_470_reg_n_2_[28]\,
      \select_ln1225_1_reg_4896_reg[31]\(27) => \s_loc_0_fu_470_reg_n_2_[27]\,
      \select_ln1225_1_reg_4896_reg[31]\(26) => \s_loc_0_fu_470_reg_n_2_[26]\,
      \select_ln1225_1_reg_4896_reg[31]\(25) => \s_loc_0_fu_470_reg_n_2_[25]\,
      \select_ln1225_1_reg_4896_reg[31]\(24) => \s_loc_0_fu_470_reg_n_2_[24]\,
      \select_ln1225_1_reg_4896_reg[31]\(23) => \s_loc_0_fu_470_reg_n_2_[23]\,
      \select_ln1225_1_reg_4896_reg[31]\(22) => \s_loc_0_fu_470_reg_n_2_[22]\,
      \select_ln1225_1_reg_4896_reg[31]\(21) => \s_loc_0_fu_470_reg_n_2_[21]\,
      \select_ln1225_1_reg_4896_reg[31]\(20) => \s_loc_0_fu_470_reg_n_2_[20]\,
      \select_ln1225_1_reg_4896_reg[31]\(19) => \s_loc_0_fu_470_reg_n_2_[19]\,
      \select_ln1225_1_reg_4896_reg[31]\(18) => \s_loc_0_fu_470_reg_n_2_[18]\,
      \select_ln1225_1_reg_4896_reg[31]\(17) => \s_loc_0_fu_470_reg_n_2_[17]\,
      \select_ln1225_1_reg_4896_reg[31]\(16) => \s_loc_0_fu_470_reg_n_2_[16]\,
      \select_ln1225_1_reg_4896_reg[31]\(15) => \s_loc_0_fu_470_reg_n_2_[15]\,
      \select_ln1225_1_reg_4896_reg[31]\(14) => \s_loc_0_fu_470_reg_n_2_[14]\,
      \select_ln1225_1_reg_4896_reg[31]\(13) => \s_loc_0_fu_470_reg_n_2_[13]\,
      \select_ln1225_1_reg_4896_reg[31]\(12) => \s_loc_0_fu_470_reg_n_2_[12]\,
      \select_ln1225_1_reg_4896_reg[31]\(11) => \s_loc_0_fu_470_reg_n_2_[11]\,
      \select_ln1225_1_reg_4896_reg[31]\(10) => \s_loc_0_fu_470_reg_n_2_[10]\,
      \select_ln1225_1_reg_4896_reg[31]\(9) => \s_loc_0_fu_470_reg_n_2_[9]\,
      \select_ln1225_1_reg_4896_reg[31]\(8) => \s_loc_0_fu_470_reg_n_2_[8]\,
      \select_ln1225_1_reg_4896_reg[31]\(7) => \s_loc_0_fu_470_reg_n_2_[7]\,
      \select_ln1225_1_reg_4896_reg[31]\(6) => \s_loc_0_fu_470_reg_n_2_[6]\,
      \select_ln1225_1_reg_4896_reg[31]\(5) => \s_loc_0_fu_470_reg_n_2_[5]\,
      \select_ln1225_1_reg_4896_reg[31]\(4) => \s_loc_0_fu_470_reg_n_2_[4]\,
      \select_ln1225_1_reg_4896_reg[31]\(3) => \s_loc_0_fu_470_reg_n_2_[3]\,
      \select_ln1225_1_reg_4896_reg[31]\(2) => \s_loc_0_fu_470_reg_n_2_[2]\,
      \select_ln1225_1_reg_4896_reg[31]\(1) => \s_loc_0_fu_470_reg_n_2_[1]\,
      \select_ln1225_1_reg_4896_reg[31]\(0) => \s_loc_0_fu_470_reg_n_2_[0]\
    );
grp_reg_unsigned_short_s_fu_2543: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_unsigned_short_s
     port map (
      E(0) => \^ap_ce_reg\,
      Q(0) => ap_return_int_reg(0),
      ap_clk => ap_clk,
      \ap_return_int_reg_reg[0]_0\ => grp_reg_unsigned_short_s_fu_2543_n_5,
      \ap_return_int_reg_reg[0]_1\ => grp_reg_unsigned_short_s_fu_2543_n_6,
      \ap_return_int_reg_reg[15]_0\(15 downto 0) => \ap_return_int_reg_reg[15]\(15 downto 0),
      \ap_return_int_reg_reg[6]_0\ => \ap_return_int_reg_reg[6]\,
      \ap_return_int_reg_reg[9]_0\ => \ap_return_int_reg_reg[9]\,
      icmp_ln1225_reg_48690 => icmp_ln1225_reg_48690,
      icmp_ln1256_reg_4876 => icmp_ln1256_reg_4876,
      \icmp_ln1256_reg_4876_reg[0]\ => \icmp_ln1256_reg_4876_reg[0]_0\,
      icmp_ln1258_fu_2669_p2 => icmp_ln1258_fu_2669_p2,
      icmp_ln1258_reg_4880 => icmp_ln1258_reg_4880,
      \icmp_ln1258_reg_4880_reg[0]\ => \add_ln1260_reg_4884[31]_i_3_n_2\
    );
grp_tpgPatternCrossHatch_fu_1199: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch
     port map (
      CO(0) => CO(0),
      E(0) => \^ap_ce_reg\,
      Q(15) => \^y_reg_892_reg[15]_0\(3),
      Q(14) => \y_reg_892_reg_n_2_[14]\,
      Q(13) => \y_reg_892_reg_n_2_[13]\,
      Q(12) => \y_reg_892_reg_n_2_[12]\,
      Q(11) => \y_reg_892_reg_n_2_[11]\,
      Q(10) => \y_reg_892_reg_n_2_[10]\,
      Q(9) => \y_reg_892_reg_n_2_[9]\,
      Q(8) => \y_reg_892_reg_n_2_[8]\,
      Q(7 downto 6) => Sel_fu_1727_p4(1 downto 0),
      Q(5) => \y_reg_892_reg_n_2_[5]\,
      Q(4) => \y_reg_892_reg_n_2_[4]\,
      Q(3) => \y_reg_892_reg_n_2_[3]\,
      Q(2 downto 0) => \^y_reg_892_reg[15]_0\(2 downto 0),
      S(0) => S(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_168_reg[7]_0\(1 downto 0) => grp_tpgPatternCrossHatch_fu_1199_ap_return_1(7 downto 6),
      \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]_0\ => \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]\,
      \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[7]_0\(1 downto 0) => grp_tpgPatternCrossHatch_fu_1199_ap_return_2(7 downto 6),
      \ap_return_int_reg_reg[8]\(3 downto 0) => \ap_return_int_reg_reg[8]\(3 downto 0),
      \ap_return_int_reg_reg[9]\(7 downto 0) => \ap_return_int_reg_reg[9]_0\(7 downto 0),
      grp_fu_3999_ce => grp_fu_3999_ce,
      grp_tpgPatternCrossHatch_fu_1199_ap_return_0(0) => grp_tpgPatternCrossHatch_fu_1199_ap_return_0(7),
      grp_tpgPatternCrossHatch_fu_1199_ap_start_reg => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg,
      \icmp_ln1443_1_reg_551[0]_i_3_0\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(0),
      \icmp_ln1443_1_reg_551_reg[0]_0\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(3),
      \icmp_ln1443_1_reg_551_reg[0]_1\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(2),
      \icmp_ln1443_1_reg_551_reg[0]_2\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(1),
      \icmp_ln1443_2_reg_557_reg[0]_i_2_0\(13 downto 0) => \icmp_ln1443_2_reg_557_reg[0]_i_2\(13 downto 0),
      \icmp_ln1443_2_reg_557_reg[0]_i_3_0\(0) => int_ap_start_reg_i_2_0(0),
      \icmp_ln1467_reg_576_reg[0]_0\(0) => \icmp_ln1467_reg_576_reg[0]\(0),
      \icmp_ln1467_reg_576_reg[0]_i_2_0\(11 downto 0) => \icmp_ln1467_reg_576_reg[0]_i_2\(11 downto 0),
      \icmp_ln1467_reg_576_reg[0]_i_2_1\(0) => \icmp_ln1467_reg_576_reg[0]_i_2_0\(0),
      \vHatch[0]_i_7\(3 downto 0) => \vHatch[0]_i_7\(3 downto 0),
      \xCount_V_2_reg[3]_0\(1 downto 0) => \xCount_V_2_reg[3]\(1 downto 0),
      \xCount_V_2_reg[7]_0\(4 downto 0) => \xCount_V_2_reg[7]\(4 downto 0),
      \xCount_V_2_reg[7]_1\ => \xCount_V_2_reg[7]_0\,
      \xCount_V_2_reg[7]_2\ => \xCount_V_2_reg[7]_1\,
      \xCount_V_2_reg[7]_3\ => \xCount_V_2_reg[7]_2\,
      \xCount_V_2_reg[7]_4\(0) => \xCount_V_2_reg[7]_3\(0),
      \xCount_V_2_reg[8]_0\(3 downto 0) => \xCount_V_2_reg[8]\(3 downto 0),
      \xCount_V_2_reg[9]_0\(0) => \xCount_V_2_reg[9]\(0),
      \xCount_V_2_reg[9]_1\(0) => \xCount_V_2_reg[9]_0\(0),
      \xCount_V_2_reg[9]_i_14\ => \xCount_V_2_reg[9]_i_14\,
      \xCount_V_2_reg[9]_i_14_0\ => \xCount_V_2_reg[9]_i_14_0\,
      \xCount_V_2_reg[9]_i_14_1\ => \xCount_V_2_reg[9]_i_14_1\,
      \xCount_V_2_reg[9]_i_5\ => \xCount_V_2_reg[9]_i_5\,
      \xCount_V_2_reg[9]_i_5_0\(0) => \xCount_V_2_reg[9]_i_5_0\(0),
      x_reg_904_pp0_iter9_reg(11 downto 0) => x_reg_904_pp0_iter9_reg(14 downto 3),
      \yCount_V_2_reg[1]_0\(0) => \yCount_V_2_reg[1]\(0),
      \yCount_V_2_reg[3]_0\ => \yCount_V_2_reg[3]\,
      \yCount_V_2_reg[9]_0\(5 downto 0) => \yCount_V_2_reg[9]\(5 downto 0)
    );
grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222F22"
    )
        port map (
      I0 => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg,
      I1 => grp_fu_3999_ce,
      I2 => \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_reg_0,
      O => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_i_1_n_2
    );
grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_i_1_n_2,
      Q => grp_tpgPatternCrossHatch_fu_1199_ap_start_reg,
      R => SS(0)
    );
grp_tpgPatternDPColorSquare_fu_1154: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare
     port map (
      D(0) => \q0_reg[1]\,
      \DPtpgBarSelRgb_VESA_b_load_reg_890_reg[1]_0\ => DPtpgBarSelRgb_VESA_b_load_reg_890(0),
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\ => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\,
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_1\ => \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[1]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[1]\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[2]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[2]\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[3]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[3]\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[4]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[4]\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[5]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[5]\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[6]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[6]\,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[7]_0\ => \DPtpgBarSelYuv_709_u_load_reg_905_reg[7]\,
      \DPtpgBarSelYuv_709_y_load_reg_895_reg[0]_0\ => \DPtpgBarSelYuv_709_y_load_reg_895_reg[0]\,
      \DPtpgBarSelYuv_709_y_load_reg_895_reg[7]_0\ => \DPtpgBarSelYuv_709_y_load_reg_895_reg[7]\,
      Q(15) => \^y_reg_892_reg[15]_0\(3),
      Q(14) => \y_reg_892_reg_n_2_[14]\,
      Q(13) => \y_reg_892_reg_n_2_[13]\,
      Q(12) => \y_reg_892_reg_n_2_[12]\,
      Q(11) => \y_reg_892_reg_n_2_[11]\,
      Q(10) => \y_reg_892_reg_n_2_[10]\,
      Q(9) => \y_reg_892_reg_n_2_[9]\,
      Q(8) => \y_reg_892_reg_n_2_[8]\,
      Q(7 downto 6) => Sel_fu_1727_p4(1 downto 0),
      Q(5) => \y_reg_892_reg_n_2_[5]\,
      Q(4) => \y_reg_892_reg_n_2_[4]\,
      Q(3) => \y_reg_892_reg_n_2_[3]\,
      Q(2 downto 0) => \^y_reg_892_reg[15]_0\(2 downto 0),
      SS(0) => SS(0),
      and_ln1765_fu_361_p2 => and_ln1765_fu_361_p2,
      and_ln1765_reg_769_pp0_iter3_reg => and_ln1765_reg_769_pp0_iter3_reg,
      ap_clk => ap_clk,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      hdata_flag_0_fu_4300 => hdata_flag_0_fu_4300,
      \icmp_ln1716_reg_747[0]_i_3_0\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(2),
      \icmp_ln1716_reg_747_reg[0]_0\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(0),
      \icmp_ln1716_reg_747_reg[0]_1\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(3),
      \icmp_ln1716_reg_747_reg[0]_2\ => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(1),
      \or_ln1765_2_reg_915_reg[0]_0\ => or_ln1765_2_reg_915,
      \or_ln1765_2_reg_915_reg[0]_1\ => \or_ln1765_2_reg_915_reg[0]\,
      \or_ln1765_2_reg_915_reg[0]_2\ => \or_ln1765_2_reg_915_reg[0]_0\,
      \or_ln1765_2_reg_915_reg[0]_3\ => \or_ln1765_2_reg_915_reg[0]_1\,
      \outpix_val_V_0_12_reg_5098_reg[3]\ => \outpix_val_V_0_12_reg_5098_reg[3]_0\,
      \outpix_val_V_0_18_reg_5196_reg[1]\ => \outpix_val_V_0_18_reg_5196_reg[1]_1\,
      \outpix_val_V_0_18_reg_5196_reg[2]\ => \outpix_val_V_0_18_reg_5196_reg[2]_1\,
      \outpix_val_V_0_18_reg_5196_reg[3]\ => \outpix_val_V_0_18_reg_5196_reg[3]_0\,
      \outpix_val_V_0_18_reg_5196_reg[4]\ => \outpix_val_V_0_18_reg_5196_reg[4]_1\,
      \outpix_val_V_0_18_reg_5196_reg[5]\ => \outpix_val_V_0_18_reg_5196_reg[5]_0\,
      \outpix_val_V_0_18_reg_5196_reg[6]\ => \outpix_val_V_0_18_reg_5196_reg[6]_0\,
      \outpix_val_V_0_3_fu_390[1]_i_2\ => \outpix_val_V_0_3_fu_390[1]_i_2\,
      \outpix_val_V_0_3_fu_390_reg[4]\ => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\,
      \outpix_val_V_0_3_fu_390_reg[6]\(5) => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(1),
      \outpix_val_V_0_3_fu_390_reg[6]\(4 downto 0) => outpix_val_V_0_18_reg_5196(5 downto 1),
      \outpix_val_V_0_3_fu_390_reg[6]_0\ => \outpix_val_V_0_3_fu_390_reg[6]_2\,
      \outpix_val_V_0_3_fu_390_reg[6]_1\ => \outpix_val_V_0_3_fu_390_reg[6]_3\,
      \outpix_val_V_2_18_reg_5186_reg[1]\ => \outpix_val_V_2_18_reg_5186_reg[1]_0\,
      \outpix_val_V_2_18_reg_5186_reg[2]\ => \outpix_val_V_2_18_reg_5186_reg[2]_0\,
      \outpix_val_V_2_18_reg_5186_reg[4]\ => \outpix_val_V_2_18_reg_5186_reg[4]_0\,
      \outpix_val_V_2_4_fu_398[1]_i_2\ => \^outpix_val_v_0_18_reg_5196_reg[1]_0\,
      \outpix_val_V_2_4_fu_398[1]_i_2_0\ => \outpix_val_V_1_1_fu_394[5]_i_2\,
      \outpix_val_V_2_4_fu_398[1]_i_2_1\ => \outpix_val_V_2_4_fu_398[6]_i_7\,
      \outpix_val_V_2_4_fu_398[1]_i_2_2\ => \outpix_val_V_2_4_fu_398[1]_i_2\,
      \outpix_val_V_2_4_fu_398[2]_i_2\ => \^outpix_val_v_0_18_reg_5196_reg[2]_0\,
      \outpix_val_V_2_4_fu_398[3]_i_2_0\ => \outpix_val_V_1_1_fu_394[3]_i_9_n_2\,
      \outpix_val_V_2_4_fu_398[4]_i_3\(3 downto 0) => outpix_val_V_2_18_reg_5186(4 downto 1),
      \outpix_val_V_2_4_fu_398[4]_i_3_0\ => \^outpix_val_v_0_18_reg_5196_reg[4]_0\,
      \outpix_val_V_2_4_fu_398[5]_i_2\ => \outpix_val_V_2_4_fu_398[5]_i_7_n_2\,
      \outpix_val_V_2_4_fu_398[6]_i_2\ => \outpix_val_V_2_4_fu_398[6]_i_9_n_2\,
      \outpix_val_V_2_4_fu_398_reg[3]\(0) => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(3),
      \outpix_val_V_2_4_fu_398_reg[3]_0\ => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      \outpix_val_V_2_4_fu_398_reg[3]_1\ => \outpix_val_V_2_4_fu_398[3]_i_6_n_2\,
      \outpix_val_V_2_4_fu_398_reg[3]_2\ => \outpix_val_V_2_4_fu_398_reg[3]_1\,
      \q0_reg[1]\(0) => \q0_reg[1]_0\(0),
      \q0_reg[1]_0\(0) => \q0_reg[1]_1\(0),
      \q0_reg[4]\ => \q0_reg[4]\,
      \q0_reg[4]_0\ => \q0_reg[4]_0\,
      \q0_reg[5]\(1 downto 0) => \q0_reg[5]\(1 downto 0),
      \q0_reg[6]\(3 downto 0) => D(3 downto 0),
      \q0_reg[7]\(3 downto 0) => \q0_reg[7]\(3 downto 0),
      \q0_reg[7]_0\(0) => \q0_reg[7]_0\(0),
      \select_ln1765_12_reg_927_reg[0]_0\(0) => \select_ln1765_12_reg_927_reg[0]\(0),
      \select_ln1765_12_reg_927_reg[0]_1\(0) => ap_CS_fsm_pp0_stage0,
      \select_ln1765_12_reg_927_reg[0]_2\ => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      \select_ln1765_12_reg_927_reg[0]_3\ => \^ap_enable_reg_pp0_iter17_reg_0\,
      \select_ln1765_12_reg_927_reg[1]_0\ => \select_ln1765_12_reg_927_reg[1]\,
      \select_ln1765_12_reg_927_reg[1]_1\ => \select_ln1765_12_reg_927_reg[1]_0\,
      \select_ln1765_12_reg_927_reg[7]_0\(0) => \select_ln1765_12_reg_927_reg[7]\(0),
      \select_ln1765_12_reg_927_reg[7]_1\(4 downto 0) => \select_ln1765_12_reg_927_reg[7]_0\(4 downto 0),
      \select_ln1765_3_reg_910_reg[0]_0\ => \select_ln1765_3_reg_910_reg[0]\,
      \select_ln1765_3_reg_910_reg[1]_0\(0) => \select_ln1765_3_reg_910_reg[1]\(0),
      \select_ln1765_3_reg_910_reg[2]_0\ => \select_ln1765_3_reg_910_reg[2]\,
      \select_ln1765_3_reg_910_reg[7]_0\ => \select_ln1765_3_reg_910_reg[7]\,
      \select_ln1765_8_reg_922_reg[1]_0\ => \select_ln1765_8_reg_922_reg[1]\,
      \select_ln1765_8_reg_922_reg[1]_1\ => \select_ln1765_8_reg_922_reg[1]_0\,
      \select_ln1765_8_reg_922_reg[6]_0\(4 downto 0) => \select_ln1765_8_reg_922_reg[6]\(4 downto 0),
      x_reg_904_pp0_iter9_reg(11 downto 0) => x_reg_904_pp0_iter9_reg(14 downto 3)
    );
grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222F222222"
    )
        port map (
      I0 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      I1 => grp_fu_3999_ce,
      I2 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_reg_0,
      I3 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I4 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I5 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_2_n_2,
      O => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_1_n_2
    );
grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\,
      O => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_2_n_2
    );
grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_1_n_2,
      Q => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg,
      R => SS(0)
    );
\guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => \q0_reg[0]\,
      I4 => \^internal_full_n_reg\,
      O => \guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel[0]_i_1_n_2\
    );
\guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      Q => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load_reg_4902,
      R => '0'
    );
\guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel[0]_i_1_n_2\,
      Q => guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel,
      R => '0'
    );
\hBarSel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8AAABA"
    )
        port map (
      I0 => \hBarSel_reg_n_2_[0]\,
      I1 => icmp_ln878_4_reg_4702_pp0_iter10_reg,
      I2 => ap_phi_reg_pp0_iter12_hBarSel_4_flag_2_reg_10950,
      I3 => \hBarSel[0]_i_2_n_2\,
      I4 => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      I5 => \hBarSel[2]_i_2_n_2\,
      O => \hBarSel[0]_i_1_n_2\
    );
\hBarSel[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      O => \hBarSel[0]_i_2_n_2\
    );
\hBarSel[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => \hBarSel_reg_n_2_[1]\,
      I1 => hBarSel,
      I2 => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      I3 => \hBarSel_loc_0_fu_434_reg_n_2_[1]\,
      I4 => \hBarSel[2]_i_2_n_2\,
      O => \hBarSel[1]_i_1_n_2\
    );
\hBarSel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEE222"
    )
        port map (
      I0 => \hBarSel_reg_n_2_[2]\,
      I1 => hBarSel,
      I2 => \hBarSel_loc_0_fu_434_reg_n_2_[1]\,
      I3 => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      I4 => \hBarSel_loc_0_fu_434_reg_n_2_[2]\,
      I5 => \hBarSel[2]_i_2_n_2\,
      O => \hBarSel[2]_i_1_n_2\
    );
\hBarSel[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => \^internal_full_n_reg\,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      I4 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      O => \hBarSel[2]_i_2_n_2\
    );
\hBarSel_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => hBarSel_4_new_0_fu_462(0),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\,
      I3 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(0),
      I4 => hBarSel_20,
      I5 => hBarSel_2(0),
      O => \hBarSel_2[0]_i_1_n_2\
    );
\hBarSel_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => hBarSel_4_new_0_fu_462(1),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\,
      I3 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(1),
      I4 => hBarSel_20,
      I5 => hBarSel_2(1),
      O => \hBarSel_2[1]_i_1_n_2\
    );
\hBarSel_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => hBarSel_4_new_0_fu_462(2),
      I1 => ap_enable_reg_pp0_iter12,
      I2 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_2_n_2\,
      I3 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(2),
      I4 => hBarSel_20,
      I5 => hBarSel_2(2),
      O => \hBarSel_2[2]_i_1_n_2\
    );
\hBarSel_2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \q0_reg[0]\,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => hBarSel_4_flag_0_fu_466,
      O => hBarSel_20
    );
\hBarSel_2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0DDF0"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I1 => ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095,
      I2 => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg_n_2_[0]\,
      I3 => \q0_reg[0]\,
      I4 => icmp_ln527_reg_4605_pp0_iter12_reg,
      I5 => icmp_ln1089_reg_4609_pp0_iter12_reg,
      O => ap_phi_mux_hBarSel_4_flag_3_phi_fu_1119_p6
    );
\hBarSel_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_2[0]_i_1_n_2\,
      Q => hBarSel_2(0),
      R => '0'
    );
\hBarSel_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_2[1]_i_1_n_2\,
      Q => hBarSel_2(1),
      R => '0'
    );
\hBarSel_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_2[2]_i_1_n_2\,
      Q => hBarSel_2(2),
      R => '0'
    );
\hBarSel_3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E2E2E00"
    )
        port map (
      I0 => \hBarSel_3_reg_n_2_[0]\,
      I1 => hBarSel_3,
      I2 => trunc_ln1578_fu_2890_p1(0),
      I3 => \hBarSel_3[0]_i_2_n_2\,
      I4 => \hBarSel_3_reg[0]_0\,
      O => \hBarSel_3[0]_i_1_n_2\
    );
\hBarSel_3[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      I2 => ap_enable_reg_pp0_iter10,
      O => \hBarSel_3[0]_i_2_n_2\
    );
\hBarSel_3_loc_0_fu_414[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F06600"
    )
        port map (
      I0 => trunc_ln1578_fu_2890_p1(0),
      I1 => hBarSel_3,
      I2 => \hBarSel_3_reg_n_2_[0]\,
      I3 => \hBarSel_3_loc_0_fu_414[0]_i_3_n_2\,
      I4 => ap_NS_fsm1,
      O => \hBarSel_3_loc_0_fu_414[0]_i_1_n_2\
    );
\hBarSel_3_loc_0_fu_414[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \vBarSel_2_reg[0]_0\,
      I1 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \^internal_full_n_reg\,
      I5 => icmp_ln878_5_reg_4676_pp0_iter10_reg,
      O => hBarSel_3
    );
\hBarSel_3_loc_0_fu_414[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \vBarSel_2_reg[0]_0\,
      I1 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I2 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \^internal_full_n_reg\,
      O => \hBarSel_3_loc_0_fu_414[0]_i_3_n_2\
    );
\hBarSel_3_loc_0_fu_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_3_loc_0_fu_414[0]_i_1_n_2\,
      Q => trunc_ln1578_fu_2890_p1(0),
      R => '0'
    );
\hBarSel_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_3[0]_i_1_n_2\,
      Q => \hBarSel_3_reg_n_2_[0]\,
      R => '0'
    );
\hBarSel_4_flag_0_fu_466[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DDFFFFF0DD0000"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      I1 => ap_phi_reg_pp0_iter13_hBarSel_4_flag_2_reg_1095,
      I2 => \ap_phi_reg_pp0_iter13_hBarSel_4_flag_3_reg_1115_reg_n_2_[0]\,
      I3 => tpgBarSelYuv_v_U_n_3,
      I4 => hBarSel_4_flag_0_fu_4660,
      I5 => hBarSel_4_flag_0_fu_466,
      O => \hBarSel_4_flag_0_fu_466[0]_i_1_n_2\
    );
\hBarSel_4_flag_0_fu_466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_flag_0_fu_466[0]_i_1_n_2\,
      Q => hBarSel_4_flag_0_fu_466,
      R => ap_NS_fsm1
    );
\hBarSel_4_loc_0_fu_458[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => hBarSel_2(0),
      I1 => tpgBarSelYuv_v_U_n_2,
      I2 => ap_NS_fsm1,
      I3 => hBarSel_4_flag_0_fu_4660,
      I4 => hBarSel_4_loc_0_fu_458(0),
      O => \hBarSel_4_loc_0_fu_458[0]_i_1_n_2\
    );
\hBarSel_4_loc_0_fu_458[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => hBarSel_2(1),
      I1 => tpgBarSelYuv_v_U_n_4,
      I2 => ap_NS_fsm1,
      I3 => hBarSel_4_flag_0_fu_4660,
      I4 => hBarSel_4_loc_0_fu_458(1),
      O => \hBarSel_4_loc_0_fu_458[1]_i_1_n_2\
    );
\hBarSel_4_loc_0_fu_458[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => hBarSel_2(2),
      I1 => tpgBarSelYuv_v_U_n_5,
      I2 => ap_NS_fsm1,
      I3 => hBarSel_4_flag_0_fu_4660,
      I4 => hBarSel_4_loc_0_fu_458(2),
      O => \hBarSel_4_loc_0_fu_458[2]_i_1_n_2\
    );
\hBarSel_4_loc_0_fu_458[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I4 => ap_enable_reg_pp0_iter13,
      O => hBarSel_4_flag_0_fu_4660
    );
\hBarSel_4_loc_0_fu_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_loc_0_fu_458[0]_i_1_n_2\,
      Q => hBarSel_4_loc_0_fu_458(0),
      R => '0'
    );
\hBarSel_4_loc_0_fu_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_loc_0_fu_458[1]_i_1_n_2\,
      Q => hBarSel_4_loc_0_fu_458(1),
      R => '0'
    );
\hBarSel_4_loc_0_fu_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_loc_0_fu_458[2]_i_1_n_2\,
      Q => hBarSel_4_loc_0_fu_458(2),
      R => '0'
    );
\hBarSel_4_loc_2_reg_1085[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln1248_fu_2948_p2(0),
      O => \hBarSel_4_loc_2_reg_1085[0]_i_1_n_2\
    );
\hBarSel_4_loc_2_reg_1085[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACCCFFFFACCC0000"
    )
        port map (
      I0 => tpgBarSelYuv_v_U_n_4,
      I1 => hBarSel_4_loc_0_fu_458(1),
      I2 => \q0_reg[0]\,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I5 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[1]\,
      O => \hBarSel_4_loc_2_reg_1085[1]_i_1_n_2\
    );
\hBarSel_4_loc_2_reg_1085[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE2222EEE2222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_hBarSel_4_loc_2_reg_1085_reg_n_2_[2]\,
      I1 => \ap_phi_reg_pp0_iter13_hBarSel_4_new_2_reg_1106[2]_i_4_n_2\,
      I2 => ap_enable_reg_pp0_iter13,
      I3 => \q0_reg[0]\,
      I4 => hBarSel_4_loc_0_fu_458(2),
      I5 => tpgBarSelYuv_v_U_n_5,
      O => \hBarSel_4_loc_2_reg_1085[2]_i_1_n_2\
    );
\hBarSel_4_loc_2_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \hBarSel_4_loc_2_reg_1085[0]_i_1_n_2\,
      Q => hBarSel_4_loc_2_reg_1085(0),
      R => '0'
    );
\hBarSel_4_loc_2_reg_1085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \hBarSel_4_loc_2_reg_1085[1]_i_1_n_2\,
      Q => hBarSel_4_loc_2_reg_1085(1),
      R => '0'
    );
\hBarSel_4_loc_2_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_235_in,
      D => \hBarSel_4_loc_2_reg_1085[2]_i_1_n_2\,
      Q => hBarSel_4_loc_2_reg_1085(2),
      R => '0'
    );
\hBarSel_4_new_0_fu_462[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(0),
      I1 => \q0_reg[0]\,
      I2 => \^internal_full_n_reg\,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => hBarSel_4_new_0_fu_462(0),
      O => \hBarSel_4_new_0_fu_462[0]_i_1_n_2\
    );
\hBarSel_4_new_0_fu_462[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(1),
      I1 => \q0_reg[0]\,
      I2 => \^internal_full_n_reg\,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => hBarSel_4_new_0_fu_462(1),
      O => \hBarSel_4_new_0_fu_462[1]_i_1_n_2\
    );
\hBarSel_4_new_0_fu_462[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => ap_phi_mux_hBarSel_4_new_3_phi_fu_1133_p6(2),
      I1 => \q0_reg[0]\,
      I2 => \^internal_full_n_reg\,
      I3 => ap_enable_reg_pp0_iter13,
      I4 => hBarSel_4_new_0_fu_462(2),
      O => \hBarSel_4_new_0_fu_462[2]_i_1_n_2\
    );
\hBarSel_4_new_0_fu_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_new_0_fu_462[0]_i_1_n_2\,
      Q => hBarSel_4_new_0_fu_462(0),
      R => '0'
    );
\hBarSel_4_new_0_fu_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_new_0_fu_462[1]_i_1_n_2\,
      Q => hBarSel_4_new_0_fu_462(1),
      R => '0'
    );
\hBarSel_4_new_0_fu_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_4_new_0_fu_462[2]_i_1_n_2\,
      Q => hBarSel_4_new_0_fu_462(2),
      R => '0'
    );
\hBarSel_loc_0_fu_434[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000F066"
    )
        port map (
      I0 => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      I1 => hBarSel,
      I2 => \hBarSel_reg_n_2_[0]\,
      I3 => ap_NS_fsm1,
      I4 => \hBarSel_loc_0_fu_434[2]_i_4_n_2\,
      O => \hBarSel_loc_0_fu_434[0]_i_1_n_2\
    );
\hBarSel_loc_0_fu_434[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF006A6A"
    )
        port map (
      I0 => \hBarSel_loc_0_fu_434_reg_n_2_[1]\,
      I1 => hBarSel,
      I2 => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      I3 => \hBarSel_reg_n_2_[1]\,
      I4 => ap_NS_fsm1,
      I5 => \hBarSel_loc_0_fu_434[2]_i_4_n_2\,
      O => \hBarSel_loc_0_fu_434[1]_i_1_n_2\
    );
\hBarSel_loc_0_fu_434[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF00E2E2"
    )
        port map (
      I0 => \hBarSel_loc_0_fu_434_reg_n_2_[2]\,
      I1 => hBarSel,
      I2 => p_1_in(2),
      I3 => \hBarSel_reg_n_2_[2]\,
      I4 => ap_NS_fsm1,
      I5 => \hBarSel_loc_0_fu_434[2]_i_4_n_2\,
      O => \hBarSel_loc_0_fu_434[2]_i_1_n_2\
    );
\hBarSel_loc_0_fu_434[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \^internal_full_n_reg\,
      I5 => icmp_ln878_4_reg_4702_pp0_iter10_reg,
      O => hBarSel
    );
\hBarSel_loc_0_fu_434[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \hBarSel_loc_0_fu_434_reg_n_2_[2]\,
      I1 => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      I2 => \hBarSel_loc_0_fu_434_reg_n_2_[1]\,
      O => p_1_in(2)
    );
\hBarSel_loc_0_fu_434[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \hBarSel_loc_0_fu_434[2]_i_4_n_2\
    );
\hBarSel_loc_0_fu_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_loc_0_fu_434[0]_i_1_n_2\,
      Q => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      R => '0'
    );
\hBarSel_loc_0_fu_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_loc_0_fu_434[1]_i_1_n_2\,
      Q => \hBarSel_loc_0_fu_434_reg_n_2_[1]\,
      R => '0'
    );
\hBarSel_loc_0_fu_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel_loc_0_fu_434[2]_i_1_n_2\,
      Q => \hBarSel_loc_0_fu_434_reg_n_2_[2]\,
      R => '0'
    );
\hBarSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel[0]_i_1_n_2\,
      Q => \hBarSel_reg_n_2_[0]\,
      R => '0'
    );
\hBarSel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel[1]_i_1_n_2\,
      Q => \hBarSel_reg_n_2_[1]\,
      R => '0'
    );
\hBarSel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \hBarSel[2]_i_1_n_2\,
      Q => \hBarSel_reg_n_2_[2]\,
      R => '0'
    );
\hdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^hdata_flag_0_fu_430\,
      I1 => \^q\(1),
      I2 => \^int_height_reg[15]\(0),
      O => hdata_reg0
    );
\hdata_flag_0_fu_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \hdata_flag_0_fu_430_reg[0]_0\,
      Q => \^hdata_flag_0_fu_430\,
      R => ap_NS_fsm1
    );
\hdata_loc_0_fu_422[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBB8B"
    )
        port map (
      I0 => hdata_reg(0),
      I1 => ap_NS_fsm1,
      I2 => hdata_loc_0_fu_422_reg(0),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => add_ln1517_reg_4534(0),
      O => \hdata_loc_0_fu_422[0]_i_1_n_2\
    );
\hdata_loc_0_fu_422[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => hdata_reg(1),
      I1 => ap_NS_fsm1,
      I2 => hdata_loc_0_fu_422_reg(1),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => add_ln1517_reg_4534(1),
      I5 => outpix_val_V_0_12_fu_3187_p3(0),
      O => \hdata_loc_0_fu_422[1]_i_1_n_2\
    );
\hdata_loc_0_fu_422[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => hdata_reg(2),
      I1 => ap_NS_fsm1,
      I2 => \hdata_new_0_fu_426[3]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(2),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(2),
      O => \hdata_loc_0_fu_422[2]_i_1_n_2\
    );
\hdata_loc_0_fu_422[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => hdata_reg(3),
      I1 => ap_NS_fsm1,
      I2 => \hdata_new_0_fu_426[4]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(3),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(3),
      O => \hdata_loc_0_fu_422[3]_i_1_n_2\
    );
\hdata_loc_0_fu_422[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => hdata_reg(4),
      I1 => ap_NS_fsm1,
      I2 => \hdata_new_0_fu_426[5]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(4),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(4),
      O => \hdata_loc_0_fu_422[4]_i_1_n_2\
    );
\hdata_loc_0_fu_422[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => hdata_reg(5),
      I1 => ap_NS_fsm1,
      I2 => \hdata_new_0_fu_426[6]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(5),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(5),
      O => \hdata_loc_0_fu_422[5]_i_1_n_2\
    );
\hdata_loc_0_fu_422[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => hdata_reg(6),
      I1 => ap_NS_fsm1,
      I2 => \hdata_new_0_fu_426[7]_i_3_n_2\,
      I3 => hdata_loc_0_fu_422_reg(6),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(6),
      O => \hdata_loc_0_fu_422[6]_i_1_n_2\
    );
\hdata_loc_0_fu_422[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter14\,
      I1 => \^internal_full_n_reg\,
      I2 => \hdata_loc_0_fu_422_reg[0]_0\,
      I3 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I4 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I5 => ap_NS_fsm1,
      O => \hdata_loc_0_fu_422[7]_i_1_n_2\
    );
\hdata_loc_0_fu_422[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => hdata_reg(7),
      I1 => ap_NS_fsm1,
      I2 => \hdata_new_0_fu_426[7]_i_2_n_2\,
      O => \hdata_loc_0_fu_422[7]_i_2_n_2\
    );
\hdata_loc_0_fu_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[0]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(0),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[1]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(1),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[2]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(2),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[3]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(3),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[4]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(4),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[5]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(5),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[6]_i_1_n_2\,
      Q => hdata_loc_0_fu_422_reg(6),
      R => '0'
    );
\hdata_loc_0_fu_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_loc_0_fu_422[7]_i_1_n_2\,
      D => \hdata_loc_0_fu_422[7]_i_2_n_2\,
      Q => hdata_loc_0_fu_422_reg(7),
      R => '0'
    );
\hdata_new_0_fu_426[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => hdata_loc_0_fu_422_reg(0),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => add_ln1517_reg_4534(0),
      O => \hdata_new_0_fu_426[0]_i_1_n_2\
    );
\hdata_new_0_fu_426[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => hdata_loc_0_fu_422_reg(1),
      I1 => add_ln1517_reg_4534(1),
      I2 => hdata_loc_0_fu_422_reg(0),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => add_ln1517_reg_4534(0),
      O => \hdata_new_0_fu_426[1]_i_1_n_2\
    );
\hdata_new_0_fu_426[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => outpix_val_V_0_12_fu_3187_p3(0),
      I1 => add_ln1517_reg_4534(1),
      I2 => hdata_loc_0_fu_422_reg(1),
      I3 => hdata_loc_0_fu_422_reg(2),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(2),
      O => \hdata_new_0_fu_426[2]_i_1_n_2\
    );
\hdata_new_0_fu_426[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => add_ln1517_reg_4534(2),
      I1 => hdata_loc_0_fu_422_reg(2),
      I2 => \hdata_new_0_fu_426[3]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(3),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(3),
      O => \hdata_new_0_fu_426[3]_i_1_n_2\
    );
\hdata_new_0_fu_426[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => hdata_loc_0_fu_422_reg(1),
      I1 => add_ln1517_reg_4534(1),
      I2 => hdata_loc_0_fu_422_reg(0),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => add_ln1517_reg_4534(0),
      O => \hdata_new_0_fu_426[3]_i_2_n_2\
    );
\hdata_new_0_fu_426[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => add_ln1517_reg_4534(3),
      I1 => hdata_loc_0_fu_422_reg(3),
      I2 => \hdata_new_0_fu_426[4]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(4),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(4),
      O => \hdata_new_0_fu_426[4]_i_1_n_2\
    );
\hdata_new_0_fu_426[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A0000000A000"
    )
        port map (
      I0 => outpix_val_V_0_12_fu_3187_p3(0),
      I1 => add_ln1517_reg_4534(1),
      I2 => hdata_loc_0_fu_422_reg(1),
      I3 => hdata_loc_0_fu_422_reg(2),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(2),
      O => \hdata_new_0_fu_426[4]_i_2_n_2\
    );
\hdata_new_0_fu_426[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => add_ln1517_reg_4534(4),
      I1 => hdata_loc_0_fu_422_reg(4),
      I2 => \hdata_new_0_fu_426[5]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(5),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(5),
      O => \hdata_new_0_fu_426[5]_i_1_n_2\
    );
\hdata_new_0_fu_426[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => add_ln1517_reg_4534(2),
      I1 => hdata_loc_0_fu_422_reg(2),
      I2 => \hdata_new_0_fu_426[3]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(3),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(3),
      O => \hdata_new_0_fu_426[5]_i_2_n_2\
    );
\hdata_new_0_fu_426[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => add_ln1517_reg_4534(5),
      I1 => hdata_loc_0_fu_422_reg(5),
      I2 => \hdata_new_0_fu_426[6]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(6),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(6),
      O => \hdata_new_0_fu_426[6]_i_1_n_2\
    );
\hdata_new_0_fu_426[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => add_ln1517_reg_4534(3),
      I1 => hdata_loc_0_fu_422_reg(3),
      I2 => \hdata_new_0_fu_426[4]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(4),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(4),
      O => \hdata_new_0_fu_426[6]_i_2_n_2\
    );
\hdata_new_0_fu_426[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => add_ln1517_reg_4534(6),
      I1 => hdata_loc_0_fu_422_reg(6),
      I2 => \hdata_new_0_fu_426[7]_i_3_n_2\,
      I3 => hdata_loc_0_fu_422_reg(7),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(7),
      O => \hdata_new_0_fu_426[7]_i_2_n_2\
    );
\hdata_new_0_fu_426[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => add_ln1517_reg_4534(4),
      I1 => hdata_loc_0_fu_422_reg(4),
      I2 => \hdata_new_0_fu_426[5]_i_2_n_2\,
      I3 => hdata_loc_0_fu_422_reg(5),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => add_ln1517_reg_4534(5),
      O => \hdata_new_0_fu_426[7]_i_3_n_2\
    );
\hdata_new_0_fu_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[0]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(0),
      R => '0'
    );
\hdata_new_0_fu_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[1]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(1),
      R => '0'
    );
\hdata_new_0_fu_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[2]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(2),
      R => '0'
    );
\hdata_new_0_fu_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[3]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(3),
      R => '0'
    );
\hdata_new_0_fu_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[4]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(4),
      R => '0'
    );
\hdata_new_0_fu_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[5]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(5),
      R => '0'
    );
\hdata_new_0_fu_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[6]_i_1_n_2\,
      Q => hdata_new_0_fu_426_reg(6),
      R => '0'
    );
\hdata_new_0_fu_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \hdata_new_0_fu_426_reg[7]_0\(0),
      D => \hdata_new_0_fu_426[7]_i_2_n_2\,
      Q => hdata_new_0_fu_426_reg(7),
      R => '0'
    );
\hdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(0),
      Q => hdata_reg(0),
      R => '0'
    );
\hdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(1),
      Q => hdata_reg(1),
      R => '0'
    );
\hdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(2),
      Q => hdata_reg(2),
      R => '0'
    );
\hdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(3),
      Q => hdata_reg(3),
      R => '0'
    );
\hdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(4),
      Q => hdata_reg(4),
      R => '0'
    );
\hdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(5),
      Q => hdata_reg(5),
      R => '0'
    );
\hdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(6),
      Q => hdata_reg(6),
      R => '0'
    );
\hdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => hdata_reg0,
      D => hdata_new_0_fu_426_reg(7),
      Q => hdata_reg(7),
      R => '0'
    );
\icmp_ln1089_reg_4609[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609[0]_i_2_n_2\,
      O => icmp_ln1089_fu_1868_p2
    );
\icmp_ln1089_reg_4609[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609[0]_i_3_n_2\,
      I1 => trunc_ln527_1_fu_1855_p1(8),
      I2 => trunc_ln527_1_fu_1855_p1(9),
      I3 => trunc_ln527_1_fu_1855_p1(11),
      I4 => trunc_ln527_1_fu_1855_p1(12),
      I5 => \icmp_ln1599_reg_4617[0]_i_2_n_2\,
      O => \icmp_ln1089_reg_4609[0]_i_2_n_2\
    );
\icmp_ln1089_reg_4609[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(6),
      I1 => trunc_ln527_1_fu_1855_p1(7),
      I2 => trunc_ln527_1_fu_1855_p1(14),
      I3 => trunc_ln527_1_fu_1855_p1(15),
      I4 => trunc_ln527_1_fu_1855_p1(13),
      I5 => trunc_ln527_1_fu_1855_p1(10),
      O => \icmp_ln1089_reg_4609[0]_i_3_n_2\
    );
\icmp_ln1089_reg_4609_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1089_reg_4609_pp0_iter9_reg,
      Q => icmp_ln1089_reg_4609_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln1089_reg_4609_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1089_reg_4609_pp0_iter10_reg,
      Q => icmp_ln1089_reg_4609_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln1089_reg_4609_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1089_reg_4609_pp0_iter11_reg,
      Q => icmp_ln1089_reg_4609_pp0_iter12_reg,
      R => '0'
    );
\icmp_ln1089_reg_4609_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1089_reg_4609_pp0_iter12_reg,
      Q => icmp_ln1089_reg_4609_pp0_iter13_reg,
      R => '0'
    );
\icmp_ln1089_reg_4609_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      Q => icmp_ln1089_reg_4609_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1089_reg_4609_pp0_iter1_reg,
      Q => \icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7_n_2\
    );
\icmp_ln1089_reg_4609_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1089_reg_4609_pp0_iter8_reg_reg[0]_srl7_n_2\,
      Q => icmp_ln1089_reg_4609_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln1089_reg_4609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1089_fu_1868_p2,
      Q => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1110_reg_4668[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
        port map (
      I0 => \icmp_ln1110_reg_4668[0]_i_2_n_2\,
      I1 => \icmp_ln1110_reg_4668[0]_i_3_n_2\,
      I2 => \rampVal_reg[0]_1\,
      I3 => \^internal_full_n_reg\,
      I4 => \rampVal_reg[0]_0\,
      I5 => icmp_ln1110_reg_4668,
      O => \icmp_ln1110_reg_4668[0]_i_1_n_2\
    );
\icmp_ln1110_reg_4668[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609[0]_i_2_n_2\,
      I1 => cmp11_i304_fu_1721_p2,
      O => \icmp_ln1110_reg_4668[0]_i_2_n_2\
    );
\icmp_ln1110_reg_4668[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln527_fu_1863_p2,
      O => \icmp_ln1110_reg_4668[0]_i_3_n_2\
    );
\icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1110_reg_4668_pp0_iter1_reg,
      Q => \icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11_n_2\
    );
\icmp_ln1110_reg_4668_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1110_reg_4668_pp0_iter12_reg_reg[0]_srl11_n_2\,
      Q => icmp_ln1110_reg_4668_pp0_iter13_reg,
      R => '0'
    );
\icmp_ln1110_reg_4668_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1110_reg_4668,
      Q => icmp_ln1110_reg_4668_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1110_reg_4668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1110_reg_4668[0]_i_1_n_2\,
      Q => icmp_ln1110_reg_4668,
      R => '0'
    );
\icmp_ln1225_reg_4869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_int_s_fu_2867_n_136,
      Q => \icmp_ln1225_reg_4869_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1256_reg_4876[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I1 => \q0_reg[0]\,
      I2 => bckgndYUV_full_n,
      I3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I4 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => icmp_ln1225_reg_48690
    );
\icmp_ln1256_reg_4876_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1256_reg_4876,
      Q => icmp_ln1256_reg_4876_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln1256_reg_4876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_2543_n_6,
      Q => icmp_ln1256_reg_4876,
      R => '0'
    );
\icmp_ln1258_reg_4880_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1258_reg_4880,
      Q => icmp_ln1258_reg_4880_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln1258_reg_4880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_2543_n_5,
      Q => icmp_ln1258_reg_4880,
      R => '0'
    );
\icmp_ln1262_reg_4912[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => icmp_ln1262_fu_2840_p2,
      I1 => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      I2 => icmp_ln1258_reg_4880,
      I3 => icmp_ln1256_reg_4876,
      I4 => icmp_ln1262_reg_4912,
      O => \icmp_ln1262_reg_4912[0]_i_1_n_2\
    );
\icmp_ln1262_reg_4912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1262_reg_4912[0]_i_1_n_2\,
      Q => icmp_ln1262_reg_4912,
      R => '0'
    );
\icmp_ln1264_reg_4916[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => icmp_ln1264_fu_2856_p2,
      I1 => icmp_ln1262_fu_2840_p2,
      I2 => icmp_ln1256_reg_4876,
      I3 => icmp_ln1258_reg_4880,
      I4 => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      I5 => icmp_ln1264_reg_4916,
      O => \icmp_ln1264_reg_4916[0]_i_1_n_2\
    );
\icmp_ln1264_reg_4916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1264_reg_4916[0]_i_1_n_2\,
      Q => icmp_ln1264_reg_4916,
      R => '0'
    );
\icmp_ln1342_reg_4645[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0400"
    )
        port map (
      I0 => \icmp_ln1110_reg_4668[0]_i_2_n_2\,
      I1 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I2 => icmp_ln527_fu_1863_p2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln1342_reg_4645,
      O => \icmp_ln1342_reg_4645[0]_i_1_n_2\
    );
\icmp_ln1342_reg_4645_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1342_reg_4645,
      Q => icmp_ln1342_reg_4645_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1342_reg_4645_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1342_reg_4645_pp0_iter1_reg,
      Q => icmp_ln1342_reg_4645_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1342_reg_4645_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1342_reg_4645_pp0_iter2_reg,
      Q => icmp_ln1342_reg_4645_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1342_reg_4645_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1342_reg_4645_pp0_iter3_reg,
      Q => icmp_ln1342_reg_4645_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln1342_reg_4645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1342_reg_4645[0]_i_1_n_2\,
      Q => icmp_ln1342_reg_4645,
      R => '0'
    );
\icmp_ln1386_reg_4641[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00010000"
    )
        port map (
      I0 => \icmp_ln1110_reg_4668[0]_i_2_n_2\,
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => \^internal_full_n_reg\,
      I3 => icmp_ln527_fu_1863_p2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln1386_reg_4641,
      O => \icmp_ln1386_reg_4641[0]_i_1_n_2\
    );
\icmp_ln1386_reg_4641_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      Q => icmp_ln1386_reg_4641_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln1386_reg_4641_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1386_reg_4641,
      Q => icmp_ln1386_reg_4641_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1386_reg_4641_pp0_iter1_reg,
      Q => \icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6_n_2\
    );
\icmp_ln1386_reg_4641_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1386_reg_4641_pp0_iter7_reg_reg[0]_srl6_n_2\,
      Q => icmp_ln1386_reg_4641_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln1386_reg_4641_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1386_reg_4641_pp0_iter8_reg,
      Q => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1386_reg_4641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1386_reg_4641[0]_i_1_n_2\,
      Q => icmp_ln1386_reg_4641,
      R => '0'
    );
\icmp_ln1545_reg_4622[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => \icmp_ln1110_reg_4668[0]_i_2_n_2\,
      I1 => icmp_ln527_fu_1863_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \hBarSel_3_reg[0]_0\,
      I4 => icmp_ln1545_reg_4622,
      O => \icmp_ln1545_reg_4622[0]_i_1_n_2\
    );
\icmp_ln1545_reg_4622_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\,
      Q => icmp_ln1545_reg_4622_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln1545_reg_4622_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln1545_reg_4622,
      Q => icmp_ln1545_reg_4622_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1545_reg_4622_pp0_iter1_reg,
      Q => \icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6_n_2\
    );
\icmp_ln1545_reg_4622_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1545_reg_4622_pp0_iter7_reg_reg[0]_srl6_n_2\,
      Q => icmp_ln1545_reg_4622_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln1545_reg_4622_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1545_reg_4622_pp0_iter8_reg,
      Q => \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1545_reg_4622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1545_reg_4622[0]_i_1_n_2\,
      Q => icmp_ln1545_reg_4622,
      R => '0'
    );
\icmp_ln1599_reg_4617[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03AAAAAA00AAAAAA"
    )
        port map (
      I0 => \icmp_ln1599_reg_4617_reg_n_2_[0]\,
      I1 => trunc_ln527_1_fu_1855_p1(6),
      I2 => trunc_ln527_1_fu_1855_p1(7),
      I3 => \icmp_ln1110_reg_4668[0]_i_3_n_2\,
      I4 => p_127_in,
      I5 => \icmp_ln1599_reg_4617[0]_i_2_n_2\,
      O => \icmp_ln1599_reg_4617[0]_i_1_n_2\
    );
\icmp_ln1599_reg_4617[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(2),
      I1 => trunc_ln527_1_fu_1855_p1(1),
      I2 => trunc_ln527_1_fu_1855_p1(5),
      I3 => trunc_ln527_1_fu_1855_p1(3),
      I4 => trunc_ln527_1_fu_1855_p1(4),
      I5 => trunc_ln527_1_fu_1855_p1(0),
      O => \icmp_ln1599_reg_4617[0]_i_2_n_2\
    );
\icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1599_reg_4617_pp0_iter1_reg,
      Q => \icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11_n_2\
    );
\icmp_ln1599_reg_4617_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1599_reg_4617_pp0_iter12_reg_reg[0]_srl11_n_2\,
      Q => icmp_ln1599_reg_4617_pp0_iter13_reg,
      R => '0'
    );
\icmp_ln1599_reg_4617_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \icmp_ln1599_reg_4617_reg_n_2_[0]\,
      Q => icmp_ln1599_reg_4617_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1599_reg_4617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1599_reg_4617[0]_i_1_n_2\,
      Q => \icmp_ln1599_reg_4617_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1607_1_reg_4545[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_height_reg[15]\(0),
      O => p_0_in21_in
    );
\icmp_ln1607_1_reg_4545[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Sel_fu_1727_p4(1),
      I1 => Sel_fu_1727_p4(0),
      O => icmp_ln1607_1_fu_1748_p2
    );
\icmp_ln1607_1_reg_4545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => icmp_ln1607_1_fu_1748_p2,
      Q => icmp_ln1607_1_reg_4545,
      R => '0'
    );
\icmp_ln1607_2_reg_4556[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA30AA"
    )
        port map (
      I0 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      I1 => Sel_fu_1727_p4(0),
      I2 => Sel_fu_1727_p4(1),
      I3 => \^q\(1),
      I4 => \^int_height_reg[15]\(0),
      O => \icmp_ln1607_2_reg_4556[0]_i_1_n_2\
    );
\icmp_ln1607_2_reg_4556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1607_2_reg_4556[0]_i_1_n_2\,
      Q => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln1607_reg_4539[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Sel_fu_1727_p4(0),
      I1 => Sel_fu_1727_p4(1),
      O => icmp_ln1607_fu_1742_p2
    );
\icmp_ln1607_reg_4539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => icmp_ln1607_fu_1742_p2,
      Q => icmp_ln1607_reg_4539,
      R => '0'
    );
\icmp_ln527_reg_4605[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55955555"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_reg[0]_0\(15),
      I1 => x_2_reg_4579_reg(15),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \x_reg_904_reg_n_2_[15]\,
      O => \icmp_ln527_reg_4605[0]_i_3_n_2\
    );
\icmp_ln527_reg_4605[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(14),
      I1 => \icmp_ln527_reg_4605_reg[0]_0\(14),
      I2 => \icmp_ln527_reg_4605_reg[0]_0\(13),
      I3 => trunc_ln527_1_fu_1855_p1(13),
      I4 => \icmp_ln527_reg_4605_reg[0]_0\(12),
      I5 => trunc_ln527_1_fu_1855_p1(12),
      O => \icmp_ln527_reg_4605[0]_i_4_n_2\
    );
\icmp_ln527_reg_4605[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(11),
      I1 => \icmp_ln527_reg_4605_reg[0]_0\(11),
      I2 => \icmp_ln527_reg_4605_reg[0]_0\(10),
      I3 => trunc_ln527_1_fu_1855_p1(10),
      I4 => \icmp_ln527_reg_4605_reg[0]_0\(9),
      I5 => trunc_ln527_1_fu_1855_p1(9),
      O => \icmp_ln527_reg_4605[0]_i_5_n_2\
    );
\icmp_ln527_reg_4605[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(8),
      I1 => \icmp_ln527_reg_4605_reg[0]_0\(8),
      I2 => \icmp_ln527_reg_4605_reg[0]_0\(7),
      I3 => trunc_ln527_1_fu_1855_p1(7),
      I4 => \icmp_ln527_reg_4605_reg[0]_0\(6),
      I5 => trunc_ln527_1_fu_1855_p1(6),
      O => \icmp_ln527_reg_4605[0]_i_6_n_2\
    );
\icmp_ln527_reg_4605[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(5),
      I1 => \icmp_ln527_reg_4605_reg[0]_0\(5),
      I2 => \icmp_ln527_reg_4605_reg[0]_0\(4),
      I3 => trunc_ln527_1_fu_1855_p1(4),
      I4 => \icmp_ln527_reg_4605_reg[0]_0\(3),
      I5 => trunc_ln527_1_fu_1855_p1(3),
      O => \icmp_ln527_reg_4605[0]_i_7_n_2\
    );
\icmp_ln527_reg_4605[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => trunc_ln527_1_fu_1855_p1(2),
      I1 => \icmp_ln527_reg_4605_reg[0]_0\(2),
      I2 => \icmp_ln527_reg_4605_reg[0]_0\(1),
      I3 => trunc_ln527_1_fu_1855_p1(1),
      I4 => \icmp_ln527_reg_4605_reg[0]_0\(0),
      I5 => trunc_ln527_1_fu_1855_p1(0),
      O => \icmp_ln527_reg_4605[0]_i_8_n_2\
    );
\icmp_ln527_reg_4605_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      Q => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      Q => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      Q => icmp_ln527_reg_4605_pp0_iter12_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln527_reg_4605_pp0_iter12_reg,
      Q => \icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2_n_2\
    );
\icmp_ln527_reg_4605_pp0_iter15_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln527_reg_4605_pp0_iter14_reg_reg[0]_srl2_n_2\,
      Q => icmp_ln527_reg_4605_pp0_iter15_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln527_reg_4605_pp0_iter15_reg,
      Q => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      Q => icmp_ln527_reg_4605_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln527_reg_4605_pp0_iter1_reg,
      Q => icmp_ln527_reg_4605_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln527_reg_4605_pp0_iter2_reg,
      Q => icmp_ln527_reg_4605_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln527_reg_4605_pp0_iter3_reg,
      Q => \^icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\,
      Q => icmp_ln527_reg_4605_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln527_reg_4605_pp0_iter5_reg,
      Q => \^icmp_ln527_reg_4605_pp0_iter6_reg\,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln527_reg_4605_pp0_iter6_reg\,
      Q => icmp_ln527_reg_4605_pp0_iter7_reg,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln527_reg_4605_pp0_iter7_reg,
      Q => \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln527_reg_4605_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\,
      Q => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln527_reg_4605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln527_fu_1863_p2,
      Q => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln527_reg_4605_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln527_reg_4605_reg[0]_i_2_n_2\,
      CO(3 downto 2) => \NLW_icmp_ln527_reg_4605_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln527_fu_1863_p2,
      CO(0) => \icmp_ln527_reg_4605_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln527_reg_4605_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln527_reg_4605[0]_i_3_n_2\,
      S(0) => \icmp_ln527_reg_4605[0]_i_4_n_2\
    );
\icmp_ln527_reg_4605_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln527_reg_4605_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln527_reg_4605_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln527_reg_4605_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln527_reg_4605_reg[0]_i_2_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln527_reg_4605_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln527_reg_4605[0]_i_5_n_2\,
      S(2) => \icmp_ln527_reg_4605[0]_i_6_n_2\,
      S(1) => \icmp_ln527_reg_4605[0]_i_7_n_2\,
      S(0) => \icmp_ln527_reg_4605[0]_i_8_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609[0]_i_2_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln527_fu_1863_p2,
      I3 => \^internal_full_n_reg\,
      I4 => \q0_reg[0]\,
      O => add_ln213_reg_46620
    );
\icmp_ln878_3_reg_4658[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB444B4444BBB4B"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(9),
      I1 => \add_ln213_reg_4662[10]_i_6_n_2\,
      I2 => \xBar_V_reg_n_2_[10]\,
      I3 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I4 => ap_sig_allocacmp_lhs(10),
      I5 => barWidth_cast_fu_1490_p1(10),
      O => \icmp_ln878_3_reg_4658[0]_i_10_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(8),
      I1 => ap_sig_allocacmp_lhs(8),
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => \xBar_V_reg_n_2_[8]\,
      I4 => \add_ln213_reg_4662[10]_i_6_n_2\,
      I5 => barWidth_cast_fu_1490_p1(9),
      O => \icmp_ln878_3_reg_4658[0]_i_11_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(7),
      I1 => ap_sig_allocacmp_lhs(7),
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => \xBar_V_reg_n_2_[7]\,
      I4 => \add_ln213_reg_4662[10]_i_3_n_2\,
      I5 => barWidth_cast_fu_1490_p1(8),
      O => \icmp_ln878_3_reg_4658[0]_i_12_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[6]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(6),
      I3 => barWidth_cast_fu_1490_p1(6),
      O => \icmp_ln878_3_reg_4658[0]_i_14_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[5]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(5),
      I3 => barWidth_cast_fu_1490_p1(5),
      O => \icmp_ln878_3_reg_4658[0]_i_15_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(4),
      I1 => \xBar_V_reg_n_2_[4]\,
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(4),
      O => \icmp_ln878_3_reg_4658[0]_i_16_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(3),
      I1 => \xBar_V_reg_n_2_[3]\,
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(3),
      O => \icmp_ln878_3_reg_4658[0]_i_17_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(6),
      I1 => ap_sig_allocacmp_lhs(6),
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => \xBar_V_reg_n_2_[6]\,
      I4 => \add_ln213_reg_4662[10]_i_4_n_2\,
      I5 => barWidth_cast_fu_1490_p1(7),
      O => \icmp_ln878_3_reg_4658[0]_i_18_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF45404540BABF"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(5),
      I1 => ap_sig_allocacmp_lhs(5),
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => \xBar_V_reg_n_2_[5]\,
      I4 => \add_ln213_reg_4662[10]_i_11_n_2\,
      I5 => barWidth_cast_fu_1490_p1(6),
      O => \icmp_ln878_3_reg_4658[0]_i_19_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4700B800B8FF47"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(4),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[4]\,
      I3 => barWidth_cast_fu_1490_p1(4),
      I4 => \add_ln213_reg_4662[10]_i_7_n_2\,
      I5 => barWidth_cast_fu_1490_p1(5),
      O => \icmp_ln878_3_reg_4658[0]_i_20_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FF47FF4700B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(3),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[3]\,
      I3 => barWidth_cast_fu_1490_p1(3),
      I4 => \add_ln213_reg_4662[10]_i_8_n_2\,
      I5 => barWidth_cast_fu_1490_p1(4),
      O => \icmp_ln878_3_reg_4658[0]_i_21_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(2),
      I1 => \xBar_V_reg_n_2_[2]\,
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(2),
      O => \icmp_ln878_3_reg_4658[0]_i_22_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(1),
      O => \icmp_ln878_3_reg_4658[0]_i_23_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[0]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(0),
      O => zext_ln1346_fu_1991_p1(0)
    );
\icmp_ln878_3_reg_4658[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FF47FF4700B8"
    )
        port map (
      I0 => ap_sig_allocacmp_lhs(2),
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => \xBar_V_reg_n_2_[2]\,
      I3 => barWidth_cast_fu_1490_p1(2),
      I4 => \add_ln213_reg_4662[10]_i_10_n_2\,
      I5 => barWidth_cast_fu_1490_p1(3),
      O => \icmp_ln878_3_reg_4658[0]_i_25_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(1),
      I1 => ap_sig_allocacmp_lhs(2),
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => \xBar_V_reg_n_2_[2]\,
      I4 => barWidth_cast_fu_1490_p1(2),
      O => \icmp_ln878_3_reg_4658[0]_i_26_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(1),
      I1 => \xBar_V_reg_n_2_[1]\,
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => ap_sig_allocacmp_lhs(1),
      O => \icmp_ln878_3_reg_4658[0]_i_27_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[0]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(0),
      I3 => barWidth_cast_fu_1490_p1(0),
      O => \icmp_ln878_3_reg_4658[0]_i_28_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[10]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(10),
      I3 => barWidth_cast_fu_1490_p1(10),
      O => \icmp_ln878_3_reg_4658[0]_i_5_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[9]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(9),
      I3 => barWidth_cast_fu_1490_p1(9),
      O => \icmp_ln878_3_reg_4658[0]_i_6_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[8]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(8),
      I3 => barWidth_cast_fu_1490_p1(8),
      O => \icmp_ln878_3_reg_4658[0]_i_7_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \xBar_V_reg_n_2_[7]\,
      I1 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I2 => ap_sig_allocacmp_lhs(7),
      I3 => barWidth_cast_fu_1490_p1(7),
      O => \icmp_ln878_3_reg_4658[0]_i_8_n_2\
    );
\icmp_ln878_3_reg_4658[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => barWidth_cast_fu_1490_p1(10),
      I1 => ap_sig_allocacmp_lhs(10),
      I2 => \add_ln213_reg_4662[9]_i_2_n_2\,
      I3 => \xBar_V_reg_n_2_[10]\,
      O => \icmp_ln878_3_reg_4658[0]_i_9_n_2\
    );
\icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln878_3_reg_4658_pp0_iter1_reg,
      Q => \icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9_n_2\
    );
\icmp_ln878_3_reg_4658_pp0_iter11_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln878_3_reg_4658_pp0_iter10_reg_reg[0]_srl9_n_2\,
      Q => icmp_ln878_3_reg_4658_pp0_iter11_reg,
      R => '0'
    );
\icmp_ln878_3_reg_4658_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln878_3_reg_4658_pp0_iter11_reg,
      Q => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      R => '0'
    );
\icmp_ln878_3_reg_4658_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => icmp_ln878_3_reg_4658,
      Q => icmp_ln878_3_reg_4658_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln878_3_reg_4658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_reg_46620,
      D => icmp_ln878_3_fu_2001_p2,
      Q => icmp_ln878_3_reg_4658,
      R => '0'
    );
\icmp_ln878_3_reg_4658_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln878_3_reg_4658_reg[0]_i_13_n_2\,
      CO(2) => \icmp_ln878_3_reg_4658_reg[0]_i_13_n_3\,
      CO(1) => \icmp_ln878_3_reg_4658_reg[0]_i_13_n_4\,
      CO(0) => \icmp_ln878_3_reg_4658_reg[0]_i_13_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_3_reg_4658[0]_i_22_n_2\,
      DI(2) => \icmp_ln878_3_reg_4658[0]_i_23_n_2\,
      DI(1) => barWidth_cast_fu_1490_p1(1),
      DI(0) => zext_ln1346_fu_1991_p1(0),
      O(3 downto 0) => \NLW_icmp_ln878_3_reg_4658_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_3_reg_4658[0]_i_25_n_2\,
      S(2) => \icmp_ln878_3_reg_4658[0]_i_26_n_2\,
      S(1) => \icmp_ln878_3_reg_4658[0]_i_27_n_2\,
      S(0) => \icmp_ln878_3_reg_4658[0]_i_28_n_2\
    );
\icmp_ln878_3_reg_4658_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln878_3_reg_4658_reg[0]_i_3_n_2\,
      CO(3 downto 0) => \NLW_icmp_ln878_3_reg_4658_reg[0]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln878_3_reg_4658_reg[0]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => icmp_ln878_3_fu_2001_p2,
      S(3 downto 0) => B"0001"
    );
\icmp_ln878_3_reg_4658_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln878_3_reg_4658_reg[0]_i_4_n_2\,
      CO(3) => \icmp_ln878_3_reg_4658_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln878_3_reg_4658_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln878_3_reg_4658_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln878_3_reg_4658_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_3_reg_4658[0]_i_5_n_2\,
      DI(2) => \icmp_ln878_3_reg_4658[0]_i_6_n_2\,
      DI(1) => \icmp_ln878_3_reg_4658[0]_i_7_n_2\,
      DI(0) => \icmp_ln878_3_reg_4658[0]_i_8_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_3_reg_4658_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_3_reg_4658[0]_i_9_n_2\,
      S(2) => \icmp_ln878_3_reg_4658[0]_i_10_n_2\,
      S(1) => \icmp_ln878_3_reg_4658[0]_i_11_n_2\,
      S(0) => \icmp_ln878_3_reg_4658[0]_i_12_n_2\
    );
\icmp_ln878_3_reg_4658_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln878_3_reg_4658_reg[0]_i_13_n_2\,
      CO(3) => \icmp_ln878_3_reg_4658_reg[0]_i_4_n_2\,
      CO(2) => \icmp_ln878_3_reg_4658_reg[0]_i_4_n_3\,
      CO(1) => \icmp_ln878_3_reg_4658_reg[0]_i_4_n_4\,
      CO(0) => \icmp_ln878_3_reg_4658_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_3_reg_4658[0]_i_14_n_2\,
      DI(2) => \icmp_ln878_3_reg_4658[0]_i_15_n_2\,
      DI(1) => \icmp_ln878_3_reg_4658[0]_i_16_n_2\,
      DI(0) => \icmp_ln878_3_reg_4658[0]_i_17_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_3_reg_4658_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_3_reg_4658[0]_i_18_n_2\,
      S(2) => \icmp_ln878_3_reg_4658[0]_i_19_n_2\,
      S(1) => \icmp_ln878_3_reg_4658[0]_i_20_n_2\,
      S(0) => \icmp_ln878_3_reg_4658[0]_i_21_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => icmp_ln878_4_fu_2138_p2,
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => grp_fu_3999_ce,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I5 => icmp_ln878_4_reg_4702,
      O => \icmp_ln878_4_reg_4702[0]_i_1_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => p_cast_fu_1420_p4(7),
      I1 => xCount_V(7),
      I2 => \xCount_V_3[9]_i_11_n_2\,
      I3 => p_cast_fu_1420_p4(5),
      I4 => p_cast_fu_1420_p4(6),
      I5 => xCount_V(6),
      O => \icmp_ln878_4_reg_4702[0]_i_10_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \xCount_V_3[7]_i_8_n_2\,
      I1 => xCount_V(5),
      I2 => \xCount_V_3[7]_i_9_n_2\,
      I3 => xCount_V(4),
      O => \icmp_ln878_4_reg_4702[0]_i_11_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990000600099990"
    )
        port map (
      I0 => p_cast_fu_1420_p4(3),
      I1 => xCount_V(3),
      I2 => p_cast_fu_1420_p4(1),
      I3 => p_cast_fu_1420_p4(0),
      I4 => p_cast_fu_1420_p4(2),
      I5 => xCount_V(2),
      O => \icmp_ln878_4_reg_4702[0]_i_12_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => p_cast_fu_1420_p4(1),
      I1 => xCount_V(1),
      I2 => xCount_V(0),
      I3 => p_cast_fu_1420_p4(0),
      O => \icmp_ln878_4_reg_4702[0]_i_13_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => xCount_V(9),
      I1 => \xCount_V_3[9]_i_7_n_2\,
      I2 => xCount_V(8),
      I3 => \xCount_V_3[9]_i_8_n_2\,
      O => \icmp_ln878_4_reg_4702[0]_i_4_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \xCount_V_3[9]_i_7_n_2\,
      I1 => xCount_V(9),
      I2 => \xCount_V_3[9]_i_8_n_2\,
      I3 => xCount_V(8),
      O => \icmp_ln878_4_reg_4702[0]_i_5_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => xCount_V(7),
      I1 => p_cast_fu_1420_p4(5),
      I2 => \xCount_V_3[9]_i_11_n_2\,
      I3 => p_cast_fu_1420_p4(6),
      I4 => p_cast_fu_1420_p4(7),
      I5 => xCount_V(6),
      O => \icmp_ln878_4_reg_4702[0]_i_6_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => xCount_V(5),
      I1 => \xCount_V_3[7]_i_8_n_2\,
      I2 => xCount_V(4),
      I3 => \xCount_V_3[7]_i_9_n_2\,
      O => \icmp_ln878_4_reg_4702[0]_i_7_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540001FD555403"
    )
        port map (
      I0 => xCount_V(3),
      I1 => p_cast_fu_1420_p4(0),
      I2 => p_cast_fu_1420_p4(1),
      I3 => p_cast_fu_1420_p4(2),
      I4 => p_cast_fu_1420_p4(3),
      I5 => xCount_V(2),
      O => \icmp_ln878_4_reg_4702[0]_i_8_n_2\
    );
\icmp_ln878_4_reg_4702[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4153"
    )
        port map (
      I0 => xCount_V(1),
      I1 => p_cast_fu_1420_p4(0),
      I2 => p_cast_fu_1420_p4(1),
      I3 => xCount_V(0),
      O => \icmp_ln878_4_reg_4702[0]_i_9_n_2\
    );
\icmp_ln878_4_reg_4702_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8_n_2\,
      Q => icmp_ln878_4_reg_4702_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln878_4_reg_4702,
      Q => \icmp_ln878_4_reg_4702_pp0_iter9_reg_reg[0]_srl8_n_2\
    );
\icmp_ln878_4_reg_4702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_4_reg_4702[0]_i_1_n_2\,
      Q => icmp_ln878_4_reg_4702,
      R => '0'
    );
\icmp_ln878_4_reg_4702_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln878_4_reg_4702_reg[0]_i_3_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln878_4_reg_4702_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln878_4_fu_2138_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln878_4_reg_4702[0]_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_4_reg_4702_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln878_4_reg_4702[0]_i_5_n_2\
    );
\icmp_ln878_4_reg_4702_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln878_4_reg_4702_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln878_4_reg_4702_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln878_4_reg_4702_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln878_4_reg_4702_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_4_reg_4702[0]_i_6_n_2\,
      DI(2) => \icmp_ln878_4_reg_4702[0]_i_7_n_2\,
      DI(1) => \icmp_ln878_4_reg_4702[0]_i_8_n_2\,
      DI(0) => \icmp_ln878_4_reg_4702[0]_i_9_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_4_reg_4702_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_4_reg_4702[0]_i_10_n_2\,
      S(2) => \icmp_ln878_4_reg_4702[0]_i_11_n_2\,
      S(1) => \icmp_ln878_4_reg_4702[0]_i_12_n_2\,
      S(0) => \icmp_ln878_4_reg_4702[0]_i_13_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => icmp_ln878_5_fu_2070_p2,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => grp_fu_3999_ce,
      I3 => \vBarSel_2_reg[0]_0\,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I5 => icmp_ln878_5_reg_4676,
      O => \icmp_ln878_5_reg_4676[0]_i_1_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => p_cast_fu_1420_p4(7),
      I1 => xCount_V_3(7),
      I2 => \xCount_V_3[9]_i_11_n_2\,
      I3 => p_cast_fu_1420_p4(5),
      I4 => p_cast_fu_1420_p4(6),
      I5 => xCount_V_3(6),
      O => \icmp_ln878_5_reg_4676[0]_i_10_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \xCount_V_3[7]_i_8_n_2\,
      I1 => xCount_V_3(5),
      I2 => \xCount_V_3[7]_i_9_n_2\,
      I3 => xCount_V_3(4),
      O => \icmp_ln878_5_reg_4676[0]_i_11_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990000600099990"
    )
        port map (
      I0 => p_cast_fu_1420_p4(3),
      I1 => xCount_V_3(3),
      I2 => p_cast_fu_1420_p4(1),
      I3 => p_cast_fu_1420_p4(0),
      I4 => p_cast_fu_1420_p4(2),
      I5 => xCount_V_3(2),
      O => \icmp_ln878_5_reg_4676[0]_i_12_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => p_cast_fu_1420_p4(1),
      I1 => xCount_V_3(1),
      I2 => xCount_V_3(0),
      I3 => p_cast_fu_1420_p4(0),
      O => \icmp_ln878_5_reg_4676[0]_i_13_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => xCount_V_3(9),
      I1 => \xCount_V_3[9]_i_7_n_2\,
      I2 => xCount_V_3(8),
      I3 => \xCount_V_3[9]_i_8_n_2\,
      O => \icmp_ln878_5_reg_4676[0]_i_4_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \xCount_V_3[9]_i_7_n_2\,
      I1 => xCount_V_3(9),
      I2 => \xCount_V_3[9]_i_8_n_2\,
      I3 => xCount_V_3(8),
      O => \icmp_ln878_5_reg_4676[0]_i_5_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => xCount_V_3(7),
      I1 => p_cast_fu_1420_p4(5),
      I2 => \xCount_V_3[9]_i_11_n_2\,
      I3 => p_cast_fu_1420_p4(6),
      I4 => p_cast_fu_1420_p4(7),
      I5 => xCount_V_3(6),
      O => \icmp_ln878_5_reg_4676[0]_i_6_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => xCount_V_3(5),
      I1 => \xCount_V_3[7]_i_8_n_2\,
      I2 => xCount_V_3(4),
      I3 => \xCount_V_3[7]_i_9_n_2\,
      O => \icmp_ln878_5_reg_4676[0]_i_7_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540001FD555403"
    )
        port map (
      I0 => xCount_V_3(3),
      I1 => p_cast_fu_1420_p4(0),
      I2 => p_cast_fu_1420_p4(1),
      I3 => p_cast_fu_1420_p4(2),
      I4 => p_cast_fu_1420_p4(3),
      I5 => xCount_V_3(2),
      O => \icmp_ln878_5_reg_4676[0]_i_8_n_2\
    );
\icmp_ln878_5_reg_4676[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4153"
    )
        port map (
      I0 => xCount_V_3(1),
      I1 => p_cast_fu_1420_p4(0),
      I2 => p_cast_fu_1420_p4(1),
      I3 => xCount_V_3(0),
      O => \icmp_ln878_5_reg_4676[0]_i_9_n_2\
    );
\icmp_ln878_5_reg_4676_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8_n_2\,
      Q => icmp_ln878_5_reg_4676_pp0_iter10_reg,
      R => '0'
    );
\icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln878_5_reg_4676,
      Q => \icmp_ln878_5_reg_4676_pp0_iter9_reg_reg[0]_srl8_n_2\
    );
\icmp_ln878_5_reg_4676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln878_5_reg_4676[0]_i_1_n_2\,
      Q => icmp_ln878_5_reg_4676,
      R => '0'
    );
\icmp_ln878_5_reg_4676_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln878_5_reg_4676_reg[0]_i_3_n_2\,
      CO(3 downto 1) => \NLW_icmp_ln878_5_reg_4676_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln878_5_fu_2070_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln878_5_reg_4676[0]_i_4_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_5_reg_4676_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln878_5_reg_4676[0]_i_5_n_2\
    );
\icmp_ln878_5_reg_4676_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln878_5_reg_4676_reg[0]_i_3_n_2\,
      CO(2) => \icmp_ln878_5_reg_4676_reg[0]_i_3_n_3\,
      CO(1) => \icmp_ln878_5_reg_4676_reg[0]_i_3_n_4\,
      CO(0) => \icmp_ln878_5_reg_4676_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln878_5_reg_4676[0]_i_6_n_2\,
      DI(2) => \icmp_ln878_5_reg_4676[0]_i_7_n_2\,
      DI(1) => \icmp_ln878_5_reg_4676[0]_i_8_n_2\,
      DI(0) => \icmp_ln878_5_reg_4676[0]_i_9_n_2\,
      O(3 downto 0) => \NLW_icmp_ln878_5_reg_4676_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln878_5_reg_4676[0]_i_10_n_2\,
      S(2) => \icmp_ln878_5_reg_4676[0]_i_11_n_2\,
      S(1) => \icmp_ln878_5_reg_4676[0]_i_12_n_2\,
      S(0) => \icmp_ln878_5_reg_4676[0]_i_13_n_2\
    );
int_ap_start_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_892_reg_n_2_[5]\,
      I1 => int_ap_start_reg_i_2_0(3),
      I2 => \y_reg_892_reg_n_2_[3]\,
      I3 => int_ap_start_reg_i_2_0(1),
      I4 => int_ap_start_reg_i_2_0(2),
      I5 => \y_reg_892_reg_n_2_[4]\,
      O => int_ap_start_i_10_n_2
    );
int_ap_start_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_892_reg_n_2_[13]\,
      I1 => int_ap_start_reg_i_2_0(11),
      I2 => \y_reg_892_reg_n_2_[14]\,
      I3 => int_ap_start_reg_i_2_0(12),
      I4 => int_ap_start_reg_i_2_0(10),
      I5 => \y_reg_892_reg_n_2_[12]\,
      O => int_ap_start_i_6_n_2
    );
int_ap_start_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_892_reg_n_2_[10]\,
      I1 => int_ap_start_reg_i_2_0(8),
      I2 => \y_reg_892_reg_n_2_[11]\,
      I3 => int_ap_start_reg_i_2_0(9),
      I4 => int_ap_start_reg_i_2_0(7),
      I5 => \y_reg_892_reg_n_2_[9]\,
      O => int_ap_start_i_8_n_2
    );
int_ap_start_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Sel_fu_1727_p4(1),
      I1 => int_ap_start_reg_i_2_0(5),
      I2 => \y_reg_892_reg_n_2_[8]\,
      I3 => int_ap_start_reg_i_2_0(6),
      I4 => int_ap_start_reg_i_2_0(4),
      I5 => Sel_fu_1727_p4(0),
      O => int_ap_start_i_9_n_2
    );
int_ap_start_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => int_ap_start_reg_i_4_n_2,
      CO(3 downto 2) => NLW_int_ap_start_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^int_height_reg[15]\(0),
      CO(0) => int_ap_start_reg_i_2_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_int_ap_start_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => start_once_reg_reg_1(0),
      S(0) => int_ap_start_i_6_n_2
    );
int_ap_start_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => int_ap_start_reg_i_4_n_2,
      CO(2) => int_ap_start_reg_i_4_n_3,
      CO(1) => int_ap_start_reg_i_4_n_4,
      CO(0) => int_ap_start_reg_i_4_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_int_ap_start_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_start_i_8_n_2,
      S(2) => int_ap_start_i_9_n_2,
      S(1) => int_ap_start_i_10_n_2,
      S(0) => int_ap_start_reg_i_2_1(0)
    );
lshr_ln1_reg_4807_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000",
      INIT_01 => X"613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E",
      INIT_02 => X"932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E",
      INIT_03 => X"C4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640",
      INIT_04 => X"F5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5",
      INIT_05 => X"263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF",
      INIT_06 => X"5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940",
      INIT_07 => X"84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9",
      INIT_08 => X"B2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE",
      INIT_09 => X"DFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1",
      INIT_0A => X"0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5",
      INIT_0B => X"364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70",
      INIT_0C => X"5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7",
      INIT_0D => X"872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE",
      INIT_0E => X"AD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E",
      INIT_0F => X"D1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD",
      INIT_10 => X"F49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413",
      INIT_11 => X"1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB",
      INIT_12 => X"349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790",
      INIT_13 => X"51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C",
      INIT_14 => X"6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C",
      INIT_15 => X"859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50",
      INIT_16 => X"9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716",
      INIT_17 => X"B0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF",
      INIT_18 => X"C314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D",
      INIT_19 => X"D2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424",
      INIT_1A => X"E08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8",
      INIT_1B => X"EBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F",
      INIT_1C => X"F473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52",
      INIT_1D => X"FAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA",
      INIT_1E => X"FE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11",
      INIT_1F => X"FFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4",
      INIT_20 => X"FEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000",
      INIT_21 => X"FB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4",
      INIT_22 => X"F55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11",
      INIT_23 => X"ECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA",
      INIT_24 => X"E212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52",
      INIT_25 => X"D4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F",
      INIT_26 => X"C531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8",
      INIT_27 => X"B340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424",
      INIT_28 => X"9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D",
      INIT_29 => X"88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF",
      INIT_2A => X"6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716",
      INIT_2B => X"552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50",
      INIT_2C => X"385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C",
      INIT_2D => X"198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C",
      INIT_2E => X"F8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790",
      INIT_2F => X"D64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB",
      INIT_30 => X"B200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413",
      INIT_31 => X"8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD",
      INIT_32 => X"64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E",
      INIT_33 => X"3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE",
      INIT_34 => X"112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7",
      INIT_35 => X"E57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70",
      INIT_36 => X"B8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5",
      INIT_37 => X"8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1",
      INIT_38 => X"5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE",
      INIT_39 => X"2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9",
      INIT_3A => X"FBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940",
      INIT_3B => X"CADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF",
      INIT_3C => X"995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5",
      INIT_3D => X"677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640",
      INIT_3E => X"356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E",
      INIT_3F => X"03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E",
      INIT_40 => X"D0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000",
      INIT_41 => X"9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2",
      INIT_42 => X"6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2",
      INIT_43 => X"3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0",
      INIT_44 => X"0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B",
      INIT_45 => X"D9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731",
      INIT_46 => X"A9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0",
      INIT_47 => X"7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707",
      INIT_48 => X"4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822",
      INIT_49 => X"201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F",
      INIT_4A => X"F442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B",
      INIT_4B => X"C9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190",
      INIT_4C => X"A088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719",
      INIT_4D => X"78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02",
      INIT_4E => X"52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662",
      INIT_4F => X"2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053",
      INIT_50 => X"0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED",
      INIT_51 => X"EA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945",
      INIT_52 => X"CB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870",
      INIT_53 => X"AE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984",
      INIT_54 => X"934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94",
      INIT_55 => X"7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0",
      INIT_56 => X"63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA",
      INIT_57 => X"4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251",
      INIT_58 => X"3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3",
      INIT_59 => X"2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC",
      INIT_5A => X"1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18",
      INIT_5B => X"144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1",
      INIT_5C => X"0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE",
      INIT_5D => X"053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16",
      INIT_5E => X"0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF",
      INIT_5F => X"00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C",
      INIT_60 => X"011600F200D100B20096007C0064004F003D002D001F0014000C000500020000",
      INIT_61 => X"04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C",
      INIT_62 => X"0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF",
      INIT_63 => X"1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16",
      INIT_64 => X"1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE",
      INIT_65 => X"2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1",
      INIT_66 => X"3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18",
      INIT_67 => X"4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC",
      INIT_68 => X"60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3",
      INIT_69 => X"777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251",
      INIT_6A => X"90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA",
      INIT_6B => X"AAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0",
      INIT_6C => X"C7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94",
      INIT_6D => X"E673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984",
      INIT_6E => X"0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870",
      INIT_6F => X"29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945",
      INIT_70 => X"4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED",
      INIT_71 => X"73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053",
      INIT_72 => X"9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662",
      INIT_73 => X"C47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02",
      INIT_74 => X"EEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719",
      INIT_75 => X"1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190",
      INIT_76 => X"4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B",
      INIT_77 => X"753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F",
      INIT_78 => X"A412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822",
      INIT_79 => X"D3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707",
      INIT_7A => X"0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0",
      INIT_7B => X"352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731",
      INIT_7C => X"66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B",
      INIT_7D => X"9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0",
      INIT_7E => X"CA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2",
      INIT_7F => X"FCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_2,
      ADDRARDADDR(13) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_3,
      ADDRARDADDR(12) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_4,
      ADDRARDADDR(11) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_5,
      ADDRARDADDR(10) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_6,
      ADDRARDADDR(9) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_7,
      ADDRARDADDR(8) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_8,
      ADDRARDADDR(7) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_9,
      ADDRARDADDR(6) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_10,
      ADDRARDADDR(5) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_11,
      ADDRARDADDR(4) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_12,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_lshr_ln1_reg_4807_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_lshr_ln1_reg_4807_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_lshr_ln1_reg_4807_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000001111111111111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 16) => NLW_lshr_ln1_reg_4807_reg_0_DOADO_UNCONNECTED(31 downto 16),
      DOADO(15) => lshr_ln1_reg_4807_reg_0_n_22,
      DOADO(14) => lshr_ln1_reg_4807_reg_0_n_23,
      DOADO(13) => lshr_ln1_reg_4807_reg_0_n_24,
      DOADO(12) => lshr_ln1_reg_4807_reg_0_n_25,
      DOADO(11) => lshr_ln1_reg_4807_reg_0_n_26,
      DOADO(10) => lshr_ln1_reg_4807_reg_0_n_27,
      DOADO(9) => lshr_ln1_reg_4807_reg_0_n_28,
      DOADO(8) => lshr_ln1_reg_4807_reg_0_n_29,
      DOADO(7) => lshr_ln1_reg_4807_reg_0_n_30,
      DOADO(6) => lshr_ln1_reg_4807_reg_0_n_31,
      DOADO(5) => lshr_ln1_reg_4807_reg_0_n_32,
      DOADO(4) => lshr_ln1_reg_4807_reg_0_n_33,
      DOADO(3) => lshr_ln1_reg_4807_reg_0_n_34,
      DOADO(2) => lshr_ln1_reg_4807_reg_0_n_35,
      DOADO(1) => lshr_ln1_reg_4807_reg_0_n_36,
      DOADO(0) => lshr_ln1_reg_4807_reg_0_n_37,
      DOBDO(31 downto 0) => NLW_lshr_ln1_reg_4807_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_lshr_ln1_reg_4807_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_lshr_ln1_reg_4807_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_lshr_ln1_reg_4807_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => RDEN,
      ENBWREN => '0',
      INJECTDBITERR => NLW_lshr_ln1_reg_4807_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_lshr_ln1_reg_4807_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_lshr_ln1_reg_4807_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => tpgSinTableArray_ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_lshr_ln1_reg_4807_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
lshr_ln1_reg_4807_reg_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      O => tpgSinTableArray_ce0
    );
lshr_ln1_reg_4807_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0101010101010101010101010100000000000000000000000000000000000000",
      INIT_03 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_04 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_05 => X"0202020202020202020202020202020202020202020101010101010101010101",
      INIT_06 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_07 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_08 => X"0303030303030303030303020202020202020202020202020202020202020202",
      INIT_09 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0A => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0B => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0C => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0D => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0E => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0F => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_10 => X"0303030303030303030303030303030303030303030303030303030303030304",
      INIT_11 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_12 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_13 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_14 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_15 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_16 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_17 => X"0202020202020202020202020202020202020202030303030303030303030303",
      INIT_18 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_19 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1A => X"0101010101010101010102020202020202020202020202020202020202020202",
      INIT_1B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1D => X"0000000000000000000000000000000000000101010101010101010101010101",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00",
      INIT_21 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_22 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_23 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_24 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_25 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E",
      INIT_26 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_27 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_28 => X"0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_29 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2A => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2B => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2C => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_30 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_31 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_32 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_33 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_34 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_35 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_36 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_37 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_38 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_39 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3A => X"0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3B => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3C => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3D => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_3E => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_3F => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_2,
      ADDRARDADDR(12) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_3,
      ADDRARDADDR(11) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_4,
      ADDRARDADDR(10) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_5,
      ADDRARDADDR(9) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_6,
      ADDRARDADDR(8) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_7,
      ADDRARDADDR(7) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_8,
      ADDRARDADDR(6) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_9,
      ADDRARDADDR(5) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_10,
      ADDRARDADDR(4) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_11,
      ADDRARDADDR(3) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_12,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000000001111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 4) => NLW_lshr_ln1_reg_4807_reg_1_DOADO_UNCONNECTED(15 downto 4),
      DOADO(3) => lshr_ln1_reg_4807_reg_1_n_14,
      DOADO(2) => lshr_ln1_reg_4807_reg_1_n_15,
      DOADO(1) => lshr_ln1_reg_4807_reg_1_n_16,
      DOADO(0) => lshr_ln1_reg_4807_reg_1_n_17,
      DOBDO(15 downto 0) => NLW_lshr_ln1_reg_4807_reg_1_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_lshr_ln1_reg_4807_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_lshr_ln1_reg_4807_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => RDEN,
      ENBWREN => '0',
      REGCEAREGCE => tpgSinTableArray_ce0,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => tpgBackground_U0_ap_start,
      I2 => start_for_tpgForeground_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => tpgForeground_U0_srcImg_read,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => internal_full_n_reg_1(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => tpgForeground_U0_srcImg_read,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => internal_full_n_reg_2
    );
mac_muladd_16s_16s_16ns_16_4_1_U36: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
     port map (
      B(15 downto 0) => grp_reg_int_s_fu_2324_ap_return(15 downto 0),
      Q(15 downto 0) => zonePlateVAddr_loc_0_load_1_reg_4764(15 downto 0),
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce,
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(14 downto 0) => \^phi_mul_reg_916_reg[14]_0\(14 downto 0),
      phi_mul_reg_916_reg(0) => phi_mul_reg_916_reg(15),
      sel(10) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_2,
      sel(9) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_3,
      sel(8) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_4,
      sel(7) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_5,
      sel(6) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_6,
      sel(5) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_7,
      sel(4) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_8,
      sel(3) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_9,
      sel(2) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_10,
      sel(1) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_11,
      sel(0) => mac_muladd_16s_16s_16ns_16_4_1_U36_n_12
    );
mac_muladd_8ns_6s_16s_16_4_1_U38: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
     port map (
      A(7 downto 0) => b_reg_4717_pp0_iter9_reg(7 downto 0),
      D(15) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_2,
      D(14) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_3,
      D(13) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_4,
      D(12) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_5,
      D(11) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_6,
      D(10) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_7,
      D(9) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_8,
      D(8) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_9,
      D(7) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_10,
      D(6) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_11,
      D(5) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_12,
      D(4) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_13,
      D(3) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_14,
      D(2) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_15,
      D(1) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_16,
      D(0) => mac_muladd_8ns_6s_16s_16_4_1_U38_n_17,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      p_reg_reg => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      p_reg_reg_0 => \^ap_enable_reg_pp0_iter17_reg_0\
    );
mac_muladd_8ns_7s_16s_16_4_1_U35: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
     port map (
      A(7) => tpgSinTableArray_9bit_U_n_39,
      A(6 downto 0) => grp_fu_4006_p0(6 downto 0),
      D(9) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_2,
      D(8) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_3,
      D(7) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_4,
      D(6) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_5,
      D(5) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_6,
      D(4) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_7,
      D(3) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_8,
      D(2) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_9,
      D(1) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_10,
      D(0) => mac_muladd_8ns_7s_16s_16_4_1_U35_n_11,
      PCOUT(47) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_2,
      PCOUT(46) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_3,
      PCOUT(45) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_4,
      PCOUT(44) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_5,
      PCOUT(43) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_6,
      PCOUT(42) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_7,
      PCOUT(41) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_8,
      PCOUT(40) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_9,
      PCOUT(39) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_10,
      PCOUT(38) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_11,
      PCOUT(37) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_12,
      PCOUT(36) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_13,
      PCOUT(35) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_14,
      PCOUT(34) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_15,
      PCOUT(33) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_16,
      PCOUT(32) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_17,
      PCOUT(31) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_18,
      PCOUT(30) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_19,
      PCOUT(29) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_20,
      PCOUT(28) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_21,
      PCOUT(27) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_22,
      PCOUT(26) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_23,
      PCOUT(25) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_24,
      PCOUT(24) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_25,
      PCOUT(23) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_26,
      PCOUT(22) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_27,
      PCOUT(21) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_28,
      PCOUT(20) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_29,
      PCOUT(19) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_30,
      PCOUT(18) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_31,
      PCOUT(17) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_32,
      PCOUT(16) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_33,
      PCOUT(15) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_34,
      PCOUT(14) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_35,
      PCOUT(13) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_36,
      PCOUT(12) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_37,
      PCOUT(11) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_38,
      PCOUT(10) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_39,
      PCOUT(9) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_40,
      PCOUT(8) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_41,
      PCOUT(7) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_42,
      PCOUT(6) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_43,
      PCOUT(5) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_44,
      PCOUT(4) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_45,
      PCOUT(3) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_46,
      PCOUT(2) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_47,
      PCOUT(1) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_48,
      PCOUT(0) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_49,
      ap_clk => ap_clk,
      b_reg_47170 => b_reg_47170,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      icmp_ln527_reg_4605_pp0_iter1_reg => icmp_ln527_reg_4605_pp0_iter1_reg,
      p_reg_reg => q1_reg,
      p_reg_reg_0 => \^ap_enable_reg_pp0_iter17_reg_0\,
      p_reg_reg_1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\
    );
mac_muladd_8ns_8ns_14ns_15_4_1_U31: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_14ns_15_4_1
     port map (
      A(7) => tpgSinTableArray_9bit_U_n_39,
      A(6 downto 0) => grp_fu_4006_p0(6 downto 0),
      P(14) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_2,
      P(13) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_3,
      P(12) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_4,
      P(11) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_5,
      P(10) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_6,
      P(9) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_7,
      P(8) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_8,
      P(7) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_9,
      P(6) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_10,
      P(5) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_11,
      P(4) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_12,
      P(3) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_13,
      P(2) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_14,
      P(1) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_15,
      P(0) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_16,
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
mac_muladd_8ns_8s_15ns_16_4_1_U33: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
     port map (
      A(7) => tpgSinTableArray_9bit_U_n_47,
      A(6 downto 0) => grp_fu_4015_p0(6 downto 0),
      C(7 downto 0) => r_reg_4706(7 downto 0),
      D(15) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_2,
      D(14) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_3,
      D(13) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_4,
      D(12) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_5,
      D(11) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_6,
      D(10) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_7,
      D(9) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_8,
      D(8) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_9,
      D(7) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_10,
      D(6) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_11,
      D(5) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_12,
      D(4) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_13,
      D(3) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_14,
      D(2) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_15,
      D(1) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_16,
      D(0) => mac_muladd_8ns_8s_15ns_16_4_1_U33_n_17,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
mac_muladd_8ns_8s_16s_16_4_1_U32: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
     port map (
      A(7) => tpgSinTableArray_9bit_U_n_47,
      A(6 downto 0) => grp_fu_4015_p0(6 downto 0),
      PCOUT(47) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_2,
      PCOUT(46) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_3,
      PCOUT(45) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_4,
      PCOUT(44) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_5,
      PCOUT(43) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_6,
      PCOUT(42) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_7,
      PCOUT(41) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_8,
      PCOUT(40) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_9,
      PCOUT(39) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_10,
      PCOUT(38) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_11,
      PCOUT(37) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_12,
      PCOUT(36) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_13,
      PCOUT(35) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_14,
      PCOUT(34) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_15,
      PCOUT(33) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_16,
      PCOUT(32) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_17,
      PCOUT(31) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_18,
      PCOUT(30) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_19,
      PCOUT(29) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_20,
      PCOUT(28) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_21,
      PCOUT(27) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_22,
      PCOUT(26) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_23,
      PCOUT(25) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_24,
      PCOUT(24) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_25,
      PCOUT(23) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_26,
      PCOUT(22) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_27,
      PCOUT(21) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_28,
      PCOUT(20) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_29,
      PCOUT(19) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_30,
      PCOUT(18) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_31,
      PCOUT(17) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_32,
      PCOUT(16) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_33,
      PCOUT(15) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_34,
      PCOUT(14) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_35,
      PCOUT(13) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_36,
      PCOUT(12) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_37,
      PCOUT(11) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_38,
      PCOUT(10) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_39,
      PCOUT(9) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_40,
      PCOUT(8) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_41,
      PCOUT(7) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_42,
      PCOUT(6) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_43,
      PCOUT(5) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_44,
      PCOUT(4) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_45,
      PCOUT(3) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_46,
      PCOUT(2) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_47,
      PCOUT(1) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_48,
      PCOUT(0) => mac_muladd_8ns_8s_16s_16_4_1_U32_n_49,
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
mac_muladd_8ns_9ns_15ns_16_4_1_U34: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_9ns_15ns_16_4_1
     port map (
      A(7) => tpgSinTableArray_9bit_U_n_47,
      A(6 downto 0) => grp_fu_4015_p0(6 downto 0),
      D(15) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_2,
      D(14) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_3,
      D(13) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_4,
      D(12) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_5,
      D(11) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_6,
      D(10) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_7,
      D(9) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_8,
      D(8) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_9,
      D(7) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_10,
      D(6) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_11,
      D(5) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_12,
      D(4) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_13,
      D(3) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_14,
      D(2) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_15,
      D(1) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_16,
      D(0) => mac_muladd_8ns_9ns_15ns_16_4_1_U34_n_17,
      P(14) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_2,
      P(13) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_3,
      P(12) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_4,
      P(11) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_5,
      P(10) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_6,
      P(9) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_7,
      P(8) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_8,
      P(7) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_9,
      P(6) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_10,
      P(5) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_11,
      P(4) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_12,
      P(3) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_13,
      P(2) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_14,
      P(1) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_15,
      P(0) => mac_muladd_8ns_8ns_14ns_15_4_1_U31_n_16,
      ap_clk => ap_clk,
      b_reg_47170 => b_reg_47170,
      grp_fu_3999_ce => grp_fu_3999_ce
    );
mul_8ns_6ns_13_1_1_U29: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
     port map (
      D(12 downto 0) => p(12 downto 0),
      b_reg_4717_pp0_iter5_reg(7 downto 0) => b_reg_4717_pp0_iter5_reg(7 downto 0)
    );
\mul_ln1301_2_reg_4774[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005545"
    )
        port map (
      I0 => icmp_ln527_reg_4605_pp0_iter5_reg,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      I4 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I5 => q1_reg,
      O => mul_ln1301_2_reg_47740
    );
\mul_ln1301_2_reg_4774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(0),
      Q => mul_ln1301_2_reg_4774(0),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(10),
      Q => mul_ln1301_2_reg_4774(10),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(11),
      Q => mul_ln1301_2_reg_4774(11),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(12),
      Q => mul_ln1301_2_reg_4774(12),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(1),
      Q => mul_ln1301_2_reg_4774(1),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(2),
      Q => mul_ln1301_2_reg_4774(2),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(3),
      Q => mul_ln1301_2_reg_4774(3),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(4),
      Q => mul_ln1301_2_reg_4774(4),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(5),
      Q => mul_ln1301_2_reg_4774(5),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(6),
      Q => mul_ln1301_2_reg_4774(6),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(7),
      Q => mul_ln1301_2_reg_4774(7),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(8),
      Q => mul_ln1301_2_reg_4774(8),
      R => '0'
    );
\mul_ln1301_2_reg_4774_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_ln1301_2_reg_47740,
      D => p(9),
      Q => mul_ln1301_2_reg_4774(9),
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(19),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[19]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(20),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[20]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(21),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[21]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(22),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[22]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(23),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[23]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(24),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[24]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln1363_reg_5017(25),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[25]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_ln1363_reg_5011(26),
      Q => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[26]\,
      R => '0'
    );
\mul_ln1363_reg_5011_pp0_iter14_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_ln1363_reg_5011(27),
      Q => tmp_22_fu_3819_p3,
      R => '0'
    );
\mul_ln1363_reg_5011_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_3,
      Q => mul_ln1363_reg_5011(26),
      R => '0'
    );
\mul_ln1363_reg_5011_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_2,
      Q => mul_ln1363_reg_5011(27),
      R => '0'
    );
mul_mul_17s_16ns_32_4_1_U30: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_17s_16ns_32_4_1
     port map (
      ADDRBWRADDR(10 downto 0) => trunc_ln527_1_fu_1855_p1(10 downto 0),
      B(4 downto 0) => trunc_ln527_1_fu_1855_p1(15 downto 11),
      D(15 downto 0) => grp_fu_3999_p2(16 downto 1),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      grp_fu_3999_ce => grp_fu_3999_ce,
      p_reg_reg => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      p_reg_reg_0(15) => \x_reg_904_reg_n_2_[15]\,
      p_reg_reg_0(14) => \x_reg_904_reg_n_2_[14]\,
      p_reg_reg_0(13) => \x_reg_904_reg_n_2_[13]\,
      p_reg_reg_0(12) => \x_reg_904_reg_n_2_[12]\,
      p_reg_reg_0(11) => \x_reg_904_reg_n_2_[11]\,
      p_reg_reg_0(10) => \x_reg_904_reg_n_2_[10]\,
      p_reg_reg_0(9) => \x_reg_904_reg_n_2_[9]\,
      p_reg_reg_0(8) => \x_reg_904_reg_n_2_[8]\,
      p_reg_reg_0(7) => \x_reg_904_reg_n_2_[7]\,
      p_reg_reg_0(6) => \x_reg_904_reg_n_2_[6]\,
      p_reg_reg_0(5) => \x_reg_904_reg_n_2_[5]\,
      p_reg_reg_0(4) => \x_reg_904_reg_n_2_[4]\,
      p_reg_reg_0(3) => \x_reg_904_reg_n_2_[3]\,
      p_reg_reg_0(2) => \x_reg_904_reg_n_2_[2]\,
      p_reg_reg_0(1) => \x_reg_904_reg_n_2_[1]\,
      p_reg_reg_0(0) => \x_reg_904_reg_n_2_[0]\,
      x_2_reg_4579_reg(15 downto 0) => x_2_reg_4579_reg(15 downto 0)
    );
mul_mul_20s_9ns_28_4_1_U37: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_9ns_28_4_1
     port map (
      P(27) => mul_mul_20s_9ns_28_4_1_U37_n_2,
      P(26) => mul_mul_20s_9ns_28_4_1_U37_n_3,
      P(25) => mul_mul_20s_9ns_28_4_1_U37_n_4,
      P(24) => mul_mul_20s_9ns_28_4_1_U37_n_5,
      P(23) => mul_mul_20s_9ns_28_4_1_U37_n_6,
      P(22) => mul_mul_20s_9ns_28_4_1_U37_n_7,
      P(21) => mul_mul_20s_9ns_28_4_1_U37_n_8,
      P(20) => mul_mul_20s_9ns_28_4_1_U37_n_9,
      P(19) => mul_mul_20s_9ns_28_4_1_U37_n_10,
      P(18) => mul_mul_20s_9ns_28_4_1_U37_n_11,
      P(17) => mul_mul_20s_9ns_28_4_1_U37_n_12,
      P(16) => mul_mul_20s_9ns_28_4_1_U37_n_13,
      P(15) => mul_mul_20s_9ns_28_4_1_U37_n_14,
      P(14) => mul_mul_20s_9ns_28_4_1_U37_n_15,
      P(13) => mul_mul_20s_9ns_28_4_1_U37_n_16,
      P(12) => mul_mul_20s_9ns_28_4_1_U37_n_17,
      P(11) => mul_mul_20s_9ns_28_4_1_U37_n_18,
      P(10) => mul_mul_20s_9ns_28_4_1_U37_n_19,
      P(9) => mul_mul_20s_9ns_28_4_1_U37_n_20,
      P(8) => mul_mul_20s_9ns_28_4_1_U37_n_21,
      P(7) => mul_mul_20s_9ns_28_4_1_U37_n_22,
      P(6) => mul_mul_20s_9ns_28_4_1_U37_n_23,
      P(5) => mul_mul_20s_9ns_28_4_1_U37_n_24,
      P(4) => mul_mul_20s_9ns_28_4_1_U37_n_25,
      P(3) => mul_mul_20s_9ns_28_4_1_U37_n_26,
      P(2) => mul_mul_20s_9ns_28_4_1_U37_n_27,
      P(1) => mul_mul_20s_9ns_28_4_1_U37_n_28,
      P(0) => mul_mul_20s_9ns_28_4_1_U37_n_29,
      ap_clk => ap_clk,
      grp_fu_3999_ce => grp_fu_3999_ce,
      \out\(19) => lshr_ln1_reg_4807_reg_1_n_14,
      \out\(18) => lshr_ln1_reg_4807_reg_1_n_15,
      \out\(17) => lshr_ln1_reg_4807_reg_1_n_16,
      \out\(16) => lshr_ln1_reg_4807_reg_1_n_17,
      \out\(15) => lshr_ln1_reg_4807_reg_0_n_22,
      \out\(14) => lshr_ln1_reg_4807_reg_0_n_23,
      \out\(13) => lshr_ln1_reg_4807_reg_0_n_24,
      \out\(12) => lshr_ln1_reg_4807_reg_0_n_25,
      \out\(11) => lshr_ln1_reg_4807_reg_0_n_26,
      \out\(10) => lshr_ln1_reg_4807_reg_0_n_27,
      \out\(9) => lshr_ln1_reg_4807_reg_0_n_28,
      \out\(8) => lshr_ln1_reg_4807_reg_0_n_29,
      \out\(7) => lshr_ln1_reg_4807_reg_0_n_30,
      \out\(6) => lshr_ln1_reg_4807_reg_0_n_31,
      \out\(5) => lshr_ln1_reg_4807_reg_0_n_32,
      \out\(4) => lshr_ln1_reg_4807_reg_0_n_33,
      \out\(3) => lshr_ln1_reg_4807_reg_0_n_34,
      \out\(2) => lshr_ln1_reg_4807_reg_0_n_35,
      \out\(1) => lshr_ln1_reg_4807_reg_0_n_36,
      \out\(0) => lshr_ln1_reg_4807_reg_0_n_37,
      tpgSinTableArray_load_reg_48170 => tpgSinTableArray_load_reg_48170
    );
\or_ln1607_reg_4551[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Sel_fu_1727_p4(1),
      O => or_ln1607_fu_1754_p2
    );
\or_ln1607_reg_4551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_in,
      D => or_ln1607_fu_1754_p2,
      Q => or_ln1607_reg_4551,
      R => '0'
    );
\outpix_val_V_0_12_reg_5098[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(0),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(0),
      O => outpix_val_V_0_12_fu_3187_p3(0)
    );
\outpix_val_V_0_12_reg_5098[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(1),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(1),
      O => outpix_val_V_0_12_fu_3187_p3(1)
    );
\outpix_val_V_0_12_reg_5098[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(2),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(2),
      O => outpix_val_V_0_12_fu_3187_p3(2)
    );
\outpix_val_V_0_12_reg_5098[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(3),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(3),
      O => outpix_val_V_0_12_fu_3187_p3(3)
    );
\outpix_val_V_0_12_reg_5098[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(4),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(4),
      O => outpix_val_V_0_12_fu_3187_p3(4)
    );
\outpix_val_V_0_12_reg_5098[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(5),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(5),
      O => outpix_val_V_0_12_fu_3187_p3(5)
    );
\outpix_val_V_0_12_reg_5098[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(6),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(6),
      O => outpix_val_V_0_12_fu_3187_p3(6)
    );
\outpix_val_V_0_12_reg_5098[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1517_reg_4534(7),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => hdata_loc_0_fu_422_reg(7),
      O => outpix_val_V_0_12_fu_3187_p3(7)
    );
\outpix_val_V_0_12_reg_5098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(0),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(1),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(2),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(3),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(4),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(5),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(6),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_0_12_reg_5098_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_12_reg_5098_reg[7]_1\(0),
      D => outpix_val_V_0_12_fu_3187_p3(7),
      Q => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => p_77_in
    );
\outpix_val_V_0_14_reg_5140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(0),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(1),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(2),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(3),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(4),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(5),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(6),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_0_14_reg_5140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_0_14_fu_3283_p3(7),
      Q => \outpix_val_V_0_14_reg_5140_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_0_15_reg_5088[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(0),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(0)
    );
\outpix_val_V_0_15_reg_5088[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(1),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(1)
    );
\outpix_val_V_0_15_reg_5088[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(2),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(2)
    );
\outpix_val_V_0_15_reg_5088[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(3),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(3)
    );
\outpix_val_V_0_15_reg_5088[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(4),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(4)
    );
\outpix_val_V_0_15_reg_5088[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(5),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(5)
    );
\outpix_val_V_0_15_reg_5088[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(6),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(6)
    );
\outpix_val_V_0_15_reg_5088[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => icmp_ln1607_reg_4539,
      I1 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      I2 => icmp_ln1607_1_reg_4545,
      I3 => p_127_in,
      O => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(7),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => select_ln1599_fu_3099_p3(7)
    );
\outpix_val_V_0_15_reg_5088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(0),
      Q => outpix_val_V_0_15_reg_5088(0),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(1),
      Q => \outpix_val_V_0_15_reg_5088_reg[6]_0\(0),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(2),
      Q => outpix_val_V_0_15_reg_5088(2),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(3),
      Q => \outpix_val_V_0_15_reg_5088_reg[6]_0\(1),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(4),
      Q => outpix_val_V_0_15_reg_5088(4),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(5),
      Q => outpix_val_V_0_15_reg_5088(5),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(6),
      Q => \outpix_val_V_0_15_reg_5088_reg[6]_0\(2),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_15_reg_5088_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(7),
      Q => outpix_val_V_0_15_reg_5088(7),
      R => \outpix_val_V_0_15_reg_5088[7]_i_1_n_2\
    );
\outpix_val_V_0_18_reg_5196[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(0),
      I1 => tmp_22_fu_3819_p3,
      I2 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[19]\,
      O => outpix_val_V_0_18_fu_3848_p2(0)
    );
\outpix_val_V_0_18_reg_5196[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(1),
      I1 => trunc_ln1363_2_reg_5130(0),
      I2 => tmp_22_fu_3819_p3,
      I3 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[20]\,
      O => outpix_val_V_0_18_fu_3848_p2(1)
    );
\outpix_val_V_0_18_reg_5196[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF5600"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(2),
      I1 => trunc_ln1363_2_reg_5130(1),
      I2 => trunc_ln1363_2_reg_5130(0),
      I3 => tmp_22_fu_3819_p3,
      I4 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[21]\,
      O => outpix_val_V_0_18_fu_3848_p2(2)
    );
\outpix_val_V_0_18_reg_5196[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(3),
      I1 => trunc_ln1363_2_reg_5130(2),
      I2 => trunc_ln1363_2_reg_5130(0),
      I3 => trunc_ln1363_2_reg_5130(1),
      I4 => tmp_22_fu_3819_p3,
      I5 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[22]\,
      O => outpix_val_V_0_18_fu_3848_p2(3)
    );
\outpix_val_V_0_18_reg_5196[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC035555"
    )
        port map (
      I0 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[23]\,
      I1 => trunc_ln1363_2_reg_5130(3),
      I2 => \outpix_val_V_0_18_reg_5196[4]_i_2_n_2\,
      I3 => trunc_ln1363_2_reg_5130(4),
      I4 => tmp_22_fu_3819_p3,
      O => outpix_val_V_0_18_fu_3848_p2(4)
    );
\outpix_val_V_0_18_reg_5196[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(1),
      I1 => trunc_ln1363_2_reg_5130(0),
      I2 => trunc_ln1363_2_reg_5130(2),
      O => \outpix_val_V_0_18_reg_5196[4]_i_2_n_2\
    );
\outpix_val_V_0_18_reg_5196[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0660F66"
    )
        port map (
      I0 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[24]\,
      I1 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[23]\,
      I2 => trunc_ln1363_2_reg_5130(5),
      I3 => tmp_22_fu_3819_p3,
      I4 => \outpix_val_V_0_18_reg_5196[5]_i_2_n_2\,
      O => outpix_val_V_0_18_fu_3848_p2(5)
    );
\outpix_val_V_0_18_reg_5196[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(3),
      I1 => trunc_ln1363_2_reg_5130(1),
      I2 => trunc_ln1363_2_reg_5130(0),
      I3 => trunc_ln1363_2_reg_5130(2),
      I4 => trunc_ln1363_2_reg_5130(4),
      O => \outpix_val_V_0_18_reg_5196[5]_i_2_n_2\
    );
\outpix_val_V_0_18_reg_5196[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF6A6AFF006A6A"
    )
        port map (
      I0 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[25]\,
      I1 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[24]\,
      I2 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[23]\,
      I3 => trunc_ln1363_2_reg_5130(6),
      I4 => tmp_22_fu_3819_p3,
      I5 => \outpix_val_V_0_18_reg_5196[7]_i_3_n_2\,
      O => outpix_val_V_0_18_fu_3848_p2(6)
    );
\outpix_val_V_0_18_reg_5196[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F066F066F0660F66"
    )
        port map (
      I0 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[26]\,
      I1 => \outpix_val_V_0_18_reg_5196[7]_i_2_n_2\,
      I2 => trunc_ln1363_2_reg_5130(7),
      I3 => tmp_22_fu_3819_p3,
      I4 => trunc_ln1363_2_reg_5130(6),
      I5 => \outpix_val_V_0_18_reg_5196[7]_i_3_n_2\,
      O => outpix_val_V_0_18_fu_3848_p2(7)
    );
\outpix_val_V_0_18_reg_5196[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[24]\,
      I1 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[23]\,
      I2 => \mul_ln1363_reg_5011_pp0_iter14_reg_reg_n_2_[25]\,
      O => \outpix_val_V_0_18_reg_5196[7]_i_2_n_2\
    );
\outpix_val_V_0_18_reg_5196[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => trunc_ln1363_2_reg_5130(5),
      I1 => trunc_ln1363_2_reg_5130(4),
      I2 => trunc_ln1363_2_reg_5130(2),
      I3 => trunc_ln1363_2_reg_5130(0),
      I4 => trunc_ln1363_2_reg_5130(1),
      I5 => trunc_ln1363_2_reg_5130(3),
      O => \outpix_val_V_0_18_reg_5196[7]_i_3_n_2\
    );
\outpix_val_V_0_18_reg_5196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(0),
      Q => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(1),
      Q => outpix_val_V_0_18_reg_5196(1),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(2),
      Q => outpix_val_V_0_18_reg_5196(2),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(3),
      Q => outpix_val_V_0_18_reg_5196(3),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(4),
      Q => outpix_val_V_0_18_reg_5196(4),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(5),
      Q => outpix_val_V_0_18_reg_5196(5),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(6),
      Q => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_0_18_reg_5196_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => outpix_val_V_0_18_fu_3848_p2(7),
      Q => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(0),
      I3 => add_ln1301_3_fu_2429_p2(8),
      O => \outpix_val_V_0_19_reg_4796[0]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(1),
      I3 => add_ln1301_3_fu_2429_p2(9),
      O => \outpix_val_V_0_19_reg_4796[1]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(2),
      I3 => add_ln1301_3_fu_2429_p2(10),
      O => \outpix_val_V_0_19_reg_4796[2]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(3),
      I3 => add_ln1301_3_fu_2429_p2(11),
      O => \outpix_val_V_0_19_reg_4796[3]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(6),
      I1 => mul_ln1301_2_reg_4774(6),
      O => \outpix_val_V_0_19_reg_4796[3]_i_10_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(5),
      I1 => mul_ln1301_2_reg_4774(5),
      O => \outpix_val_V_0_19_reg_4796[3]_i_11_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(4),
      I1 => mul_ln1301_2_reg_4774(4),
      O => \outpix_val_V_0_19_reg_4796[3]_i_12_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(3),
      I1 => mul_ln1301_2_reg_4774(3),
      O => \outpix_val_V_0_19_reg_4796[3]_i_13_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(2),
      I1 => mul_ln1301_2_reg_4774(2),
      O => \outpix_val_V_0_19_reg_4796[3]_i_14_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(1),
      I1 => mul_ln1301_2_reg_4774(1),
      O => \outpix_val_V_0_19_reg_4796[3]_i_15_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(0),
      I1 => mul_ln1301_2_reg_4774(0),
      O => \outpix_val_V_0_19_reg_4796[3]_i_16_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(11),
      I1 => mul_ln1301_2_reg_4774(11),
      O => \outpix_val_V_0_19_reg_4796[3]_i_4_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(10),
      I1 => mul_ln1301_2_reg_4774(10),
      O => \outpix_val_V_0_19_reg_4796[3]_i_5_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(9),
      I1 => mul_ln1301_2_reg_4774(9),
      O => \outpix_val_V_0_19_reg_4796[3]_i_6_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(8),
      I1 => mul_ln1301_2_reg_4774(8),
      O => \outpix_val_V_0_19_reg_4796[3]_i_7_n_2\
    );
\outpix_val_V_0_19_reg_4796[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(7),
      I1 => mul_ln1301_2_reg_4774(7),
      O => \outpix_val_V_0_19_reg_4796[3]_i_9_n_2\
    );
\outpix_val_V_0_19_reg_4796[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(4),
      I3 => add_ln1301_3_fu_2429_p2(12),
      O => \outpix_val_V_0_19_reg_4796[4]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(5),
      I3 => add_ln1301_3_fu_2429_p2(13),
      O => \outpix_val_V_0_19_reg_4796[5]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(6),
      I3 => add_ln1301_3_fu_2429_p2(14),
      O => \outpix_val_V_0_19_reg_4796[6]_i_1_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111011"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter6_reg\,
      I1 => q1_reg,
      I2 => bckgndYUV_full_n,
      I3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I4 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => g_2_reg_48010
    );
\outpix_val_V_0_19_reg_4796[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(10),
      I1 => mul_ln1301_2_reg_4774(10),
      O => \outpix_val_V_0_19_reg_4796[7]_i_10_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(9),
      I1 => mul_ln1301_2_reg_4774(9),
      O => \outpix_val_V_0_19_reg_4796[7]_i_11_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(8),
      I1 => mul_ln1301_2_reg_4774(8),
      O => \outpix_val_V_0_19_reg_4796[7]_i_12_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(7),
      I1 => mul_ln1301_2_reg_4774(7),
      O => \outpix_val_V_0_19_reg_4796[7]_i_14_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(6),
      I1 => mul_ln1301_2_reg_4774(6),
      O => \outpix_val_V_0_19_reg_4796[7]_i_15_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(5),
      I1 => mul_ln1301_2_reg_4774(5),
      O => \outpix_val_V_0_19_reg_4796[7]_i_16_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(4),
      I1 => mul_ln1301_2_reg_4774(4),
      O => \outpix_val_V_0_19_reg_4796[7]_i_17_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(3),
      I1 => mul_ln1301_2_reg_4774(3),
      O => \outpix_val_V_0_19_reg_4796[7]_i_18_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(2),
      I1 => mul_ln1301_2_reg_4774(2),
      O => \outpix_val_V_0_19_reg_4796[7]_i_19_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3E2"
    )
        port map (
      I0 => add_ln1301_2_fu_2423_p2(16),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => r_reg_4706_pp0_iter6_reg(7),
      I3 => add_ln1301_3_fu_2429_p2(15),
      O => \outpix_val_V_0_19_reg_4796[7]_i_2_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(1),
      I1 => mul_ln1301_2_reg_4774(1),
      O => \outpix_val_V_0_19_reg_4796[7]_i_20_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(0),
      I1 => mul_ln1301_2_reg_4774(0),
      O => \outpix_val_V_0_19_reg_4796[7]_i_21_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(12),
      I1 => mul_ln1301_2_reg_4774(12),
      O => \outpix_val_V_0_19_reg_4796[7]_i_6_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(12),
      I1 => mul_ln1301_2_reg_4774(12),
      O => \outpix_val_V_0_19_reg_4796[7]_i_7_n_2\
    );
\outpix_val_V_0_19_reg_4796[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1301_1_reg_4780(11),
      I1 => mul_ln1301_2_reg_4774(11),
      O => \outpix_val_V_0_19_reg_4796[7]_i_9_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[0]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[1]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[2]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[3]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[4]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[5]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[6]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \outpix_val_V_0_19_reg_4796_reg_n_2_[7]\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6_n_2\
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[0]_srl6_n_2\,
      Q => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(0),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[1]_srl6_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\(0),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[2]_srl6_n_2\,
      Q => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(2),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[3]_srl6_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\(1),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[4]_srl6_n_2\,
      Q => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(4),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[5]_srl6_n_2\,
      Q => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(5),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[6]_srl6_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\(2),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_19_reg_4796_pp0_iter13_reg_reg[7]_srl6_n_2\,
      Q => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(7),
      R => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[0]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[0]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[1]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[1]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[2]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[2]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[3]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[3]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_2\,
      CO(3) => \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_2\,
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1301_1_reg_4780(11 downto 8),
      O(3 downto 0) => add_ln1301_3_fu_2429_p2(11 downto 8),
      S(3) => \outpix_val_V_0_19_reg_4796[3]_i_4_n_2\,
      S(2) => \outpix_val_V_0_19_reg_4796[3]_i_5_n_2\,
      S(1) => \outpix_val_V_0_19_reg_4796[3]_i_6_n_2\,
      S(0) => \outpix_val_V_0_19_reg_4796[3]_i_7_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_2\,
      CO(3) => \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_2\,
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[3]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1301_1_reg_4780(7 downto 4),
      O(3 downto 0) => \NLW_outpix_val_V_0_19_reg_4796_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \outpix_val_V_0_19_reg_4796[3]_i_9_n_2\,
      S(2) => \outpix_val_V_0_19_reg_4796[3]_i_10_n_2\,
      S(1) => \outpix_val_V_0_19_reg_4796[3]_i_11_n_2\,
      S(0) => \outpix_val_V_0_19_reg_4796[3]_i_12_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_2\,
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[3]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1301_1_reg_4780(3 downto 0),
      O(3 downto 0) => \NLW_outpix_val_V_0_19_reg_4796_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \outpix_val_V_0_19_reg_4796[3]_i_13_n_2\,
      S(2) => \outpix_val_V_0_19_reg_4796[3]_i_14_n_2\,
      S(1) => \outpix_val_V_0_19_reg_4796[3]_i_15_n_2\,
      S(0) => \outpix_val_V_0_19_reg_4796[3]_i_16_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[4]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[4]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[5]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[5]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[6]_i_1_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[6]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => g_2_reg_48010,
      D => \outpix_val_V_0_19_reg_4796[7]_i_2_n_2\,
      Q => \outpix_val_V_0_19_reg_4796_reg_n_2_[7]\,
      S => '0'
    );
\outpix_val_V_0_19_reg_4796_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_2\,
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1301_1_reg_4780(3 downto 0),
      O(3 downto 0) => \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \outpix_val_V_0_19_reg_4796[7]_i_18_n_2\,
      S(2) => \outpix_val_V_0_19_reg_4796[7]_i_19_n_2\,
      S(1) => \outpix_val_V_0_19_reg_4796[7]_i_20_n_2\,
      S(0) => \outpix_val_V_0_19_reg_4796[7]_i_21_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_2\,
      CO(3) => add_ln1301_2_fu_2423_p2(16),
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[7]_i_3_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[7]_i_3_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[7]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln1301_1_reg_4780(12),
      O(3 downto 0) => \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => add_ln1301_1_reg_4780(15 downto 13),
      S(0) => \outpix_val_V_0_19_reg_4796[7]_i_6_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \outpix_val_V_0_19_reg_4796_reg[3]_i_2_n_2\,
      CO(3) => \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[7]_i_4_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[7]_i_4_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[7]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => add_ln1301_1_reg_4780(12),
      O(3 downto 0) => add_ln1301_3_fu_2429_p2(15 downto 12),
      S(3 downto 1) => add_ln1301_1_reg_4780(15 downto 13),
      S(0) => \outpix_val_V_0_19_reg_4796[7]_i_7_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_2\,
      CO(3) => \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_2\,
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[7]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1301_1_reg_4780(11 downto 8),
      O(3 downto 0) => \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \outpix_val_V_0_19_reg_4796[7]_i_9_n_2\,
      S(2) => \outpix_val_V_0_19_reg_4796[7]_i_10_n_2\,
      S(1) => \outpix_val_V_0_19_reg_4796[7]_i_11_n_2\,
      S(0) => \outpix_val_V_0_19_reg_4796[7]_i_12_n_2\
    );
\outpix_val_V_0_19_reg_4796_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \outpix_val_V_0_19_reg_4796_reg[7]_i_13_n_2\,
      CO(3) => \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_2\,
      CO(2) => \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_3\,
      CO(1) => \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_4\,
      CO(0) => \outpix_val_V_0_19_reg_4796_reg[7]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1301_1_reg_4780(7 downto 4),
      O(3 downto 0) => \NLW_outpix_val_V_0_19_reg_4796_reg[7]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \outpix_val_V_0_19_reg_4796[7]_i_14_n_2\,
      S(2) => \outpix_val_V_0_19_reg_4796[7]_i_15_n_2\,
      S(1) => \outpix_val_V_0_19_reg_4796[7]_i_16_n_2\,
      S(0) => \outpix_val_V_0_19_reg_4796[7]_i_17_n_2\
    );
\outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => outpix_val_V_0_20_reg_4584_pp0_iter1_reg,
      Q => \outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10_n_2\
    );
\outpix_val_V_0_20_reg_4584_pp0_iter12_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \outpix_val_V_0_20_reg_4584_pp0_iter11_reg_reg[0]_srl10_n_2\,
      Q => \^outpix_val_v_0_20_reg_4584_pp0_iter12_reg\,
      R => '0'
    );
\outpix_val_V_0_20_reg_4584_pp0_iter13_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^outpix_val_v_0_20_reg_4584_pp0_iter12_reg\,
      Q => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      R => '0'
    );
\outpix_val_V_0_20_reg_4584_pp0_iter14_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      Q => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      R => '0'
    );
\outpix_val_V_0_20_reg_4584_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => outpix_val_V_0_20_reg_4584,
      Q => outpix_val_V_0_20_reg_4584_pp0_iter1_reg,
      R => '0'
    );
\outpix_val_V_0_20_reg_4584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => trunc_ln527_1_fu_1855_p1(0),
      Q => outpix_val_V_0_20_reg_4584,
      R => '0'
    );
\outpix_val_V_0_3_fu_390[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFDFFFDF"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[0]_i_8_n_2\,
      I1 => \^reg_1302_reg[1]_0\,
      I2 => \outpix_val_V_0_3_fu_390[0]_i_9_n_2\,
      I3 => \outpix_val_V_0_3_fu_390_reg[0]_1\,
      I4 => \outpix_val_V_0_3_fu_390_reg[0]_2\,
      I5 => reg_1294(0),
      O => \reg_1294_reg[0]_0\
    );
\outpix_val_V_0_3_fu_390[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(0),
      I1 => hdata_flag_0_fu_4300,
      O => \outpix_val_V_0_3_fu_390[0]_i_8_n_2\
    );
\outpix_val_V_0_3_fu_390[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777000007770777"
    )
        port map (
      I0 => rSerie_V(21),
      I1 => \bSerie_V_reg[21]_1\,
      I2 => outpix_val_V_0_15_reg_5088(0),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[0]_i_4_0\,
      I5 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(0),
      O => \outpix_val_V_0_3_fu_390[0]_i_9_n_2\
    );
\outpix_val_V_0_3_fu_390[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0C0F000A0C0000"
    )
        port map (
      I0 => rampStart_1_reg_4487(1),
      I1 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I2 => \outpix_val_V_0_3_fu_390[1]_i_7_n_2\,
      I3 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I4 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I5 => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(1),
      O => \rampStart_1_reg_4487_reg[1]_0\
    );
\outpix_val_V_0_3_fu_390[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFBB"
    )
        port map (
      I0 => \rampVal_reg[0]_1\,
      I1 => \^ap_enable_reg_pp0_iter15\,
      I2 => bckgndYUV_full_n,
      I3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I4 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => \outpix_val_V_0_3_fu_390[1]_i_7_n_2\
    );
\outpix_val_V_0_3_fu_390[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => hdata_flag_0_fu_4300,
      I1 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(2),
      I2 => \^reg_1302_reg[1]_0\,
      I3 => \outpix_val_V_0_3_fu_390[2]_i_9_n_2\,
      O => \outpix_val_V_0_12_reg_5098_reg[2]_0\
    );
\outpix_val_V_0_3_fu_390[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reg_1294(2),
      I1 => \outpix_val_V_0_3_fu_390_reg[0]_2\,
      O => \reg_1294_reg[2]_0\
    );
\outpix_val_V_0_3_fu_390[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777000007770777"
    )
        port map (
      I0 => rSerie_V(23),
      I1 => \bSerie_V_reg[21]_1\,
      I2 => outpix_val_V_0_15_reg_5088(2),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[0]_i_4_0\,
      I5 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(2),
      O => \outpix_val_V_0_3_fu_390[2]_i_9_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(4),
      I1 => hdata_flag_0_fu_4300,
      O => \outpix_val_V_0_3_fu_390[4]_i_10_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => rSerie_V(25),
      I1 => \bSerie_V_reg[21]_1\,
      I2 => outpix_val_V_0_15_reg_5088(4),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[0]_i_4_0\,
      I5 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(4),
      O => \outpix_val_V_0_3_fu_390[4]_i_11_n_2\
    );
\outpix_val_V_0_3_fu_390[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[4]_i_10_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[4]_i_11_n_2\,
      I2 => \^reg_1302_reg[1]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg[0]_1\,
      I4 => \outpix_val_V_0_3_fu_390_reg[0]_2\,
      I5 => reg_1294(4),
      O => \reg_1294_reg[4]_0\
    );
\outpix_val_V_0_3_fu_390[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \^ap_enable_reg_pp0_iter15\,
      O => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_6_n_2\,
      I1 => \outpix_val_V_0_3_fu_390[5]_i_7_n_2\,
      I2 => \^reg_1302_reg[1]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg[0]_1\,
      I4 => \outpix_val_V_0_3_fu_390_reg[0]_2\,
      I5 => reg_1294(5),
      O => \reg_1294_reg[5]_0\
    );
\outpix_val_V_0_3_fu_390[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(5),
      I1 => hdata_flag_0_fu_4300,
      O => \outpix_val_V_0_3_fu_390[5]_i_6_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => rSerie_V(26),
      I1 => \bSerie_V_reg[21]_1\,
      I2 => outpix_val_V_0_15_reg_5088(5),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[0]_i_4_0\,
      I5 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(5),
      O => \outpix_val_V_0_3_fu_390[5]_i_7_n_2\
    );
\outpix_val_V_0_3_fu_390[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^reg_1302\(0),
      I1 => \^ap_enable_reg_pp0_iter15\,
      I2 => \^internal_full_n_reg\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \vBarSel_2_reg[0]_0\,
      O => \^reg_1302_reg[1]_0\
    );
\outpix_val_V_0_3_fu_390[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I1 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_reg_0,
      I2 => \^ap_enable_reg_pp0_iter15\,
      I3 => \^internal_full_n_reg\,
      I4 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I5 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      O => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\
    );
\outpix_val_V_0_3_fu_390[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(6),
      I1 => hdata_flag_0_fu_4300,
      O => \outpix_val_V_0_12_reg_5098_reg[6]_0\
    );
\outpix_val_V_0_3_fu_390[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(7),
      I1 => \outpix_val_V_0_3_fu_390[0]_i_4_0\,
      I2 => outpix_val_V_0_15_reg_5088(7),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_33_n_2\,
      O => \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[7]_0\
    );
\outpix_val_V_0_3_fu_390[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"282828FF28282828"
    )
        port map (
      I0 => \bSerie_V_reg[21]_1\,
      I1 => rSerie_V(3),
      I2 => rSerie_V(0),
      I3 => \hdata_loc_0_fu_422_reg[0]_0\,
      I4 => \outpix_val_V_0_3_fu_390[7]_i_34_n_2\,
      I5 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(7),
      O => \outpix_val_V_0_3_fu_390[7]_i_33_n_2\
    );
\outpix_val_V_0_3_fu_390[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFFFDFDF"
    )
        port map (
      I0 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I1 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter15\,
      I3 => bckgndYUV_full_n,
      I4 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I5 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => \outpix_val_V_0_3_fu_390[7]_i_34_n_2\
    );
\outpix_val_V_0_3_fu_390_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_3_fu_390_reg[7]_1\,
      D => \outpix_val_V_0_3_fu_390_reg[0]_0\,
      Q => \outpix_val_V_0_3_fu_390_reg_n_2_[0]\,
      S => \outpix_val_V_0_3_fu_390_reg[7]_0\
    );
\outpix_val_V_0_3_fu_390_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_3_fu_390_reg[7]_1\,
      D => \outpix_val_V_0_3_fu_390_reg[1]_0\,
      Q => \outpix_val_V_0_3_fu_390_reg_n_2_[1]\,
      S => \outpix_val_V_0_3_fu_390_reg[7]_0\
    );
\outpix_val_V_0_3_fu_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_val_V_0_3_fu_390_reg[2]_1\,
      Q => \^outpix_val_v_0_3_fu_390_reg[2]_0\,
      R => '0'
    );
\outpix_val_V_0_3_fu_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_val_V_0_3_fu_390_reg[3]_1\,
      Q => \^outpix_val_v_0_3_fu_390_reg[3]_0\,
      R => '0'
    );
\outpix_val_V_0_3_fu_390_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_3_fu_390_reg[7]_1\,
      D => \outpix_val_V_0_3_fu_390_reg[4]_0\,
      Q => \outpix_val_V_0_3_fu_390_reg_n_2_[4]\,
      S => \outpix_val_V_0_3_fu_390_reg[7]_0\
    );
\outpix_val_V_0_3_fu_390_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_3_fu_390_reg[7]_1\,
      D => \outpix_val_V_0_3_fu_390_reg[5]_0\,
      Q => \outpix_val_V_0_3_fu_390_reg_n_2_[5]\,
      S => \outpix_val_V_0_3_fu_390_reg[7]_0\
    );
\outpix_val_V_0_3_fu_390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_val_V_0_3_fu_390_reg[6]_1\,
      Q => \^outpix_val_v_0_3_fu_390_reg[6]_0\,
      R => '0'
    );
\outpix_val_V_0_3_fu_390_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_3_fu_390_reg[7]_1\,
      D => \outpix_val_V_0_3_fu_390_reg[7]_2\,
      Q => \outpix_val_V_0_3_fu_390_reg_n_2_[7]\,
      S => \outpix_val_V_0_3_fu_390_reg[7]_0\
    );
\outpix_val_V_0_3_load_reg_5202[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg_n_2_[0]\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(0)
    );
\outpix_val_V_0_3_load_reg_5202[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(1),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg_n_2_[1]\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(1)
    );
\outpix_val_V_0_3_load_reg_5202[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(2),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \^outpix_val_v_0_3_fu_390_reg[2]_0\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(2)
    );
\outpix_val_V_0_3_load_reg_5202[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(3),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \^outpix_val_v_0_3_fu_390_reg[3]_0\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(3)
    );
\outpix_val_V_0_3_load_reg_5202[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(4),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg_n_2_[4]\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(4)
    );
\outpix_val_V_0_3_load_reg_5202[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(5),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg_n_2_[5]\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(5)
    );
\outpix_val_V_0_3_load_reg_5202[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(1),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \^outpix_val_v_0_3_fu_390_reg[6]_0\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(6)
    );
\outpix_val_V_0_3_load_reg_5202[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => icmp_ln527_reg_4605_pp0_iter15_reg,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => bckgndYUV_full_n,
      O => outpix_val_V_0_3_load_reg_52020
    );
\outpix_val_V_0_3_load_reg_5202[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(2),
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_3_fu_390_reg_n_2_[7]\,
      O => ap_sig_allocacmp_outpix_val_V_0_3_load(7)
    );
\outpix_val_V_0_3_load_reg_5202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(0),
      Q => \in\(0),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(1),
      Q => \in\(1),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(2),
      Q => \in\(2),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(3),
      Q => \in\(3),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(4),
      Q => \in\(4),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(5),
      Q => \in\(5),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(6),
      Q => \in\(6),
      R => '0'
    );
\outpix_val_V_0_3_load_reg_5202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_0_3_load(7),
      Q => \in\(7),
      R => '0'
    );
\outpix_val_V_0_4_reg_5110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_tpgPatternCrossHatch_fu_1199_ap_return_0(7),
      Q => outpix_val_V_0_4_reg_5110(0),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(0),
      O => outpix_val_V_0_5_fu_3341_p3(0)
    );
\outpix_val_V_0_5_reg_5175[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampStart_1_reg_4487(1),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(1),
      O => outpix_val_V_0_5_fu_3341_p3(1)
    );
\outpix_val_V_0_5_reg_5175[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(2),
      O => outpix_val_V_0_5_fu_3341_p3(2)
    );
\outpix_val_V_0_5_reg_5175[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(3),
      O => outpix_val_V_0_5_fu_3341_p3(3)
    );
\outpix_val_V_0_5_reg_5175[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(4),
      O => outpix_val_V_0_5_fu_3341_p3(4)
    );
\outpix_val_V_0_5_reg_5175[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(5),
      O => outpix_val_V_0_5_fu_3341_p3(5)
    );
\outpix_val_V_0_5_reg_5175[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(6),
      O => outpix_val_V_0_5_fu_3341_p3(6)
    );
\outpix_val_V_0_5_reg_5175[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(6),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => rampVal_3_loc_0_fu_486_reg(7),
      O => outpix_val_V_0_5_fu_3341_p3(7)
    );
\outpix_val_V_0_5_reg_5175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(0),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(1),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(2),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(3),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(4),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(5),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(5),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(6),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(6),
      R => '0'
    );
\outpix_val_V_0_5_reg_5175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      D => outpix_val_V_0_5_fu_3341_p3(7),
      Q => \^outpix_val_v_0_5_reg_5175_reg[7]_0\(7),
      R => '0'
    );
\outpix_val_V_1_10_reg_5135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_1_10_fu_3276_p3(0),
      Q => \outpix_val_V_1_10_reg_5135_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_1_10_reg_5135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_1_10_fu_3276_p3(4),
      Q => \outpix_val_V_1_10_reg_5135_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_1_10_reg_5135_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_1_10_fu_3276_p3(5),
      Q => \outpix_val_V_1_10_reg_5135_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_1_10_reg_5135_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_1_10_fu_3276_p3(6),
      Q => outpix_val_V_1_10_reg_5135(6),
      R => '0'
    );
\outpix_val_V_1_10_reg_5135_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_1_10_fu_3276_p3(7),
      Q => \outpix_val_V_1_10_reg_5135_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_1_16_reg_4499[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(0),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(0),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(1),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(1),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(2),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(2),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(3),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(3),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(4),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(4),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(5),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(5),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(6),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(6),
      R => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_16_reg_4499_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => rampStart_reg(7),
      Q => \outpix_val_V_1_16_reg_4499_reg[7]_0\(7),
      S => outpix_val_V_1_16_reg_4499
    );
\outpix_val_V_1_1_fu_394[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00000000000000"
    )
        port map (
      I0 => bckgndYUV_full_n,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \outpix_val_V_2_4_load_reg_5212_reg[3]_0\,
      I5 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(0),
      O => \^internal_full_n_reg_0\
    );
\outpix_val_V_1_1_fu_394[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394[0]_i_9_n_2\,
      I1 => outpix_val_V_1_8_reg_5181(0),
      I2 => \outpix_val_V_1_1_fu_394[7]_i_4_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[0]_0\,
      I4 => \outpix_val_V_1_1_fu_394_reg[0]_1\,
      O => \outpix_val_V_1_8_reg_5181_reg[0]_0\
    );
\outpix_val_V_1_1_fu_394[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \select_ln1324_reg_5191_reg[0]_0\,
      I1 => \^internal_full_n_reg\,
      I2 => \^ap_enable_reg_pp0_iter16\,
      I3 => select_ln1324_reg_5191(0),
      I4 => \^internal_full_n_reg_0\,
      I5 => \outpix_val_V_1_1_fu_394_reg[0]_2\,
      O => \outpix_val_V_1_1_fu_394[0]_i_9_n_2\
    );
\outpix_val_V_1_1_fu_394[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394_reg[1]_0\,
      I2 => \outpix_val_V_1_1_fu_394[5]_i_3_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[1]_1\,
      I4 => \outpix_val_V_1_1_fu_394[1]_i_3_n_2\,
      I5 => \outpix_val_V_1_1_fu_394_reg[1]_2\,
      O => \outpix_val_V_1_1_fu_394[1]_i_1_n_2\
    );
\outpix_val_V_1_1_fu_394[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_2_reg_4801_pp0_iter14_reg(1),
      I1 => \outpix_val_V_1_1_fu_394_reg[2]_5\,
      O => \outpix_val_V_1_1_fu_394[1]_i_3_n_2\
    );
\outpix_val_V_1_1_fu_394[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => outpix_val_V_0_18_reg_5196(1),
      I4 => \^ap_enable_reg_pp0_iter16\,
      O => \^outpix_val_v_0_18_reg_5196_reg[1]_0\
    );
\outpix_val_V_1_1_fu_394[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394_reg[2]_0\,
      I2 => \^ap_enable_reg_pp0_iter15_reg_0\,
      I3 => \outpix_val_V_1_1_fu_394_reg[2]_1\,
      I4 => \outpix_val_V_1_1_fu_394[2]_i_3_n_2\,
      I5 => \outpix_val_V_1_1_fu_394_reg[2]_2\,
      O => \outpix_val_V_1_1_fu_394[2]_i_1_n_2\
    );
\outpix_val_V_1_1_fu_394[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => \^select_ln1423_reg_5125_reg[6]_0\(1),
      I1 => \outpix_val_V_1_1_fu_394_reg[2]_3\,
      I2 => \^outpix_val_v_1_reg_5115_reg[6]_0\(0),
      I3 => \outpix_val_V_1_1_fu_394_reg[2]_4\,
      I4 => \outpix_val_V_1_1_fu_394_reg[2]_5\,
      I5 => g_2_reg_4801_pp0_iter14_reg(2),
      O => \outpix_val_V_1_1_fu_394[2]_i_3_n_2\
    );
\outpix_val_V_1_1_fu_394[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => outpix_val_V_0_18_reg_5196(2),
      I4 => \^ap_enable_reg_pp0_iter16\,
      O => \^outpix_val_v_0_18_reg_5196_reg[2]_0\
    );
\outpix_val_V_1_1_fu_394[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394_reg[3]_0\,
      I2 => \outpix_val_V_1_1_fu_394[5]_i_3_n_2\,
      I3 => \outpix_val_V_1_1_fu_394_reg[1]_1\,
      I4 => \outpix_val_V_1_1_fu_394[3]_i_3_n_2\,
      I5 => \outpix_val_V_1_1_fu_394_reg[3]_1\,
      O => \outpix_val_V_1_1_fu_394[3]_i_1_n_2\
    );
\outpix_val_V_1_1_fu_394[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_2_reg_4801_pp0_iter14_reg(3),
      I1 => \outpix_val_V_1_1_fu_394_reg[2]_5\,
      O => \outpix_val_V_1_1_fu_394[3]_i_3_n_2\
    );
\outpix_val_V_1_1_fu_394[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEECFEEFFFFCFCC"
    )
        port map (
      I0 => outpix_val_V_1_8_reg_5181(3),
      I1 => \outpix_val_V_1_1_fu_394_reg[0]_2\,
      I2 => \outpix_val_V_1_1_fu_394[3]_i_9_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[5]_i_2\,
      I4 => select_ln1324_reg_5191(3),
      I5 => \outpix_val_V_1_1_fu_394[5]_i_2_0\,
      O => \outpix_val_V_1_8_reg_5181_reg[3]_0\
    );
\outpix_val_V_1_1_fu_394[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(3),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \outpix_val_V_1_1_fu_394[3]_i_9_n_2\
    );
\outpix_val_V_1_1_fu_394[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => outpix_val_V_0_18_reg_5196(4),
      I4 => \^ap_enable_reg_pp0_iter16\,
      O => \^outpix_val_v_0_18_reg_5196_reg[4]_0\
    );
\outpix_val_V_1_1_fu_394[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FDFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \hBarSel_3_reg[0]_0\,
      I3 => select_ln1581_reg_5093(4),
      I4 => \^reg_1306_reg[1]_1\,
      I5 => \outpix_val_V_1_1_fu_394_reg[0]_3\,
      O => \^ap_enable_reg_pp0_iter15_reg_0\
    );
\outpix_val_V_1_1_fu_394[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45454500"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394_reg[5]_0\,
      I2 => \outpix_val_V_1_1_fu_394[5]_i_3_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[5]_i_4_n_2\,
      I4 => \outpix_val_V_1_1_fu_394_reg[1]_1\,
      I5 => \outpix_val_V_1_1_fu_394_reg[5]_1\,
      O => \outpix_val_V_1_1_fu_394[5]_i_1_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(5),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \outpix_val_V_1_1_fu_394[5]_i_15_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FDFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15\,
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \hBarSel_3_reg[0]_0\,
      I3 => select_ln1581_reg_5093(5),
      I4 => \^reg_1306_reg[1]_1\,
      I5 => \outpix_val_V_1_1_fu_394_reg[0]_3\,
      O => \outpix_val_V_1_1_fu_394[5]_i_3_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => g_2_reg_4801_pp0_iter14_reg(5),
      I1 => \outpix_val_V_1_1_fu_394_reg[2]_5\,
      O => \outpix_val_V_1_1_fu_394[5]_i_4_n_2\
    );
\outpix_val_V_1_1_fu_394[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFEECFEEFFFFCFCC"
    )
        port map (
      I0 => outpix_val_V_1_8_reg_5181(5),
      I1 => \outpix_val_V_1_1_fu_394_reg[0]_2\,
      I2 => \outpix_val_V_1_1_fu_394[5]_i_15_n_2\,
      I3 => \outpix_val_V_1_1_fu_394[5]_i_2\,
      I4 => select_ln1324_reg_5191(5),
      I5 => \outpix_val_V_1_1_fu_394[5]_i_2_0\,
      O => \outpix_val_V_1_8_reg_5181_reg[5]_0\
    );
\outpix_val_V_1_1_fu_394[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^reg_1306\(0),
      I1 => \^ap_enable_reg_pp0_iter15\,
      I2 => \^internal_full_n_reg\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \vBarSel_2_reg[0]_0\,
      O => \^reg_1306_reg[1]_1\
    );
\outpix_val_V_1_1_fu_394[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4500"
    )
        port map (
      I0 => \^int_bckgndid_reg[0]\,
      I1 => \outpix_val_V_1_1_fu_394[6]_i_2_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[6]_0\,
      I3 => \outpix_val_V_1_1_fu_394_reg[6]_1\,
      I4 => \outpix_val_V_1_1_fu_394_reg[6]_2\,
      I5 => \outpix_val_V_1_1_fu_394[6]_i_6_n_2\,
      O => \outpix_val_V_1_1_fu_394[6]_i_1_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D0D0D0D0D"
    )
        port map (
      I0 => select_ln1581_reg_5093(6),
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9\,
      I2 => \^reg_1306_reg[1]_1\,
      I3 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(6),
      I4 => hdata_flag_0_fu_4300,
      I5 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \select_ln1581_reg_5093_reg[6]_0\
    );
\outpix_val_V_1_1_fu_394[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2F2FF00F2F2"
    )
        port map (
      I0 => outpix_val_V_1_10_reg_5135(6),
      I1 => \outpix_val_V_1_1_fu_394_reg[6]_3\,
      I2 => \^reg_1306_reg[1]_0\,
      I3 => \outpix_val_V_1_1_fu_394_reg[6]_4\,
      I4 => \outpix_val_V_1_1_fu_394_reg[6]_5\,
      I5 => \outpix_val_V_1_1_fu_394[6]_i_9_n_2\,
      O => \outpix_val_V_1_1_fu_394[6]_i_2_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008800000008"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter15\,
      I1 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\,
      I2 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I3 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I4 => \redYuv_load_reg_5170_reg[7]_1\,
      I5 => \^bluyuv_load_reg_5160\(1),
      O => \outpix_val_V_1_1_fu_394[6]_i_6_n_2\
    );
\outpix_val_V_1_1_fu_394[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => \^reg_1306\(0),
      I2 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I3 => \^internal_full_n_reg\,
      I4 => \^ap_enable_reg_pp0_iter15\,
      O => \^reg_1306_reg[1]_0\
    );
\outpix_val_V_1_1_fu_394[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^outpix_val_v_1_reg_5115_reg[6]_0\(0),
      I1 => \^ap_enable_reg_pp0_iter15\,
      I2 => \hdata_loc_0_fu_422_reg[0]_0\,
      I3 => \^internal_full_n_reg\,
      I4 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I5 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      O => \outpix_val_V_1_1_fu_394[6]_i_9_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394_reg[0]_3\,
      I1 => \outpix_val_V_1_1_fu_394[7]_i_4_n_2\,
      I2 => \outpix_val_V_1_1_fu_394_reg[0]_1\,
      I3 => \outpix_val_V_1_1_fu_394[7]_i_6_n_2\,
      I4 => \^int_bckgndid_reg[0]\,
      O => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^redyuv_load_reg_5170\(2),
      I1 => \outpix_val_V_1_1_fu_394_reg[7]_0\,
      O => \redYuv_load_reg_5170_reg[7]_0\
    );
\outpix_val_V_1_1_fu_394[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D000D000D"
    )
        port map (
      I0 => select_ln1581_reg_5093(7),
      I1 => \outpix_val_V_1_1_fu_394[7]_i_9\,
      I2 => \^reg_1306_reg[1]_1\,
      I3 => hdata_flag_0_fu_4300,
      I4 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(7),
      I5 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \select_ln1581_reg_5093_reg[7]_0\
    );
\outpix_val_V_1_1_fu_394[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCFCAAFAEEFE"
    )
        port map (
      I0 => outpix_val_V_1_reg_5115(7),
      I1 => g_2_reg_4801_pp0_iter14_reg(7),
      I2 => select_ln1423_reg_5125(7),
      I3 => \outpix_val_V_1_1_fu_394_reg[2]_3\,
      I4 => \outpix_val_V_1_1_fu_394_reg[2]_5\,
      I5 => \outpix_val_V_1_1_fu_394_reg[2]_4\,
      O => \outpix_val_V_1_reg_5115_reg[7]_0\
    );
\outpix_val_V_1_1_fu_394[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CCCCC8CC"
    )
        port map (
      I0 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I4 => bckgndYUV_full_n,
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_fu_394[7]_i_4_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEEAEE"
    )
        port map (
      I0 => \outpix_val_V_1_1_fu_394_reg[0]_2\,
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I4 => bckgndYUV_full_n,
      I5 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      O => \outpix_val_V_1_1_fu_394[7]_i_6_n_2\
    );
\outpix_val_V_1_1_fu_394[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5773555055505550"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[1]_i_7_n_2\,
      I1 => \redYuv_load_reg_5170_reg[7]_1\,
      I2 => \rampVal_loc_0_fu_482_reg[0]_0\(0),
      I3 => \rampVal_loc_0_fu_482_reg[0]_0\(1),
      I4 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\,
      I5 => \^ap_enable_reg_pp0_iter15\,
      O => \^int_bckgndid_reg[0]\
    );
\outpix_val_V_1_1_fu_394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394_reg[7]_1\(0),
      Q => outpix_val_V_1_1_fu_394(0),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394[1]_i_1_n_2\,
      Q => outpix_val_V_1_1_fu_394(1),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394[2]_i_1_n_2\,
      Q => outpix_val_V_1_1_fu_394(2),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394[3]_i_1_n_2\,
      Q => outpix_val_V_1_1_fu_394(3),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394_reg[7]_1\(1),
      Q => outpix_val_V_1_1_fu_394(4),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394[5]_i_1_n_2\,
      Q => outpix_val_V_1_1_fu_394(5),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394[6]_i_1_n_2\,
      Q => outpix_val_V_1_1_fu_394(6),
      R => '0'
    );
\outpix_val_V_1_1_fu_394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_1_fu_394[7]_i_1_n_2\,
      D => \outpix_val_V_1_1_fu_394_reg[7]_1\(2),
      Q => outpix_val_V_1_1_fu_394(7),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFEAEAEAEAEAE"
    )
        port map (
      I0 => \outpix_val_V_1_1_load_reg_5207[0]_i_2_n_2\,
      I1 => outpix_val_V_1_1_fu_394(0),
      I2 => \^ap_enable_reg_pp0_iter16\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I5 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(0),
      O => \outpix_val_V_1_1_load_reg_5207[0]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(0),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => outpix_val_V_1_8_reg_5181(0),
      I3 => select_ln1324_reg_5191(0),
      I4 => \select_ln1324_reg_5191_reg[0]_0\,
      I5 => \outpix_val_V_1_1_load_reg_5207_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[0]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333AAAA3000AAAA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(1),
      I1 => \outpix_val_V_1_1_load_reg_5207[1]_i_2_n_2\,
      I2 => outpix_val_V_0_18_reg_5196(1),
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[1]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047000000FF00"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(1),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(0),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^select_ln1324_reg_5191_reg[7]_0\(0),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[1]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AA30AA30AA30AA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(2),
      I1 => \outpix_val_V_1_1_load_reg_5207[2]_i_2_n_2\,
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \^ap_enable_reg_pp0_iter16\,
      I4 => outpix_val_V_0_18_reg_5196(2),
      I5 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \outpix_val_V_1_1_load_reg_5207[2]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047000000FF00"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(2),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(1),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^select_ln1324_reg_5191_reg[7]_0\(1),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[2]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAA0000AAAA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(3),
      I1 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I2 => outpix_val_V_0_18_reg_5196(3),
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => \outpix_val_V_1_1_load_reg_5207[3]_i_2_n_2\,
      O => \outpix_val_V_1_1_load_reg_5207[3]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFFFFF00FF"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(3),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => outpix_val_V_1_8_reg_5181(3),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => select_ln1324_reg_5191(3),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[3]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333AAAA3000AAAA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(4),
      I1 => \outpix_val_V_1_1_load_reg_5207[4]_i_2_n_2\,
      I2 => outpix_val_V_0_18_reg_5196(4),
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[4]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047000000FF00"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(4),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(2),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^select_ln1324_reg_5191_reg[7]_0\(2),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[4]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAA0000AAAA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(5),
      I1 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I2 => outpix_val_V_0_18_reg_5196(5),
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => \outpix_val_V_1_1_load_reg_5207[5]_i_2_n_2\,
      O => \outpix_val_V_1_1_load_reg_5207[5]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFFFFF00FF"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(5),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => outpix_val_V_1_8_reg_5181(5),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => select_ln1324_reg_5191(5),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[5]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0AAAAFFFFAAAA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(6),
      I1 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(1),
      I2 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => \outpix_val_V_1_1_load_reg_5207[6]_i_2_n_2\,
      O => \outpix_val_V_1_1_load_reg_5207[6]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(6),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(3),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^select_ln1324_reg_5191_reg[7]_0\(3),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[6]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F3AAAAFFFFAAAA"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(7),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(2),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^ap_enable_reg_pp0_iter16\,
      I5 => \outpix_val_V_1_1_load_reg_5207[7]_i_2_n_2\,
      O => \outpix_val_V_1_1_load_reg_5207[7]_i_1_n_2\
    );
\outpix_val_V_1_1_load_reg_5207[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47FF47FF00FFFFFF"
    )
        port map (
      I0 => outpix_val_V_1_1_fu_394(7),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      I2 => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(4),
      I3 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I4 => \^select_ln1324_reg_5191_reg[7]_0\(4),
      I5 => \select_ln1324_reg_5191_reg[0]_0\,
      O => \outpix_val_V_1_1_load_reg_5207[7]_i_2_n_2\
    );
\outpix_val_V_1_1_load_reg_5207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[0]_i_1_n_2\,
      Q => \in\(8),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[1]_i_1_n_2\,
      Q => \in\(9),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[2]_i_1_n_2\,
      Q => \in\(10),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[3]_i_1_n_2\,
      Q => \in\(11),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[4]_i_1_n_2\,
      Q => \in\(12),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[5]_i_1_n_2\,
      Q => \in\(13),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[6]_i_1_n_2\,
      Q => \in\(14),
      R => '0'
    );
\outpix_val_V_1_1_load_reg_5207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_1_1_load_reg_5207[7]_i_1_n_2\,
      Q => \in\(15),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data12(0),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(21),
      O => outpix_val_V_1_8_fu_3622_p3(0)
    );
\outpix_val_V_1_8_reg_5181[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bserie_v_reg[25]_0\(0),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(22),
      O => outpix_val_V_1_8_fu_3622_p3(1)
    );
\outpix_val_V_1_8_reg_5181[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bserie_v_reg[25]_0\(1),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(23),
      O => outpix_val_V_1_8_fu_3622_p3(2)
    );
\outpix_val_V_1_8_reg_5181[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data12(3),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(24),
      O => outpix_val_V_1_8_fu_3622_p3(3)
    );
\outpix_val_V_1_8_reg_5181[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bserie_v_reg[25]_0\(2),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(25),
      O => outpix_val_V_1_8_fu_3622_p3(4)
    );
\outpix_val_V_1_8_reg_5181[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data12(5),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(26),
      O => outpix_val_V_1_8_fu_3622_p3(5)
    );
\outpix_val_V_1_8_reg_5181[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data12(6),
      I1 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I2 => gSerie_V(27),
      O => outpix_val_V_1_8_fu_3622_p3(6)
    );
\outpix_val_V_1_8_reg_5181[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \outpix_val_V_1_8_reg_5181_reg[7]_1\,
      O => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\
    );
\outpix_val_V_1_8_reg_5181[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \bSerie_V_reg_n_2_[3]\,
      I1 => \bSerie_V_reg_n_2_[0]\,
      I2 => \outpix_val_V_1_8_reg_5181_reg[7]_2\,
      I3 => gSerie_V(3),
      I4 => gSerie_V(0),
      O => outpix_val_V_1_8_fu_3622_p3(7)
    );
\outpix_val_V_1_8_reg_5181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(0),
      Q => outpix_val_V_1_8_reg_5181(0),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(1),
      Q => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(2),
      Q => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(3),
      Q => outpix_val_V_1_8_reg_5181(3),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(4),
      Q => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(5),
      Q => outpix_val_V_1_8_reg_5181(5),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(6),
      Q => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_1_8_reg_5181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_1_8_reg_5181[7]_i_1_n_2\,
      D => outpix_val_V_1_8_fu_3622_p3(7),
      Q => \^outpix_val_v_1_8_reg_5181_reg[7]_0\(4),
      R => '0'
    );
\outpix_val_V_1_reg_5115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_tpgPatternCrossHatch_fu_1199_ap_return_1(6),
      Q => \^outpix_val_v_1_reg_5115_reg[6]_0\(0),
      R => '0'
    );
\outpix_val_V_1_reg_5115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_tpgPatternCrossHatch_fu_1199_ap_return_1(7),
      Q => outpix_val_V_1_reg_5115(7),
      R => '0'
    );
\outpix_val_V_2_13_reg_5077[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_ln1607_reg_4551,
      I1 => p_127_in,
      O => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(0),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(0),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(1),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(1),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(2),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(2),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(3),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(3),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(4),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(4),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(5),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(5),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(6),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(6),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_13_reg_5077_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => select_ln1599_fu_3099_p3(7),
      Q => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(7),
      R => outpix_val_V_2_13_reg_5077
    );
\outpix_val_V_2_15_reg_5145_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_2_15_fu_3290_p3(0),
      Q => \outpix_val_V_2_15_reg_5145_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_2_15_reg_5145_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_2_15_fu_3290_p3(4),
      Q => \outpix_val_V_2_15_reg_5145_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_2_15_reg_5145_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_2_15_fu_3290_p3(6),
      Q => \outpix_val_V_2_15_reg_5145_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_2_15_reg_5145_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_77_in,
      D => outpix_val_V_2_15_fu_3290_p3(7),
      Q => \outpix_val_V_2_15_reg_5145_reg[7]_0\(3),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(0),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(8),
      O => outpix_val_V_2_18_fu_3756_p3(0)
    );
\outpix_val_V_2_18_reg_5186[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(1),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(9),
      O => outpix_val_V_2_18_fu_3756_p3(1)
    );
\outpix_val_V_2_18_reg_5186[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(2),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(10),
      O => outpix_val_V_2_18_fu_3756_p3(2)
    );
\outpix_val_V_2_18_reg_5186[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(3),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(11),
      O => outpix_val_V_2_18_fu_3756_p3(3)
    );
\outpix_val_V_2_18_reg_5186[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(4),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(12),
      O => outpix_val_V_2_18_fu_3756_p3(4)
    );
\outpix_val_V_2_18_reg_5186[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(5),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(13),
      O => outpix_val_V_2_18_fu_3756_p3(5)
    );
\outpix_val_V_2_18_reg_5186[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(6),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(14),
      O => outpix_val_V_2_18_fu_3756_p3(6)
    );
\outpix_val_V_2_18_reg_5186[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(7),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_3_fu_3720_p2(15),
      I3 => add_ln1303_2_fu_3724_p2(16),
      O => outpix_val_V_2_18_fu_3756_p3(7)
    );
\outpix_val_V_2_18_reg_5186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(0),
      Q => \^outpix_val_v_2_18_reg_5186_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(1),
      Q => outpix_val_V_2_18_reg_5186(1),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(2),
      Q => outpix_val_V_2_18_reg_5186(2),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(3),
      Q => outpix_val_V_2_18_reg_5186(3),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(4),
      Q => outpix_val_V_2_18_reg_5186(4),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(5),
      Q => outpix_val_V_2_18_reg_5186(5),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(6),
      Q => \^outpix_val_v_2_18_reg_5186_reg[7]_0\(1),
      R => '0'
    );
\outpix_val_V_2_18_reg_5186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_18_reg_5186_reg[7]_1\(0),
      D => outpix_val_V_2_18_fu_3756_p3(7),
      Q => \^outpix_val_v_2_18_reg_5186_reg[7]_0\(2),
      R => '0'
    );
\outpix_val_V_2_4_fu_398[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800F80088008800"
    )
        port map (
      I0 => \^outpix_val_v_0_12_reg_5098_reg[7]_0\(0),
      I1 => hdata_flag_0_fu_4300,
      I2 => \vBarSel_2_reg[0]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\,
      I5 => \^reg_1310\(0),
      O => \outpix_val_V_0_12_reg_5098_reg[0]_0\
    );
\outpix_val_V_2_4_fu_398[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \bSerie_V_reg[21]_1\,
      I1 => data12(0),
      I2 => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(0),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\,
      O => \bSerie_V_reg[21]_0\
    );
\outpix_val_V_2_4_fu_398[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \bSerie_V_reg[21]_1\,
      I1 => data12(3),
      I2 => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(3),
      I3 => outpix_val_V_0_3_fu_3901128_out,
      I4 => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\,
      O => \outpix_val_V_2_4_fu_398[3]_i_6_n_2\
    );
\outpix_val_V_2_4_fu_398[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^reg_1310\(0),
      I1 => \^ap_enable_reg_pp0_iter15\,
      I2 => \^internal_full_n_reg\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \vBarSel_2_reg[0]_0\,
      O => \reg_1310_reg[1]_1\
    );
\outpix_val_V_2_4_fu_398[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\,
      I1 => data12(5),
      I2 => \bSerie_V_reg[21]_1\,
      I3 => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(5),
      I4 => outpix_val_V_0_3_fu_3901128_out,
      O => \bSerie_V_reg[26]_0\
    );
\outpix_val_V_2_4_fu_398[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => outpix_val_V_0_18_reg_5196(5),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I3 => \^ap_enable_reg_pp0_iter16\,
      I4 => outpix_val_V_2_18_reg_5186(5),
      O => \outpix_val_V_2_4_fu_398[5]_i_7_n_2\
    );
\outpix_val_V_2_4_fu_398[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\,
      I1 => data12(6),
      I2 => \bSerie_V_reg[21]_1\,
      I3 => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(6),
      I4 => outpix_val_V_0_3_fu_3901128_out,
      O => \bSerie_V_reg[27]_0\
    );
\outpix_val_V_2_4_fu_398[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000770F0F0F"
    )
        port map (
      I0 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(1),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => \^outpix_val_v_2_18_reg_5186_reg[7]_0\(1),
      I3 => \^ap_enable_reg_pp0_iter16\,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I5 => \outpix_val_V_2_4_fu_398[6]_i_7\,
      O => \outpix_val_V_2_4_fu_398[6]_i_9_n_2\
    );
\outpix_val_V_2_4_fu_398[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^reg_1310\(0),
      I1 => \^ap_enable_reg_pp0_iter15\,
      I2 => \^internal_full_n_reg\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \reg_1310_reg[1]_0\
    );
\outpix_val_V_2_4_fu_398[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFFEAEAEAEAEA"
    )
        port map (
      I0 => \outpix_val_V_0_3_fu_390[5]_i_9_n_2\,
      I1 => \^outpix_val_v_2_13_reg_5077_reg[7]_1\(7),
      I2 => outpix_val_V_0_3_fu_3901128_out,
      I3 => \bSerie_V_reg_n_2_[0]\,
      I4 => \bSerie_V_reg_n_2_[3]\,
      I5 => \bSerie_V_reg[21]_1\,
      O => \outpix_val_V_2_13_reg_5077_reg[7]_0\
    );
\outpix_val_V_2_4_fu_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_val_V_2_4_fu_398_reg[0]_0\,
      Q => \^outpix_val_v_2_4_fu_398_reg[6]_0\(0),
      R => '0'
    );
\outpix_val_V_2_4_fu_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_4_fu_398_reg[7]_0\,
      D => \outpix_val_V_2_4_fu_398_reg[1]_1\,
      Q => outpix_val_V_2_4_fu_398(1),
      R => \outpix_val_V_2_4_fu_398_reg[1]_0\
    );
\outpix_val_V_2_4_fu_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_val_V_2_4_fu_398_reg[2]_0\,
      Q => \^outpix_val_v_2_4_fu_398_reg[6]_0\(1),
      R => '0'
    );
\outpix_val_V_2_4_fu_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_4_fu_398_reg[7]_0\,
      D => \outpix_val_V_2_4_fu_398_reg[3]_0\,
      Q => outpix_val_V_2_4_fu_398(3),
      R => \outpix_val_V_2_4_fu_398_reg[1]_0\
    );
\outpix_val_V_2_4_fu_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \outpix_val_V_2_4_fu_398_reg[4]_0\,
      Q => \^outpix_val_v_2_4_fu_398_reg[6]_0\(2),
      R => '0'
    );
\outpix_val_V_2_4_fu_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_4_fu_398_reg[7]_0\,
      D => \outpix_val_V_2_4_fu_398_reg[5]_0\,
      Q => outpix_val_V_2_4_fu_398(5),
      R => \outpix_val_V_2_4_fu_398_reg[1]_0\
    );
\outpix_val_V_2_4_fu_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_4_fu_398_reg[7]_0\,
      D => \outpix_val_V_2_4_fu_398_reg[6]_1\,
      Q => \^outpix_val_v_2_4_fu_398_reg[6]_0\(3),
      R => \outpix_val_V_2_4_fu_398_reg[1]_0\
    );
\outpix_val_V_2_4_fu_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_2_4_fu_398_reg[7]_0\,
      D => \outpix_val_V_2_4_fu_398_reg[7]_1\,
      Q => outpix_val_V_2_4_fu_398(7),
      R => \outpix_val_V_2_4_fu_398_reg[1]_0\
    );
\outpix_val_V_2_4_load_reg_5212[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0CACAC0C0CACA"
    )
        port map (
      I0 => \^outpix_val_v_2_4_fu_398_reg[6]_0\(0),
      I1 => \^outpix_val_v_2_18_reg_5186_reg[7]_0\(0),
      I2 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \outpix_val_V_2_4_load_reg_5212_reg[3]_0\,
      I5 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(0),
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(0)
    );
\outpix_val_V_2_4_load_reg_5212[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B0B0FFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => outpix_val_V_2_4_fu_398(1),
      I3 => outpix_val_V_2_18_reg_5186(1),
      I4 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I5 => \outpix_val_V_2_4_load_reg_5212[1]_i_2_n_2\,
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(1)
    );
\outpix_val_V_2_4_load_reg_5212[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter16\,
      I1 => outpix_val_V_0_18_reg_5196(1),
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \outpix_val_V_2_4_load_reg_5212[1]_i_2_n_2\
    );
\outpix_val_V_2_4_load_reg_5212[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B0B0FFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \^outpix_val_v_2_4_fu_398_reg[6]_0\(1),
      I3 => outpix_val_V_2_18_reg_5186(2),
      I4 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I5 => \outpix_val_V_2_4_load_reg_5212[2]_i_2_n_2\,
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(2)
    );
\outpix_val_V_2_4_load_reg_5212[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter16\,
      I1 => outpix_val_V_0_18_reg_5196(2),
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \outpix_val_V_2_4_load_reg_5212[2]_i_2_n_2\
    );
\outpix_val_V_2_4_load_reg_5212[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAC0CAC0CAC0CA"
    )
        port map (
      I0 => outpix_val_V_2_4_fu_398(3),
      I1 => outpix_val_V_2_18_reg_5186(3),
      I2 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I3 => \outpix_val_V_2_4_load_reg_5212_reg[3]_0\,
      I4 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I5 => outpix_val_V_0_18_reg_5196(3),
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(3)
    );
\outpix_val_V_2_4_load_reg_5212[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B0B0FFFFFFFF"
    )
        port map (
      I0 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I1 => \^ap_enable_reg_pp0_iter16\,
      I2 => \^outpix_val_v_2_4_fu_398_reg[6]_0\(2),
      I3 => outpix_val_V_2_18_reg_5186(4),
      I4 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I5 => \outpix_val_V_2_4_load_reg_5212[4]_i_2_n_2\,
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(4)
    );
\outpix_val_V_2_4_load_reg_5212[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter16\,
      I1 => outpix_val_V_0_18_reg_5196(4),
      I2 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \outpix_val_V_2_4_load_reg_5212[4]_i_2_n_2\
    );
\outpix_val_V_2_4_load_reg_5212[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0CACAC0C0CACA"
    )
        port map (
      I0 => outpix_val_V_2_4_fu_398(5),
      I1 => outpix_val_V_2_18_reg_5186(5),
      I2 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I4 => \outpix_val_V_2_4_load_reg_5212_reg[3]_0\,
      I5 => outpix_val_V_0_18_reg_5196(5),
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(5)
    );
\outpix_val_V_2_4_load_reg_5212[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAC0CAFFCAFFCA"
    )
        port map (
      I0 => outpix_val_V_2_4_fu_398(7),
      I1 => \^outpix_val_v_2_18_reg_5186_reg[7]_0\(2),
      I2 => \outpix_val_V_2_4_load_reg_5212_reg[1]_0\,
      I3 => \outpix_val_V_2_4_load_reg_5212_reg[3]_0\,
      I4 => \^outpix_val_v_0_18_reg_5196_reg[7]_0\(2),
      I5 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => ap_sig_allocacmp_outpix_val_V_2_4_load(7)
    );
\outpix_val_V_2_4_load_reg_5212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(0),
      Q => \in\(16),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(1),
      Q => \in\(17),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(2),
      Q => \in\(18),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(3),
      Q => \in\(19),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(4),
      Q => \in\(20),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(5),
      Q => \in\(21),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => \outpix_val_V_2_4_load_reg_5212_reg[6]_0\(0),
      Q => \in\(22),
      R => '0'
    );
\outpix_val_V_2_4_load_reg_5212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outpix_val_V_0_3_load_reg_52020,
      D => ap_sig_allocacmp_outpix_val_V_2_4_load(7),
      Q => \in\(23),
      R => '0'
    );
\outpix_val_V_2_6_reg_5120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_tpgPatternCrossHatch_fu_1199_ap_return_2(6),
      Q => \outpix_val_V_2_6_reg_5120_reg[7]_0\(0),
      R => '0'
    );
\outpix_val_V_2_6_reg_5120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_tpgPatternCrossHatch_fu_1199_ap_return_2(7),
      Q => \outpix_val_V_2_6_reg_5120_reg[7]_0\(1),
      R => '0'
    );
\phi_mul_reg_916[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \^int_height_reg[15]\(0),
      I1 => \^q\(1),
      I2 => \^internal_full_n_reg\,
      I3 => ap_enable_reg_pp0_iter6,
      I4 => icmp_ln527_reg_4605_pp0_iter5_reg,
      O => phi_mul_reg_916
    );
\phi_mul_reg_916[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => icmp_ln527_reg_4605_pp0_iter5_reg,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I4 => bckgndYUV_full_n,
      O => phi_mul_reg_9160
    );
\phi_mul_reg_916[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_mul_reg_916_reg(15),
      I1 => \phi_mul_reg_916_reg[15]_2\(0),
      O => \phi_mul_reg_916_reg[15]_0\(0)
    );
\phi_mul_reg_916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => O(0),
      Q => \^phi_mul_reg_916_reg[14]_0\(0),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[11]_0\(2),
      Q => \^phi_mul_reg_916_reg[14]_0\(10),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[11]_0\(3),
      Q => \^phi_mul_reg_916_reg[14]_0\(11),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[15]_1\(0),
      Q => \^phi_mul_reg_916_reg[14]_0\(12),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[15]_1\(1),
      Q => \^phi_mul_reg_916_reg[14]_0\(13),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[15]_1\(2),
      Q => \^phi_mul_reg_916_reg[14]_0\(14),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[15]_1\(3),
      Q => phi_mul_reg_916_reg(15),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => O(1),
      Q => \^phi_mul_reg_916_reg[14]_0\(1),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => O(2),
      Q => \^phi_mul_reg_916_reg[14]_0\(2),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => O(3),
      Q => \^phi_mul_reg_916_reg[14]_0\(3),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[7]_0\(0),
      Q => \^phi_mul_reg_916_reg[14]_0\(4),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[7]_0\(1),
      Q => \^phi_mul_reg_916_reg[14]_0\(5),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[7]_0\(2),
      Q => \^phi_mul_reg_916_reg[14]_0\(6),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[7]_0\(3),
      Q => \^phi_mul_reg_916_reg[14]_0\(7),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[11]_0\(0),
      Q => \^phi_mul_reg_916_reg[14]_0\(8),
      R => phi_mul_reg_916
    );
\phi_mul_reg_916_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_mul_reg_9160,
      D => \phi_mul_reg_916_reg[11]_0\(1),
      Q => \^phi_mul_reg_916_reg[14]_0\(9),
      R => phi_mul_reg_916
    );
\rSerie_V[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rSerie_V(3),
      I1 => rSerie_V(0),
      O => xor_ln1349_fu_3478_p2
    );
\rSerie_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \rSerie_V_reg[1]_srl2_n_2\,
      Q => rSerie_V(0),
      R => '0'
    );
\rSerie_V_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0001"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \bSerie_V_reg[21]_1\,
      CLK => ap_clk,
      D => rSerie_V(3),
      Q => \rSerie_V_reg[1]_srl2_n_2\
    );
\rSerie_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \^rserie_v_reg[27]_0\(0),
      Q => rSerie_V(21),
      R => '0'
    );
\rSerie_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => rSerie_V(23),
      Q => \^rserie_v_reg[27]_0\(0),
      R => '0'
    );
\rSerie_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \^rserie_v_reg[27]_0\(1),
      Q => rSerie_V(23),
      R => '0'
    );
\rSerie_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => rSerie_V(25),
      Q => \^rserie_v_reg[27]_0\(1),
      R => '0'
    );
\rSerie_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => rSerie_V(26),
      Q => rSerie_V(25),
      R => '0'
    );
\rSerie_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \^rserie_v_reg[27]_0\(2),
      Q => rSerie_V(26),
      R => '0'
    );
\rSerie_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => xor_ln1349_fu_3478_p2,
      Q => \^rserie_v_reg[27]_0\(2),
      R => '0'
    );
\rSerie_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \bSerie_V_reg[21]_1\,
      D => \rSerie_V_reg[4]_srl17_n_2\,
      Q => rSerie_V(3),
      R => '0'
    );
\rSerie_V_reg[4]_srl17\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"0000B4B4"
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => \bSerie_V_reg[21]_1\,
      CLK => ap_clk,
      D => rSerie_V(21),
      Q => \rSerie_V_reg[4]_srl17_n_2\,
      Q31 => \NLW_rSerie_V_reg[4]_srl17_Q31_UNCONNECTED\
    );
\r_reg_4706_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(0),
      Q => \r_reg_4706_pp0_iter5_reg_reg[0]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(1),
      Q => \r_reg_4706_pp0_iter5_reg_reg[1]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(2),
      Q => \r_reg_4706_pp0_iter5_reg_reg[2]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(3),
      Q => \r_reg_4706_pp0_iter5_reg_reg[3]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(4),
      Q => \r_reg_4706_pp0_iter5_reg_reg[4]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(5),
      Q => \r_reg_4706_pp0_iter5_reg_reg[5]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(6),
      Q => \r_reg_4706_pp0_iter5_reg_reg[6]_srl3_n_2\
    );
\r_reg_4706_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => r_reg_4706(7),
      Q => \r_reg_4706_pp0_iter5_reg_reg[7]_srl3_n_2\
    );
\r_reg_4706_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[0]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(0),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[1]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(1),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[2]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(2),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[3]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(3),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[4]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(4),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[5]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(5),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[6]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(6),
      R => '0'
    );
\r_reg_4706_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_reg_4706_pp0_iter5_reg_reg[7]_srl3_n_2\,
      Q => r_reg_4706_pp0_iter6_reg(7),
      R => '0'
    );
\r_reg_4706_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(0),
      Q => r_reg_4706(0),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(1),
      Q => r_reg_4706(1),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(2),
      Q => r_reg_4706(2),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(3),
      Q => r_reg_4706(3),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(4),
      Q => r_reg_4706(4),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(5),
      Q => r_reg_4706(5),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(6),
      Q => r_reg_4706(6),
      S => tpgSinTableArray_9bit_U_n_57
    );
\r_reg_4706_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => b_reg_47170,
      D => tpgSinTableArray_9bit_U_n_55,
      Q => r_reg_4706(7),
      S => '0'
    );
\rampStart[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_height_reg[15]\(0),
      I1 => \^q\(1),
      O => \^ap_cs_fsm_reg[1]_0\(0)
    );
\rampStart[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rampStart_reg(7),
      I1 => \rampStart_reg[7]_1\(0),
      O => \rampStart_reg[7]_0\(0)
    );
\rampStart_1_reg_4487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(0),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(0),
      R => '0'
    );
\rampStart_1_reg_4487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(1),
      Q => rampStart_1_reg_4487(1),
      R => '0'
    );
\rampStart_1_reg_4487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(2),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(1),
      R => '0'
    );
\rampStart_1_reg_4487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(3),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(2),
      R => '0'
    );
\rampStart_1_reg_4487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(4),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(3),
      R => '0'
    );
\rampStart_1_reg_4487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(5),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(4),
      R => '0'
    );
\rampStart_1_reg_4487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^rampstart_reg[6]_0\(6),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(5),
      R => '0'
    );
\rampStart_1_reg_4487_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => rampStart_reg(7),
      Q => \^rampstart_1_reg_4487_reg[7]_0\(6),
      R => '0'
    );
\rampStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(0),
      Q => \^rampstart_reg[6]_0\(0),
      R => '0'
    );
\rampStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(1),
      Q => \^rampstart_reg[6]_0\(1),
      R => '0'
    );
\rampStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(2),
      Q => \^rampstart_reg[6]_0\(2),
      R => '0'
    );
\rampStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(3),
      Q => \^rampstart_reg[6]_0\(3),
      R => '0'
    );
\rampStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(4),
      Q => \^rampstart_reg[6]_0\(4),
      R => '0'
    );
\rampStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(5),
      Q => \^rampstart_reg[6]_0\(5),
      R => '0'
    );
\rampStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(6),
      Q => \^rampstart_reg[6]_0\(6),
      R => '0'
    );
\rampStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_0\(0),
      D => \rampStart_reg[7]_2\(7),
      Q => rampStart_reg(7),
      R => '0'
    );
\rampVal[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      O => \rampVal[0]_i_1_n_2\
    );
\rampVal[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => rampStart_1_reg_4487(1),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      O => \rampVal[1]_i_1_n_2\
    );
\rampVal[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      O => \rampVal[2]_i_1_n_2\
    );
\rampVal[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(3),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I5 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      O => \rampVal[3]_i_1_n_2\
    );
\rampVal[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \rampVal[4]_i_2_n_2\,
      O => \rampVal[4]_i_1_n_2\
    );
\rampVal[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^rampval_loc_0_fu_482_reg[7]_0\(4),
      I1 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(3),
      O => \rampVal[4]_i_2_n_2\
    );
\rampVal[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \rampVal[5]_i_2_n_2\,
      O => \rampVal[5]_i_1_n_2\
    );
\rampVal[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^rampval_loc_0_fu_482_reg[7]_0\(5),
      I1 => \^rampval_loc_0_fu_482_reg[7]_0\(3),
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      I5 => \^rampval_loc_0_fu_482_reg[7]_0\(4),
      O => \rampVal[5]_i_2_n_2\
    );
\rampVal[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(6),
      I3 => \rampVal[7]_i_4_n_2\,
      O => \rampVal[6]_i_1_n_2\
    );
\rampVal[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => \^ap_enable_reg_pp0_iter14\,
      I3 => \rampVal_reg[0]_0\,
      I4 => \^internal_full_n_reg\,
      I5 => \rampVal_reg[0]_1\,
      O => rampVal
    );
\rampVal[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(6),
      I1 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(7),
      I3 => \rampVal[7]_i_4_n_2\,
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(6),
      O => \rampVal[7]_i_2_n_2\
    );
\rampVal[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^rampval_loc_0_fu_482_reg[7]_0\(5),
      I1 => \^rampval_loc_0_fu_482_reg[7]_0\(3),
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      I5 => \^rampval_loc_0_fu_482_reg[7]_0\(4),
      O => \rampVal[7]_i_4_n_2\
    );
\rampVal_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rampval_3_flag_0_fu_494\,
      I1 => \^q\(1),
      I2 => \^int_height_reg[15]\(0),
      O => rampVal_1_reg0
    );
\rampVal_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(0),
      Q => rampVal_1_reg(0),
      R => '0'
    );
\rampVal_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(1),
      Q => rampVal_1_reg(1),
      R => '0'
    );
\rampVal_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(2),
      Q => rampVal_1_reg(2),
      R => '0'
    );
\rampVal_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(3),
      Q => rampVal_1_reg(3),
      R => '0'
    );
\rampVal_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(4),
      Q => rampVal_1_reg(4),
      R => '0'
    );
\rampVal_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(5),
      Q => rampVal_1_reg(5),
      R => '0'
    );
\rampVal_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(6),
      Q => rampVal_1_reg(6),
      R => '0'
    );
\rampVal_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_1_reg0,
      D => rampVal_3_new_0_fu_490_reg(7),
      Q => rampVal_1_reg(7),
      R => '0'
    );
\rampVal_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rampval_2_flag_0_fu_410\,
      I1 => \^q\(1),
      I2 => \^int_height_reg[15]\(0),
      O => rampVal_20
    );
\rampVal_2_flag_0_fu_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rampVal_2_flag_0_fu_410_reg[0]_0\,
      Q => \^rampval_2_flag_0_fu_410\,
      R => ap_NS_fsm1
    );
\rampVal_2_loc_0_fu_402[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => rampVal_2(0),
      I1 => ap_NS_fsm1,
      I2 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I3 => rampVal_2_loc_0_fu_402(0),
      O => \rampVal_2_loc_0_fu_402[0]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(1),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(1),
      O => \rampVal_2_loc_0_fu_402[1]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(2),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(2),
      O => \rampVal_2_loc_0_fu_402[2]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(3),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(3),
      O => \rampVal_2_loc_0_fu_402[3]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(4),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(4),
      O => \rampVal_2_loc_0_fu_402[4]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(5),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(5),
      O => \rampVal_2_loc_0_fu_402[5]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(6),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(6),
      O => \rampVal_2_loc_0_fu_402[6]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \^ap_enable_reg_pp0_iter14\,
      I2 => p_127_in,
      O => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\
    );
\rampVal_2_loc_0_fu_402[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_2(7),
      I1 => ap_NS_fsm1,
      I2 => add_ln1632_fu_3152_p2(7),
      O => \rampVal_2_loc_0_fu_402[7]_i_2_n_2\
    );
\rampVal_2_loc_0_fu_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[0]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(0),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[1]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(1),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[2]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(2),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[3]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(3),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[4]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(4),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[5]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(5),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[6]_i_1_n_2\,
      Q => rampVal_2_loc_0_fu_402(6),
      R => '0'
    );
\rampVal_2_loc_0_fu_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_loc_0_fu_402[7]_i_1_n_2\,
      D => \rampVal_2_loc_0_fu_402[7]_i_2_n_2\,
      Q => rampVal_2_loc_0_fu_402(7),
      R => '0'
    );
\rampVal_2_new_0_fu_406[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I1 => rampVal_2_loc_0_fu_402(0),
      O => add_ln1632_fu_3152_p2(0)
    );
\rampVal_2_new_0_fu_406[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(4),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[4]_i_2_n_2\
    );
\rampVal_2_new_0_fu_406[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(3),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[4]_i_3_n_2\
    );
\rampVal_2_new_0_fu_406[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(2),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[4]_i_4_n_2\
    );
\rampVal_2_new_0_fu_406[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(1),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[4]_i_5_n_2\
    );
\rampVal_2_new_0_fu_406[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(7),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[7]_i_3_n_2\
    );
\rampVal_2_new_0_fu_406[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(6),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[7]_i_4_n_2\
    );
\rampVal_2_new_0_fu_406[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rampVal_2_loc_0_fu_402(5),
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      O => \rampVal_2_new_0_fu_406[7]_i_5_n_2\
    );
\rampVal_2_new_0_fu_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(0),
      Q => rampVal_2_new_0_fu_406(0),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(1),
      Q => rampVal_2_new_0_fu_406(1),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(2),
      Q => rampVal_2_new_0_fu_406(2),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(3),
      Q => rampVal_2_new_0_fu_406(3),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(4),
      Q => rampVal_2_new_0_fu_406(4),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rampVal_2_new_0_fu_406_reg[4]_i_1_n_2\,
      CO(2) => \rampVal_2_new_0_fu_406_reg[4]_i_1_n_3\,
      CO(1) => \rampVal_2_new_0_fu_406_reg[4]_i_1_n_4\,
      CO(0) => \rampVal_2_new_0_fu_406_reg[4]_i_1_n_5\,
      CYINIT => select_ln1599_fu_3099_p3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1632_fu_3152_p2(4 downto 1),
      S(3) => \rampVal_2_new_0_fu_406[4]_i_2_n_2\,
      S(2) => \rampVal_2_new_0_fu_406[4]_i_3_n_2\,
      S(1) => \rampVal_2_new_0_fu_406[4]_i_4_n_2\,
      S(0) => \rampVal_2_new_0_fu_406[4]_i_5_n_2\
    );
\rampVal_2_new_0_fu_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(5),
      Q => rampVal_2_new_0_fu_406(5),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(6),
      Q => rampVal_2_new_0_fu_406(6),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_2_new_0_fu_406_reg[0]_0\(0),
      D => add_ln1632_fu_3152_p2(7),
      Q => rampVal_2_new_0_fu_406(7),
      R => '0'
    );
\rampVal_2_new_0_fu_406_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rampVal_2_new_0_fu_406_reg[4]_i_1_n_2\,
      CO(3 downto 2) => \NLW_rampVal_2_new_0_fu_406_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rampVal_2_new_0_fu_406_reg[7]_i_2_n_4\,
      CO(0) => \rampVal_2_new_0_fu_406_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rampVal_2_new_0_fu_406_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln1632_fu_3152_p2(7 downto 5),
      S(3) => '0',
      S(2) => \rampVal_2_new_0_fu_406[7]_i_3_n_2\,
      S(1) => \rampVal_2_new_0_fu_406[7]_i_4_n_2\,
      S(0) => \rampVal_2_new_0_fu_406[7]_i_5_n_2\
    );
\rampVal_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(0),
      Q => rampVal_2(0),
      R => '0'
    );
\rampVal_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(1),
      Q => rampVal_2(1),
      R => '0'
    );
\rampVal_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(2),
      Q => rampVal_2(2),
      R => '0'
    );
\rampVal_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(3),
      Q => rampVal_2(3),
      R => '0'
    );
\rampVal_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(4),
      Q => rampVal_2(4),
      R => '0'
    );
\rampVal_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(5),
      Q => rampVal_2(5),
      R => '0'
    );
\rampVal_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(6),
      Q => rampVal_2(6),
      R => '0'
    );
\rampVal_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal_20,
      D => rampVal_2_new_0_fu_406(7),
      Q => rampVal_2(7),
      R => '0'
    );
\rampVal_3_flag_0_fu_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rampVal_3_flag_0_fu_494_reg[0]_0\,
      Q => \^rampval_3_flag_0_fu_494\,
      R => ap_NS_fsm1
    );
\rampVal_3_loc_0_fu_486[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBB8B"
    )
        port map (
      I0 => rampVal_1_reg(0),
      I1 => ap_NS_fsm1,
      I2 => rampVal_3_loc_0_fu_486_reg(0),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      O => \rampVal_3_loc_0_fu_486[0]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBB8BBBB888B8"
    )
        port map (
      I0 => rampVal_1_reg(1),
      I1 => ap_NS_fsm1,
      I2 => rampVal_3_loc_0_fu_486_reg(1),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => rampStart_1_reg_4487(1),
      I5 => outpix_val_V_0_5_fu_3341_p3(0),
      O => \rampVal_3_loc_0_fu_486[1]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => rampVal_1_reg(2),
      I1 => ap_NS_fsm1,
      I2 => \rampVal_3_new_0_fu_490[3]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(2),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      O => \rampVal_3_loc_0_fu_486[2]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => rampVal_1_reg(3),
      I1 => ap_NS_fsm1,
      I2 => \rampVal_3_new_0_fu_490[4]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(3),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      O => \rampVal_3_loc_0_fu_486[3]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => rampVal_1_reg(4),
      I1 => ap_NS_fsm1,
      I2 => \rampVal_3_new_0_fu_490[5]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(4),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      O => \rampVal_3_loc_0_fu_486[4]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => rampVal_1_reg(5),
      I1 => ap_NS_fsm1,
      I2 => \rampVal_3_new_0_fu_490[6]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(5),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      O => \rampVal_3_loc_0_fu_486[5]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => rampVal_1_reg(6),
      I1 => ap_NS_fsm1,
      I2 => \rampVal_3_new_0_fu_490[7]_i_3_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(6),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      O => \rampVal_3_loc_0_fu_486[6]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \^ap_enable_reg_pp0_iter14\,
      I2 => \outpix_val_V_0_5_reg_5175_reg[7]_1\(0),
      O => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\
    );
\rampVal_3_loc_0_fu_486[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rampVal_1_reg(7),
      I1 => ap_NS_fsm1,
      I2 => \rampVal_3_new_0_fu_490[7]_i_2_n_2\,
      O => \rampVal_3_loc_0_fu_486[7]_i_2_n_2\
    );
\rampVal_3_loc_0_fu_486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[0]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(0),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[1]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(1),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[2]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(2),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[3]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(3),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[4]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(4),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[5]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(5),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[6]_i_1_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(6),
      R => '0'
    );
\rampVal_3_loc_0_fu_486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_loc_0_fu_486[7]_i_1_n_2\,
      D => \rampVal_3_loc_0_fu_486[7]_i_2_n_2\,
      Q => rampVal_3_loc_0_fu_486_reg(7),
      R => '0'
    );
\rampVal_3_new_0_fu_490[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => rampVal_3_loc_0_fu_486_reg(0),
      I1 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      O => \rampVal_3_new_0_fu_490[0]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => rampVal_3_loc_0_fu_486_reg(1),
      I1 => rampStart_1_reg_4487(1),
      I2 => rampVal_3_loc_0_fu_486_reg(0),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      O => \rampVal_3_new_0_fu_490[1]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => outpix_val_V_0_5_fu_3341_p3(0),
      I1 => rampStart_1_reg_4487(1),
      I2 => rampVal_3_loc_0_fu_486_reg(1),
      I3 => rampVal_3_loc_0_fu_486_reg(2),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      O => \rampVal_3_new_0_fu_490[2]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      I1 => rampVal_3_loc_0_fu_486_reg(2),
      I2 => \rampVal_3_new_0_fu_490[3]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(3),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      O => \rampVal_3_new_0_fu_490[3]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => rampVal_3_loc_0_fu_486_reg(1),
      I1 => rampStart_1_reg_4487(1),
      I2 => rampVal_3_loc_0_fu_486_reg(0),
      I3 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I4 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      O => \rampVal_3_new_0_fu_490[3]_i_2_n_2\
    );
\rampVal_3_new_0_fu_490[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      I1 => rampVal_3_loc_0_fu_486_reg(3),
      I2 => \rampVal_3_new_0_fu_490[4]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(4),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      O => \rampVal_3_new_0_fu_490[4]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A0000000A000"
    )
        port map (
      I0 => outpix_val_V_0_5_fu_3341_p3(0),
      I1 => rampStart_1_reg_4487(1),
      I2 => rampVal_3_loc_0_fu_486_reg(1),
      I3 => rampVal_3_loc_0_fu_486_reg(2),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      O => \rampVal_3_new_0_fu_490[4]_i_2_n_2\
    );
\rampVal_3_new_0_fu_490[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      I1 => rampVal_3_loc_0_fu_486_reg(4),
      I2 => \rampVal_3_new_0_fu_490[5]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(5),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      O => \rampVal_3_new_0_fu_490[5]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      I1 => rampVal_3_loc_0_fu_486_reg(2),
      I2 => \rampVal_3_new_0_fu_490[3]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(3),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      O => \rampVal_3_new_0_fu_490[5]_i_2_n_2\
    );
\rampVal_3_new_0_fu_490[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      I1 => rampVal_3_loc_0_fu_486_reg(5),
      I2 => \rampVal_3_new_0_fu_490[6]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(6),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      O => \rampVal_3_new_0_fu_490[6]_i_1_n_2\
    );
\rampVal_3_new_0_fu_490[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      I1 => rampVal_3_loc_0_fu_486_reg(3),
      I2 => \rampVal_3_new_0_fu_490[4]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(4),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      O => \rampVal_3_new_0_fu_490[6]_i_2_n_2\
    );
\rampVal_3_new_0_fu_490[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      I1 => rampVal_3_loc_0_fu_486_reg(6),
      I2 => \rampVal_3_new_0_fu_490[7]_i_3_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(7),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(6),
      O => \rampVal_3_new_0_fu_490[7]_i_2_n_2\
    );
\rampVal_3_new_0_fu_490[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      I1 => rampVal_3_loc_0_fu_486_reg(4),
      I2 => \rampVal_3_new_0_fu_490[5]_i_2_n_2\,
      I3 => rampVal_3_loc_0_fu_486_reg(5),
      I4 => icmp_ln1089_reg_4609_pp0_iter13_reg,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      O => \rampVal_3_new_0_fu_490[7]_i_3_n_2\
    );
\rampVal_3_new_0_fu_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[0]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(0),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[1]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(1),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[2]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(2),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[3]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(3),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[4]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(4),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[5]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(5),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[6]_i_1_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(6),
      R => '0'
    );
\rampVal_3_new_0_fu_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_3_new_0_fu_490_reg[0]_0\(0),
      D => \rampVal_3_new_0_fu_490[7]_i_2_n_2\,
      Q => rampVal_3_new_0_fu_490_reg(7),
      R => '0'
    );
\rampVal_loc_0_fu_482[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \rampVal_reg_n_2_[0]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      O => \rampVal_loc_0_fu_482[0]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[1]\,
      I1 => ap_NS_fsm1,
      I2 => rampStart_1_reg_4487(1),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I5 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      O => \rampVal_loc_0_fu_482[1]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[2]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \rampVal_loc_0_fu_482[2]_i_2_n_2\,
      O => \rampVal_loc_0_fu_482[2]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I1 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      O => \rampVal_loc_0_fu_482[2]_i_2_n_2\
    );
\rampVal_loc_0_fu_482[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[3]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \rampVal_loc_0_fu_482[3]_i_2_n_2\,
      O => \rampVal_loc_0_fu_482[3]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^rampval_loc_0_fu_482_reg[7]_0\(3),
      I1 => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      I3 => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      O => \rampVal_loc_0_fu_482[3]_i_2_n_2\
    );
\rampVal_loc_0_fu_482[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[4]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \rampVal[4]_i_2_n_2\,
      O => \rampVal_loc_0_fu_482[4]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[5]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \rampVal[5]_i_2_n_2\,
      O => \rampVal_loc_0_fu_482[5]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[6]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \^rampval_loc_0_fu_482_reg[7]_0\(6),
      I5 => \rampVal[7]_i_4_n_2\,
      O => \rampVal_loc_0_fu_482[6]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => rampVal,
      O => \rampVal_loc_0_fu_482[7]_i_1_n_2\
    );
\rampVal_loc_0_fu_482[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rampVal_reg_n_2_[7]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(6),
      I3 => \rampVal_loc_0_fu_482[7]_i_3_n_2\,
      I4 => \rampVal_loc_0_fu_482[7]_i_4_n_2\,
      O => \rampVal_loc_0_fu_482[7]_i_2_n_2\
    );
\rampVal_loc_0_fu_482[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => icmp_ln1110_reg_4668_pp0_iter13_reg,
      I1 => \rampVal_reg[0]_0\,
      I2 => \rampVal_loc_0_fu_482_reg[0]_0\(2),
      I3 => \rampVal_loc_0_fu_482_reg[0]_1\,
      I4 => \^internal_full_n_reg\,
      I5 => \^ap_enable_reg_pp0_iter14\,
      O => \rampVal_loc_0_fu_482[7]_i_3_n_2\
    );
\rampVal_loc_0_fu_482[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^rampval_loc_0_fu_482_reg[7]_0\(7),
      I1 => \rampVal[7]_i_4_n_2\,
      I2 => \^rampval_loc_0_fu_482_reg[7]_0\(6),
      O => \rampVal_loc_0_fu_482[7]_i_4_n_2\
    );
\rampVal_loc_0_fu_482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[0]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(0),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[1]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(1),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[2]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(2),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[3]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(3),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[4]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(4),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[5]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(5),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[6]_i_1_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(6),
      R => '0'
    );
\rampVal_loc_0_fu_482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rampVal_loc_0_fu_482[7]_i_1_n_2\,
      D => \rampVal_loc_0_fu_482[7]_i_2_n_2\,
      Q => \^rampval_loc_0_fu_482_reg[7]_0\(7),
      R => '0'
    );
\rampVal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[0]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[0]\,
      R => '0'
    );
\rampVal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[1]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[1]\,
      R => '0'
    );
\rampVal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[2]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[2]\,
      R => '0'
    );
\rampVal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[3]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[3]\,
      R => '0'
    );
\rampVal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[4]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[4]\,
      R => '0'
    );
\rampVal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[5]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[5]\,
      R => '0'
    );
\rampVal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[6]_i_1_n_2\,
      Q => \rampVal_reg_n_2_[6]\,
      R => '0'
    );
\rampVal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rampVal,
      D => \rampVal[7]_i_2_n_2\,
      Q => \rampVal_reg_n_2_[7]\,
      R => '0'
    );
redYuv_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_redYuv
     port map (
      ap_clk => ap_clk,
      blkYuv_ce0 => \^blkyuv_ce0\,
      grnYuv_load_reg_5165(0) => \^grnyuv_load_reg_5165\(0),
      \q0_reg[7]\ => redYuv_U_n_2,
      \q0_reg[7]_0\ => redYuv_U_n_3,
      \q0_reg[7]_1\ => redYuv_U_n_4,
      redYuv_load_reg_5170(1) => \^redyuv_load_reg_5170\(2),
      redYuv_load_reg_5170(0) => \^redyuv_load_reg_5170\(0),
      \redYuv_load_reg_5170_reg[7]\ => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\,
      \redYuv_load_reg_5170_reg[7]_0\(1 downto 0) => \rampVal_loc_0_fu_482_reg[0]_0\(1 downto 0),
      \redYuv_load_reg_5170_reg[7]_1\ => \redYuv_load_reg_5170_reg[7]_1\,
      select_ln1150_fu_3084_p3(0) => select_ln1150_fu_3084_p3(1)
    );
\redYuv_load_reg_5170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => redYuv_U_n_3,
      Q => \^redyuv_load_reg_5170\(0),
      R => '0'
    );
\redYuv_load_reg_5170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \redYuv_load_reg_5170_reg[4]_0\,
      Q => \^redyuv_load_reg_5170\(1),
      R => '0'
    );
\redYuv_load_reg_5170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => redYuv_U_n_2,
      Q => \^redyuv_load_reg_5170\(2),
      R => '0'
    );
\reg_1294[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\
    );
\reg_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_9,
      Q => reg_1294(0),
      R => '0'
    );
\reg_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_8,
      Q => \reg_1294_reg[7]_0\(0),
      R => '0'
    );
\reg_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_7,
      Q => reg_1294(2),
      R => '0'
    );
\reg_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_6,
      Q => \reg_1294_reg[7]_0\(1),
      R => '0'
    );
\reg_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_5,
      Q => reg_1294(4),
      R => '0'
    );
\reg_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_4,
      Q => reg_1294(5),
      R => '0'
    );
\reg_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_3,
      Q => \reg_1294_reg[7]_0\(2),
      R => '0'
    );
\reg_1294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_y_U_n_2,
      Q => \reg_1294_reg[7]_0\(3),
      R => '0'
    );
\reg_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_v_U_n_14,
      Q => \reg_1298_reg[7]_0\(0),
      R => '0'
    );
\reg_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_v_U_n_13,
      Q => \reg_1298_reg[7]_0\(1),
      R => '0'
    );
\reg_1298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_v_U_n_12,
      Q => \reg_1298_reg[7]_0\(2),
      R => '0'
    );
\reg_1298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1298_reg[0]_0\(0),
      D => tpgBarSelYuv_v_U_n_11,
      Q => \reg_1298_reg[7]_0\(3),
      R => '0'
    );
\reg_1302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tpgBarSelRgb_r_U_n_11,
      Q => \^reg_1302\(0),
      R => '0'
    );
\reg_1306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tpgBarSelRgb_g_U_n_9,
      Q => \^reg_1306\(0),
      R => '0'
    );
\reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tpgBarSelRgb_b_U_n_7,
      Q => \^reg_1310\(0),
      R => '0'
    );
\s[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\(0),
      I1 => \q0_reg[0]\,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => grp_reg_int_s_fu_2867_n_138,
      I5 => \s_flag_0_fu_478_reg_n_2_[0]\,
      O => s0
    );
\s_flag_0_fu_478[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFFAAAAAAF3"
    )
        port map (
      I0 => \s_flag_0_fu_478[0]_i_2_n_2\,
      I1 => \s_flag_0_fu_478[0]_i_3_n_2\,
      I2 => \s_flag_0_fu_478[0]_i_4_n_2\,
      I3 => \s_flag_0_fu_478[0]_i_5_n_2\,
      I4 => \s_flag_0_fu_478[0]_i_6_n_2\,
      I5 => \s_flag_0_fu_478_reg_n_2_[0]\,
      O => \s_flag_0_fu_478[0]_i_1_n_2\
    );
\s_flag_0_fu_478[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEAA"
    )
        port map (
      I0 => \icmp_ln1225_reg_4869_reg_n_2_[0]\,
      I1 => \q0_reg[0]\,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => grp_reg_int_s_fu_2867_n_138,
      I5 => \s_flag_0_fu_478_reg_n_2_[0]\,
      O => \s_flag_0_fu_478[0]_i_2_n_2\
    );
\s_flag_0_fu_478[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => icmp_ln1256_reg_4876_pp0_iter11_reg,
      I2 => icmp_ln1258_reg_4880_pp0_iter11_reg,
      I3 => grp_reg_int_s_fu_2867_n_140,
      I4 => icmp_ln1262_reg_4912,
      I5 => icmp_ln1264_reg_4916,
      O => \s_flag_0_fu_478[0]_i_3_n_2\
    );
\s_flag_0_fu_478[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \add_ln1248_reg_4946[0]_i_2_n_2\,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1258_reg_4880,
      I4 => icmp_ln1256_reg_4876,
      I5 => icmp_ln1262_fu_2840_p2,
      O => \s_flag_0_fu_478[0]_i_4_n_2\
    );
\s_flag_0_fu_478[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000700000"
    )
        port map (
      I0 => icmp_ln1258_reg_4880,
      I1 => icmp_ln1256_reg_4876,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I4 => \q0_reg[0]\,
      I5 => \^internal_full_n_reg\,
      O => \s_flag_0_fu_478[0]_i_5_n_2\
    );
\s_flag_0_fu_478[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \s_flag_0_fu_478[0]_i_8_n_2\,
      I4 => icmp_ln1264_fu_2856_p2,
      O => \s_flag_0_fu_478[0]_i_6_n_2\
    );
\s_flag_0_fu_478[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => icmp_ln1262_fu_2840_p2,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I4 => icmp_ln1258_reg_4880,
      I5 => icmp_ln1256_reg_4876,
      O => \s_flag_0_fu_478[0]_i_8_n_2\
    );
\s_flag_0_fu_478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_flag_0_fu_478[0]_i_1_n_2\,
      Q => \s_flag_0_fu_478_reg_n_2_[0]\,
      R => ap_NS_fsm1
    );
\s_loc_0_fu_470[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => bckgndYUV_full_n,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I3 => grp_reg_int_s_fu_2867_n_70,
      I4 => \s_loc_0_fu_470[31]_i_3_n_2\,
      O => s_loc_0_fu_470
    );
\s_loc_0_fu_470[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => \s_loc_0_fu_470[31]_i_5_n_2\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I4 => grp_reg_int_s_fu_2867_n_71,
      O => \s_loc_0_fu_470[31]_i_3_n_2\
    );
\s_loc_0_fu_470[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => icmp_ln1258_reg_4880,
      I2 => icmp_ln1256_reg_4876,
      I3 => \^internal_full_n_reg\,
      I4 => \q0_reg[0]\,
      I5 => \count_new_0_fu_450[31]_i_8_n_2\,
      O => \s_loc_0_fu_470[31]_i_4_n_2\
    );
\s_loc_0_fu_470[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => icmp_ln1258_reg_4880,
      I2 => icmp_ln1256_reg_4876,
      I3 => \^internal_full_n_reg\,
      I4 => \q0_reg[0]\,
      I5 => \count_new_0_fu_450[31]_i_8_n_2\,
      O => \s_loc_0_fu_470[31]_i_5_n_2\
    );
\s_loc_0_fu_470[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => \icmp_ln527_reg_4605_pp0_iter11_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter12,
      I3 => icmp_ln1258_reg_4880_pp0_iter11_reg,
      I4 => icmp_ln1256_reg_4876_pp0_iter11_reg,
      O => \s_loc_0_fu_470[31]_i_7_n_2\
    );
\s_loc_0_fu_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_66,
      Q => \s_loc_0_fu_470_reg_n_2_[0]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_56,
      Q => \s_loc_0_fu_470_reg_n_2_[10]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_55,
      Q => \s_loc_0_fu_470_reg_n_2_[11]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_54,
      Q => \s_loc_0_fu_470_reg_n_2_[12]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_53,
      Q => \s_loc_0_fu_470_reg_n_2_[13]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_52,
      Q => \s_loc_0_fu_470_reg_n_2_[14]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_51,
      Q => \s_loc_0_fu_470_reg_n_2_[15]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_50,
      Q => \s_loc_0_fu_470_reg_n_2_[16]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_49,
      Q => \s_loc_0_fu_470_reg_n_2_[17]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_48,
      Q => \s_loc_0_fu_470_reg_n_2_[18]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_47,
      Q => \s_loc_0_fu_470_reg_n_2_[19]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_65,
      Q => \s_loc_0_fu_470_reg_n_2_[1]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_46,
      Q => \s_loc_0_fu_470_reg_n_2_[20]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_45,
      Q => \s_loc_0_fu_470_reg_n_2_[21]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_44,
      Q => \s_loc_0_fu_470_reg_n_2_[22]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_43,
      Q => \s_loc_0_fu_470_reg_n_2_[23]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_42,
      Q => \s_loc_0_fu_470_reg_n_2_[24]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_41,
      Q => \s_loc_0_fu_470_reg_n_2_[25]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_40,
      Q => \s_loc_0_fu_470_reg_n_2_[26]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_39,
      Q => \s_loc_0_fu_470_reg_n_2_[27]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_38,
      Q => \s_loc_0_fu_470_reg_n_2_[28]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_37,
      Q => \s_loc_0_fu_470_reg_n_2_[29]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_64,
      Q => \s_loc_0_fu_470_reg_n_2_[2]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_36,
      Q => \s_loc_0_fu_470_reg_n_2_[30]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_35,
      Q => \s_loc_0_fu_470_reg_n_2_[31]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_63,
      Q => \s_loc_0_fu_470_reg_n_2_[3]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_62,
      Q => \s_loc_0_fu_470_reg_n_2_[4]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_61,
      Q => \s_loc_0_fu_470_reg_n_2_[5]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_60,
      Q => \s_loc_0_fu_470_reg_n_2_[6]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_59,
      Q => \s_loc_0_fu_470_reg_n_2_[7]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_58,
      Q => \s_loc_0_fu_470_reg_n_2_[8]\,
      R => '0'
    );
\s_loc_0_fu_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_loc_0_fu_470,
      D => grp_reg_int_s_fu_2867_n_57,
      Q => \s_loc_0_fu_470_reg_n_2_[9]\,
      R => '0'
    );
\s_new_0_fu_474[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => grp_reg_int_s_fu_2867_n_138,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => \q0_reg[0]\,
      I4 => \icmp_ln1225_reg_4869_reg_n_2_[0]\,
      O => \s_new_0_fu_474[17]_i_3_n_2\
    );
\s_new_0_fu_474[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \s_flag_0_fu_478[0]_i_4_n_2\,
      I1 => \s_flag_0_fu_478[0]_i_6_n_2\,
      I2 => \s_new_0_fu_474[31]_i_4_n_2\,
      I3 => icmp_ln1256_reg_4876,
      I4 => icmp_ln1258_reg_4880,
      I5 => \icmp_ln1225_reg_4869_reg_n_2_[0]\,
      O => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1FFF1111"
    )
        port map (
      I0 => grp_reg_int_s_fu_2867_n_138,
      I1 => \^internal_full_n_reg\,
      I2 => icmp_ln1258_reg_4880,
      I3 => icmp_ln1256_reg_4876,
      I4 => \s_new_0_fu_474[31]_i_4_n_2\,
      I5 => \s_flag_0_fu_478[0]_i_6_n_2\,
      O => \s_new_0_fu_474[31]_i_2_n_2\
    );
\s_new_0_fu_474[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \q0_reg[0]\,
      I4 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I5 => ap_enable_reg_pp0_iter11,
      O => \s_new_0_fu_474[31]_i_4_n_2\
    );
\s_new_0_fu_474[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => icmp_ln1256_reg_4876,
      I1 => icmp_ln1258_reg_4880,
      O => \s_new_0_fu_474[31]_i_6_n_2\
    );
\s_new_0_fu_474[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => \s_new_0_fu_474[31]_i_9_n_2\,
      I4 => \icmp_ln1225_reg_4869_reg_n_2_[0]\,
      O => \s_new_0_fu_474[31]_i_8_n_2\
    );
\s_new_0_fu_474[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln1264_reg_4916,
      I1 => icmp_ln1262_reg_4912,
      I2 => grp_reg_int_s_fu_2867_n_139,
      I3 => ap_enable_reg_pp0_iter12,
      I4 => icmp_ln1258_reg_4880_pp0_iter11_reg,
      I5 => icmp_ln1256_reg_4876_pp0_iter11_reg,
      O => \s_new_0_fu_474[31]_i_9_n_2\
    );
\s_new_0_fu_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(0),
      Q => \s_new_0_fu_474__0\(0),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(10),
      Q => \s_new_0_fu_474__0\(10),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(11),
      Q => \s_new_0_fu_474__0\(11),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(12),
      Q => \s_new_0_fu_474__0\(12),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(13),
      Q => \s_new_0_fu_474__0\(13),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(14),
      Q => \s_new_0_fu_474__0\(14),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(15),
      Q => \s_new_0_fu_474__0\(15),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(16),
      Q => \s_new_0_fu_474__0\(16),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(17),
      Q => \s_new_0_fu_474__0\(17),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(18),
      Q => \s_new_0_fu_474__0\(18),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(19),
      Q => \s_new_0_fu_474__0\(19),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(1),
      Q => \s_new_0_fu_474__0\(1),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(20),
      Q => \s_new_0_fu_474__0\(20),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(21),
      Q => \s_new_0_fu_474__0\(21),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(22),
      Q => \s_new_0_fu_474__0\(22),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(23),
      Q => \s_new_0_fu_474__0\(23),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(24),
      Q => \s_new_0_fu_474__0\(24),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(25),
      Q => \s_new_0_fu_474__0\(25),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(26),
      Q => \s_new_0_fu_474__0\(26),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(27),
      Q => \s_new_0_fu_474__0\(27),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(28),
      Q => \s_new_0_fu_474__0\(28),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(29),
      Q => \s_new_0_fu_474__0\(29),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(2),
      Q => \s_new_0_fu_474__0\(2),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(30),
      Q => \s_new_0_fu_474__0\(30),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(31),
      Q => \s_new_0_fu_474__0\(31),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(3),
      Q => \s_new_0_fu_474__0\(3),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(4),
      Q => \s_new_0_fu_474__0\(4),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(5),
      Q => \s_new_0_fu_474__0\(5),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(6),
      Q => \s_new_0_fu_474__0\(6),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(7),
      Q => \s_new_0_fu_474__0\(7),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(8),
      Q => \s_new_0_fu_474__0\(8),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_new_0_fu_474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \s_new_0_fu_474[31]_i_2_n_2\,
      D => p_2_in(9),
      Q => \s_new_0_fu_474__0\(9),
      R => \s_new_0_fu_474[31]_i_1_n_2\
    );
\s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(0),
      Q => \^s\(0),
      R => '0'
    );
\s_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(10),
      Q => \^s\(10),
      R => '0'
    );
\s_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(11),
      Q => \^s\(11),
      R => '0'
    );
\s_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(12),
      Q => \^s\(12),
      R => '0'
    );
\s_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(13),
      Q => \^s\(13),
      R => '0'
    );
\s_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(14),
      Q => \^s\(14),
      R => '0'
    );
\s_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(15),
      Q => \^s\(15),
      R => '0'
    );
\s_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(16),
      Q => \^s\(16),
      R => '0'
    );
\s_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(17),
      Q => \^s\(17),
      R => '0'
    );
\s_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(18),
      Q => \^s\(18),
      R => '0'
    );
\s_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(19),
      Q => \^s\(19),
      R => '0'
    );
\s_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(1),
      Q => \^s\(1),
      R => '0'
    );
\s_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(20),
      Q => \^s\(20),
      R => '0'
    );
\s_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(21),
      Q => \^s\(21),
      R => '0'
    );
\s_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(22),
      Q => \^s\(22),
      R => '0'
    );
\s_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(23),
      Q => \^s\(23),
      R => '0'
    );
\s_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(24),
      Q => \^s\(24),
      R => '0'
    );
\s_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(25),
      Q => \^s\(25),
      R => '0'
    );
\s_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(26),
      Q => \^s\(26),
      R => '0'
    );
\s_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(27),
      Q => \^s\(27),
      R => '0'
    );
\s_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(28),
      Q => \^s\(28),
      R => '0'
    );
\s_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(29),
      Q => \^s\(29),
      R => '0'
    );
\s_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(2),
      Q => \^s\(2),
      R => '0'
    );
\s_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(30),
      Q => \^s\(30),
      R => '0'
    );
\s_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(31),
      Q => \^s\(31),
      R => '0'
    );
\s_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(3),
      Q => \^s\(3),
      R => '0'
    );
\s_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(4),
      Q => \^s\(4),
      R => '0'
    );
\s_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(5),
      Q => \^s\(5),
      R => '0'
    );
\s_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(6),
      Q => \^s\(6),
      R => '0'
    );
\s_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(7),
      Q => \^s\(7),
      R => '0'
    );
\s_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(8),
      Q => \^s\(8),
      R => '0'
    );
\s_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => s0,
      D => grp_load_fu_1229_p1(9),
      Q => \^s\(9),
      R => '0'
    );
\select_ln1225_1_reg_4896[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \q0_reg[0]\,
      I4 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      O => \select_ln1225_1_reg_4896[31]_i_1_n_2\
    );
\select_ln1225_1_reg_4896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => grp_reg_int_s_fu_2867_n_34,
      Q => \select_ln1225_1_reg_4896_reg_n_2_[0]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(7),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[10]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(8),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[11]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(9),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[12]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(10),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[13]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(11),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[14]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(12),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[15]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(13),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[16]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(14),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[17]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(15),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[18]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(16),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[19]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => grp_reg_int_s_fu_2867_n_33,
      Q => \select_ln1225_1_reg_4896_reg_n_2_[1]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(17),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[20]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(18),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[21]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(19),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[22]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(20),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[23]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(21),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[24]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(22),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[25]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(23),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[26]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(24),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[27]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(25),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[28]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(26),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[29]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => grp_reg_int_s_fu_2867_n_32,
      Q => \select_ln1225_1_reg_4896_reg_n_2_[2]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(27),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[30]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(28),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[31]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(0),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[3]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => grp_reg_int_s_fu_2867_n_30,
      Q => \select_ln1225_1_reg_4896_reg_n_2_[4]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(2),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[5]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(3),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[6]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(4),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[7]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(5),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[8]\,
      R => '0'
    );
\select_ln1225_1_reg_4896_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1225_1_reg_4896[31]_i_1_n_2\,
      D => tmp_23_fu_2830_p4(6),
      Q => \select_ln1225_1_reg_4896_reg_n_2_[9]\,
      R => '0'
    );
\select_ln1324_reg_5191[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(0),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(8),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(0),
      O => select_ln1324_fu_3766_p3(0)
    );
\select_ln1324_reg_5191[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(1),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(9),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => g_2_reg_4801_pp0_iter14_reg(1),
      O => select_ln1324_fu_3766_p3(1)
    );
\select_ln1324_reg_5191[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(2),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(10),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => g_2_reg_4801_pp0_iter14_reg(2),
      O => select_ln1324_fu_3766_p3(2)
    );
\select_ln1324_reg_5191[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(3),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(11),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => g_2_reg_4801_pp0_iter14_reg(3),
      O => select_ln1324_fu_3766_p3(3)
    );
\select_ln1324_reg_5191[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(6),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(6),
      O => \select_ln1324_reg_5191[3]_i_10_n_2\
    );
\select_ln1324_reg_5191[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(5),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(5),
      O => \select_ln1324_reg_5191[3]_i_11_n_2\
    );
\select_ln1324_reg_5191[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(4),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(4),
      O => \select_ln1324_reg_5191[3]_i_12_n_2\
    );
\select_ln1324_reg_5191[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(3),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(3),
      O => \select_ln1324_reg_5191[3]_i_13_n_2\
    );
\select_ln1324_reg_5191[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(2),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(2),
      O => \select_ln1324_reg_5191[3]_i_14_n_2\
    );
\select_ln1324_reg_5191[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(1),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(1),
      O => \select_ln1324_reg_5191[3]_i_15_n_2\
    );
\select_ln1324_reg_5191[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(0),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(0),
      O => \select_ln1324_reg_5191[3]_i_16_n_2\
    );
\select_ln1324_reg_5191[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(11),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(11),
      O => \select_ln1324_reg_5191[3]_i_4_n_2\
    );
\select_ln1324_reg_5191[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(10),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(10),
      O => \select_ln1324_reg_5191[3]_i_5_n_2\
    );
\select_ln1324_reg_5191[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(9),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(9),
      O => \select_ln1324_reg_5191[3]_i_6_n_2\
    );
\select_ln1324_reg_5191[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(8),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(8),
      O => \select_ln1324_reg_5191[3]_i_7_n_2\
    );
\select_ln1324_reg_5191[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(7),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(7),
      O => \select_ln1324_reg_5191[3]_i_9_n_2\
    );
\select_ln1324_reg_5191[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(4),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(12),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(1),
      O => select_ln1324_fu_3766_p3(4)
    );
\select_ln1324_reg_5191[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(5),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(13),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => g_2_reg_4801_pp0_iter14_reg(5),
      O => select_ln1324_fu_3766_p3(5)
    );
\select_ln1324_reg_5191[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(6),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_2_fu_3724_p2(16),
      I3 => add_ln1303_3_fu_3720_p2(14),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => \^g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(2),
      O => select_ln1324_fu_3766_p3(6)
    );
\select_ln1324_reg_5191[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => \select_ln1324_reg_5191_reg[0]_0\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      O => p_96_in
    );
\select_ln1324_reg_5191[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(13),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(13),
      O => \select_ln1324_reg_5191[7]_i_10_n_2\
    );
\select_ln1324_reg_5191[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(12),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(12),
      O => \select_ln1324_reg_5191[7]_i_11_n_2\
    );
\select_ln1324_reg_5191[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_reg_4758_pp0_iter14_reg(15),
      I1 => add_ln1303_1_reg_5104(15),
      O => \select_ln1324_reg_5191[7]_i_14_n_2\
    );
\select_ln1324_reg_5191[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(14),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(14),
      O => \select_ln1324_reg_5191[7]_i_15_n_2\
    );
\select_ln1324_reg_5191[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(13),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(13),
      O => \select_ln1324_reg_5191[7]_i_16_n_2\
    );
\select_ln1324_reg_5191[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(12),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(12),
      O => \select_ln1324_reg_5191[7]_i_17_n_2\
    );
\select_ln1324_reg_5191[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(11),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(11),
      O => \select_ln1324_reg_5191[7]_i_19_n_2\
    );
\select_ln1324_reg_5191[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => b_reg_4717_pp0_iter14_reg(7),
      I1 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      I2 => add_ln1303_3_fu_3720_p2(15),
      I3 => add_ln1303_2_fu_3724_p2(16),
      I4 => \^outpix_val_v_0_20_reg_4584_pp0_iter14_reg\,
      I5 => g_2_reg_4801_pp0_iter14_reg(7),
      O => select_ln1324_fu_3766_p3(7)
    );
\select_ln1324_reg_5191[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(10),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(10),
      O => \select_ln1324_reg_5191[7]_i_20_n_2\
    );
\select_ln1324_reg_5191[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(9),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(9),
      O => \select_ln1324_reg_5191[7]_i_21_n_2\
    );
\select_ln1324_reg_5191[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(8),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(8),
      O => \select_ln1324_reg_5191[7]_i_22_n_2\
    );
\select_ln1324_reg_5191[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(7),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(7),
      O => \select_ln1324_reg_5191[7]_i_24_n_2\
    );
\select_ln1324_reg_5191[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(6),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(6),
      O => \select_ln1324_reg_5191[7]_i_25_n_2\
    );
\select_ln1324_reg_5191[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(5),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(5),
      O => \select_ln1324_reg_5191[7]_i_26_n_2\
    );
\select_ln1324_reg_5191[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(4),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(4),
      O => \select_ln1324_reg_5191[7]_i_27_n_2\
    );
\select_ln1324_reg_5191[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(3),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(3),
      O => \select_ln1324_reg_5191[7]_i_28_n_2\
    );
\select_ln1324_reg_5191[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(2),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(2),
      O => \select_ln1324_reg_5191[7]_i_29_n_2\
    );
\select_ln1324_reg_5191[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(1),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(1),
      O => \select_ln1324_reg_5191[7]_i_30_n_2\
    );
\select_ln1324_reg_5191[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(0),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(0),
      O => \select_ln1324_reg_5191[7]_i_31_n_2\
    );
\select_ln1324_reg_5191[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_reg_4758_pp0_iter14_reg(15),
      I1 => add_ln1303_1_reg_5104(15),
      O => \select_ln1324_reg_5191[7]_i_8_n_2\
    );
\select_ln1324_reg_5191[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1303_1_reg_5104(14),
      I1 => add_ln1303_reg_4758_pp0_iter14_reg(14),
      O => \select_ln1324_reg_5191[7]_i_9_n_2\
    );
\select_ln1324_reg_5191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(0),
      Q => select_ln1324_reg_5191(0),
      R => '0'
    );
\select_ln1324_reg_5191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(1),
      Q => \^select_ln1324_reg_5191_reg[7]_0\(0),
      R => '0'
    );
\select_ln1324_reg_5191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(2),
      Q => \^select_ln1324_reg_5191_reg[7]_0\(1),
      R => '0'
    );
\select_ln1324_reg_5191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(3),
      Q => select_ln1324_reg_5191(3),
      R => '0'
    );
\select_ln1324_reg_5191_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[3]_i_3_n_2\,
      CO(3) => \select_ln1324_reg_5191_reg[3]_i_2_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[3]_i_2_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[3]_i_2_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[3]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1303_1_reg_5104(11 downto 8),
      O(3 downto 0) => add_ln1303_3_fu_3720_p2(11 downto 8),
      S(3) => \select_ln1324_reg_5191[3]_i_4_n_2\,
      S(2) => \select_ln1324_reg_5191[3]_i_5_n_2\,
      S(1) => \select_ln1324_reg_5191[3]_i_6_n_2\,
      S(0) => \select_ln1324_reg_5191[3]_i_7_n_2\
    );
\select_ln1324_reg_5191_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[3]_i_8_n_2\,
      CO(3) => \select_ln1324_reg_5191_reg[3]_i_3_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[3]_i_3_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[3]_i_3_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[3]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1303_1_reg_5104(7 downto 4),
      O(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1324_reg_5191[3]_i_9_n_2\,
      S(2) => \select_ln1324_reg_5191[3]_i_10_n_2\,
      S(1) => \select_ln1324_reg_5191[3]_i_11_n_2\,
      S(0) => \select_ln1324_reg_5191[3]_i_12_n_2\
    );
\select_ln1324_reg_5191_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1324_reg_5191_reg[3]_i_8_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[3]_i_8_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[3]_i_8_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[3]_i_8_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1303_1_reg_5104(3 downto 0),
      O(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1324_reg_5191[3]_i_13_n_2\,
      S(2) => \select_ln1324_reg_5191[3]_i_14_n_2\,
      S(1) => \select_ln1324_reg_5191[3]_i_15_n_2\,
      S(0) => \select_ln1324_reg_5191[3]_i_16_n_2\
    );
\select_ln1324_reg_5191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(4),
      Q => \^select_ln1324_reg_5191_reg[7]_0\(2),
      R => '0'
    );
\select_ln1324_reg_5191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(5),
      Q => select_ln1324_reg_5191(5),
      R => '0'
    );
\select_ln1324_reg_5191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(6),
      Q => \^select_ln1324_reg_5191_reg[7]_0\(3),
      R => '0'
    );
\select_ln1324_reg_5191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_96_in,
      D => select_ln1324_fu_3766_p3(7),
      Q => \^select_ln1324_reg_5191_reg[7]_0\(4),
      R => '0'
    );
\select_ln1324_reg_5191_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[7]_i_13_n_2\,
      CO(3) => \select_ln1324_reg_5191_reg[7]_i_12_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[7]_i_12_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[7]_i_12_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[7]_i_12_n_5\,
      CYINIT => '0',
      DI(3) => add_ln1303_reg_4758_pp0_iter14_reg(15),
      DI(2 downto 0) => add_ln1303_1_reg_5104(14 downto 12),
      O(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[7]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1324_reg_5191[7]_i_14_n_2\,
      S(2) => \select_ln1324_reg_5191[7]_i_15_n_2\,
      S(1) => \select_ln1324_reg_5191[7]_i_16_n_2\,
      S(0) => \select_ln1324_reg_5191[7]_i_17_n_2\
    );
\select_ln1324_reg_5191_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[7]_i_18_n_2\,
      CO(3) => \select_ln1324_reg_5191_reg[7]_i_13_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[7]_i_13_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[7]_i_13_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[7]_i_13_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1303_1_reg_5104(11 downto 8),
      O(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[7]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1324_reg_5191[7]_i_19_n_2\,
      S(2) => \select_ln1324_reg_5191[7]_i_20_n_2\,
      S(1) => \select_ln1324_reg_5191[7]_i_21_n_2\,
      S(0) => \select_ln1324_reg_5191[7]_i_22_n_2\
    );
\select_ln1324_reg_5191_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[7]_i_23_n_2\,
      CO(3) => \select_ln1324_reg_5191_reg[7]_i_18_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[7]_i_18_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[7]_i_18_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[7]_i_18_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1303_1_reg_5104(7 downto 4),
      O(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[7]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1324_reg_5191[7]_i_24_n_2\,
      S(2) => \select_ln1324_reg_5191[7]_i_25_n_2\,
      S(1) => \select_ln1324_reg_5191[7]_i_26_n_2\,
      S(0) => \select_ln1324_reg_5191[7]_i_27_n_2\
    );
\select_ln1324_reg_5191_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln1324_reg_5191_reg[7]_i_23_n_2\,
      CO(2) => \select_ln1324_reg_5191_reg[7]_i_23_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[7]_i_23_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[7]_i_23_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln1303_1_reg_5104(3 downto 0),
      O(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[7]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln1324_reg_5191[7]_i_28_n_2\,
      S(2) => \select_ln1324_reg_5191[7]_i_29_n_2\,
      S(1) => \select_ln1324_reg_5191[7]_i_30_n_2\,
      S(0) => \select_ln1324_reg_5191[7]_i_31_n_2\
    );
\select_ln1324_reg_5191_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[3]_i_2_n_2\,
      CO(3) => \NLW_select_ln1324_reg_5191_reg[7]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \select_ln1324_reg_5191_reg[7]_i_4_n_3\,
      CO(1) => \select_ln1324_reg_5191_reg[7]_i_4_n_4\,
      CO(0) => \select_ln1324_reg_5191_reg[7]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => add_ln1303_1_reg_5104(14 downto 12),
      O(3 downto 0) => add_ln1303_3_fu_3720_p2(15 downto 12),
      S(3) => \select_ln1324_reg_5191[7]_i_8_n_2\,
      S(2) => \select_ln1324_reg_5191[7]_i_9_n_2\,
      S(1) => \select_ln1324_reg_5191[7]_i_10_n_2\,
      S(0) => \select_ln1324_reg_5191[7]_i_11_n_2\
    );
\select_ln1324_reg_5191_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \select_ln1324_reg_5191_reg[7]_i_12_n_2\,
      CO(3 downto 0) => \NLW_select_ln1324_reg_5191_reg[7]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_select_ln1324_reg_5191_reg[7]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln1303_2_fu_3724_p2(16),
      S(3 downto 1) => B"000",
      S(0) => add_ln1303_reg_4758_pp0_iter14_reg(15)
    );
\select_ln1423_reg_5125[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FB"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I4 => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      O => \select_ln1423_reg_5125[7]_i_1_n_2\
    );
\select_ln1423_reg_5125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1423_reg_5125[7]_i_1_n_2\,
      D => select_ln1252_fu_3268_p3(0),
      Q => \^select_ln1423_reg_5125_reg[6]_0\(0),
      R => '0'
    );
\select_ln1423_reg_5125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1423_reg_5125[7]_i_1_n_2\,
      D => select_ln1252_fu_3268_p3(4),
      Q => \^select_ln1423_reg_5125_reg[6]_0\(1),
      R => '0'
    );
\select_ln1423_reg_5125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1423_reg_5125[7]_i_1_n_2\,
      D => select_ln1252_fu_3268_p3(5),
      Q => \^select_ln1423_reg_5125_reg[6]_0\(2),
      R => '0'
    );
\select_ln1423_reg_5125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1423_reg_5125[7]_i_1_n_2\,
      D => select_ln1252_fu_3268_p3(6),
      Q => \^select_ln1423_reg_5125_reg[6]_0\(3),
      R => '0'
    );
\select_ln1423_reg_5125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1423_reg_5125[7]_i_1_n_2\,
      D => select_ln1252_fu_3268_p3(7),
      Q => select_ln1423_reg_5125(7),
      R => '0'
    );
\select_ln1581_reg_5093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1581_reg_5093_reg[7]_3\(0),
      D => select_ln1252_fu_3268_p3(0),
      Q => \select_ln1581_reg_5093_reg[0]_0\(0),
      R => '0'
    );
\select_ln1581_reg_5093_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1581_reg_5093_reg[7]_3\(0),
      D => select_ln1252_fu_3268_p3(4),
      Q => select_ln1581_reg_5093(4),
      R => '0'
    );
\select_ln1581_reg_5093_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1581_reg_5093_reg[7]_3\(0),
      D => select_ln1252_fu_3268_p3(5),
      Q => select_ln1581_reg_5093(5),
      R => '0'
    );
\select_ln1581_reg_5093_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1581_reg_5093_reg[7]_3\(0),
      D => select_ln1252_fu_3268_p3(6),
      Q => select_ln1581_reg_5093(6),
      R => '0'
    );
\select_ln1581_reg_5093_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln1581_reg_5093_reg[7]_3\(0),
      D => select_ln1252_fu_3268_p3(7),
      Q => select_ln1581_reg_5093(7),
      R => '0'
    );
\select_ln1607_3_reg_5083[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(0),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[0]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(1),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[1]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(2),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[2]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(3),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[3]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(4),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[4]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(5),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[5]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(6),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[6]_i_1_n_2\
    );
\select_ln1607_3_reg_5083[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001010"
    )
        port map (
      I0 => icmp_ln1607_1_reg_4545,
      I1 => icmp_ln1599_reg_4617_pp0_iter13_reg,
      I2 => rampVal_2_loc_0_fu_402(7),
      I3 => icmp_ln1607_reg_4539,
      I4 => \icmp_ln1607_2_reg_4556_reg_n_2_[0]\,
      O => \select_ln1607_3_reg_5083[7]_i_1_n_2\
    );
\select_ln1607_3_reg_5083_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[0]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(0),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[1]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(1),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[2]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(2),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[3]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(3),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[4]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(4),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[5]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(5),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[6]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(6),
      R => '0'
    );
\select_ln1607_3_reg_5083_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_127_in,
      D => \select_ln1607_3_reg_5083[7]_i_1_n_2\,
      Q => \select_ln1607_3_reg_5083_reg[7]_0\(7),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ECECEC"
    )
        port map (
      I0 => start_for_tpgForeground_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => tpgBackground_U0_ap_start,
      I3 => \^q\(1),
      I4 => \^int_height_reg[15]\(0),
      O => start_once_reg_i_1_n_2
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_2,
      Q => \^start_once_reg\,
      R => SS(0)
    );
tpgBarSelRgb_b_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b
     port map (
      D(3 downto 2) => outpix_val_V_2_15_fu_3290_p3(7 downto 6),
      D(1) => outpix_val_V_2_15_fu_3290_p3(4),
      D(0) => outpix_val_V_2_15_fu_3290_p3(0),
      Q(3) => tpgBarSelYuv_v_U_n_11,
      Q(2) => tpgBarSelYuv_v_U_n_12,
      Q(1) => tpgBarSelYuv_v_U_n_13,
      Q(0) => tpgBarSelYuv_v_U_n_14,
      ap_clk => ap_clk,
      \outpix_val_V_2_15_reg_5145_reg[0]\ => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      \q0_reg[1]\ => tpgBarSelRgb_b_U_n_2,
      \q0_reg[1]_0\ => tpgBarSelRgb_b_U_n_7,
      \q0_reg[1]_1\ => tpgTartanBarArray_U_n_15,
      \reg_1310_reg[1]\ => \reg_1302_reg[1]_1\,
      \reg_1310_reg[1]_0\ => \^reg_1310\(0)
    );
tpgBarSelRgb_g_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g
     port map (
      D(4 downto 1) => outpix_val_V_1_10_fu_3276_p3(7 downto 4),
      D(0) => outpix_val_V_1_10_fu_3276_p3(0),
      Q(3) => tpgBarSelYuv_v_U_n_11,
      Q(2) => tpgBarSelYuv_v_U_n_12,
      Q(1) => tpgBarSelYuv_v_U_n_13,
      Q(0) => tpgBarSelYuv_v_U_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      bckgndYUV_full_n => bckgndYUV_full_n,
      blkYuv_ce0 => \^blkyuv_ce0\,
      outpix_val_V_0_20_reg_4584_pp0_iter13_reg => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      \outpix_val_V_1_10_reg_5135_reg[0]\(0) => \select_ln1581_reg_5093_reg[7]_1\(0),
      \outpix_val_V_1_10_reg_5135_reg[0]_0\ => \select_ln1581_reg_5093_reg[7]_2\,
      \outpix_val_V_1_10_reg_5135_reg[7]\(3) => tpgBarSelYuv_u_U_n_2,
      \outpix_val_V_1_10_reg_5135_reg[7]\(2) => tpgBarSelYuv_u_U_n_3,
      \outpix_val_V_1_10_reg_5135_reg[7]\(1) => tpgBarSelYuv_u_U_n_4,
      \outpix_val_V_1_10_reg_5135_reg[7]\(0) => tpgBarSelYuv_u_U_n_5,
      \q0_reg[1]\ => tpgBarSelRgb_g_U_n_2,
      \q0_reg[1]_0\ => tpgBarSelRgb_g_U_n_9,
      \q0_reg[1]_1\ => tpgTartanBarArray_U_n_16,
      \q0_reg[7]\ => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      \q0_reg[7]_0\ => \^ap_enable_reg_pp0_iter17_reg_0\,
      \reg_1306_reg[1]\ => \reg_1302_reg[1]_1\,
      \reg_1306_reg[1]_0\ => \^reg_1306\(0)
    );
tpgBarSelRgb_r_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r
     port map (
      D(7 downto 0) => outpix_val_V_0_14_fu_3283_p3(7 downto 0),
      Q(7) => tpgBarSelYuv_y_U_n_2,
      Q(6) => tpgBarSelYuv_y_U_n_3,
      Q(5) => tpgBarSelYuv_y_U_n_4,
      Q(4) => tpgBarSelYuv_y_U_n_5,
      Q(3) => tpgBarSelYuv_y_U_n_6,
      Q(2) => tpgBarSelYuv_y_U_n_7,
      Q(1) => tpgBarSelYuv_y_U_n_8,
      Q(0) => tpgBarSelYuv_y_U_n_9,
      ap_clk => ap_clk,
      \outpix_val_V_0_14_reg_5140_reg[7]\ => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      \q0_reg[1]\ => tpgBarSelRgb_r_U_n_2,
      \q0_reg[1]_0\ => tpgBarSelRgb_r_U_n_11,
      \q0_reg[1]_1\ => tpgTartanBarArray_U_n_6,
      reg_1302(0) => \^reg_1302\(0),
      \reg_1302_reg[1]\ => \reg_1302_reg[1]_1\
    );
tpgBarSelYuv_u_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_u
     port map (
      D(3) => tpgTartanBarArray_U_n_17,
      D(2) => tpgTartanBarArray_U_n_18,
      D(1) => tpgTartanBarArray_U_n_19,
      D(0) => tpgTartanBarArray_U_n_20,
      Q(3) => tpgBarSelYuv_u_U_n_2,
      Q(2) => tpgBarSelYuv_u_U_n_3,
      Q(1) => tpgBarSelYuv_u_U_n_4,
      Q(0) => tpgBarSelYuv_u_U_n_5,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => \q0_reg[0]_0\(0)
    );
tpgBarSelYuv_v_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v
     port map (
      D(4 downto 1) => select_ln1252_fu_3268_p3(7 downto 4),
      D(0) => select_ln1252_fu_3268_p3(0),
      Q(2) => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[2]\,
      Q(1) => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[1]\,
      Q(0) => \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg_n_2_[0]\,
      add_ln1248_reg_4946(2 downto 0) => add_ln1248_reg_4946(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter13 => ap_enable_reg_pp0_iter13,
      \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[0]\ => tpgBarSelYuv_v_U_n_2,
      \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[1]\ => tpgBarSelYuv_v_U_n_4,
      \ap_phi_reg_pp0_iter13_hBarSel_4_loc_3_reg_1142_reg[2]\ => tpgBarSelYuv_v_U_n_5,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \hBarSel_4_loc_2_reg_1085_reg[2]\(2 downto 0) => hBarSel_4_loc_2_reg_1085(2 downto 0),
      icmp_ln1089_reg_4609_pp0_iter12_reg => icmp_ln1089_reg_4609_pp0_iter12_reg,
      icmp_ln527_reg_4605_pp0_iter12_reg => icmp_ln527_reg_4605_pp0_iter12_reg,
      \icmp_ln527_reg_4605_pp0_iter12_reg_reg[0]\ => tpgBarSelYuv_v_U_n_3,
      icmp_ln878_3_reg_4658_pp0_iter12_reg => icmp_ln878_3_reg_4658_pp0_iter12_reg,
      outpix_val_V_0_20_reg_4584_pp0_iter13_reg => outpix_val_V_0_20_reg_4584_pp0_iter13_reg,
      \q0_reg[0]\ => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      \q0_reg[0]_0\ => \^ap_enable_reg_pp0_iter17_reg_0\,
      \q0_reg[0]_1\ => \q0_reg[0]\,
      \q0_reg[0]_2\(0) => \q0_reg[0]_0\(0),
      \q0_reg[7]\(3) => tpgBarSelYuv_v_U_n_11,
      \q0_reg[7]\(2) => tpgBarSelYuv_v_U_n_12,
      \q0_reg[7]\(1) => tpgBarSelYuv_v_U_n_13,
      \q0_reg[7]\(0) => tpgBarSelYuv_v_U_n_14,
      \q0_reg[7]_0\(3) => tpgCheckerBoardArray_U_n_3,
      \q0_reg[7]_0\(2) => tpgCheckerBoardArray_U_n_4,
      \q0_reg[7]_0\(1) => tpgCheckerBoardArray_U_n_5,
      \q0_reg[7]_0\(0) => tpgCheckerBoardArray_U_n_6,
      \select_ln1581_reg_5093_reg[7]\ => \select_ln1581_reg_5093_reg[7]_2\,
      \select_ln1581_reg_5093_reg[7]_0\(0) => \select_ln1581_reg_5093_reg[7]_1\(0),
      \select_ln1581_reg_5093_reg[7]_1\(3) => tpgBarSelYuv_u_U_n_2,
      \select_ln1581_reg_5093_reg[7]_1\(2) => tpgBarSelYuv_u_U_n_3,
      \select_ln1581_reg_5093_reg[7]_1\(1) => tpgBarSelYuv_u_U_n_4,
      \select_ln1581_reg_5093_reg[7]_1\(0) => tpgBarSelYuv_u_U_n_5
    );
tpgBarSelYuv_y_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgBarSelYuv_y
     port map (
      D(7) => tpgTartanBarArray_U_n_7,
      D(6) => tpgTartanBarArray_U_n_8,
      D(5) => tpgTartanBarArray_U_n_9,
      D(4) => tpgTartanBarArray_U_n_10,
      D(3) => tpgTartanBarArray_U_n_11,
      D(2) => tpgTartanBarArray_U_n_12,
      D(1) => tpgTartanBarArray_U_n_13,
      D(0) => tpgTartanBarArray_U_n_14,
      Q(7) => tpgBarSelYuv_y_U_n_2,
      Q(6) => tpgBarSelYuv_y_U_n_3,
      Q(5) => tpgBarSelYuv_y_U_n_4,
      Q(4) => tpgBarSelYuv_y_U_n_5,
      Q(3) => tpgBarSelYuv_y_U_n_6,
      Q(2) => tpgBarSelYuv_y_U_n_7,
      Q(1) => tpgBarSelYuv_y_U_n_8,
      Q(0) => tpgBarSelYuv_y_U_n_9,
      ap_clk => ap_clk,
      \q0_reg[0]\(0) => \q0_reg[0]_0\(0)
    );
tpgCheckerBoardArray_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgCheckerBoardArray
     port map (
      E(0) => p_235_in,
      Q(2 downto 0) => tpgTartanBarArray_q0(2 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057(0) => ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057(4),
      \q0_reg[0]\(3) => tpgCheckerBoardArray_U_n_3,
      \q0_reg[0]\(2) => tpgCheckerBoardArray_U_n_4,
      \q0_reg[0]\(1) => tpgCheckerBoardArray_U_n_5,
      \q0_reg[0]\(0) => tpgCheckerBoardArray_U_n_6,
      \q0_reg[7]\ => tpgBarSelYuv_v_U_n_2,
      \q0_reg[7]_0\ => \q0_reg[0]\,
      \q0_reg[7]_1\ => \outpix_val_V_0_14_reg_5140_reg[7]_1\,
      \q0_reg[7]_2\ => \icmp_ln878_4_reg_4702_reg[0]_0\,
      \q0_reg[7]_3\ => tpgBarSelYuv_v_U_n_4,
      \q0_reg[7]_4\ => tpgBarSelYuv_v_U_n_5,
      tpgCheckerBoardArray_q0(0) => tpgCheckerBoardArray_q0(0),
      trunc_ln1578_fu_2890_p1(0) => trunc_ln1578_fu_2890_p1(0)
    );
tpgSinTableArray_9bit_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit
     port map (
      A(7) => tpgSinTableArray_9bit_U_n_39,
      A(6 downto 0) => grp_fu_4006_p0(6 downto 0),
      ADDRBWRADDR(10 downto 0) => trunc_ln527_1_fu_1855_p1(10 downto 0),
      D(7) => tpgSinTableArray_9bit_U_n_2,
      D(6 downto 0) => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg\(6 downto 0),
      DOADO(6 downto 0) => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg\(6 downto 0),
      DOBDO(6 downto 0) => \design_1_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q2_reg\(6 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      SS(0) => b_reg_4717,
      ap_clk => ap_clk,
      ap_condition_420 => ap_condition_420,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_0,
      b_reg_47170 => b_reg_47170,
      bckgndYUV_full_n => bckgndYUV_full_n,
      grp_fu_3999_ce => grp_fu_3999_ce,
      internal_full_n_reg => \^internal_full_n_reg\,
      q0_reg => tpgSinTableArray_9bit_U_n_55,
      q0_reg_0 => tpgSinTableArray_9bit_U_n_57,
      q0_reg_1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      q0_reg_2(10) => \x_reg_904_reg_n_2_[10]\,
      q0_reg_2(9) => \x_reg_904_reg_n_2_[9]\,
      q0_reg_2(8) => \x_reg_904_reg_n_2_[8]\,
      q0_reg_2(7) => \x_reg_904_reg_n_2_[7]\,
      q0_reg_2(6) => \x_reg_904_reg_n_2_[6]\,
      q0_reg_2(5) => \x_reg_904_reg_n_2_[5]\,
      q0_reg_2(4) => \x_reg_904_reg_n_2_[4]\,
      q0_reg_2(3) => \x_reg_904_reg_n_2_[3]\,
      q0_reg_2(2) => \x_reg_904_reg_n_2_[2]\,
      q0_reg_2(1) => \x_reg_904_reg_n_2_[1]\,
      q0_reg_2(0) => \x_reg_904_reg_n_2_[0]\,
      q1_reg(7) => tpgSinTableArray_9bit_U_n_47,
      q1_reg(6 downto 0) => grp_fu_4015_p0(6 downto 0),
      q1_reg_0 => tpgSinTableArray_9bit_U_n_56,
      q1_reg_1 => tpgSinTableArray_9bit_U_n_58,
      q1_reg_2 => q1_reg,
      q1_reg_3 => \^ap_enable_reg_pp0_iter17_reg_0\,
      q1_reg_4 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      x_2_reg_4579_reg(10 downto 0) => x_2_reg_4579_reg(10 downto 0)
    );
tpgTartanBarArray_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_tpgTartanBarArray
     port map (
      D(7) => tpgTartanBarArray_U_n_7,
      D(6) => tpgTartanBarArray_U_n_8,
      D(5) => tpgTartanBarArray_U_n_9,
      D(4) => tpgTartanBarArray_U_n_10,
      D(3) => tpgTartanBarArray_U_n_11,
      D(2) => tpgTartanBarArray_U_n_12,
      D(1) => tpgTartanBarArray_U_n_13,
      D(0) => tpgTartanBarArray_U_n_14,
      E(0) => p_235_in,
      Q(2 downto 0) => tpgTartanBarArray_q0(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12 => ap_enable_reg_pp0_iter12,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \q0_reg[0]\(3) => tpgTartanBarArray_U_n_17,
      \q0_reg[0]\(2) => tpgTartanBarArray_U_n_18,
      \q0_reg[0]\(1) => tpgTartanBarArray_U_n_19,
      \q0_reg[0]\(0) => tpgTartanBarArray_U_n_20,
      \q0_reg[0]_0\ => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      \q0_reg[0]_1\ => \^ap_enable_reg_pp0_iter17_reg_0\,
      \q0_reg[1]\ => tpgTartanBarArray_U_n_6,
      \q0_reg[1]_0\ => tpgTartanBarArray_U_n_15,
      \q0_reg[1]_1\ => tpgTartanBarArray_U_n_16,
      \q0_reg[1]_2\ => tpgBarSelRgb_r_U_n_2,
      \q0_reg[1]_3\ => tpgBarSelRgb_b_U_n_2,
      \q0_reg[1]_4\ => tpgBarSelRgb_g_U_n_2,
      \q0_reg[2]\ => \hBarSel_loc_0_fu_434_reg_n_2_[0]\,
      \q0_reg[2]_0\ => \hBarSel_loc_0_fu_434_reg_n_2_[1]\,
      \q0_reg[2]_1\ => \hBarSel_loc_0_fu_434_reg_n_2_[2]\,
      \q0_reg[2]_2\(2 downto 0) => ap_phi_reg_pp0_iter12_shl_i321453_reg_1071(5 downto 3),
      \q0_reg[7]\ => tpgBarSelYuv_v_U_n_2,
      \q0_reg[7]_0\(1 downto 0) => \rampVal_loc_0_fu_482_reg[0]_0\(1 downto 0),
      \q0_reg[7]_1\ => \q0_reg[7]_1\,
      \q0_reg[7]_2\ => tpgBarSelYuv_v_U_n_4,
      \q0_reg[7]_3\ => tpgBarSelYuv_v_U_n_5,
      tpgBarSelRgb_b_ce0 => tpgBarSelRgb_b_ce0,
      tpgCheckerBoardArray_q0(0) => tpgCheckerBoardArray_q0(0)
    );
\trunc_ln1363_2_reg_5130[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(13),
      O => \trunc_ln1363_2_reg_5130[0]_i_10_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(12),
      O => \trunc_ln1363_2_reg_5130[0]_i_11_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(11),
      O => \trunc_ln1363_2_reg_5130[0]_i_13_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(10),
      O => \trunc_ln1363_2_reg_5130[0]_i_14_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(9),
      O => \trunc_ln1363_2_reg_5130[0]_i_15_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(8),
      O => \trunc_ln1363_2_reg_5130[0]_i_16_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(7),
      O => \trunc_ln1363_2_reg_5130[0]_i_18_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(6),
      O => \trunc_ln1363_2_reg_5130[0]_i_19_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(5),
      O => \trunc_ln1363_2_reg_5130[0]_i_20_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(4),
      O => \trunc_ln1363_2_reg_5130[0]_i_21_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(3),
      O => \trunc_ln1363_2_reg_5130[0]_i_22_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(2),
      O => \trunc_ln1363_2_reg_5130[0]_i_23_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(1),
      O => \trunc_ln1363_2_reg_5130[0]_i_24_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(19),
      O => \trunc_ln1363_2_reg_5130[0]_i_3_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(18),
      O => \trunc_ln1363_2_reg_5130[0]_i_4_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(17),
      O => \trunc_ln1363_2_reg_5130[0]_i_5_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(16),
      O => \trunc_ln1363_2_reg_5130[0]_i_6_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(15),
      O => \trunc_ln1363_2_reg_5130[0]_i_8_n_2\
    );
\trunc_ln1363_2_reg_5130[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(14),
      O => \trunc_ln1363_2_reg_5130[0]_i_9_n_2\
    );
\trunc_ln1363_2_reg_5130[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(23),
      O => \trunc_ln1363_2_reg_5130[4]_i_2_n_2\
    );
\trunc_ln1363_2_reg_5130[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(22),
      O => \trunc_ln1363_2_reg_5130[4]_i_3_n_2\
    );
\trunc_ln1363_2_reg_5130[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(21),
      O => \trunc_ln1363_2_reg_5130[4]_i_4_n_2\
    );
\trunc_ln1363_2_reg_5130[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(20),
      O => \trunc_ln1363_2_reg_5130[4]_i_5_n_2\
    );
\trunc_ln1363_2_reg_5130[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_ln1363_reg_5011(26),
      O => \trunc_ln1363_2_reg_5130[7]_i_2_n_2\
    );
\trunc_ln1363_2_reg_5130[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(25),
      O => \trunc_ln1363_2_reg_5130[7]_i_3_n_2\
    );
\trunc_ln1363_2_reg_5130[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln1363_reg_5017(24),
      O => \trunc_ln1363_2_reg_5130[7]_i_4_n_2\
    );
\trunc_ln1363_2_reg_5130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(0),
      Q => trunc_ln1363_2_reg_5130(0),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_2\,
      CO(3) => \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_2\,
      CO(2) => \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_3\,
      CO(1) => \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \trunc_ln1363_2_reg_5130[0]_i_3_n_2\,
      S(2) => \trunc_ln1363_2_reg_5130[0]_i_4_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[0]_i_5_n_2\,
      S(0) => \trunc_ln1363_2_reg_5130[0]_i_6_n_2\
    );
\trunc_ln1363_2_reg_5130_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_2\,
      CO(3) => \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_2\,
      CO(2) => \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_3\,
      CO(1) => \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1363_2_reg_5130[0]_i_18_n_2\,
      S(2) => \trunc_ln1363_2_reg_5130[0]_i_19_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[0]_i_20_n_2\,
      S(0) => \trunc_ln1363_2_reg_5130[0]_i_21_n_2\
    );
\trunc_ln1363_2_reg_5130_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_2\,
      CO(2) => \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_3\,
      CO(1) => \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[0]_i_17_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1363_2_reg_5130[0]_i_22_n_2\,
      S(2) => \trunc_ln1363_2_reg_5130[0]_i_23_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[0]_i_24_n_2\,
      S(0) => trunc_ln1363_reg_5017(0)
    );
\trunc_ln1363_2_reg_5130_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_2\,
      CO(3) => \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_2\,
      CO(2) => \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_3\,
      CO(1) => \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1363_2_reg_5130[0]_i_8_n_2\,
      S(2) => \trunc_ln1363_2_reg_5130[0]_i_9_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[0]_i_10_n_2\,
      S(0) => \trunc_ln1363_2_reg_5130[0]_i_11_n_2\
    );
\trunc_ln1363_2_reg_5130_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1363_2_reg_5130_reg[0]_i_12_n_2\,
      CO(3) => \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_2\,
      CO(2) => \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_3\,
      CO(1) => \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[0]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln1363_2_reg_5130_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \trunc_ln1363_2_reg_5130[0]_i_13_n_2\,
      S(2) => \trunc_ln1363_2_reg_5130[0]_i_14_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[0]_i_15_n_2\,
      S(0) => \trunc_ln1363_2_reg_5130[0]_i_16_n_2\
    );
\trunc_ln1363_2_reg_5130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(1),
      Q => trunc_ln1363_2_reg_5130(1),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(2),
      Q => trunc_ln1363_2_reg_5130(2),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(3),
      Q => trunc_ln1363_2_reg_5130(3),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(4),
      Q => trunc_ln1363_2_reg_5130(4),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1363_2_reg_5130_reg[0]_i_1_n_2\,
      CO(3) => \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_2\,
      CO(2) => \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_3\,
      CO(1) => \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \trunc_ln1363_2_reg_5130[4]_i_2_n_2\,
      S(2) => \trunc_ln1363_2_reg_5130[4]_i_3_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[4]_i_4_n_2\,
      S(0) => \trunc_ln1363_2_reg_5130[4]_i_5_n_2\
    );
\trunc_ln1363_2_reg_5130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(5),
      Q => trunc_ln1363_2_reg_5130(5),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(6),
      Q => trunc_ln1363_2_reg_5130(6),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => p_0_in(7),
      Q => trunc_ln1363_2_reg_5130(7),
      R => '0'
    );
\trunc_ln1363_2_reg_5130_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1363_2_reg_5130_reg[4]_i_1_n_2\,
      CO(3 downto 2) => \NLW_trunc_ln1363_2_reg_5130_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \trunc_ln1363_2_reg_5130_reg[7]_i_1_n_4\,
      CO(0) => \trunc_ln1363_2_reg_5130_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_trunc_ln1363_2_reg_5130_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(7 downto 5),
      S(3) => '0',
      S(2) => \trunc_ln1363_2_reg_5130[7]_i_2_n_2\,
      S(1) => \trunc_ln1363_2_reg_5130[7]_i_3_n_2\,
      S(0) => \trunc_ln1363_2_reg_5130[7]_i_4_n_2\
    );
\trunc_ln1363_reg_5017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_29,
      Q => trunc_ln1363_reg_5017(0),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_19,
      Q => trunc_ln1363_reg_5017(10),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_18,
      Q => trunc_ln1363_reg_5017(11),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_17,
      Q => trunc_ln1363_reg_5017(12),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_16,
      Q => trunc_ln1363_reg_5017(13),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_15,
      Q => trunc_ln1363_reg_5017(14),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_14,
      Q => trunc_ln1363_reg_5017(15),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_13,
      Q => trunc_ln1363_reg_5017(16),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_12,
      Q => trunc_ln1363_reg_5017(17),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_11,
      Q => trunc_ln1363_reg_5017(18),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_10,
      Q => trunc_ln1363_reg_5017(19),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_28,
      Q => trunc_ln1363_reg_5017(1),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_9,
      Q => trunc_ln1363_reg_5017(20),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_8,
      Q => trunc_ln1363_reg_5017(21),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_7,
      Q => trunc_ln1363_reg_5017(22),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_6,
      Q => trunc_ln1363_reg_5017(23),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_5,
      Q => trunc_ln1363_reg_5017(24),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_4,
      Q => trunc_ln1363_reg_5017(25),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_27,
      Q => trunc_ln1363_reg_5017(2),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_26,
      Q => trunc_ln1363_reg_5017(3),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_25,
      Q => trunc_ln1363_reg_5017(4),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_24,
      Q => trunc_ln1363_reg_5017(5),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_23,
      Q => trunc_ln1363_reg_5017(6),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_22,
      Q => trunc_ln1363_reg_5017(7),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_21,
      Q => trunc_ln1363_reg_5017(8),
      R => '0'
    );
\trunc_ln1363_reg_5017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      D => mul_mul_20s_9ns_28_4_1_U37_n_20,
      Q => trunc_ln1363_reg_5017(9),
      R => '0'
    );
\vBarSel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \vBarSel_reg_n_2_[0]\,
      I1 => \vBarSel[1]_i_2_n_2\,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => \^internal_full_n_reg\,
      I4 => add_ln1398_fu_2614_p2(0),
      I5 => vBarSel7_out,
      O => \vBarSel[0]_i_1_n_2\
    );
\vBarSel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A2AEA"
    )
        port map (
      I0 => \vBarSel_reg_n_2_[1]\,
      I1 => \vBarSel[1]_i_2_n_2\,
      I2 => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      I3 => add_ln1398_fu_2614_p2(0),
      I4 => \vBarSel[2]_i_4_n_2\,
      I5 => vBarSel7_out,
      O => \vBarSel[1]_i_1_n_2\
    );
\vBarSel[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => and_ln1391_reg_4698_pp0_iter9_reg,
      O => \vBarSel[1]_i_2_n_2\
    );
\vBarSel[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E22EE2"
    )
        port map (
      I0 => \vBarSel_reg_n_2_[2]\,
      I1 => vBarSel,
      I2 => \vBarSel[2]_i_3_n_2\,
      I3 => \vBarSel[2]_i_4_n_2\,
      I4 => add_ln1398_fu_2614_p2(0),
      I5 => vBarSel7_out,
      O => \vBarSel[2]_i_1_n_2\
    );
\vBarSel[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      I1 => and_ln1391_reg_4698_pp0_iter9_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln1386_reg_4641_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I5 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      O => vBarSel
    );
\vBarSel[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => vBarSel_loc_0_fu_438(2),
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I4 => \vBarSel_loc_0_fu_438[2]_i_2_n_2\,
      O => \vBarSel[2]_i_3_n_2\
    );
\vBarSel[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => vBarSel_loc_0_fu_438(1),
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter11,
      I3 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I4 => \vBarSel_loc_0_fu_438[1]_i_2_n_2\,
      O => \vBarSel[2]_i_4_n_2\
    );
\vBarSel[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555C55"
    )
        port map (
      I0 => vBarSel_loc_0_fu_438(0),
      I1 => \vBarSel_loc_0_fu_438[0]_i_2_n_2\,
      I2 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter11,
      I4 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      O => add_ln1398_fu_2614_p2(0)
    );
\vBarSel[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^internal_full_n_reg\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => \^icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\,
      I3 => icmp_ln1386_reg_4641_pp0_iter8_reg,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => vBarSel7_out
    );
\vBarSel_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E002E2E2E2E2E2E"
    )
        port map (
      I0 => \vBarSel_2_reg_n_2_[0]\,
      I1 => vBarSel_2,
      I2 => \ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927[0]_i_3_n_2\,
      I3 => grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_i_2_n_2,
      I4 => icmp_ln1545_reg_4622_pp0_iter8_reg,
      I5 => \vBarSel_2_reg[0]_0\,
      O => \vBarSel_2[0]_i_1_n_2\
    );
\vBarSel_2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i321454_reg_10330,
      I1 => \vBarSel_2_reg[0]_0\,
      I2 => \icmp_ln527_reg_4605_pp0_iter9_reg_reg_n_2_[0]\,
      I3 => \icmp_ln1545_reg_4622_pp0_iter9_reg_reg_n_2_[0]\,
      I4 => and_ln1550_reg_4672_pp0_iter9_reg,
      I5 => icmp_ln1089_reg_4609_pp0_iter9_reg,
      O => vBarSel_2
    );
\vBarSel_2_loc_0_fu_418[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFACA0A0A0AC"
    )
        port map (
      I0 => \vBarSel_2_reg_n_2_[0]\,
      I1 => \vBarSel_2_loc_0_fu_418[0]_i_2_n_2\,
      I2 => ap_NS_fsm1,
      I3 => \vBarSel_2_loc_0_fu_418[0]_i_3_n_2\,
      I4 => \^internal_full_n_reg\,
      I5 => vBarSel_2_loc_0_fu_418(0),
      O => \vBarSel_2_loc_0_fu_418[0]_i_1_n_2\
    );
\vBarSel_2_loc_0_fu_418[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE2222E2222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter12_phi_ln1578_reg_1057[4]_i_2_n_2\,
      I1 => \vBarSel_2_loc_0_fu_418[0]_i_4_n_2\,
      I2 => icmp_ln1545_reg_4622_pp0_iter10_reg,
      I3 => and_ln1550_reg_4672_pp0_iter10_reg,
      I4 => ap_phi_reg_pp0_iter11_shl_i386478_reg_948(4),
      I5 => ap_phi_reg_pp0_iter11_vBarSel_2_loc_2_reg_927(0),
      O => \vBarSel_2_loc_0_fu_418[0]_i_2_n_2\
    );
\vBarSel_2_loc_0_fu_418[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I2 => \vBarSel_2_reg[0]_0\,
      O => \vBarSel_2_loc_0_fu_418[0]_i_3_n_2\
    );
\vBarSel_2_loc_0_fu_418[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \vBarSel_2_reg[0]_0\,
      I1 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      O => \vBarSel_2_loc_0_fu_418[0]_i_4_n_2\
    );
\vBarSel_2_loc_0_fu_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_2_loc_0_fu_418[0]_i_1_n_2\,
      Q => vBarSel_2_loc_0_fu_418(0),
      R => '0'
    );
\vBarSel_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_2[0]_i_1_n_2\,
      Q => \vBarSel_2_reg_n_2_[0]\,
      R => '0'
    );
\vBarSel_loc_0_fu_438[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA3A0A0A0A3"
    )
        port map (
      I0 => \vBarSel_reg_n_2_[0]\,
      I1 => \vBarSel_loc_0_fu_438[0]_i_2_n_2\,
      I2 => ap_NS_fsm1,
      I3 => \vBarSel_loc_0_fu_438[2]_i_3_n_2\,
      I4 => \^internal_full_n_reg\,
      I5 => vBarSel_loc_0_fu_438(0),
      O => \vBarSel_loc_0_fu_438[0]_i_1_n_2\
    );
\vBarSel_loc_0_fu_438[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111BBBB0F000FFF"
    )
        port map (
      I0 => \vBarSel_loc_0_fu_438[2]_i_5_n_2\,
      I1 => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[3]\,
      I2 => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(3),
      I3 => \vBarSel_loc_0_fu_438[2]_i_4_n_2\,
      I4 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(0),
      I5 => \hBarSel[0]_i_2_n_2\,
      O => \vBarSel_loc_0_fu_438[0]_i_2_n_2\
    );
\vBarSel_loc_0_fu_438[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFACA0A0A0AC"
    )
        port map (
      I0 => \vBarSel_reg_n_2_[1]\,
      I1 => \vBarSel_loc_0_fu_438[1]_i_2_n_2\,
      I2 => ap_NS_fsm1,
      I3 => \vBarSel_loc_0_fu_438[2]_i_3_n_2\,
      I4 => \^internal_full_n_reg\,
      I5 => vBarSel_loc_0_fu_438(1),
      O => \vBarSel_loc_0_fu_438[1]_i_1_n_2\
    );
\vBarSel_loc_0_fu_438[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF4F404040"
    )
        port map (
      I0 => \vBarSel_loc_0_fu_438[2]_i_5_n_2\,
      I1 => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[4]\,
      I2 => \hBarSel[0]_i_2_n_2\,
      I3 => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(4),
      I4 => \vBarSel_loc_0_fu_438[2]_i_4_n_2\,
      I5 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(1),
      O => \vBarSel_loc_0_fu_438[1]_i_2_n_2\
    );
\vBarSel_loc_0_fu_438[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFACA0A0A0AC"
    )
        port map (
      I0 => \vBarSel_reg_n_2_[2]\,
      I1 => \vBarSel_loc_0_fu_438[2]_i_2_n_2\,
      I2 => ap_NS_fsm1,
      I3 => \vBarSel_loc_0_fu_438[2]_i_3_n_2\,
      I4 => \^internal_full_n_reg\,
      I5 => vBarSel_loc_0_fu_438(2),
      O => \vBarSel_loc_0_fu_438[2]_i_1_n_2\
    );
\vBarSel_loc_0_fu_438[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000B8B8B8B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter11_shl_i321458_reg_1013(5),
      I1 => \vBarSel_loc_0_fu_438[2]_i_4_n_2\,
      I2 => ap_phi_reg_pp0_iter11_vBarSel_loc_2_reg_992(2),
      I3 => \vBarSel_loc_0_fu_438[2]_i_5_n_2\,
      I4 => \ap_phi_reg_pp0_iter11_shl_i321454_reg_1033_reg_n_2_[5]\,
      I5 => \hBarSel[0]_i_2_n_2\,
      O => \vBarSel_loc_0_fu_438[2]_i_2_n_2\
    );
\vBarSel_loc_0_fu_438[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter11,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      O => \vBarSel_loc_0_fu_438[2]_i_3_n_2\
    );
\vBarSel_loc_0_fu_438[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I1 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I2 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I3 => and_ln1391_reg_4698_pp0_iter10_reg,
      I4 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      O => \vBarSel_loc_0_fu_438[2]_i_4_n_2\
    );
\vBarSel_loc_0_fu_438[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => icmp_ln1386_reg_4641_pp0_iter10_reg,
      I1 => and_ln1391_reg_4698_pp0_iter10_reg,
      I2 => \icmp_ln527_reg_4605_pp0_iter10_reg_reg_n_2_[0]\,
      I3 => icmp_ln1089_reg_4609_pp0_iter10_reg,
      I4 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \vBarSel_loc_0_fu_438[2]_i_5_n_2\
    );
\vBarSel_loc_0_fu_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_loc_0_fu_438[0]_i_1_n_2\,
      Q => vBarSel_loc_0_fu_438(0),
      R => '0'
    );
\vBarSel_loc_0_fu_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_loc_0_fu_438[1]_i_1_n_2\,
      Q => vBarSel_loc_0_fu_438(1),
      R => '0'
    );
\vBarSel_loc_0_fu_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel_loc_0_fu_438[2]_i_1_n_2\,
      Q => vBarSel_loc_0_fu_438(2),
      R => '0'
    );
\vBarSel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel[0]_i_1_n_2\,
      Q => \vBarSel_reg_n_2_[0]\,
      R => '0'
    );
\vBarSel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel[1]_i_1_n_2\,
      Q => \vBarSel_reg_n_2_[1]\,
      R => '0'
    );
\vBarSel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \vBarSel[2]_i_1_n_2\,
      Q => \vBarSel_reg_n_2_[2]\,
      R => '0'
    );
\xBar_V[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \xBar_V[10]_i_1_n_2\
    );
\xBar_V[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => \q0_reg[0]\,
      I5 => \^internal_full_n_reg\,
      O => \xBar_V[10]_i_2_n_2\
    );
\xBar_V[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609[0]_i_2_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln527_fu_1863_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => \^ap_cs_fsm_reg[2]_1\
    );
\xBar_V[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(10),
      I5 => add_ln213_reg_4662(10),
      O => \xBar_V[10]_i_5_n_2\
    );
\xBar_V[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(9),
      I5 => add_ln213_reg_4662(9),
      O => \xBar_V[10]_i_6_n_2\
    );
\xBar_V[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(8),
      I5 => add_ln213_reg_4662(8),
      O => \xBar_V[10]_i_7_n_2\
    );
\xBar_V[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => icmp_ln878_3_reg_4658,
      O => \xBar_V[3]_i_2_n_2\
    );
\xBar_V[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(3),
      I5 => add_ln213_reg_4662(3),
      O => \xBar_V[3]_i_3_n_2\
    );
\xBar_V[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(2),
      I5 => add_ln213_reg_4662(2),
      O => \xBar_V[3]_i_4_n_2\
    );
\xBar_V[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(1),
      I5 => add_ln213_reg_4662(1),
      O => \xBar_V[3]_i_5_n_2\
    );
\xBar_V[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(0),
      I5 => add_ln213_reg_4662(0),
      O => \xBar_V[3]_i_6_n_2\
    );
\xBar_V[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(7),
      I5 => add_ln213_reg_4662(7),
      O => \xBar_V[7]_i_2_n_2\
    );
\xBar_V[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(6),
      I5 => add_ln213_reg_4662(6),
      O => \xBar_V[7]_i_3_n_2\
    );
\xBar_V[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(5),
      I5 => add_ln213_reg_4662(5),
      O => \xBar_V[7]_i_4_n_2\
    );
\xBar_V[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00200000FFDF"
    )
        port map (
      I0 => icmp_ln878_3_reg_4658,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => barWidth_cast_fu_1490_p1(4),
      I5 => add_ln213_reg_4662(4),
      O => \xBar_V[7]_i_5_n_2\
    );
\xBar_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[3]_i_1_n_9\,
      Q => \xBar_V_reg_n_2_[0]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[10]_i_3_n_7\,
      Q => \xBar_V_reg_n_2_[10]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xBar_V_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_xBar_V_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \xBar_V_reg[10]_i_3_n_4\,
      CO(0) => \xBar_V_reg[10]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => add_ln213_reg_4662(9 downto 8),
      O(3) => \NLW_xBar_V_reg[10]_i_3_O_UNCONNECTED\(3),
      O(2) => \xBar_V_reg[10]_i_3_n_7\,
      O(1) => \xBar_V_reg[10]_i_3_n_8\,
      O(0) => \xBar_V_reg[10]_i_3_n_9\,
      S(3) => '0',
      S(2) => \xBar_V[10]_i_5_n_2\,
      S(1) => \xBar_V[10]_i_6_n_2\,
      S(0) => \xBar_V[10]_i_7_n_2\
    );
\xBar_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[3]_i_1_n_8\,
      Q => \xBar_V_reg_n_2_[1]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[3]_i_1_n_7\,
      Q => \xBar_V_reg_n_2_[2]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[3]_i_1_n_6\,
      Q => \xBar_V_reg_n_2_[3]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xBar_V_reg[3]_i_1_n_2\,
      CO(2) => \xBar_V_reg[3]_i_1_n_3\,
      CO(1) => \xBar_V_reg[3]_i_1_n_4\,
      CO(0) => \xBar_V_reg[3]_i_1_n_5\,
      CYINIT => \xBar_V[3]_i_2_n_2\,
      DI(3 downto 0) => add_ln213_reg_4662(3 downto 0),
      O(3) => \xBar_V_reg[3]_i_1_n_6\,
      O(2) => \xBar_V_reg[3]_i_1_n_7\,
      O(1) => \xBar_V_reg[3]_i_1_n_8\,
      O(0) => \xBar_V_reg[3]_i_1_n_9\,
      S(3) => \xBar_V[3]_i_3_n_2\,
      S(2) => \xBar_V[3]_i_4_n_2\,
      S(1) => \xBar_V[3]_i_5_n_2\,
      S(0) => \xBar_V[3]_i_6_n_2\
    );
\xBar_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[7]_i_1_n_9\,
      Q => \xBar_V_reg_n_2_[4]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[7]_i_1_n_8\,
      Q => \xBar_V_reg_n_2_[5]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[7]_i_1_n_7\,
      Q => \xBar_V_reg_n_2_[6]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[7]_i_1_n_6\,
      Q => \xBar_V_reg_n_2_[7]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xBar_V_reg[3]_i_1_n_2\,
      CO(3) => \xBar_V_reg[7]_i_1_n_2\,
      CO(2) => \xBar_V_reg[7]_i_1_n_3\,
      CO(1) => \xBar_V_reg[7]_i_1_n_4\,
      CO(0) => \xBar_V_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln213_reg_4662(7 downto 4),
      O(3) => \xBar_V_reg[7]_i_1_n_6\,
      O(2) => \xBar_V_reg[7]_i_1_n_7\,
      O(1) => \xBar_V_reg[7]_i_1_n_8\,
      O(0) => \xBar_V_reg[7]_i_1_n_9\,
      S(3) => \xBar_V[7]_i_2_n_2\,
      S(2) => \xBar_V[7]_i_3_n_2\,
      S(1) => \xBar_V[7]_i_4_n_2\,
      S(0) => \xBar_V[7]_i_5_n_2\
    );
\xBar_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[10]_i_3_n_9\,
      Q => \xBar_V_reg_n_2_[8]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xBar_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xBar_V[10]_i_2_n_2\,
      D => \xBar_V_reg[10]_i_3_n_8\,
      Q => \xBar_V_reg_n_2_[9]\,
      R => \xBar_V[10]_i_1_n_2\
    );
\xCount_V[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => icmp_ln878_4_fu_2138_p2,
      O => \xCount_V[3]_i_2_n_2\
    );
\xCount_V[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEB11111114"
    )
        port map (
      I0 => \xCount_V[3]_i_7_n_2\,
      I1 => p_cast_fu_1420_p4(3),
      I2 => p_cast_fu_1420_p4(2),
      I3 => p_cast_fu_1420_p4(1),
      I4 => p_cast_fu_1420_p4(0),
      I5 => xCount_V(3),
      O => \xCount_V[3]_i_3_n_2\
    );
\xCount_V[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAB0154"
    )
        port map (
      I0 => \xCount_V[3]_i_7_n_2\,
      I1 => p_cast_fu_1420_p4(1),
      I2 => p_cast_fu_1420_p4(0),
      I3 => p_cast_fu_1420_p4(2),
      I4 => xCount_V(2),
      O => \xCount_V[3]_i_4_n_2\
    );
\xCount_V[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB14"
    )
        port map (
      I0 => \xCount_V[3]_i_7_n_2\,
      I1 => p_cast_fu_1420_p4(1),
      I2 => p_cast_fu_1420_p4(0),
      I3 => xCount_V(1),
      O => \xCount_V[3]_i_5_n_2\
    );
\xCount_V[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => icmp_ln878_4_fu_2138_p2,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => p_cast_fu_1420_p4(0),
      O => \xCount_V[3]_i_6_n_2\
    );
\xCount_V[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => icmp_ln878_4_fu_2138_p2,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      O => \xCount_V[3]_i_7_n_2\
    );
\xCount_V[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAA55555155"
    )
        port map (
      I0 => \xCount_V_3[7]_i_6_n_2\,
      I1 => icmp_ln878_4_fu_2138_p2,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I5 => xCount_V(7),
      O => \xCount_V[7]_i_2_n_2\
    );
\xCount_V[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFFFFDF0000"
    )
        port map (
      I0 => icmp_ln878_4_fu_2138_p2,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => \xCount_V_3[7]_i_7_n_2\,
      I5 => xCount_V(6),
      O => \xCount_V[7]_i_3_n_2\
    );
\xCount_V[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAA55555155"
    )
        port map (
      I0 => \xCount_V_3[7]_i_8_n_2\,
      I1 => icmp_ln878_4_fu_2138_p2,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I5 => xCount_V(5),
      O => \xCount_V[7]_i_4_n_2\
    );
\xCount_V[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFFFFDF0000"
    )
        port map (
      I0 => icmp_ln878_4_fu_2138_p2,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => \xCount_V_3[7]_i_9_n_2\,
      I5 => xCount_V(4),
      O => \xCount_V[7]_i_5_n_2\
    );
\xCount_V[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005545"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I4 => \^ap_cs_fsm_reg[2]_1\,
      O => \xCount_V[9]_i_1_n_2\
    );
\xCount_V[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I1 => \^internal_full_n_reg\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      O => \xCount_V[9]_i_2_n_2\
    );
\xCount_V[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999A99999"
    )
        port map (
      I0 => xCount_V(9),
      I1 => \xCount_V_3[9]_i_7_n_2\,
      I2 => icmp_ln878_4_fu_2138_p2,
      I3 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      O => \xCount_V[9]_i_4_n_2\
    );
\xCount_V[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFFFFDF0000"
    )
        port map (
      I0 => icmp_ln878_4_fu_2138_p2,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => \xCount_V_3[9]_i_8_n_2\,
      I5 => xCount_V(8),
      O => \xCount_V[9]_i_5_n_2\
    );
\xCount_V_3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I3 => icmp_ln878_5_fu_2070_p2,
      O => \xCount_V_3[3]_i_2_n_2\
    );
\xCount_V_3[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFF55560000"
    )
        port map (
      I0 => p_cast_fu_1420_p4(3),
      I1 => p_cast_fu_1420_p4(2),
      I2 => p_cast_fu_1420_p4(1),
      I3 => p_cast_fu_1420_p4(0),
      I4 => \xCount_V_3[3]_i_9_n_2\,
      I5 => xCount_V_3(3),
      O => \xCount_V_3[3]_i_3_n_2\
    );
\xCount_V_3[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FF1E00"
    )
        port map (
      I0 => p_cast_fu_1420_p4(1),
      I1 => p_cast_fu_1420_p4(0),
      I2 => p_cast_fu_1420_p4(2),
      I3 => \xCount_V_3[3]_i_9_n_2\,
      I4 => xCount_V_3(2),
      O => \xCount_V_3[3]_i_4_n_2\
    );
\xCount_V_3[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => p_cast_fu_1420_p4(1),
      I1 => p_cast_fu_1420_p4(0),
      I2 => \xCount_V_3[3]_i_9_n_2\,
      I3 => xCount_V_3(1),
      O => \xCount_V_3[3]_i_5_n_2\
    );
\xCount_V_3[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I3 => icmp_ln878_5_fu_2070_p2,
      I4 => p_cast_fu_1420_p4(0),
      O => \xCount_V_3[3]_i_6_n_2\
    );
\xCount_V_3[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I3 => icmp_ln878_5_fu_2070_p2,
      O => \xCount_V_3[3]_i_9_n_2\
    );
\xCount_V_3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAA55455555"
    )
        port map (
      I0 => \xCount_V_3[7]_i_6_n_2\,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln878_5_fu_2070_p2,
      I5 => xCount_V_3(7),
      O => \xCount_V_3[7]_i_2_n_2\
    );
\xCount_V_3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55755555AA8AAAAA"
    )
        port map (
      I0 => \xCount_V_3[7]_i_7_n_2\,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln878_5_fu_2070_p2,
      I5 => xCount_V_3(6),
      O => \xCount_V_3[7]_i_3_n_2\
    );
\xCount_V_3[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAA55455555"
    )
        port map (
      I0 => \xCount_V_3[7]_i_8_n_2\,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln878_5_fu_2070_p2,
      I5 => xCount_V_3(5),
      O => \xCount_V_3[7]_i_4_n_2\
    );
\xCount_V_3[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55755555AA8AAAAA"
    )
        port map (
      I0 => \xCount_V_3[7]_i_9_n_2\,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln878_5_fu_2070_p2,
      I5 => xCount_V_3(4),
      O => \xCount_V_3[7]_i_5_n_2\
    );
\xCount_V_3[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => p_cast_fu_1420_p4(7),
      I1 => p_cast_fu_1420_p4(6),
      I2 => \xCount_V_3[9]_i_11_n_2\,
      I3 => p_cast_fu_1420_p4(5),
      O => \xCount_V_3[7]_i_6_n_2\
    );
\xCount_V_3[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \xCount_V_3[9]_i_11_n_2\,
      I1 => p_cast_fu_1420_p4(5),
      I2 => p_cast_fu_1420_p4(6),
      O => \xCount_V_3[7]_i_7_n_2\
    );
\xCount_V_3[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => p_cast_fu_1420_p4(5),
      I1 => p_cast_fu_1420_p4(4),
      I2 => p_cast_fu_1420_p4(2),
      I3 => p_cast_fu_1420_p4(1),
      I4 => p_cast_fu_1420_p4(0),
      I5 => p_cast_fu_1420_p4(3),
      O => \xCount_V_3[7]_i_8_n_2\
    );
\xCount_V_3[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => p_cast_fu_1420_p4(2),
      I1 => p_cast_fu_1420_p4(1),
      I2 => p_cast_fu_1420_p4(0),
      I3 => p_cast_fu_1420_p4(3),
      I4 => p_cast_fu_1420_p4(4),
      O => \xCount_V_3[7]_i_9_n_2\
    );
\xCount_V_3[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_cast_fu_1420_p4(3),
      I1 => p_cast_fu_1420_p4(0),
      I2 => p_cast_fu_1420_p4(1),
      I3 => p_cast_fu_1420_p4(2),
      I4 => p_cast_fu_1420_p4(4),
      O => \xCount_V_3[9]_i_11_n_2\
    );
\xCount_V_3[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => \hBarSel_3_reg[0]_0\,
      O => \xCount_V_3[9]_i_2_n_2\
    );
\xCount_V_3[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999A9999999999"
    )
        port map (
      I0 => xCount_V_3(9),
      I1 => \xCount_V_3[9]_i_7_n_2\,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I5 => icmp_ln878_5_fu_2070_p2,
      O => \xCount_V_3[9]_i_5_n_2\
    );
\xCount_V_3[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55755555AA8AAAAA"
    )
        port map (
      I0 => \xCount_V_3[9]_i_8_n_2\,
      I1 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln878_5_fu_2070_p2,
      I5 => xCount_V_3(8),
      O => \xCount_V_3[9]_i_6_n_2\
    );
\xCount_V_3[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => p_cast_fu_1420_p4(9),
      I1 => p_cast_fu_1420_p4(8),
      I2 => p_cast_fu_1420_p4(6),
      I3 => \xCount_V_3[9]_i_11_n_2\,
      I4 => p_cast_fu_1420_p4(5),
      I5 => p_cast_fu_1420_p4(7),
      O => \xCount_V_3[9]_i_7_n_2\
    );
\xCount_V_3[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => p_cast_fu_1420_p4(6),
      I1 => \xCount_V_3[9]_i_11_n_2\,
      I2 => p_cast_fu_1420_p4(5),
      I3 => p_cast_fu_1420_p4(7),
      I4 => p_cast_fu_1420_p4(8),
      O => \xCount_V_3[9]_i_8_n_2\
    );
\xCount_V_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(0),
      Q => xCount_V_3(0),
      R => SR(0)
    );
\xCount_V_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(1),
      Q => xCount_V_3(1),
      R => SR(0)
    );
\xCount_V_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(2),
      Q => xCount_V_3(2),
      R => SR(0)
    );
\xCount_V_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(3),
      Q => xCount_V_3(3),
      R => SR(0)
    );
\xCount_V_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xCount_V_3_reg[3]_i_1_n_2\,
      CO(2) => \xCount_V_3_reg[3]_i_1_n_3\,
      CO(1) => \xCount_V_3_reg[3]_i_1_n_4\,
      CO(0) => \xCount_V_3_reg[3]_i_1_n_5\,
      CYINIT => xCount_V_3(0),
      DI(3 downto 1) => xCount_V_3(3 downto 1),
      DI(0) => \xCount_V_3[3]_i_2_n_2\,
      O(3 downto 0) => xCount_V_31_in(3 downto 0),
      S(3) => \xCount_V_3[3]_i_3_n_2\,
      S(2) => \xCount_V_3[3]_i_4_n_2\,
      S(1) => \xCount_V_3[3]_i_5_n_2\,
      S(0) => \xCount_V_3[3]_i_6_n_2\
    );
\xCount_V_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(4),
      Q => xCount_V_3(4),
      R => SR(0)
    );
\xCount_V_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(5),
      Q => xCount_V_3(5),
      R => SR(0)
    );
\xCount_V_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(6),
      Q => xCount_V_3(6),
      R => SR(0)
    );
\xCount_V_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(7),
      Q => xCount_V_3(7),
      R => SR(0)
    );
\xCount_V_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_3_reg[3]_i_1_n_2\,
      CO(3) => \xCount_V_3_reg[7]_i_1_n_2\,
      CO(2) => \xCount_V_3_reg[7]_i_1_n_3\,
      CO(1) => \xCount_V_3_reg[7]_i_1_n_4\,
      CO(0) => \xCount_V_3_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => xCount_V_3(7 downto 4),
      O(3 downto 0) => xCount_V_31_in(7 downto 4),
      S(3) => \xCount_V_3[7]_i_2_n_2\,
      S(2) => \xCount_V_3[7]_i_3_n_2\,
      S(1) => \xCount_V_3[7]_i_4_n_2\,
      S(0) => \xCount_V_3[7]_i_5_n_2\
    );
\xCount_V_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(8),
      Q => xCount_V_3(8),
      R => SR(0)
    );
\xCount_V_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V_3[9]_i_2_n_2\,
      D => xCount_V_31_in(9),
      Q => xCount_V_3(9),
      R => SR(0)
    );
\xCount_V_3_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_3_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \xCount_V_3_reg[9]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => xCount_V_3(8),
      O(3 downto 2) => \NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => xCount_V_31_in(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \xCount_V_3[9]_i_5_n_2\,
      S(0) => \xCount_V_3[9]_i_6_n_2\
    );
\xCount_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(0),
      Q => xCount_V(0),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(1),
      Q => xCount_V(1),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(2),
      Q => xCount_V(2),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(3),
      Q => xCount_V(3),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xCount_V_reg[3]_i_1_n_2\,
      CO(2) => \xCount_V_reg[3]_i_1_n_3\,
      CO(1) => \xCount_V_reg[3]_i_1_n_4\,
      CO(0) => \xCount_V_reg[3]_i_1_n_5\,
      CYINIT => xCount_V(0),
      DI(3 downto 1) => xCount_V(3 downto 1),
      DI(0) => \xCount_V[3]_i_2_n_2\,
      O(3 downto 0) => xCount_V1_in(3 downto 0),
      S(3) => \xCount_V[3]_i_3_n_2\,
      S(2) => \xCount_V[3]_i_4_n_2\,
      S(1) => \xCount_V[3]_i_5_n_2\,
      S(0) => \xCount_V[3]_i_6_n_2\
    );
\xCount_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(4),
      Q => xCount_V(4),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(5),
      Q => xCount_V(5),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(6),
      Q => xCount_V(6),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(7),
      Q => xCount_V(7),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_reg[3]_i_1_n_2\,
      CO(3) => \xCount_V_reg[7]_i_1_n_2\,
      CO(2) => \xCount_V_reg[7]_i_1_n_3\,
      CO(1) => \xCount_V_reg[7]_i_1_n_4\,
      CO(0) => \xCount_V_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => xCount_V(7 downto 4),
      O(3 downto 0) => xCount_V1_in(7 downto 4),
      S(3) => \xCount_V[7]_i_2_n_2\,
      S(2) => \xCount_V[7]_i_3_n_2\,
      S(1) => \xCount_V[7]_i_4_n_2\,
      S(0) => \xCount_V[7]_i_5_n_2\
    );
\xCount_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(8),
      Q => xCount_V(8),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \xCount_V[9]_i_2_n_2\,
      D => xCount_V1_in(9),
      Q => xCount_V(9),
      R => \xCount_V[9]_i_1_n_2\
    );
\xCount_V_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xCount_V_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_xCount_V_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \xCount_V_reg[9]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => xCount_V(8),
      O(3 downto 2) => \NLW_xCount_V_reg[9]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => xCount_V1_in(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \xCount_V[9]_i_4_n_2\,
      S(0) => \xCount_V[9]_i_5_n_2\
    );
\x_2_reg_4579[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[3]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(3),
      O => \x_2_reg_4579[0]_i_2_n_2\
    );
\x_2_reg_4579[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[2]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(2),
      O => \x_2_reg_4579[0]_i_3_n_2\
    );
\x_2_reg_4579[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[1]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(1),
      O => \x_2_reg_4579[0]_i_4_n_2\
    );
\x_2_reg_4579[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400F7FF"
    )
        port map (
      I0 => x_2_reg_4579_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \x_reg_904_reg_n_2_[0]\,
      O => \x_2_reg_4579[0]_i_5_n_2\
    );
\x_2_reg_4579[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[15]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(15),
      O => \x_2_reg_4579[12]_i_2_n_2\
    );
\x_2_reg_4579[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[14]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(14),
      O => \x_2_reg_4579[12]_i_3_n_2\
    );
\x_2_reg_4579[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[13]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(13),
      O => \x_2_reg_4579[12]_i_4_n_2\
    );
\x_2_reg_4579[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[12]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(12),
      O => \x_2_reg_4579[12]_i_5_n_2\
    );
\x_2_reg_4579[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[7]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(7),
      O => \x_2_reg_4579[4]_i_2_n_2\
    );
\x_2_reg_4579[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[6]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(6),
      O => \x_2_reg_4579[4]_i_3_n_2\
    );
\x_2_reg_4579[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[5]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(5),
      O => \x_2_reg_4579[4]_i_4_n_2\
    );
\x_2_reg_4579[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[4]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(4),
      O => \x_2_reg_4579[4]_i_5_n_2\
    );
\x_2_reg_4579[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[11]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(11),
      O => \x_2_reg_4579[8]_i_2_n_2\
    );
\x_2_reg_4579[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[10]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(10),
      O => \x_2_reg_4579[8]_i_3_n_2\
    );
\x_2_reg_4579[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[9]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(9),
      O => \x_2_reg_4579[8]_i_4_n_2\
    );
\x_2_reg_4579[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAA2AA"
    )
        port map (
      I0 => \x_reg_904_reg_n_2_[8]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => x_2_reg_4579_reg(8),
      O => \x_2_reg_4579[8]_i_5_n_2\
    );
\x_2_reg_4579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[0]_i_1_n_9\,
      Q => x_2_reg_4579_reg(0),
      R => '0'
    );
\x_2_reg_4579_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_2_reg_4579_reg[0]_i_1_n_2\,
      CO(2) => \x_2_reg_4579_reg[0]_i_1_n_3\,
      CO(1) => \x_2_reg_4579_reg[0]_i_1_n_4\,
      CO(0) => \x_2_reg_4579_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \x_2_reg_4579_reg[0]_i_1_n_6\,
      O(2) => \x_2_reg_4579_reg[0]_i_1_n_7\,
      O(1) => \x_2_reg_4579_reg[0]_i_1_n_8\,
      O(0) => \x_2_reg_4579_reg[0]_i_1_n_9\,
      S(3) => \x_2_reg_4579[0]_i_2_n_2\,
      S(2) => \x_2_reg_4579[0]_i_3_n_2\,
      S(1) => \x_2_reg_4579[0]_i_4_n_2\,
      S(0) => \x_2_reg_4579[0]_i_5_n_2\
    );
\x_2_reg_4579_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[8]_i_1_n_7\,
      Q => x_2_reg_4579_reg(10),
      R => '0'
    );
\x_2_reg_4579_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[8]_i_1_n_6\,
      Q => x_2_reg_4579_reg(11),
      R => '0'
    );
\x_2_reg_4579_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[12]_i_1_n_9\,
      Q => x_2_reg_4579_reg(12),
      R => '0'
    );
\x_2_reg_4579_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_2_reg_4579_reg[8]_i_1_n_2\,
      CO(3) => \NLW_x_2_reg_4579_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_2_reg_4579_reg[12]_i_1_n_3\,
      CO(1) => \x_2_reg_4579_reg[12]_i_1_n_4\,
      CO(0) => \x_2_reg_4579_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_2_reg_4579_reg[12]_i_1_n_6\,
      O(2) => \x_2_reg_4579_reg[12]_i_1_n_7\,
      O(1) => \x_2_reg_4579_reg[12]_i_1_n_8\,
      O(0) => \x_2_reg_4579_reg[12]_i_1_n_9\,
      S(3) => \x_2_reg_4579[12]_i_2_n_2\,
      S(2) => \x_2_reg_4579[12]_i_3_n_2\,
      S(1) => \x_2_reg_4579[12]_i_4_n_2\,
      S(0) => \x_2_reg_4579[12]_i_5_n_2\
    );
\x_2_reg_4579_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[12]_i_1_n_8\,
      Q => x_2_reg_4579_reg(13),
      R => '0'
    );
\x_2_reg_4579_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[12]_i_1_n_7\,
      Q => x_2_reg_4579_reg(14),
      R => '0'
    );
\x_2_reg_4579_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[12]_i_1_n_6\,
      Q => x_2_reg_4579_reg(15),
      R => '0'
    );
\x_2_reg_4579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[0]_i_1_n_8\,
      Q => x_2_reg_4579_reg(1),
      R => '0'
    );
\x_2_reg_4579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[0]_i_1_n_7\,
      Q => x_2_reg_4579_reg(2),
      R => '0'
    );
\x_2_reg_4579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[0]_i_1_n_6\,
      Q => x_2_reg_4579_reg(3),
      R => '0'
    );
\x_2_reg_4579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[4]_i_1_n_9\,
      Q => x_2_reg_4579_reg(4),
      R => '0'
    );
\x_2_reg_4579_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_2_reg_4579_reg[0]_i_1_n_2\,
      CO(3) => \x_2_reg_4579_reg[4]_i_1_n_2\,
      CO(2) => \x_2_reg_4579_reg[4]_i_1_n_3\,
      CO(1) => \x_2_reg_4579_reg[4]_i_1_n_4\,
      CO(0) => \x_2_reg_4579_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_2_reg_4579_reg[4]_i_1_n_6\,
      O(2) => \x_2_reg_4579_reg[4]_i_1_n_7\,
      O(1) => \x_2_reg_4579_reg[4]_i_1_n_8\,
      O(0) => \x_2_reg_4579_reg[4]_i_1_n_9\,
      S(3) => \x_2_reg_4579[4]_i_2_n_2\,
      S(2) => \x_2_reg_4579[4]_i_3_n_2\,
      S(1) => \x_2_reg_4579[4]_i_4_n_2\,
      S(0) => \x_2_reg_4579[4]_i_5_n_2\
    );
\x_2_reg_4579_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[4]_i_1_n_8\,
      Q => x_2_reg_4579_reg(5),
      R => '0'
    );
\x_2_reg_4579_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[4]_i_1_n_7\,
      Q => x_2_reg_4579_reg(6),
      R => '0'
    );
\x_2_reg_4579_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[4]_i_1_n_6\,
      Q => x_2_reg_4579_reg(7),
      R => '0'
    );
\x_2_reg_4579_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[8]_i_1_n_9\,
      Q => x_2_reg_4579_reg(8),
      R => '0'
    );
\x_2_reg_4579_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_2_reg_4579_reg[4]_i_1_n_2\,
      CO(3) => \x_2_reg_4579_reg[8]_i_1_n_2\,
      CO(2) => \x_2_reg_4579_reg[8]_i_1_n_3\,
      CO(1) => \x_2_reg_4579_reg[8]_i_1_n_4\,
      CO(0) => \x_2_reg_4579_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \x_2_reg_4579_reg[8]_i_1_n_6\,
      O(2) => \x_2_reg_4579_reg[8]_i_1_n_7\,
      O(1) => \x_2_reg_4579_reg[8]_i_1_n_8\,
      O(0) => \x_2_reg_4579_reg[8]_i_1_n_9\,
      S(3) => \x_2_reg_4579[8]_i_2_n_2\,
      S(2) => \x_2_reg_4579[8]_i_3_n_2\,
      S(1) => \x_2_reg_4579[8]_i_4_n_2\,
      S(0) => \x_2_reg_4579[8]_i_5_n_2\
    );
\x_2_reg_4579_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_420,
      D => \x_2_reg_4579_reg[8]_i_1_n_8\,
      Q => x_2_reg_4579_reg(9),
      R => '0'
    );
\x_reg_904[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444044444"
    )
        port map (
      I0 => \^int_height_reg[15]\(0),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^internal_full_n_reg\,
      O => x_reg_904
    );
\x_reg_904[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0)
    );
\x_reg_904_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[0]\,
      Q => x_reg_904_pp0_iter1_reg(0),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[10]\,
      Q => x_reg_904_pp0_iter1_reg(10),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[11]\,
      Q => x_reg_904_pp0_iter1_reg(11),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[12]\,
      Q => x_reg_904_pp0_iter1_reg(12),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[13]\,
      Q => x_reg_904_pp0_iter1_reg(13),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[14]\,
      Q => x_reg_904_pp0_iter1_reg(14),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[15]\,
      Q => x_reg_904_pp0_iter1_reg(15),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[1]\,
      Q => x_reg_904_pp0_iter1_reg(1),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[2]\,
      Q => x_reg_904_pp0_iter1_reg(2),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[3]\,
      Q => x_reg_904_pp0_iter1_reg(3),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[4]\,
      Q => x_reg_904_pp0_iter1_reg(4),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[5]\,
      Q => x_reg_904_pp0_iter1_reg(5),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[6]\,
      Q => x_reg_904_pp0_iter1_reg(6),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[7]\,
      Q => x_reg_904_pp0_iter1_reg(7),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[8]\,
      Q => x_reg_904_pp0_iter1_reg(8),
      R => '0'
    );
\x_reg_904_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_fu_3999_ce,
      D => \x_reg_904_reg_n_2_[9]\,
      Q => x_reg_904_pp0_iter1_reg(9),
      R => '0'
    );
\x_reg_904_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(0),
      Q => \x_reg_904_pp0_iter8_reg_reg[0]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(10),
      Q => \x_reg_904_pp0_iter8_reg_reg[10]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(11),
      Q => \x_reg_904_pp0_iter8_reg_reg[11]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(12),
      Q => \x_reg_904_pp0_iter8_reg_reg[12]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(13),
      Q => \x_reg_904_pp0_iter8_reg_reg[13]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(14),
      Q => \x_reg_904_pp0_iter8_reg_reg[14]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(15),
      Q => \x_reg_904_pp0_iter8_reg_reg[15]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(1),
      Q => \x_reg_904_pp0_iter8_reg_reg[1]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(2),
      Q => \x_reg_904_pp0_iter8_reg_reg[2]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(3),
      Q => \x_reg_904_pp0_iter8_reg_reg[3]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(4),
      Q => \x_reg_904_pp0_iter8_reg_reg[4]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(5),
      Q => \x_reg_904_pp0_iter8_reg_reg[5]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(6),
      Q => \x_reg_904_pp0_iter8_reg_reg[6]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(7),
      Q => \x_reg_904_pp0_iter8_reg_reg[7]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(8),
      Q => \x_reg_904_pp0_iter8_reg_reg[8]_srl7_n_2\
    );
\x_reg_904_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => x_reg_904_pp0_iter1_reg(9),
      Q => \x_reg_904_pp0_iter8_reg_reg[9]_srl7_n_2\
    );
\x_reg_904_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[0]_srl7_n_2\,
      Q => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(0),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[10]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(10),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[11]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(11),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[12]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(12),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[13]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(13),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[14]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(14),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[15]_srl7_n_2\,
      Q => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(3),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[1]_srl7_n_2\,
      Q => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(1),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[2]_srl7_n_2\,
      Q => \^x_reg_904_pp0_iter9_reg_reg[15]_0\(2),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[3]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(3),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[4]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(4),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[5]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(5),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[6]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(6),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[7]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(7),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[8]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(8),
      R => '0'
    );
\x_reg_904_pp0_iter9_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \x_reg_904_pp0_iter8_reg_reg[9]_srl7_n_2\,
      Q => x_reg_904_pp0_iter9_reg(9),
      R => '0'
    );
\x_reg_904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(0),
      Q => \x_reg_904_reg_n_2_[0]\,
      R => x_reg_904
    );
\x_reg_904_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(10),
      Q => \x_reg_904_reg_n_2_[10]\,
      R => x_reg_904
    );
\x_reg_904_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(11),
      Q => \x_reg_904_reg_n_2_[11]\,
      R => x_reg_904
    );
\x_reg_904_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(12),
      Q => \x_reg_904_reg_n_2_[12]\,
      R => x_reg_904
    );
\x_reg_904_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(13),
      Q => \x_reg_904_reg_n_2_[13]\,
      R => x_reg_904
    );
\x_reg_904_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(14),
      Q => \x_reg_904_reg_n_2_[14]\,
      R => x_reg_904
    );
\x_reg_904_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(15),
      Q => \x_reg_904_reg_n_2_[15]\,
      R => x_reg_904
    );
\x_reg_904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(1),
      Q => \x_reg_904_reg_n_2_[1]\,
      R => x_reg_904
    );
\x_reg_904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(2),
      Q => \x_reg_904_reg_n_2_[2]\,
      R => x_reg_904
    );
\x_reg_904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(3),
      Q => \x_reg_904_reg_n_2_[3]\,
      R => x_reg_904
    );
\x_reg_904_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(4),
      Q => \x_reg_904_reg_n_2_[4]\,
      R => x_reg_904
    );
\x_reg_904_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(5),
      Q => \x_reg_904_reg_n_2_[5]\,
      R => x_reg_904
    );
\x_reg_904_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(6),
      Q => \x_reg_904_reg_n_2_[6]\,
      R => x_reg_904
    );
\x_reg_904_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(7),
      Q => \x_reg_904_reg_n_2_[7]\,
      R => x_reg_904
    );
\x_reg_904_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(8),
      Q => \x_reg_904_reg_n_2_[8]\,
      R => x_reg_904
    );
\x_reg_904_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0),
      D => x_2_reg_4579_reg(9),
      Q => \x_reg_904_reg_n_2_[9]\,
      R => x_reg_904
    );
\yCount_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yCount_V_reg(0),
      O => \yCount_V[0]_i_1_n_2\
    );
\yCount_V[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_reg(0),
      I1 => yCount_V_reg(1),
      O => add_ln691_fu_2122_p2(1)
    );
\yCount_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yCount_V_reg(2),
      I1 => yCount_V_reg(1),
      I2 => yCount_V_reg(0),
      O => add_ln691_fu_2122_p2(2)
    );
\yCount_V[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => yCount_V_reg(3),
      I1 => yCount_V_reg(2),
      I2 => yCount_V_reg(0),
      I3 => yCount_V_reg(1),
      O => add_ln691_fu_2122_p2(3)
    );
\yCount_V[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yCount_V_reg(4),
      I1 => yCount_V_reg(3),
      I2 => yCount_V_reg(1),
      I3 => yCount_V_reg(0),
      I4 => yCount_V_reg(2),
      O => add_ln691_fu_2122_p2(4)
    );
\yCount_V[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => yCount_V_reg(5),
      I1 => yCount_V_reg(4),
      I2 => yCount_V_reg(2),
      I3 => yCount_V_reg(0),
      I4 => yCount_V_reg(1),
      I5 => yCount_V_reg(3),
      O => add_ln691_fu_2122_p2(5)
    );
\yCount_V[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_reg(6),
      I1 => \yCount_V[9]_i_7_n_2\,
      O => add_ln691_fu_2122_p2(6)
    );
\yCount_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yCount_V_reg(7),
      I1 => yCount_V_reg(6),
      I2 => \yCount_V[9]_i_7_n_2\,
      O => add_ln691_fu_2122_p2(7)
    );
\yCount_V[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => yCount_V_reg(8),
      I1 => yCount_V_reg(7),
      I2 => \yCount_V[9]_i_7_n_2\,
      I3 => yCount_V_reg(6),
      O => add_ln691_fu_2122_p2(8)
    );
\yCount_V[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F444444444444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => \yCount_V[9]_i_4_n_2\,
      I2 => \yCount_V_3[9]_i_5_n_2\,
      I3 => icmp_ln878_fu_2106_p2,
      I4 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I5 => \yCount_V[9]_i_6_n_2\,
      O => yCount_V
    );
\yCount_V[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => add5_i_fu_1436_p2(9),
      I1 => add5_i_fu_1436_p2(8),
      I2 => add5_i_fu_1436_p2(6),
      I3 => \yCount_V_3[9]_i_23_n_2\,
      I4 => add5_i_fu_1436_p2(5),
      I5 => add5_i_fu_1436_p2(7),
      O => \yCount_V[9]_i_10_n_2\
    );
\yCount_V[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => add5_i_fu_1436_p2(9),
      I1 => yCount_V_reg(9),
      I2 => \yCount_V_3[9]_i_21_n_2\,
      I3 => add5_i_fu_1436_p2(7),
      I4 => add5_i_fu_1436_p2(8),
      I5 => yCount_V_reg(8),
      O => \yCount_V[9]_i_11_n_2\
    );
\yCount_V[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => yCount_V_reg(7),
      I1 => add5_i_fu_1436_p2(5),
      I2 => \yCount_V_3[9]_i_23_n_2\,
      I3 => add5_i_fu_1436_p2(6),
      I4 => add5_i_fu_1436_p2(7),
      I5 => yCount_V_reg(6),
      O => \yCount_V[9]_i_12_n_2\
    );
\yCount_V[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => yCount_V_reg(5),
      I1 => add5_i_fu_1436_p2(3),
      I2 => \yCount_V_3[9]_i_25_n_2\,
      I3 => add5_i_fu_1436_p2(4),
      I4 => add5_i_fu_1436_p2(5),
      I5 => yCount_V_reg(4),
      O => \yCount_V[9]_i_13_n_2\
    );
\yCount_V[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540001FD555403"
    )
        port map (
      I0 => yCount_V_reg(3),
      I1 => add5_i_fu_1436_p2(0),
      I2 => add5_i_fu_1436_p2(1),
      I3 => add5_i_fu_1436_p2(2),
      I4 => add5_i_fu_1436_p2(3),
      I5 => yCount_V_reg(2),
      O => \yCount_V[9]_i_14_n_2\
    );
\yCount_V[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4153"
    )
        port map (
      I0 => yCount_V_reg(1),
      I1 => add5_i_fu_1436_p2(0),
      I2 => add5_i_fu_1436_p2(1),
      I3 => yCount_V_reg(0),
      O => \yCount_V[9]_i_15_n_2\
    );
\yCount_V[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => add5_i_fu_1436_p2(7),
      I1 => yCount_V_reg(7),
      I2 => \yCount_V_3[9]_i_23_n_2\,
      I3 => add5_i_fu_1436_p2(5),
      I4 => add5_i_fu_1436_p2(6),
      I5 => yCount_V_reg(6),
      O => \yCount_V[9]_i_16_n_2\
    );
\yCount_V[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => add5_i_fu_1436_p2(5),
      I1 => yCount_V_reg(5),
      I2 => \yCount_V_3[9]_i_25_n_2\,
      I3 => add5_i_fu_1436_p2(3),
      I4 => add5_i_fu_1436_p2(4),
      I5 => yCount_V_reg(4),
      O => \yCount_V[9]_i_17_n_2\
    );
\yCount_V[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990000600099990"
    )
        port map (
      I0 => add5_i_fu_1436_p2(3),
      I1 => yCount_V_reg(3),
      I2 => add5_i_fu_1436_p2(1),
      I3 => add5_i_fu_1436_p2(0),
      I4 => add5_i_fu_1436_p2(2),
      I5 => yCount_V_reg(2),
      O => \yCount_V[9]_i_18_n_2\
    );
\yCount_V[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0960"
    )
        port map (
      I0 => add5_i_fu_1436_p2(1),
      I1 => yCount_V_reg(1),
      I2 => yCount_V_reg(0),
      I3 => add5_i_fu_1436_p2(0),
      O => \yCount_V[9]_i_19_n_2\
    );
\yCount_V[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => icmp_ln1386_reg_4641,
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln878_fu_2106_p2,
      I5 => \yCount_V_3[9]_i_5_n_2\,
      O => yCount_V0
    );
\yCount_V[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yCount_V_reg(9),
      I1 => yCount_V_reg(8),
      I2 => yCount_V_reg(6),
      I3 => \yCount_V[9]_i_7_n_2\,
      I4 => yCount_V_reg(7),
      O => add_ln691_fu_2122_p2(9)
    );
\yCount_V[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I2 => bckgndYUV_full_n,
      I3 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      O => \yCount_V[9]_i_4_n_2\
    );
\yCount_V[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln878_4_reg_4702_reg[0]_0\,
      I2 => icmp_ln1386_reg_4641,
      O => \yCount_V[9]_i_6_n_2\
    );
\yCount_V[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => yCount_V_reg(4),
      I1 => yCount_V_reg(2),
      I2 => yCount_V_reg(0),
      I3 => yCount_V_reg(1),
      I4 => yCount_V_reg(3),
      I5 => yCount_V_reg(5),
      O => \yCount_V[9]_i_7_n_2\
    );
\yCount_V[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => yCount_V_reg(9),
      I1 => add5_i_fu_1436_p2(7),
      I2 => \yCount_V_3[9]_i_21_n_2\,
      I3 => add5_i_fu_1436_p2(8),
      I4 => add5_i_fu_1436_p2(9),
      I5 => yCount_V_reg(8),
      O => \yCount_V[9]_i_9_n_2\
    );
\yCount_V_3[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => yCount_V_3_reg(0),
      O => \yCount_V_3[0]_i_1_n_2\
    );
\yCount_V_3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_3_reg(0),
      I1 => yCount_V_3_reg(1),
      O => add_ln691_3_fu_2054_p2(1)
    );
\yCount_V_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yCount_V_3_reg(2),
      I1 => yCount_V_3_reg(1),
      I2 => yCount_V_3_reg(0),
      O => add_ln691_3_fu_2054_p2(2)
    );
\yCount_V_3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => yCount_V_3_reg(3),
      I1 => yCount_V_3_reg(2),
      I2 => yCount_V_3_reg(0),
      I3 => yCount_V_3_reg(1),
      O => add_ln691_3_fu_2054_p2(3)
    );
\yCount_V_3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yCount_V_3_reg(4),
      I1 => yCount_V_3_reg(3),
      I2 => yCount_V_3_reg(1),
      I3 => yCount_V_3_reg(0),
      I4 => yCount_V_3_reg(2),
      O => add_ln691_3_fu_2054_p2(4)
    );
\yCount_V_3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => yCount_V_3_reg(5),
      I1 => yCount_V_3_reg(4),
      I2 => yCount_V_3_reg(2),
      I3 => yCount_V_3_reg(0),
      I4 => yCount_V_3_reg(1),
      I5 => yCount_V_3_reg(3),
      O => add_ln691_3_fu_2054_p2(5)
    );
\yCount_V_3[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => yCount_V_3_reg(6),
      I1 => \yCount_V_3[9]_i_7_n_2\,
      O => add_ln691_3_fu_2054_p2(6)
    );
\yCount_V_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => yCount_V_3_reg(7),
      I1 => yCount_V_3_reg(6),
      I2 => \yCount_V_3[9]_i_7_n_2\,
      O => add_ln691_3_fu_2054_p2(7)
    );
\yCount_V_3[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => yCount_V_3_reg(8),
      I1 => yCount_V_3_reg(7),
      I2 => \yCount_V_3[9]_i_7_n_2\,
      I3 => yCount_V_3_reg(6),
      O => add_ln691_3_fu_2054_p2(8)
    );
\yCount_V_3[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF01"
    )
        port map (
      I0 => cmp11_i304_fu_1721_p2,
      I1 => \hBarSel_3_reg[0]_0\,
      I2 => \^ap_cs_fsm_reg[2]_1\,
      I3 => \yCount_V_3[9]_i_4_n_2\,
      I4 => yCount_V_30,
      O => yCount_V_3
    );
\yCount_V_3[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => add5_i_fu_1436_p2(9),
      I1 => add5_i_fu_1436_p2(8),
      I2 => add5_i_fu_1436_p2(6),
      I3 => \yCount_V_3[9]_i_23_n_2\,
      I4 => add5_i_fu_1436_p2(5),
      I5 => add5_i_fu_1436_p2(7),
      O => \yCount_V_3[9]_i_10_n_2\
    );
\yCount_V_3[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => add5_i_fu_1436_p2(9),
      I1 => yCount_V_3_reg(9),
      I2 => \yCount_V_3[9]_i_21_n_2\,
      I3 => add5_i_fu_1436_p2(7),
      I4 => add5_i_fu_1436_p2(8),
      I5 => yCount_V_3_reg(8),
      O => \yCount_V_3[9]_i_11_n_2\
    );
\yCount_V_3[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => yCount_V_3_reg(7),
      I1 => add5_i_fu_1436_p2(5),
      I2 => \yCount_V_3[9]_i_23_n_2\,
      I3 => add5_i_fu_1436_p2(6),
      I4 => add5_i_fu_1436_p2(7),
      I5 => yCount_V_3_reg(6),
      O => \yCount_V_3[9]_i_12_n_2\
    );
\yCount_V_3[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => yCount_V_3_reg(5),
      I1 => add5_i_fu_1436_p2(3),
      I2 => \yCount_V_3[9]_i_25_n_2\,
      I3 => add5_i_fu_1436_p2(4),
      I4 => add5_i_fu_1436_p2(5),
      I5 => yCount_V_3_reg(4),
      O => \yCount_V_3[9]_i_13_n_2\
    );
\yCount_V_3[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55540001FD555403"
    )
        port map (
      I0 => yCount_V_3_reg(3),
      I1 => add5_i_fu_1436_p2(0),
      I2 => add5_i_fu_1436_p2(1),
      I3 => add5_i_fu_1436_p2(2),
      I4 => add5_i_fu_1436_p2(3),
      I5 => yCount_V_3_reg(2),
      O => \yCount_V_3[9]_i_14_n_2\
    );
\yCount_V_3[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4153"
    )
        port map (
      I0 => yCount_V_3_reg(1),
      I1 => add5_i_fu_1436_p2(0),
      I2 => add5_i_fu_1436_p2(1),
      I3 => yCount_V_3_reg(0),
      O => \yCount_V_3[9]_i_15_n_2\
    );
\yCount_V_3[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => add5_i_fu_1436_p2(7),
      I1 => yCount_V_3_reg(7),
      I2 => \yCount_V_3[9]_i_23_n_2\,
      I3 => add5_i_fu_1436_p2(5),
      I4 => add5_i_fu_1436_p2(6),
      I5 => yCount_V_3_reg(6),
      O => \yCount_V_3[9]_i_16_n_2\
    );
\yCount_V_3[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9909006000909909"
    )
        port map (
      I0 => add5_i_fu_1436_p2(5),
      I1 => yCount_V_3_reg(5),
      I2 => \yCount_V_3[9]_i_25_n_2\,
      I3 => add5_i_fu_1436_p2(3),
      I4 => add5_i_fu_1436_p2(4),
      I5 => yCount_V_3_reg(4),
      O => \yCount_V_3[9]_i_17_n_2\
    );
\yCount_V_3[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990000600099990"
    )
        port map (
      I0 => add5_i_fu_1436_p2(3),
      I1 => yCount_V_3_reg(3),
      I2 => add5_i_fu_1436_p2(1),
      I3 => add5_i_fu_1436_p2(0),
      I4 => add5_i_fu_1436_p2(2),
      I5 => yCount_V_3_reg(2),
      O => \yCount_V_3[9]_i_18_n_2\
    );
\yCount_V_3[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => add5_i_fu_1436_p2(1),
      I1 => yCount_V_3_reg(1),
      I2 => add5_i_fu_1436_p2(0),
      I3 => yCount_V_3_reg(0),
      O => \yCount_V_3[9]_i_19_n_2\
    );
\yCount_V_3[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I1 => \yCount_V_3[9]_i_5_n_2\,
      I2 => icmp_ln878_2_fu_2038_p2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => icmp_ln1545_reg_4622,
      I5 => \vBarSel_2_reg[0]_0\,
      O => yCount_V_30
    );
\yCount_V_3[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => add5_i_fu_1436_p2(5),
      I1 => \yCount_V_3[9]_i_23_n_2\,
      I2 => add5_i_fu_1436_p2(6),
      O => \yCount_V_3[9]_i_21_n_2\
    );
\yCount_V_3[9]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add5_i_fu_1436_p2(3),
      I1 => add5_i_fu_1436_p2(0),
      I2 => add5_i_fu_1436_p2(1),
      I3 => add5_i_fu_1436_p2(2),
      I4 => add5_i_fu_1436_p2(4),
      O => \yCount_V_3[9]_i_23_n_2\
    );
\yCount_V_3[9]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add5_i_fu_1436_p2(0),
      I1 => add5_i_fu_1436_p2(1),
      I2 => add5_i_fu_1436_p2(2),
      O => \yCount_V_3[9]_i_25_n_2\
    );
\yCount_V_3[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => yCount_V_3_reg(9),
      I1 => yCount_V_3_reg(8),
      I2 => yCount_V_3_reg(6),
      I3 => \yCount_V_3[9]_i_7_n_2\,
      I4 => yCount_V_3_reg(7),
      O => add_ln691_3_fu_2054_p2(9)
    );
\yCount_V_3[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \yCount_V_3[9]_i_5_n_2\,
      I1 => \vBarSel_2_reg[0]_0\,
      I2 => icmp_ln878_2_fu_2038_p2,
      I3 => \icmp_ln1089_reg_4609_reg_n_2_[0]\,
      I4 => icmp_ln1545_reg_4622,
      I5 => ap_enable_reg_pp0_iter1,
      O => \yCount_V_3[9]_i_4_n_2\
    );
\yCount_V_3[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln527_reg_4605_reg_n_2_[0]\,
      I1 => grp_fu_3999_ce,
      O => \yCount_V_3[9]_i_5_n_2\
    );
\yCount_V_3[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => yCount_V_3_reg(4),
      I1 => yCount_V_3_reg(2),
      I2 => yCount_V_3_reg(0),
      I3 => yCount_V_3_reg(1),
      I4 => yCount_V_3_reg(3),
      I5 => yCount_V_3_reg(5),
      O => \yCount_V_3[9]_i_7_n_2\
    );
\yCount_V_3[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450010DF554530"
    )
        port map (
      I0 => yCount_V_3_reg(9),
      I1 => add5_i_fu_1436_p2(7),
      I2 => \yCount_V_3[9]_i_21_n_2\,
      I3 => add5_i_fu_1436_p2(8),
      I4 => add5_i_fu_1436_p2(9),
      I5 => yCount_V_3_reg(8),
      O => \yCount_V_3[9]_i_9_n_2\
    );
\yCount_V_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => \yCount_V_3[0]_i_1_n_2\,
      Q => yCount_V_3_reg(0),
      R => yCount_V_3
    );
\yCount_V_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(1),
      Q => yCount_V_3_reg(1),
      R => yCount_V_3
    );
\yCount_V_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(2),
      Q => yCount_V_3_reg(2),
      R => yCount_V_3
    );
\yCount_V_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(3),
      Q => yCount_V_3_reg(3),
      R => yCount_V_3
    );
\yCount_V_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(4),
      Q => yCount_V_3_reg(4),
      R => yCount_V_3
    );
\yCount_V_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(5),
      Q => yCount_V_3_reg(5),
      R => yCount_V_3
    );
\yCount_V_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(6),
      Q => yCount_V_3_reg(6),
      R => yCount_V_3
    );
\yCount_V_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(7),
      Q => yCount_V_3_reg(7),
      R => yCount_V_3
    );
\yCount_V_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(8),
      Q => yCount_V_3_reg(8),
      R => yCount_V_3
    );
\yCount_V_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V_30,
      D => add_ln691_3_fu_2054_p2(9),
      Q => yCount_V_3_reg(9),
      R => yCount_V_3
    );
\yCount_V_3_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \yCount_V_3_reg[9]_i_8_n_2\,
      CO(3 downto 2) => \NLW_yCount_V_3_reg[9]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln878_2_fu_2038_p2,
      CO(0) => \yCount_V_3_reg[9]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \yCount_V_3[9]_i_9_n_2\,
      O(3 downto 0) => \NLW_yCount_V_3_reg[9]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \yCount_V_3[9]_i_10_n_2\,
      S(0) => \yCount_V_3[9]_i_11_n_2\
    );
\yCount_V_3_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \yCount_V_3_reg[9]_i_8_n_2\,
      CO(2) => \yCount_V_3_reg[9]_i_8_n_3\,
      CO(1) => \yCount_V_3_reg[9]_i_8_n_4\,
      CO(0) => \yCount_V_3_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3) => \yCount_V_3[9]_i_12_n_2\,
      DI(2) => \yCount_V_3[9]_i_13_n_2\,
      DI(1) => \yCount_V_3[9]_i_14_n_2\,
      DI(0) => \yCount_V_3[9]_i_15_n_2\,
      O(3 downto 0) => \NLW_yCount_V_3_reg[9]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \yCount_V_3[9]_i_16_n_2\,
      S(2) => \yCount_V_3[9]_i_17_n_2\,
      S(1) => \yCount_V_3[9]_i_18_n_2\,
      S(0) => \yCount_V_3[9]_i_19_n_2\
    );
\yCount_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => \yCount_V[0]_i_1_n_2\,
      Q => yCount_V_reg(0),
      R => yCount_V
    );
\yCount_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(1),
      Q => yCount_V_reg(1),
      R => yCount_V
    );
\yCount_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(2),
      Q => yCount_V_reg(2),
      R => yCount_V
    );
\yCount_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(3),
      Q => yCount_V_reg(3),
      R => yCount_V
    );
\yCount_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(4),
      Q => yCount_V_reg(4),
      R => yCount_V
    );
\yCount_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(5),
      Q => yCount_V_reg(5),
      R => yCount_V
    );
\yCount_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(6),
      Q => yCount_V_reg(6),
      R => yCount_V
    );
\yCount_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(7),
      Q => yCount_V_reg(7),
      R => yCount_V
    );
\yCount_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(8),
      Q => yCount_V_reg(8),
      R => yCount_V
    );
\yCount_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => yCount_V0,
      D => add_ln691_fu_2122_p2(9),
      Q => yCount_V_reg(9),
      R => yCount_V
    );
\yCount_V_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \yCount_V_reg[9]_i_8_n_2\,
      CO(3 downto 2) => \NLW_yCount_V_reg[9]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln878_fu_2106_p2,
      CO(0) => \yCount_V_reg[9]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \yCount_V[9]_i_9_n_2\,
      O(3 downto 0) => \NLW_yCount_V_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \yCount_V[9]_i_10_n_2\,
      S(0) => \yCount_V[9]_i_11_n_2\
    );
\yCount_V_reg[9]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \yCount_V_reg[9]_i_8_n_2\,
      CO(2) => \yCount_V_reg[9]_i_8_n_3\,
      CO(1) => \yCount_V_reg[9]_i_8_n_4\,
      CO(0) => \yCount_V_reg[9]_i_8_n_5\,
      CYINIT => '0',
      DI(3) => \yCount_V[9]_i_12_n_2\,
      DI(2) => \yCount_V[9]_i_13_n_2\,
      DI(1) => \yCount_V[9]_i_14_n_2\,
      DI(0) => \yCount_V[9]_i_15_n_2\,
      O(3 downto 0) => \NLW_yCount_V_reg[9]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \yCount_V[9]_i_16_n_2\,
      S(2) => \yCount_V[9]_i_17_n_2\,
      S(1) => \yCount_V[9]_i_18_n_2\,
      S(0) => \yCount_V[9]_i_19_n_2\
    );
\y_2_reg_4520[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_reg_892_reg[15]_0\(0),
      O => y_2_fu_1706_p2(0)
    );
\y_2_reg_4520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(0),
      Q => y_2_reg_4520(0),
      R => '0'
    );
\y_2_reg_4520_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(10),
      Q => y_2_reg_4520(10),
      R => '0'
    );
\y_2_reg_4520_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(11),
      Q => y_2_reg_4520(11),
      R => '0'
    );
\y_2_reg_4520_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(12),
      Q => y_2_reg_4520(12),
      R => '0'
    );
\y_2_reg_4520_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_4520_reg[8]_i_1_n_2\,
      CO(3) => \y_2_reg_4520_reg[12]_i_1_n_2\,
      CO(2) => \y_2_reg_4520_reg[12]_i_1_n_3\,
      CO(1) => \y_2_reg_4520_reg[12]_i_1_n_4\,
      CO(0) => \y_2_reg_4520_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_1706_p2(12 downto 9),
      S(3) => \y_reg_892_reg_n_2_[12]\,
      S(2) => \y_reg_892_reg_n_2_[11]\,
      S(1) => \y_reg_892_reg_n_2_[10]\,
      S(0) => \y_reg_892_reg_n_2_[9]\
    );
\y_2_reg_4520_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(13),
      Q => y_2_reg_4520(13),
      R => '0'
    );
\y_2_reg_4520_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(14),
      Q => y_2_reg_4520(14),
      R => '0'
    );
\y_2_reg_4520_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(15),
      Q => y_2_reg_4520(15),
      R => '0'
    );
\y_2_reg_4520_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_4520_reg[12]_i_1_n_2\,
      CO(3 downto 2) => \NLW_y_2_reg_4520_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_2_reg_4520_reg[15]_i_1_n_4\,
      CO(0) => \y_2_reg_4520_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_y_2_reg_4520_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => y_2_fu_1706_p2(15 downto 13),
      S(3) => '0',
      S(2) => \^y_reg_892_reg[15]_0\(3),
      S(1) => \y_reg_892_reg_n_2_[14]\,
      S(0) => \y_reg_892_reg_n_2_[13]\
    );
\y_2_reg_4520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(1),
      Q => y_2_reg_4520(1),
      R => '0'
    );
\y_2_reg_4520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(2),
      Q => y_2_reg_4520(2),
      R => '0'
    );
\y_2_reg_4520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(3),
      Q => y_2_reg_4520(3),
      R => '0'
    );
\y_2_reg_4520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(4),
      Q => y_2_reg_4520(4),
      R => '0'
    );
\y_2_reg_4520_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_2_reg_4520_reg[4]_i_1_n_2\,
      CO(2) => \y_2_reg_4520_reg[4]_i_1_n_3\,
      CO(1) => \y_2_reg_4520_reg[4]_i_1_n_4\,
      CO(0) => \y_2_reg_4520_reg[4]_i_1_n_5\,
      CYINIT => \^y_reg_892_reg[15]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_1706_p2(4 downto 1),
      S(3) => \y_reg_892_reg_n_2_[4]\,
      S(2) => \y_reg_892_reg_n_2_[3]\,
      S(1 downto 0) => \^y_reg_892_reg[15]_0\(2 downto 1)
    );
\y_2_reg_4520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(5),
      Q => y_2_reg_4520(5),
      R => '0'
    );
\y_2_reg_4520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(6),
      Q => y_2_reg_4520(6),
      R => '0'
    );
\y_2_reg_4520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(7),
      Q => y_2_reg_4520(7),
      R => '0'
    );
\y_2_reg_4520_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(8),
      Q => y_2_reg_4520(8),
      R => '0'
    );
\y_2_reg_4520_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_2_reg_4520_reg[4]_i_1_n_2\,
      CO(3) => \y_2_reg_4520_reg[8]_i_1_n_2\,
      CO(2) => \y_2_reg_4520_reg[8]_i_1_n_3\,
      CO(1) => \y_2_reg_4520_reg[8]_i_1_n_4\,
      CO(0) => \y_2_reg_4520_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => y_2_fu_1706_p2(8 downto 5),
      S(3) => \y_reg_892_reg_n_2_[8]\,
      S(2 downto 1) => Sel_fu_1727_p4(1 downto 0),
      S(0) => \y_reg_892_reg_n_2_[5]\
    );
\y_2_reg_4520_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_1706_p2(9),
      Q => y_2_reg_4520(9),
      R => '0'
    );
\y_reg_892[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_CS_fsm_state21,
      O => y_reg_892
    );
\y_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(0),
      Q => \^y_reg_892_reg[15]_0\(0),
      R => y_reg_892
    );
\y_reg_892_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(10),
      Q => \y_reg_892_reg_n_2_[10]\,
      R => y_reg_892
    );
\y_reg_892_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(11),
      Q => \y_reg_892_reg_n_2_[11]\,
      R => y_reg_892
    );
\y_reg_892_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(12),
      Q => \y_reg_892_reg_n_2_[12]\,
      R => y_reg_892
    );
\y_reg_892_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(13),
      Q => \y_reg_892_reg_n_2_[13]\,
      R => y_reg_892
    );
\y_reg_892_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(14),
      Q => \y_reg_892_reg_n_2_[14]\,
      R => y_reg_892
    );
\y_reg_892_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(15),
      Q => \^y_reg_892_reg[15]_0\(3),
      R => y_reg_892
    );
\y_reg_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(1),
      Q => \^y_reg_892_reg[15]_0\(1),
      R => y_reg_892
    );
\y_reg_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(2),
      Q => \^y_reg_892_reg[15]_0\(2),
      R => y_reg_892
    );
\y_reg_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(3),
      Q => \y_reg_892_reg_n_2_[3]\,
      R => y_reg_892
    );
\y_reg_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(4),
      Q => \y_reg_892_reg_n_2_[4]\,
      R => y_reg_892
    );
\y_reg_892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(5),
      Q => \y_reg_892_reg_n_2_[5]\,
      R => y_reg_892
    );
\y_reg_892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(6),
      Q => Sel_fu_1727_p4(0),
      R => y_reg_892
    );
\y_reg_892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(7),
      Q => Sel_fu_1727_p4(1),
      R => y_reg_892
    );
\y_reg_892_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(8),
      Q => \y_reg_892_reg_n_2_[8]\,
      R => y_reg_892
    );
\y_reg_892_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_2_reg_4520(9),
      Q => \y_reg_892_reg_n_2_[9]\,
      R => y_reg_892
    );
\zonePlateVAddr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(11),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[11]_i_2_n_2\
    );
\zonePlateVAddr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(10),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[11]_i_3_n_2\
    );
\zonePlateVAddr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(9),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[11]_i_4_n_2\
    );
\zonePlateVAddr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(8),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[11]_i_5_n_2\
    );
\zonePlateVAddr[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(11),
      I1 => \^zoneplatevdelta_reg[15]_0\(11),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      O => \zonePlateVAddr[11]_i_6_n_2\
    );
\zonePlateVAddr[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(10),
      I1 => \^zoneplatevdelta_reg[15]_0\(10),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      O => \zonePlateVAddr[11]_i_7_n_2\
    );
\zonePlateVAddr[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(9),
      I1 => \^zoneplatevdelta_reg[15]_0\(9),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => rampStart_1_reg_4487(1),
      O => \zonePlateVAddr[11]_i_8_n_2\
    );
\zonePlateVAddr[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(8),
      I1 => \^zoneplatevdelta_reg[15]_0\(8),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      O => \zonePlateVAddr[11]_i_9_n_2\
    );
\zonePlateVAddr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111F11111111111"
    )
        port map (
      I0 => \zonePlateVDelta[15]_i_3_n_2\,
      I1 => \^internal_full_n_reg\,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I5 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => zonePlateVAddr
    );
\zonePlateVAddr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(14),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[15]_i_3_n_2\
    );
\zonePlateVAddr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(13),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[15]_i_4_n_2\
    );
\zonePlateVAddr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(12),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[15]_i_5_n_2\
    );
\zonePlateVAddr[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(15),
      I1 => \^zoneplatevdelta_reg[15]_0\(15),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(6),
      O => \zonePlateVAddr[15]_i_6_n_2\
    );
\zonePlateVAddr[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(14),
      I1 => \^zoneplatevdelta_reg[15]_0\(14),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      O => \zonePlateVAddr[15]_i_7_n_2\
    );
\zonePlateVAddr[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(13),
      I1 => \^zoneplatevdelta_reg[15]_0\(13),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      O => \zonePlateVAddr[15]_i_8_n_2\
    );
\zonePlateVAddr[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F66666660666666"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(12),
      I1 => \^zoneplatevdelta_reg[15]_0\(12),
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I3 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      O => \zonePlateVAddr[15]_i_9_n_2\
    );
\zonePlateVAddr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(3),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[3]_i_2_n_2\
    );
\zonePlateVAddr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(2),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[3]_i_3_n_2\
    );
\zonePlateVAddr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(1),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[3]_i_4_n_2\
    );
\zonePlateVAddr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(0),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[3]_i_5_n_2\
    );
\zonePlateVAddr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(3),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(3),
      O => \zonePlateVAddr[3]_i_6_n_2\
    );
\zonePlateVAddr[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(2),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(2),
      O => \zonePlateVAddr[3]_i_7_n_2\
    );
\zonePlateVAddr[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(1),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(1),
      O => \zonePlateVAddr[3]_i_8_n_2\
    );
\zonePlateVAddr[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(0),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(0),
      O => \zonePlateVAddr[3]_i_9_n_2\
    );
\zonePlateVAddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(7),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[7]_i_2_n_2\
    );
\zonePlateVAddr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(6),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[7]_i_3_n_2\
    );
\zonePlateVAddr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(5),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[7]_i_4_n_2\
    );
\zonePlateVAddr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(4),
      I1 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      O => \zonePlateVAddr[7]_i_5_n_2\
    );
\zonePlateVAddr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(7),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(7),
      O => \zonePlateVAddr[7]_i_6_n_2\
    );
\zonePlateVAddr[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(6),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(6),
      O => \zonePlateVAddr[7]_i_7_n_2\
    );
\zonePlateVAddr[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(5),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(5),
      O => \zonePlateVAddr[7]_i_8_n_2\
    );
\zonePlateVAddr[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5515AA2A"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(4),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I3 => icmp_ln527_reg_4605_pp0_iter3_reg,
      I4 => \^zoneplatevdelta_reg[15]_0\(4),
      O => \zonePlateVAddr[7]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[0]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(0),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[0]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[10]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(1),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(10),
      O => \zonePlateVAddr_loc_0_fu_442[10]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[11]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(2),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(11),
      O => \zonePlateVAddr_loc_0_fu_442[11]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(11),
      I1 => zonePlateVAddr_loc_0_fu_442(11),
      O => \zonePlateVAddr_loc_0_fu_442[11]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(10),
      I1 => zonePlateVAddr_loc_0_fu_442(10),
      O => \zonePlateVAddr_loc_0_fu_442[11]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(9),
      I1 => zonePlateVAddr_loc_0_fu_442(9),
      O => \zonePlateVAddr_loc_0_fu_442[11]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(8),
      I1 => zonePlateVAddr_loc_0_fu_442(8),
      O => \zonePlateVAddr_loc_0_fu_442[11]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[12]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(3),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(12),
      O => \zonePlateVAddr_loc_0_fu_442[12]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[13]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(4),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(13),
      O => \zonePlateVAddr_loc_0_fu_442[13]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[14]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(5),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(14),
      O => \zonePlateVAddr_loc_0_fu_442[14]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => zonePlateVAddr,
      O => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[15]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(6),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(15),
      O => \zonePlateVAddr_loc_0_fu_442[15]_i_2_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => icmp_ln1342_reg_4645_pp0_iter3_reg,
      I2 => icmp_ln527_reg_4605_pp0_iter3_reg,
      O => ap_condition_3977
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(15),
      I1 => \^zoneplatevdelta_reg[15]_0\(15),
      O => \zonePlateVAddr_loc_0_fu_442[15]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(14),
      I1 => zonePlateVAddr_loc_0_fu_442(14),
      O => \zonePlateVAddr_loc_0_fu_442[15]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(13),
      I1 => zonePlateVAddr_loc_0_fu_442(13),
      O => \zonePlateVAddr_loc_0_fu_442[15]_i_7_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(12),
      I1 => zonePlateVAddr_loc_0_fu_442(12),
      O => \zonePlateVAddr_loc_0_fu_442[15]_i_8_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[1]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(1),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[1]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[2]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(2),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[2]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[3]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(3),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[3]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(3),
      I1 => zonePlateVAddr_loc_0_fu_442(3),
      O => \zonePlateVAddr_loc_0_fu_442[3]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(2),
      I1 => zonePlateVAddr_loc_0_fu_442(2),
      O => \zonePlateVAddr_loc_0_fu_442[3]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(1),
      I1 => zonePlateVAddr_loc_0_fu_442(1),
      O => \zonePlateVAddr_loc_0_fu_442[3]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(0),
      I1 => zonePlateVAddr_loc_0_fu_442(0),
      O => \zonePlateVAddr_loc_0_fu_442[3]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[4]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(4),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[4]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[5]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(5),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[5]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[6]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(6),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[6]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B8B8"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[7]\,
      I1 => ap_NS_fsm1,
      I2 => add_ln1352_fu_2364_p2(7),
      I3 => ap_condition_3977,
      I4 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => \zonePlateVAddr_loc_0_fu_442[7]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(7),
      I1 => zonePlateVAddr_loc_0_fu_442(7),
      O => \zonePlateVAddr_loc_0_fu_442[7]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(6),
      I1 => zonePlateVAddr_loc_0_fu_442(6),
      O => \zonePlateVAddr_loc_0_fu_442[7]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(5),
      I1 => zonePlateVAddr_loc_0_fu_442(5),
      O => \zonePlateVAddr_loc_0_fu_442[7]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(4),
      I1 => zonePlateVAddr_loc_0_fu_442(4),
      O => \zonePlateVAddr_loc_0_fu_442[7]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[8]\,
      I1 => ap_NS_fsm1,
      I2 => \^rampstart_1_reg_4487_reg[7]_0\(0),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(8),
      O => \zonePlateVAddr_loc_0_fu_442[8]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \zonePlateVAddr_reg_n_2_[9]\,
      I1 => ap_NS_fsm1,
      I2 => rampStart_1_reg_4487(1),
      I3 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      I4 => ap_condition_3977,
      I5 => add_ln1352_fu_2364_p2(9),
      O => \zonePlateVAddr_loc_0_fu_442[9]_i_1_n_2\
    );
\zonePlateVAddr_loc_0_fu_442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[0]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(0),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[10]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(10),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[11]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(11),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_2\,
      CO(3) => \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_2\,
      CO(2) => \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^zoneplatevdelta_reg[15]_0\(11 downto 8),
      O(3 downto 0) => add_ln1352_fu_2364_p2(11 downto 8),
      S(3) => \zonePlateVAddr_loc_0_fu_442[11]_i_3_n_2\,
      S(2) => \zonePlateVAddr_loc_0_fu_442[11]_i_4_n_2\,
      S(1) => \zonePlateVAddr_loc_0_fu_442[11]_i_5_n_2\,
      S(0) => \zonePlateVAddr_loc_0_fu_442[11]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[12]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(12),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[13]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(13),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[14]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(14),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[15]_i_2_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(15),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_loc_0_fu_442_reg[11]_i_2_n_2\,
      CO(3) => \NLW_zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_fu_442_reg[15]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^zoneplatevdelta_reg[15]_0\(14 downto 12),
      O(3 downto 0) => add_ln1352_fu_2364_p2(15 downto 12),
      S(3) => \zonePlateVAddr_loc_0_fu_442[15]_i_5_n_2\,
      S(2) => \zonePlateVAddr_loc_0_fu_442[15]_i_6_n_2\,
      S(1) => \zonePlateVAddr_loc_0_fu_442[15]_i_7_n_2\,
      S(0) => \zonePlateVAddr_loc_0_fu_442[15]_i_8_n_2\
    );
\zonePlateVAddr_loc_0_fu_442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[1]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(1),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[2]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(2),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[3]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(3),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_2\,
      CO(2) => \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^zoneplatevdelta_reg[15]_0\(3 downto 0),
      O(3 downto 0) => add_ln1352_fu_2364_p2(3 downto 0),
      S(3) => \zonePlateVAddr_loc_0_fu_442[3]_i_3_n_2\,
      S(2) => \zonePlateVAddr_loc_0_fu_442[3]_i_4_n_2\,
      S(1) => \zonePlateVAddr_loc_0_fu_442[3]_i_5_n_2\,
      S(0) => \zonePlateVAddr_loc_0_fu_442[3]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[4]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(4),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[5]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(5),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[6]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(6),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[7]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(7),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_loc_0_fu_442_reg[3]_i_2_n_2\,
      CO(3) => \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_2\,
      CO(2) => \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_fu_442_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^zoneplatevdelta_reg[15]_0\(7 downto 4),
      O(3 downto 0) => add_ln1352_fu_2364_p2(7 downto 4),
      S(3) => \zonePlateVAddr_loc_0_fu_442[7]_i_3_n_2\,
      S(2) => \zonePlateVAddr_loc_0_fu_442[7]_i_4_n_2\,
      S(1) => \zonePlateVAddr_loc_0_fu_442[7]_i_5_n_2\,
      S(0) => \zonePlateVAddr_loc_0_fu_442[7]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_fu_442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[8]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(8),
      R => '0'
    );
\zonePlateVAddr_loc_0_fu_442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2\,
      D => \zonePlateVAddr_loc_0_fu_442[9]_i_1_n_2\,
      Q => zonePlateVAddr_loc_0_fu_442(9),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(11),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_2_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(10),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(9),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(8),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(11),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(11),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(10),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(10),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_7_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(9),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(9),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_8_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(8),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(8),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(14),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(13),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(12),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(15),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(15),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(14),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(14),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_7_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(13),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(13),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_8_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(12),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(12),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(3),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_2_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(2),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(1),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(0),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(3),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(3),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(2),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(2),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_7_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(1),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(1),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_8_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(0),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(0),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(7),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_2_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(6),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_3_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(5),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_4_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => zonePlateVAddr_loc_0_fu_442(4),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_5_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(7),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(7),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_6_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(6),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(6),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_7_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(5),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(5),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_8_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^zoneplatevdelta_reg[15]_0\(4),
      I1 => \zonePlateVDelta[15]_i_3_n_2\,
      I2 => zonePlateVAddr_loc_0_fu_442(4),
      O => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_9\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(0),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_7\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(10),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_6\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(11),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_2\,
      CO(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_2\,
      CO(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_2_n_2\,
      DI(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_3_n_2\,
      DI(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_4_n_2\,
      DI(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_5_n_2\,
      O(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_6\,
      O(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_7\,
      O(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_8\,
      O(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_9\,
      S(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_6_n_2\,
      S(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_7_n_2\,
      S(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_8_n_2\,
      S(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[11]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_9\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(12),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_8\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(13),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_7\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(14),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_6\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(15),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_2\,
      CO(3) => \NLW_zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_3_n_2\,
      DI(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_4_n_2\,
      DI(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_5_n_2\,
      O(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_6\,
      O(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_7\,
      O(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_8\,
      O(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_i_2_n_9\,
      S(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_6_n_2\,
      S(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_7_n_2\,
      S(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_8_n_2\,
      S(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[15]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_8\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(1),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_7\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(2),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_6\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(3),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_2\,
      CO(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_2_n_2\,
      DI(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_3_n_2\,
      DI(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_4_n_2\,
      DI(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_5_n_2\,
      O(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_6\,
      O(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_7\,
      O(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_8\,
      O(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_9\,
      S(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_6_n_2\,
      S(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_7_n_2\,
      S(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_8_n_2\,
      S(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[3]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_9\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(4),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_8\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(5),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_7\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(6),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_6\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(7),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[3]_i_1_n_2\,
      CO(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_2\,
      CO(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_3\,
      CO(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_4\,
      CO(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_2_n_2\,
      DI(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_3_n_2\,
      DI(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_4_n_2\,
      DI(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_5_n_2\,
      O(3) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_6\,
      O(2) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_7\,
      O(1) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_8\,
      O(0) => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[7]_i_1_n_9\,
      S(3) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_6_n_2\,
      S(2) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_7_n_2\,
      S(1) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_8_n_2\,
      S(0) => \zonePlateVAddr_loc_0_load_1_reg_4764[7]_i_9_n_2\
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_9\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(8),
      R => '0'
    );
\zonePlateVAddr_loc_0_load_1_reg_4764_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0),
      D => \zonePlateVAddr_loc_0_load_1_reg_4764_reg[11]_i_1_n_8\,
      Q => zonePlateVAddr_loc_0_load_1_reg_4764(9),
      R => '0'
    );
\zonePlateVAddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[3]_i_1_n_9\,
      Q => \zonePlateVAddr_reg_n_2_[0]\,
      R => '0'
    );
\zonePlateVAddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[11]_i_1_n_7\,
      Q => \zonePlateVAddr_reg_n_2_[10]\,
      R => '0'
    );
\zonePlateVAddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[11]_i_1_n_6\,
      Q => \zonePlateVAddr_reg_n_2_[11]\,
      R => '0'
    );
\zonePlateVAddr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_reg[7]_i_1_n_2\,
      CO(3) => \zonePlateVAddr_reg[11]_i_1_n_2\,
      CO(2) => \zonePlateVAddr_reg[11]_i_1_n_3\,
      CO(1) => \zonePlateVAddr_reg[11]_i_1_n_4\,
      CO(0) => \zonePlateVAddr_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVAddr[11]_i_2_n_2\,
      DI(2) => \zonePlateVAddr[11]_i_3_n_2\,
      DI(1) => \zonePlateVAddr[11]_i_4_n_2\,
      DI(0) => \zonePlateVAddr[11]_i_5_n_2\,
      O(3) => \zonePlateVAddr_reg[11]_i_1_n_6\,
      O(2) => \zonePlateVAddr_reg[11]_i_1_n_7\,
      O(1) => \zonePlateVAddr_reg[11]_i_1_n_8\,
      O(0) => \zonePlateVAddr_reg[11]_i_1_n_9\,
      S(3) => \zonePlateVAddr[11]_i_6_n_2\,
      S(2) => \zonePlateVAddr[11]_i_7_n_2\,
      S(1) => \zonePlateVAddr[11]_i_8_n_2\,
      S(0) => \zonePlateVAddr[11]_i_9_n_2\
    );
\zonePlateVAddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[15]_i_2_n_9\,
      Q => \zonePlateVAddr_reg_n_2_[12]\,
      R => '0'
    );
\zonePlateVAddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[15]_i_2_n_8\,
      Q => \zonePlateVAddr_reg_n_2_[13]\,
      R => '0'
    );
\zonePlateVAddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[15]_i_2_n_7\,
      Q => \zonePlateVAddr_reg_n_2_[14]\,
      R => '0'
    );
\zonePlateVAddr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[15]_i_2_n_6\,
      Q => \zonePlateVAddr_reg_n_2_[15]\,
      R => '0'
    );
\zonePlateVAddr_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_reg[11]_i_1_n_2\,
      CO(3) => \NLW_zonePlateVAddr_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \zonePlateVAddr_reg[15]_i_2_n_3\,
      CO(1) => \zonePlateVAddr_reg[15]_i_2_n_4\,
      CO(0) => \zonePlateVAddr_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \zonePlateVAddr[15]_i_3_n_2\,
      DI(1) => \zonePlateVAddr[15]_i_4_n_2\,
      DI(0) => \zonePlateVAddr[15]_i_5_n_2\,
      O(3) => \zonePlateVAddr_reg[15]_i_2_n_6\,
      O(2) => \zonePlateVAddr_reg[15]_i_2_n_7\,
      O(1) => \zonePlateVAddr_reg[15]_i_2_n_8\,
      O(0) => \zonePlateVAddr_reg[15]_i_2_n_9\,
      S(3) => \zonePlateVAddr[15]_i_6_n_2\,
      S(2) => \zonePlateVAddr[15]_i_7_n_2\,
      S(1) => \zonePlateVAddr[15]_i_8_n_2\,
      S(0) => \zonePlateVAddr[15]_i_9_n_2\
    );
\zonePlateVAddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[3]_i_1_n_8\,
      Q => \zonePlateVAddr_reg_n_2_[1]\,
      R => '0'
    );
\zonePlateVAddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[3]_i_1_n_7\,
      Q => \zonePlateVAddr_reg_n_2_[2]\,
      R => '0'
    );
\zonePlateVAddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[3]_i_1_n_6\,
      Q => \zonePlateVAddr_reg_n_2_[3]\,
      R => '0'
    );
\zonePlateVAddr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zonePlateVAddr_reg[3]_i_1_n_2\,
      CO(2) => \zonePlateVAddr_reg[3]_i_1_n_3\,
      CO(1) => \zonePlateVAddr_reg[3]_i_1_n_4\,
      CO(0) => \zonePlateVAddr_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVAddr[3]_i_2_n_2\,
      DI(2) => \zonePlateVAddr[3]_i_3_n_2\,
      DI(1) => \zonePlateVAddr[3]_i_4_n_2\,
      DI(0) => \zonePlateVAddr[3]_i_5_n_2\,
      O(3) => \zonePlateVAddr_reg[3]_i_1_n_6\,
      O(2) => \zonePlateVAddr_reg[3]_i_1_n_7\,
      O(1) => \zonePlateVAddr_reg[3]_i_1_n_8\,
      O(0) => \zonePlateVAddr_reg[3]_i_1_n_9\,
      S(3) => \zonePlateVAddr[3]_i_6_n_2\,
      S(2) => \zonePlateVAddr[3]_i_7_n_2\,
      S(1) => \zonePlateVAddr[3]_i_8_n_2\,
      S(0) => \zonePlateVAddr[3]_i_9_n_2\
    );
\zonePlateVAddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[7]_i_1_n_9\,
      Q => \zonePlateVAddr_reg_n_2_[4]\,
      R => '0'
    );
\zonePlateVAddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[7]_i_1_n_8\,
      Q => \zonePlateVAddr_reg_n_2_[5]\,
      R => '0'
    );
\zonePlateVAddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[7]_i_1_n_7\,
      Q => \zonePlateVAddr_reg_n_2_[6]\,
      R => '0'
    );
\zonePlateVAddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[7]_i_1_n_6\,
      Q => \zonePlateVAddr_reg_n_2_[7]\,
      R => '0'
    );
\zonePlateVAddr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zonePlateVAddr_reg[3]_i_1_n_2\,
      CO(3) => \zonePlateVAddr_reg[7]_i_1_n_2\,
      CO(2) => \zonePlateVAddr_reg[7]_i_1_n_3\,
      CO(1) => \zonePlateVAddr_reg[7]_i_1_n_4\,
      CO(0) => \zonePlateVAddr_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \zonePlateVAddr[7]_i_2_n_2\,
      DI(2) => \zonePlateVAddr[7]_i_3_n_2\,
      DI(1) => \zonePlateVAddr[7]_i_4_n_2\,
      DI(0) => \zonePlateVAddr[7]_i_5_n_2\,
      O(3) => \zonePlateVAddr_reg[7]_i_1_n_6\,
      O(2) => \zonePlateVAddr_reg[7]_i_1_n_7\,
      O(1) => \zonePlateVAddr_reg[7]_i_1_n_8\,
      O(0) => \zonePlateVAddr_reg[7]_i_1_n_9\,
      S(3) => \zonePlateVAddr[7]_i_6_n_2\,
      S(2) => \zonePlateVAddr[7]_i_7_n_2\,
      S(1) => \zonePlateVAddr[7]_i_8_n_2\,
      S(0) => \zonePlateVAddr[7]_i_9_n_2\
    );
\zonePlateVAddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[11]_i_1_n_9\,
      Q => \zonePlateVAddr_reg_n_2_[8]\,
      R => '0'
    );
\zonePlateVAddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVAddr,
      D => \zonePlateVAddr_reg[11]_i_1_n_8\,
      Q => \zonePlateVAddr_reg_n_2_[9]\,
      R => '0'
    );
\zonePlateVDelta[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF55455545"
    )
        port map (
      I0 => \zonePlateVDelta[15]_i_3_n_2\,
      I1 => bckgndYUV_full_n,
      I2 => \^ap_enable_reg_pp0_iter17_reg_0\,
      I3 => \^icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\,
      I4 => \^ap_cs_fsm_reg[2]_0\,
      I5 => \outpix_val_V_0_18_reg_5196_reg[0]_0\,
      O => zonePlateVDelta
    );
\zonePlateVDelta[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \outpix_val_V_1_1_load_reg_5207_reg[7]_0\,
      I1 => and_ln1348_reg_4649_pp0_iter4_reg,
      I2 => icmp_ln1342_reg_4645_pp0_iter4_reg,
      I3 => ap_enable_reg_pp0_iter5,
      I4 => \^icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\,
      O => \zonePlateVDelta[15]_i_3_n_2\
    );
\zonePlateVDelta[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln527_fu_1863_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \icmp_ln1110_reg_4668[0]_i_2_n_2\,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\zonePlateVDelta_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(0),
      Q => \^zoneplatevdelta_reg[15]_0\(0),
      R => '0'
    );
\zonePlateVDelta_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(10),
      Q => \^zoneplatevdelta_reg[15]_0\(10),
      R => '0'
    );
\zonePlateVDelta_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(11),
      Q => \^zoneplatevdelta_reg[15]_0\(11),
      R => '0'
    );
\zonePlateVDelta_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(12),
      Q => \^zoneplatevdelta_reg[15]_0\(12),
      R => '0'
    );
\zonePlateVDelta_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(13),
      Q => \^zoneplatevdelta_reg[15]_0\(13),
      R => '0'
    );
\zonePlateVDelta_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(14),
      Q => \^zoneplatevdelta_reg[15]_0\(14),
      R => '0'
    );
\zonePlateVDelta_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(15),
      Q => \^zoneplatevdelta_reg[15]_0\(15),
      R => '0'
    );
\zonePlateVDelta_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(1),
      Q => \^zoneplatevdelta_reg[15]_0\(1),
      R => '0'
    );
\zonePlateVDelta_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(2),
      Q => \^zoneplatevdelta_reg[15]_0\(2),
      R => '0'
    );
\zonePlateVDelta_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(3),
      Q => \^zoneplatevdelta_reg[15]_0\(3),
      R => '0'
    );
\zonePlateVDelta_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(4),
      Q => \^zoneplatevdelta_reg[15]_0\(4),
      R => '0'
    );
\zonePlateVDelta_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(5),
      Q => \^zoneplatevdelta_reg[15]_0\(5),
      R => '0'
    );
\zonePlateVDelta_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(6),
      Q => \^zoneplatevdelta_reg[15]_0\(6),
      R => '0'
    );
\zonePlateVDelta_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(7),
      Q => \^zoneplatevdelta_reg[15]_0\(7),
      R => '0'
    );
\zonePlateVDelta_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(8),
      Q => \^zoneplatevdelta_reg[15]_0\(8),
      R => '0'
    );
\zonePlateVDelta_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => zonePlateVDelta,
      D => \zonePlateVDelta_reg[15]_1\(9),
      Q => \^zoneplatevdelta_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    fid_in : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    fid : out STD_LOGIC;
    fid_ap_vld : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "design_1_v_tpg_0_0_v_tpg";
  attribute hls_module : string;
  attribute hls_module of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg : entity is "yes";
end design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg;

architecture STRUCTURE of design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg is
  signal \<const0>\ : STD_LOGIC;
  signal CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal CTRL_s_axi_U_n_101 : STD_LOGIC;
  signal CTRL_s_axi_U_n_102 : STD_LOGIC;
  signal CTRL_s_axi_U_n_103 : STD_LOGIC;
  signal CTRL_s_axi_U_n_104 : STD_LOGIC;
  signal CTRL_s_axi_U_n_105 : STD_LOGIC;
  signal CTRL_s_axi_U_n_106 : STD_LOGIC;
  signal CTRL_s_axi_U_n_107 : STD_LOGIC;
  signal CTRL_s_axi_U_n_108 : STD_LOGIC;
  signal CTRL_s_axi_U_n_109 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_111 : STD_LOGIC;
  signal CTRL_s_axi_U_n_112 : STD_LOGIC;
  signal CTRL_s_axi_U_n_113 : STD_LOGIC;
  signal CTRL_s_axi_U_n_114 : STD_LOGIC;
  signal CTRL_s_axi_U_n_115 : STD_LOGIC;
  signal CTRL_s_axi_U_n_116 : STD_LOGIC;
  signal CTRL_s_axi_U_n_118 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_120 : STD_LOGIC;
  signal CTRL_s_axi_U_n_121 : STD_LOGIC;
  signal CTRL_s_axi_U_n_122 : STD_LOGIC;
  signal CTRL_s_axi_U_n_123 : STD_LOGIC;
  signal CTRL_s_axi_U_n_124 : STD_LOGIC;
  signal CTRL_s_axi_U_n_125 : STD_LOGIC;
  signal CTRL_s_axi_U_n_129 : STD_LOGIC;
  signal CTRL_s_axi_U_n_130 : STD_LOGIC;
  signal CTRL_s_axi_U_n_131 : STD_LOGIC;
  signal CTRL_s_axi_U_n_132 : STD_LOGIC;
  signal CTRL_s_axi_U_n_133 : STD_LOGIC;
  signal CTRL_s_axi_U_n_134 : STD_LOGIC;
  signal CTRL_s_axi_U_n_135 : STD_LOGIC;
  signal CTRL_s_axi_U_n_136 : STD_LOGIC;
  signal CTRL_s_axi_U_n_137 : STD_LOGIC;
  signal CTRL_s_axi_U_n_138 : STD_LOGIC;
  signal CTRL_s_axi_U_n_139 : STD_LOGIC;
  signal CTRL_s_axi_U_n_140 : STD_LOGIC;
  signal CTRL_s_axi_U_n_141 : STD_LOGIC;
  signal CTRL_s_axi_U_n_142 : STD_LOGIC;
  signal CTRL_s_axi_U_n_143 : STD_LOGIC;
  signal CTRL_s_axi_U_n_144 : STD_LOGIC;
  signal CTRL_s_axi_U_n_145 : STD_LOGIC;
  signal CTRL_s_axi_U_n_146 : STD_LOGIC;
  signal CTRL_s_axi_U_n_147 : STD_LOGIC;
  signal CTRL_s_axi_U_n_148 : STD_LOGIC;
  signal CTRL_s_axi_U_n_149 : STD_LOGIC;
  signal CTRL_s_axi_U_n_150 : STD_LOGIC;
  signal CTRL_s_axi_U_n_151 : STD_LOGIC;
  signal CTRL_s_axi_U_n_152 : STD_LOGIC;
  signal CTRL_s_axi_U_n_153 : STD_LOGIC;
  signal CTRL_s_axi_U_n_154 : STD_LOGIC;
  signal CTRL_s_axi_U_n_155 : STD_LOGIC;
  signal CTRL_s_axi_U_n_156 : STD_LOGIC;
  signal CTRL_s_axi_U_n_157 : STD_LOGIC;
  signal CTRL_s_axi_U_n_158 : STD_LOGIC;
  signal CTRL_s_axi_U_n_159 : STD_LOGIC;
  signal CTRL_s_axi_U_n_160 : STD_LOGIC;
  signal CTRL_s_axi_U_n_161 : STD_LOGIC;
  signal CTRL_s_axi_U_n_162 : STD_LOGIC;
  signal CTRL_s_axi_U_n_163 : STD_LOGIC;
  signal CTRL_s_axi_U_n_164 : STD_LOGIC;
  signal CTRL_s_axi_U_n_165 : STD_LOGIC;
  signal CTRL_s_axi_U_n_166 : STD_LOGIC;
  signal CTRL_s_axi_U_n_167 : STD_LOGIC;
  signal CTRL_s_axi_U_n_168 : STD_LOGIC;
  signal CTRL_s_axi_U_n_169 : STD_LOGIC;
  signal CTRL_s_axi_U_n_170 : STD_LOGIC;
  signal CTRL_s_axi_U_n_171 : STD_LOGIC;
  signal CTRL_s_axi_U_n_172 : STD_LOGIC;
  signal CTRL_s_axi_U_n_174 : STD_LOGIC;
  signal CTRL_s_axi_U_n_175 : STD_LOGIC;
  signal CTRL_s_axi_U_n_176 : STD_LOGIC;
  signal CTRL_s_axi_U_n_177 : STD_LOGIC;
  signal CTRL_s_axi_U_n_178 : STD_LOGIC;
  signal CTRL_s_axi_U_n_179 : STD_LOGIC;
  signal CTRL_s_axi_U_n_18 : STD_LOGIC;
  signal CTRL_s_axi_U_n_180 : STD_LOGIC;
  signal CTRL_s_axi_U_n_181 : STD_LOGIC;
  signal CTRL_s_axi_U_n_182 : STD_LOGIC;
  signal CTRL_s_axi_U_n_183 : STD_LOGIC;
  signal CTRL_s_axi_U_n_184 : STD_LOGIC;
  signal CTRL_s_axi_U_n_185 : STD_LOGIC;
  signal CTRL_s_axi_U_n_186 : STD_LOGIC;
  signal CTRL_s_axi_U_n_187 : STD_LOGIC;
  signal CTRL_s_axi_U_n_188 : STD_LOGIC;
  signal CTRL_s_axi_U_n_19 : STD_LOGIC;
  signal CTRL_s_axi_U_n_190 : STD_LOGIC;
  signal CTRL_s_axi_U_n_191 : STD_LOGIC;
  signal CTRL_s_axi_U_n_192 : STD_LOGIC;
  signal CTRL_s_axi_U_n_193 : STD_LOGIC;
  signal CTRL_s_axi_U_n_194 : STD_LOGIC;
  signal CTRL_s_axi_U_n_195 : STD_LOGIC;
  signal CTRL_s_axi_U_n_196 : STD_LOGIC;
  signal CTRL_s_axi_U_n_197 : STD_LOGIC;
  signal CTRL_s_axi_U_n_198 : STD_LOGIC;
  signal CTRL_s_axi_U_n_199 : STD_LOGIC;
  signal CTRL_s_axi_U_n_20 : STD_LOGIC;
  signal CTRL_s_axi_U_n_203 : STD_LOGIC;
  signal CTRL_s_axi_U_n_204 : STD_LOGIC;
  signal CTRL_s_axi_U_n_21 : STD_LOGIC;
  signal CTRL_s_axi_U_n_210 : STD_LOGIC;
  signal CTRL_s_axi_U_n_214 : STD_LOGIC;
  signal CTRL_s_axi_U_n_215 : STD_LOGIC;
  signal CTRL_s_axi_U_n_216 : STD_LOGIC;
  signal CTRL_s_axi_U_n_217 : STD_LOGIC;
  signal CTRL_s_axi_U_n_218 : STD_LOGIC;
  signal CTRL_s_axi_U_n_219 : STD_LOGIC;
  signal CTRL_s_axi_U_n_222 : STD_LOGIC;
  signal CTRL_s_axi_U_n_223 : STD_LOGIC;
  signal CTRL_s_axi_U_n_23 : STD_LOGIC;
  signal CTRL_s_axi_U_n_240 : STD_LOGIC;
  signal CTRL_s_axi_U_n_257 : STD_LOGIC;
  signal CTRL_s_axi_U_n_258 : STD_LOGIC;
  signal CTRL_s_axi_U_n_259 : STD_LOGIC;
  signal CTRL_s_axi_U_n_260 : STD_LOGIC;
  signal CTRL_s_axi_U_n_262 : STD_LOGIC;
  signal CTRL_s_axi_U_n_263 : STD_LOGIC;
  signal CTRL_s_axi_U_n_264 : STD_LOGIC;
  signal CTRL_s_axi_U_n_265 : STD_LOGIC;
  signal CTRL_s_axi_U_n_266 : STD_LOGIC;
  signal CTRL_s_axi_U_n_267 : STD_LOGIC;
  signal CTRL_s_axi_U_n_268 : STD_LOGIC;
  signal CTRL_s_axi_U_n_269 : STD_LOGIC;
  signal CTRL_s_axi_U_n_270 : STD_LOGIC;
  signal CTRL_s_axi_U_n_271 : STD_LOGIC;
  signal CTRL_s_axi_U_n_272 : STD_LOGIC;
  signal CTRL_s_axi_U_n_273 : STD_LOGIC;
  signal CTRL_s_axi_U_n_311 : STD_LOGIC;
  signal CTRL_s_axi_U_n_312 : STD_LOGIC;
  signal CTRL_s_axi_U_n_313 : STD_LOGIC;
  signal CTRL_s_axi_U_n_314 : STD_LOGIC;
  signal CTRL_s_axi_U_n_319 : STD_LOGIC;
  signal CTRL_s_axi_U_n_320 : STD_LOGIC;
  signal CTRL_s_axi_U_n_321 : STD_LOGIC;
  signal CTRL_s_axi_U_n_322 : STD_LOGIC;
  signal CTRL_s_axi_U_n_323 : STD_LOGIC;
  signal CTRL_s_axi_U_n_324 : STD_LOGIC;
  signal CTRL_s_axi_U_n_325 : STD_LOGIC;
  signal CTRL_s_axi_U_n_326 : STD_LOGIC;
  signal CTRL_s_axi_U_n_327 : STD_LOGIC;
  signal CTRL_s_axi_U_n_352 : STD_LOGIC;
  signal CTRL_s_axi_U_n_353 : STD_LOGIC;
  signal CTRL_s_axi_U_n_354 : STD_LOGIC;
  signal CTRL_s_axi_U_n_355 : STD_LOGIC;
  signal CTRL_s_axi_U_n_356 : STD_LOGIC;
  signal CTRL_s_axi_U_n_357 : STD_LOGIC;
  signal CTRL_s_axi_U_n_358 : STD_LOGIC;
  signal CTRL_s_axi_U_n_359 : STD_LOGIC;
  signal CTRL_s_axi_U_n_360 : STD_LOGIC;
  signal CTRL_s_axi_U_n_361 : STD_LOGIC;
  signal CTRL_s_axi_U_n_362 : STD_LOGIC;
  signal CTRL_s_axi_U_n_363 : STD_LOGIC;
  signal CTRL_s_axi_U_n_364 : STD_LOGIC;
  signal CTRL_s_axi_U_n_365 : STD_LOGIC;
  signal CTRL_s_axi_U_n_366 : STD_LOGIC;
  signal CTRL_s_axi_U_n_367 : STD_LOGIC;
  signal CTRL_s_axi_U_n_369 : STD_LOGIC;
  signal CTRL_s_axi_U_n_370 : STD_LOGIC;
  signal CTRL_s_axi_U_n_371 : STD_LOGIC;
  signal CTRL_s_axi_U_n_372 : STD_LOGIC;
  signal CTRL_s_axi_U_n_373 : STD_LOGIC;
  signal CTRL_s_axi_U_n_374 : STD_LOGIC;
  signal CTRL_s_axi_U_n_375 : STD_LOGIC;
  signal CTRL_s_axi_U_n_376 : STD_LOGIC;
  signal CTRL_s_axi_U_n_386 : STD_LOGIC;
  signal CTRL_s_axi_U_n_387 : STD_LOGIC;
  signal CTRL_s_axi_U_n_388 : STD_LOGIC;
  signal CTRL_s_axi_U_n_389 : STD_LOGIC;
  signal CTRL_s_axi_U_n_39 : STD_LOGIC;
  signal CTRL_s_axi_U_n_390 : STD_LOGIC;
  signal CTRL_s_axi_U_n_391 : STD_LOGIC;
  signal CTRL_s_axi_U_n_392 : STD_LOGIC;
  signal CTRL_s_axi_U_n_393 : STD_LOGIC;
  signal CTRL_s_axi_U_n_394 : STD_LOGIC;
  signal CTRL_s_axi_U_n_395 : STD_LOGIC;
  signal CTRL_s_axi_U_n_396 : STD_LOGIC;
  signal CTRL_s_axi_U_n_397 : STD_LOGIC;
  signal CTRL_s_axi_U_n_398 : STD_LOGIC;
  signal CTRL_s_axi_U_n_399 : STD_LOGIC;
  signal CTRL_s_axi_U_n_402 : STD_LOGIC;
  signal CTRL_s_axi_U_n_403 : STD_LOGIC;
  signal CTRL_s_axi_U_n_404 : STD_LOGIC;
  signal CTRL_s_axi_U_n_405 : STD_LOGIC;
  signal CTRL_s_axi_U_n_406 : STD_LOGIC;
  signal CTRL_s_axi_U_n_407 : STD_LOGIC;
  signal CTRL_s_axi_U_n_452 : STD_LOGIC;
  signal CTRL_s_axi_U_n_453 : STD_LOGIC;
  signal CTRL_s_axi_U_n_454 : STD_LOGIC;
  signal CTRL_s_axi_U_n_455 : STD_LOGIC;
  signal CTRL_s_axi_U_n_456 : STD_LOGIC;
  signal CTRL_s_axi_U_n_457 : STD_LOGIC;
  signal CTRL_s_axi_U_n_458 : STD_LOGIC;
  signal CTRL_s_axi_U_n_459 : STD_LOGIC;
  signal CTRL_s_axi_U_n_460 : STD_LOGIC;
  signal CTRL_s_axi_U_n_461 : STD_LOGIC;
  signal CTRL_s_axi_U_n_462 : STD_LOGIC;
  signal CTRL_s_axi_U_n_463 : STD_LOGIC;
  signal CTRL_s_axi_U_n_464 : STD_LOGIC;
  signal CTRL_s_axi_U_n_465 : STD_LOGIC;
  signal CTRL_s_axi_U_n_466 : STD_LOGIC;
  signal CTRL_s_axi_U_n_467 : STD_LOGIC;
  signal CTRL_s_axi_U_n_468 : STD_LOGIC;
  signal CTRL_s_axi_U_n_469 : STD_LOGIC;
  signal CTRL_s_axi_U_n_470 : STD_LOGIC;
  signal CTRL_s_axi_U_n_471 : STD_LOGIC;
  signal CTRL_s_axi_U_n_472 : STD_LOGIC;
  signal CTRL_s_axi_U_n_473 : STD_LOGIC;
  signal CTRL_s_axi_U_n_474 : STD_LOGIC;
  signal CTRL_s_axi_U_n_475 : STD_LOGIC;
  signal CTRL_s_axi_U_n_476 : STD_LOGIC;
  signal CTRL_s_axi_U_n_477 : STD_LOGIC;
  signal CTRL_s_axi_U_n_478 : STD_LOGIC;
  signal CTRL_s_axi_U_n_479 : STD_LOGIC;
  signal CTRL_s_axi_U_n_480 : STD_LOGIC;
  signal CTRL_s_axi_U_n_481 : STD_LOGIC;
  signal CTRL_s_axi_U_n_482 : STD_LOGIC;
  signal CTRL_s_axi_U_n_483 : STD_LOGIC;
  signal CTRL_s_axi_U_n_484 : STD_LOGIC;
  signal CTRL_s_axi_U_n_485 : STD_LOGIC;
  signal CTRL_s_axi_U_n_486 : STD_LOGIC;
  signal CTRL_s_axi_U_n_487 : STD_LOGIC;
  signal CTRL_s_axi_U_n_488 : STD_LOGIC;
  signal CTRL_s_axi_U_n_489 : STD_LOGIC;
  signal CTRL_s_axi_U_n_490 : STD_LOGIC;
  signal CTRL_s_axi_U_n_491 : STD_LOGIC;
  signal CTRL_s_axi_U_n_492 : STD_LOGIC;
  signal CTRL_s_axi_U_n_493 : STD_LOGIC;
  signal CTRL_s_axi_U_n_494 : STD_LOGIC;
  signal CTRL_s_axi_U_n_495 : STD_LOGIC;
  signal CTRL_s_axi_U_n_496 : STD_LOGIC;
  signal CTRL_s_axi_U_n_497 : STD_LOGIC;
  signal CTRL_s_axi_U_n_498 : STD_LOGIC;
  signal CTRL_s_axi_U_n_499 : STD_LOGIC;
  signal CTRL_s_axi_U_n_500 : STD_LOGIC;
  signal CTRL_s_axi_U_n_501 : STD_LOGIC;
  signal CTRL_s_axi_U_n_502 : STD_LOGIC;
  signal CTRL_s_axi_U_n_503 : STD_LOGIC;
  signal CTRL_s_axi_U_n_504 : STD_LOGIC;
  signal CTRL_s_axi_U_n_505 : STD_LOGIC;
  signal CTRL_s_axi_U_n_506 : STD_LOGIC;
  signal CTRL_s_axi_U_n_507 : STD_LOGIC;
  signal CTRL_s_axi_U_n_508 : STD_LOGIC;
  signal CTRL_s_axi_U_n_509 : STD_LOGIC;
  signal CTRL_s_axi_U_n_510 : STD_LOGIC;
  signal CTRL_s_axi_U_n_511 : STD_LOGIC;
  signal CTRL_s_axi_U_n_512 : STD_LOGIC;
  signal CTRL_s_axi_U_n_513 : STD_LOGIC;
  signal CTRL_s_axi_U_n_514 : STD_LOGIC;
  signal CTRL_s_axi_U_n_515 : STD_LOGIC;
  signal CTRL_s_axi_U_n_516 : STD_LOGIC;
  signal CTRL_s_axi_U_n_517 : STD_LOGIC;
  signal CTRL_s_axi_U_n_518 : STD_LOGIC;
  signal CTRL_s_axi_U_n_519 : STD_LOGIC;
  signal CTRL_s_axi_U_n_520 : STD_LOGIC;
  signal CTRL_s_axi_U_n_521 : STD_LOGIC;
  signal CTRL_s_axi_U_n_522 : STD_LOGIC;
  signal CTRL_s_axi_U_n_523 : STD_LOGIC;
  signal CTRL_s_axi_U_n_524 : STD_LOGIC;
  signal CTRL_s_axi_U_n_525 : STD_LOGIC;
  signal CTRL_s_axi_U_n_526 : STD_LOGIC;
  signal CTRL_s_axi_U_n_527 : STD_LOGIC;
  signal CTRL_s_axi_U_n_528 : STD_LOGIC;
  signal CTRL_s_axi_U_n_529 : STD_LOGIC;
  signal CTRL_s_axi_U_n_530 : STD_LOGIC;
  signal CTRL_s_axi_U_n_531 : STD_LOGIC;
  signal CTRL_s_axi_U_n_532 : STD_LOGIC;
  signal CTRL_s_axi_U_n_533 : STD_LOGIC;
  signal CTRL_s_axi_U_n_534 : STD_LOGIC;
  signal CTRL_s_axi_U_n_535 : STD_LOGIC;
  signal CTRL_s_axi_U_n_536 : STD_LOGIC;
  signal CTRL_s_axi_U_n_537 : STD_LOGIC;
  signal CTRL_s_axi_U_n_538 : STD_LOGIC;
  signal CTRL_s_axi_U_n_539 : STD_LOGIC;
  signal CTRL_s_axi_U_n_540 : STD_LOGIC;
  signal CTRL_s_axi_U_n_541 : STD_LOGIC;
  signal CTRL_s_axi_U_n_558 : STD_LOGIC;
  signal CTRL_s_axi_U_n_559 : STD_LOGIC;
  signal CTRL_s_axi_U_n_560 : STD_LOGIC;
  signal CTRL_s_axi_U_n_561 : STD_LOGIC;
  signal CTRL_s_axi_U_n_562 : STD_LOGIC;
  signal CTRL_s_axi_U_n_563 : STD_LOGIC;
  signal CTRL_s_axi_U_n_564 : STD_LOGIC;
  signal CTRL_s_axi_U_n_565 : STD_LOGIC;
  signal CTRL_s_axi_U_n_566 : STD_LOGIC;
  signal CTRL_s_axi_U_n_567 : STD_LOGIC;
  signal CTRL_s_axi_U_n_568 : STD_LOGIC;
  signal CTRL_s_axi_U_n_569 : STD_LOGIC;
  signal CTRL_s_axi_U_n_570 : STD_LOGIC;
  signal CTRL_s_axi_U_n_571 : STD_LOGIC;
  signal CTRL_s_axi_U_n_572 : STD_LOGIC;
  signal CTRL_s_axi_U_n_573 : STD_LOGIC;
  signal CTRL_s_axi_U_n_74 : STD_LOGIC;
  signal CTRL_s_axi_U_n_87 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_16 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_17 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_18 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_2 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_22 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_23 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_25 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_27 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_28 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_29 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_30 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_31 : STD_LOGIC;
  signal ZplateHorContDelta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZplateHorContStart : STD_LOGIC_VECTOR ( 15 to 15 );
  signal add5_i_fu_1436_p2 : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal add_ln1302_2_fu_2448_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \add_ln1302_2_fu_2448_p2__0\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal add_ln711_fu_1769_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter16 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_outpix_val_V_2_4_load : STD_LOGIC_VECTOR ( 6 to 6 );
  signal barWidth_cast_fu_1490_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal bck_motion_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bckgndId : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bckgndYUV_U_n_4 : STD_LOGIC;
  signal bckgndYUV_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal bckgndYUV_empty_n : STD_LOGIC;
  signal bckgndYUV_full_n : STD_LOGIC;
  signal blkYuv_ce0 : STD_LOGIC;
  signal blkYuv_load_reg_5155 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal bluYuv_load_reg_5160 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal boxColorR : STD_LOGIC_VECTOR ( 7 to 7 );
  signal boxLeft_fu_116 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal boxSize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal boxTop_fu_112 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal colorFormat : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_loc_0_fu_126_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal crossHairX : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal crossHairY : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^fid\ : STD_LOGIC;
  signal field_id : STD_LOGIC_VECTOR ( 0 to 0 );
  signal g_2_reg_4801_pp0_iter14_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal g_reg_4712_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grnYuv_load_reg_5165 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \grp_reg_int_s_fu_2867/ap_ce_reg\ : STD_LOGIC;
  signal \grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \grp_tpgPatternCrossHatch_fu_1199/add_ln1443_fu_260_p2\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \grp_tpgPatternCrossHatch_fu_1199/ap_return_int_reg\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301_d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \grp_tpgPatternCrossHatch_fu_1199/icmp_ln870_fu_356_p2\ : STD_LOGIC;
  signal \grp_tpgPatternCrossHatch_fu_1199/icmp_ln878_fu_405_p2\ : STD_LOGIC;
  signal \grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\ : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \grp_tpgPatternCrossHatch_fu_1199/yCount_V_2_reg\ : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarSelRgb_VESA_b_load_reg_890\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_fu_361_p2\ : STD_LOGIC;
  signal \grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_reg_769_pp0_iter3_reg\ : STD_LOGIC;
  signal \grp_tpgPatternDPColorSquare_fu_1154/or_ln1765_2_reg_915\ : STD_LOGIC;
  signal \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_reg_927\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_3_fu_630_p3\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_8_fu_660_p3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_tpgPatternDPColorSquare_fu_1154_ap_return_2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal hMax_fu_351_p2 : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal hdata_flag_0_fu_430 : STD_LOGIC;
  signal hdata_flag_0_fu_4300 : STD_LOGIC;
  signal hdata_loc_0_fu_4220 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal i_1_reg_4880 : STD_LOGIC;
  signal icmp_ln525_fu_1716_p2 : STD_LOGIC;
  signal icmp_ln527_reg_4605_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln744_fu_493_p2 : STD_LOGIC;
  signal icmp_ln957_fu_291_p228_in : STD_LOGIC;
  signal j_reg_215_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal load : STD_LOGIC;
  signal lshr_ln1_reg_48070 : STD_LOGIC;
  signal m_axis_video_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal motionSpeed : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln1913_reg_1033_pp0_iter1_reg : STD_LOGIC;
  signal outpix_val_V_0_12_reg_5098 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_14_reg_5140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_15_reg_5088 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal outpix_val_V_0_18_reg_5196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_19_reg_4796_pp0_iter14_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal outpix_val_V_0_20_reg_4584_pp0_iter12_reg : STD_LOGIC;
  signal outpix_val_V_0_20_reg_4584_pp0_iter14_reg : STD_LOGIC;
  signal outpix_val_V_0_3_fu_3901128_out : STD_LOGIC;
  signal outpix_val_V_0_4_reg_5110 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal outpix_val_V_0_5_reg_5175 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_10_reg_5135 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_8_reg_5181 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal outpix_val_V_1_reg_5115 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal outpix_val_V_2_15_reg_5145 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_18_reg_5186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_2_4_fu_398 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal outpix_val_V_2_6_reg_5120 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal ovrlayYUV_empty_n : STD_LOGIC;
  signal ovrlayYUV_full_n : STD_LOGIC;
  signal p_127_in : STD_LOGIC;
  signal p_134_in : STD_LOGIC;
  signal p_147_in : STD_LOGIC;
  signal p_151_in : STD_LOGIC;
  signal p_169_in : STD_LOGIC;
  signal p_175_in : STD_LOGIC;
  signal p_cast_fu_1420_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal phi_mul_reg_916_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal rSerie_V : STD_LOGIC_VECTOR ( 27 downto 22 );
  signal rampStart_1_reg_4487 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rampStart_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rampVal_2_flag_0_fu_410 : STD_LOGIC;
  signal rampVal_3_flag_0_fu_494 : STD_LOGIC;
  signal rampVal_loc_0_fu_482_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal redYuv_load_reg_5170 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal reg_1294 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal reg_1298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1302 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reg_1306 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reg_1310 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln1150_fu_3084_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal select_ln1324_reg_5191 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal select_ln1423_reg_5125 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln1581_reg_5093 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_tpgForeground_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_2 : STD_LOGIC;
  signal sub_cast_fu_252_p1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal tpgBackground_U0_ap_ready : STD_LOGIC;
  signal tpgBackground_U0_ap_start : STD_LOGIC;
  signal tpgBackground_U0_n_10 : STD_LOGIC;
  signal tpgBackground_U0_n_109 : STD_LOGIC;
  signal tpgBackground_U0_n_11 : STD_LOGIC;
  signal tpgBackground_U0_n_110 : STD_LOGIC;
  signal tpgBackground_U0_n_111 : STD_LOGIC;
  signal tpgBackground_U0_n_112 : STD_LOGIC;
  signal tpgBackground_U0_n_12 : STD_LOGIC;
  signal tpgBackground_U0_n_120 : STD_LOGIC;
  signal tpgBackground_U0_n_125 : STD_LOGIC;
  signal tpgBackground_U0_n_126 : STD_LOGIC;
  signal tpgBackground_U0_n_127 : STD_LOGIC;
  signal tpgBackground_U0_n_128 : STD_LOGIC;
  signal tpgBackground_U0_n_129 : STD_LOGIC;
  signal tpgBackground_U0_n_13 : STD_LOGIC;
  signal tpgBackground_U0_n_130 : STD_LOGIC;
  signal tpgBackground_U0_n_131 : STD_LOGIC;
  signal tpgBackground_U0_n_135 : STD_LOGIC;
  signal tpgBackground_U0_n_141 : STD_LOGIC;
  signal tpgBackground_U0_n_142 : STD_LOGIC;
  signal tpgBackground_U0_n_143 : STD_LOGIC;
  signal tpgBackground_U0_n_144 : STD_LOGIC;
  signal tpgBackground_U0_n_145 : STD_LOGIC;
  signal tpgBackground_U0_n_146 : STD_LOGIC;
  signal tpgBackground_U0_n_147 : STD_LOGIC;
  signal tpgBackground_U0_n_15 : STD_LOGIC;
  signal tpgBackground_U0_n_156 : STD_LOGIC;
  signal tpgBackground_U0_n_157 : STD_LOGIC;
  signal tpgBackground_U0_n_158 : STD_LOGIC;
  signal tpgBackground_U0_n_159 : STD_LOGIC;
  signal tpgBackground_U0_n_160 : STD_LOGIC;
  signal tpgBackground_U0_n_161 : STD_LOGIC;
  signal tpgBackground_U0_n_162 : STD_LOGIC;
  signal tpgBackground_U0_n_163 : STD_LOGIC;
  signal tpgBackground_U0_n_164 : STD_LOGIC;
  signal tpgBackground_U0_n_165 : STD_LOGIC;
  signal tpgBackground_U0_n_166 : STD_LOGIC;
  signal tpgBackground_U0_n_167 : STD_LOGIC;
  signal tpgBackground_U0_n_17 : STD_LOGIC;
  signal tpgBackground_U0_n_171 : STD_LOGIC;
  signal tpgBackground_U0_n_172 : STD_LOGIC;
  signal tpgBackground_U0_n_173 : STD_LOGIC;
  signal tpgBackground_U0_n_174 : STD_LOGIC;
  signal tpgBackground_U0_n_175 : STD_LOGIC;
  signal tpgBackground_U0_n_176 : STD_LOGIC;
  signal tpgBackground_U0_n_177 : STD_LOGIC;
  signal tpgBackground_U0_n_18 : STD_LOGIC;
  signal tpgBackground_U0_n_193 : STD_LOGIC;
  signal tpgBackground_U0_n_194 : STD_LOGIC;
  signal tpgBackground_U0_n_199 : STD_LOGIC;
  signal tpgBackground_U0_n_201 : STD_LOGIC;
  signal tpgBackground_U0_n_202 : STD_LOGIC;
  signal tpgBackground_U0_n_203 : STD_LOGIC;
  signal tpgBackground_U0_n_208 : STD_LOGIC;
  signal tpgBackground_U0_n_209 : STD_LOGIC;
  signal tpgBackground_U0_n_210 : STD_LOGIC;
  signal tpgBackground_U0_n_211 : STD_LOGIC;
  signal tpgBackground_U0_n_212 : STD_LOGIC;
  signal tpgBackground_U0_n_213 : STD_LOGIC;
  signal tpgBackground_U0_n_214 : STD_LOGIC;
  signal tpgBackground_U0_n_215 : STD_LOGIC;
  signal tpgBackground_U0_n_216 : STD_LOGIC;
  signal tpgBackground_U0_n_220 : STD_LOGIC;
  signal tpgBackground_U0_n_221 : STD_LOGIC;
  signal tpgBackground_U0_n_222 : STD_LOGIC;
  signal tpgBackground_U0_n_223 : STD_LOGIC;
  signal tpgBackground_U0_n_224 : STD_LOGIC;
  signal tpgBackground_U0_n_225 : STD_LOGIC;
  signal tpgBackground_U0_n_226 : STD_LOGIC;
  signal tpgBackground_U0_n_227 : STD_LOGIC;
  signal tpgBackground_U0_n_228 : STD_LOGIC;
  signal tpgBackground_U0_n_229 : STD_LOGIC;
  signal tpgBackground_U0_n_230 : STD_LOGIC;
  signal tpgBackground_U0_n_231 : STD_LOGIC;
  signal tpgBackground_U0_n_232 : STD_LOGIC;
  signal tpgBackground_U0_n_246 : STD_LOGIC;
  signal tpgBackground_U0_n_247 : STD_LOGIC;
  signal tpgBackground_U0_n_248 : STD_LOGIC;
  signal tpgBackground_U0_n_249 : STD_LOGIC;
  signal tpgBackground_U0_n_250 : STD_LOGIC;
  signal tpgBackground_U0_n_251 : STD_LOGIC;
  signal tpgBackground_U0_n_252 : STD_LOGIC;
  signal tpgBackground_U0_n_253 : STD_LOGIC;
  signal tpgBackground_U0_n_255 : STD_LOGIC;
  signal tpgBackground_U0_n_256 : STD_LOGIC;
  signal tpgBackground_U0_n_257 : STD_LOGIC;
  signal tpgBackground_U0_n_258 : STD_LOGIC;
  signal tpgBackground_U0_n_259 : STD_LOGIC;
  signal tpgBackground_U0_n_260 : STD_LOGIC;
  signal tpgBackground_U0_n_261 : STD_LOGIC;
  signal tpgBackground_U0_n_262 : STD_LOGIC;
  signal tpgBackground_U0_n_263 : STD_LOGIC;
  signal tpgBackground_U0_n_264 : STD_LOGIC;
  signal tpgBackground_U0_n_265 : STD_LOGIC;
  signal tpgBackground_U0_n_266 : STD_LOGIC;
  signal tpgBackground_U0_n_267 : STD_LOGIC;
  signal tpgBackground_U0_n_268 : STD_LOGIC;
  signal tpgBackground_U0_n_269 : STD_LOGIC;
  signal tpgBackground_U0_n_270 : STD_LOGIC;
  signal tpgBackground_U0_n_271 : STD_LOGIC;
  signal tpgBackground_U0_n_272 : STD_LOGIC;
  signal tpgBackground_U0_n_273 : STD_LOGIC;
  signal tpgBackground_U0_n_274 : STD_LOGIC;
  signal tpgBackground_U0_n_275 : STD_LOGIC;
  signal tpgBackground_U0_n_28 : STD_LOGIC;
  signal tpgBackground_U0_n_285 : STD_LOGIC;
  signal tpgBackground_U0_n_286 : STD_LOGIC;
  signal tpgBackground_U0_n_287 : STD_LOGIC;
  signal tpgBackground_U0_n_289 : STD_LOGIC;
  signal tpgBackground_U0_n_29 : STD_LOGIC;
  signal tpgBackground_U0_n_290 : STD_LOGIC;
  signal tpgBackground_U0_n_291 : STD_LOGIC;
  signal tpgBackground_U0_n_292 : STD_LOGIC;
  signal tpgBackground_U0_n_3 : STD_LOGIC;
  signal tpgBackground_U0_n_30 : STD_LOGIC;
  signal tpgBackground_U0_n_325 : STD_LOGIC;
  signal tpgBackground_U0_n_326 : STD_LOGIC;
  signal tpgBackground_U0_n_327 : STD_LOGIC;
  signal tpgBackground_U0_n_328 : STD_LOGIC;
  signal tpgBackground_U0_n_329 : STD_LOGIC;
  signal tpgBackground_U0_n_330 : STD_LOGIC;
  signal tpgBackground_U0_n_331 : STD_LOGIC;
  signal tpgBackground_U0_n_332 : STD_LOGIC;
  signal tpgBackground_U0_n_335 : STD_LOGIC;
  signal tpgBackground_U0_n_336 : STD_LOGIC;
  signal tpgBackground_U0_n_337 : STD_LOGIC;
  signal tpgBackground_U0_n_338 : STD_LOGIC;
  signal tpgBackground_U0_n_339 : STD_LOGIC;
  signal tpgBackground_U0_n_340 : STD_LOGIC;
  signal tpgBackground_U0_n_341 : STD_LOGIC;
  signal tpgBackground_U0_n_342 : STD_LOGIC;
  signal tpgBackground_U0_n_4 : STD_LOGIC;
  signal tpgBackground_U0_n_5 : STD_LOGIC;
  signal tpgBackground_U0_n_6 : STD_LOGIC;
  signal tpgBackground_U0_n_7 : STD_LOGIC;
  signal tpgBackground_U0_n_75 : STD_LOGIC;
  signal tpgBackground_U0_n_8 : STD_LOGIC;
  signal tpgBackground_U0_n_9 : STD_LOGIC;
  signal tpgBackground_U0_outImg_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tpgBarSelRgb_b_ce0 : STD_LOGIC;
  signal tpgForeground_U0_ap_start : STD_LOGIC;
  signal tpgForeground_U0_n_2 : STD_LOGIC;
  signal tpgForeground_U0_n_31 : STD_LOGIC;
  signal tpgForeground_U0_n_32 : STD_LOGIC;
  signal tpgForeground_U0_n_33 : STD_LOGIC;
  signal tpgForeground_U0_n_34 : STD_LOGIC;
  signal tpgForeground_U0_n_35 : STD_LOGIC;
  signal tpgForeground_U0_n_36 : STD_LOGIC;
  signal tpgForeground_U0_n_37 : STD_LOGIC;
  signal tpgForeground_U0_n_38 : STD_LOGIC;
  signal tpgForeground_U0_n_39 : STD_LOGIC;
  signal tpgForeground_U0_n_40 : STD_LOGIC;
  signal tpgForeground_U0_n_43 : STD_LOGIC;
  signal tpgForeground_U0_n_44 : STD_LOGIC;
  signal tpgForeground_U0_n_47 : STD_LOGIC;
  signal tpgForeground_U0_n_48 : STD_LOGIC;
  signal tpgForeground_U0_n_49 : STD_LOGIC;
  signal tpgForeground_U0_n_50 : STD_LOGIC;
  signal tpgForeground_U0_n_51 : STD_LOGIC;
  signal tpgForeground_U0_n_52 : STD_LOGIC;
  signal tpgForeground_U0_n_53 : STD_LOGIC;
  signal tpgForeground_U0_n_54 : STD_LOGIC;
  signal tpgForeground_U0_n_55 : STD_LOGIC;
  signal tpgForeground_U0_n_56 : STD_LOGIC;
  signal tpgForeground_U0_n_57 : STD_LOGIC;
  signal tpgForeground_U0_n_58 : STD_LOGIC;
  signal tpgForeground_U0_n_59 : STD_LOGIC;
  signal tpgForeground_U0_n_60 : STD_LOGIC;
  signal tpgForeground_U0_n_61 : STD_LOGIC;
  signal tpgForeground_U0_n_62 : STD_LOGIC;
  signal tpgForeground_U0_n_63 : STD_LOGIC;
  signal tpgForeground_U0_n_64 : STD_LOGIC;
  signal tpgForeground_U0_n_65 : STD_LOGIC;
  signal tpgForeground_U0_n_66 : STD_LOGIC;
  signal tpgForeground_U0_n_67 : STD_LOGIC;
  signal tpgForeground_U0_n_68 : STD_LOGIC;
  signal tpgForeground_U0_n_69 : STD_LOGIC;
  signal tpgForeground_U0_n_70 : STD_LOGIC;
  signal tpgForeground_U0_n_71 : STD_LOGIC;
  signal tpgForeground_U0_n_72 : STD_LOGIC;
  signal tpgForeground_U0_n_73 : STD_LOGIC;
  signal tpgForeground_U0_n_74 : STD_LOGIC;
  signal tpgForeground_U0_n_75 : STD_LOGIC;
  signal tpgForeground_U0_n_76 : STD_LOGIC;
  signal tpgForeground_U0_n_77 : STD_LOGIC;
  signal tpgForeground_U0_n_78 : STD_LOGIC;
  signal tpgForeground_U0_n_79 : STD_LOGIC;
  signal tpgForeground_U0_n_80 : STD_LOGIC;
  signal tpgForeground_U0_n_81 : STD_LOGIC;
  signal tpgForeground_U0_n_82 : STD_LOGIC;
  signal tpgForeground_U0_n_83 : STD_LOGIC;
  signal tpgForeground_U0_outImg_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tpgForeground_U0_srcImg_read : STD_LOGIC;
  signal tpgSinTableArray_load_reg_48170 : STD_LOGIC;
  signal trunc_ln746_fu_509_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trunc_ln746_reg_989 : STD_LOGIC;
  signal vMax_fu_357_p20_out : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_reg_9040 : STD_LOGIC;
  signal x_reg_904_pp0_iter9_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zonePlateVAddr_loc_0_load_1_reg_47640 : STD_LOGIC;
begin
  fid <= \^fid\;
  fid_ap_vld <= \<const0>\;
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi
     port map (
      CO(0) => \grp_tpgPatternCrossHatch_fu_1199/icmp_ln870_fu_356_p2\,
      D(4 downto 0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_8_fu_660_p3\(6 downto 2),
      DI(0) => CTRL_s_axi_U_n_390,
      DPtpgBarSelRgb_VESA_b_load_reg_890(0) => \grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarSelRgb_VESA_b_load_reg_890\(1),
      E(0) => tpgBackground_U0_ap_ready,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      O(3) => CTRL_s_axi_U_n_257,
      O(2) => CTRL_s_axi_U_n_258,
      O(1) => CTRL_s_axi_U_n_259,
      O(0) => CTRL_s_axi_U_n_260,
      Q(0) => colorFormat(0),
      RDEN => lshr_ln1_reg_48070,
      S(0) => CTRL_s_axi_U_n_39,
      SR(0) => CTRL_s_axi_U_n_204,
      \SRL_SIG_reg[15][0]_srl16\ => tpgForeground_U0_n_58,
      \SRL_SIG_reg[15][10]_srl16\ => tpgForeground_U0_n_68,
      \SRL_SIG_reg[15][11]_srl16\ => tpgForeground_U0_n_69,
      \SRL_SIG_reg[15][12]_srl16\ => tpgForeground_U0_n_70,
      \SRL_SIG_reg[15][13]_srl16\ => tpgForeground_U0_n_71,
      \SRL_SIG_reg[15][14]_srl16\ => tpgForeground_U0_n_72,
      \SRL_SIG_reg[15][15]_srl16\ => tpgForeground_U0_n_73,
      \SRL_SIG_reg[15][16]_srl16\ => tpgForeground_U0_n_74,
      \SRL_SIG_reg[15][17]_srl16\ => tpgForeground_U0_n_75,
      \SRL_SIG_reg[15][18]_srl16\ => tpgForeground_U0_n_76,
      \SRL_SIG_reg[15][19]_srl16\ => tpgForeground_U0_n_77,
      \SRL_SIG_reg[15][1]_srl16\ => tpgForeground_U0_n_59,
      \SRL_SIG_reg[15][20]_srl16\ => tpgForeground_U0_n_78,
      \SRL_SIG_reg[15][21]_srl16\ => tpgForeground_U0_n_79,
      \SRL_SIG_reg[15][22]_srl16\ => tpgForeground_U0_n_80,
      \SRL_SIG_reg[15][23]_srl16\ => tpgForeground_U0_n_81,
      \SRL_SIG_reg[15][2]_srl16\ => tpgForeground_U0_n_60,
      \SRL_SIG_reg[15][3]_srl16\ => tpgForeground_U0_n_61,
      \SRL_SIG_reg[15][4]_srl16\ => tpgForeground_U0_n_62,
      \SRL_SIG_reg[15][5]_srl16\ => tpgForeground_U0_n_63,
      \SRL_SIG_reg[15][6]_srl16\ => tpgForeground_U0_n_64,
      \SRL_SIG_reg[15][7]_srl16\ => tpgForeground_U0_n_65,
      \SRL_SIG_reg[15][8]_srl16\ => tpgForeground_U0_n_66,
      \SRL_SIG_reg[15][9]_srl16\ => tpgForeground_U0_n_67,
      SS(0) => ap_rst_n_inv,
      add5_i_fu_1436_p2(9 downto 0) => add5_i_fu_1436_p2(13 downto 4),
      \add_ln1302_2_fu_2448_p2__0\(7 downto 0) => \add_ln1302_2_fu_2448_p2__0\(15 downto 8),
      and_ln1765_fu_361_p2 => \grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_fu_361_p2\,
      and_ln1765_reg_769_pp0_iter3_reg => \grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_reg_769_pp0_iter3_reg\,
      \and_ln1765_reg_769_pp0_iter3_reg_reg[0]\ => CTRL_s_axi_U_n_10,
      \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_0\ => CTRL_s_axi_U_n_11,
      \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_1\ => CTRL_s_axi_U_n_12,
      \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_2\ => CTRL_s_axi_U_n_19,
      \and_ln1765_reg_769_pp0_iter3_reg_reg[0]_3\ => CTRL_s_axi_U_n_533,
      ap_ce_reg => \grp_reg_int_s_fu_2867/ap_ce_reg\,
      ap_ce_reg_reg => CTRL_s_axi_U_n_102,
      ap_ce_reg_reg_0 => CTRL_s_axi_U_n_103,
      ap_ce_reg_reg_1 => CTRL_s_axi_U_n_106,
      ap_ce_reg_reg_2 => CTRL_s_axi_U_n_107,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter14_reg(0) => hdata_loc_0_fu_4220,
      ap_enable_reg_pp0_iter14_reg_0(0) => CTRL_s_axi_U_n_487,
      ap_enable_reg_pp0_iter14_reg_1(0) => CTRL_s_axi_U_n_488,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter15_reg => CTRL_s_axi_U_n_121,
      ap_enable_reg_pp0_iter15_reg_0 => CTRL_s_axi_U_n_135,
      ap_enable_reg_pp0_iter15_reg_1 => CTRL_s_axi_U_n_136,
      ap_enable_reg_pp0_iter15_reg_10 => CTRL_s_axi_U_n_184,
      ap_enable_reg_pp0_iter15_reg_11 => CTRL_s_axi_U_n_186,
      ap_enable_reg_pp0_iter15_reg_12 => CTRL_s_axi_U_n_190,
      ap_enable_reg_pp0_iter15_reg_2 => CTRL_s_axi_U_n_138,
      ap_enable_reg_pp0_iter15_reg_3 => CTRL_s_axi_U_n_141,
      ap_enable_reg_pp0_iter15_reg_4 => CTRL_s_axi_U_n_145,
      ap_enable_reg_pp0_iter15_reg_5 => CTRL_s_axi_U_n_149,
      ap_enable_reg_pp0_iter15_reg_6 => CTRL_s_axi_U_n_154,
      ap_enable_reg_pp0_iter15_reg_7 => CTRL_s_axi_U_n_167,
      ap_enable_reg_pp0_iter15_reg_8 => CTRL_s_axi_U_n_168,
      ap_enable_reg_pp0_iter15_reg_9 => CTRL_s_axi_U_n_180,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter16_reg => CTRL_s_axi_U_n_187,
      ap_enable_reg_pp0_iter16_reg_0 => CTRL_s_axi_U_n_199,
      ap_enable_reg_pp0_iter16_reg_1(0) => ap_sig_allocacmp_outpix_val_V_2_4_load(6),
      ap_enable_reg_pp0_iter16_reg_2 => CTRL_s_axi_U_n_216,
      ap_enable_reg_pp0_iter16_reg_3 => CTRL_s_axi_U_n_490,
      ap_idle => ap_idle,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]\ => tpgForeground_U0_n_83,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[0]_0\ => tpgForeground_U0_n_2,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\ => bckgndYUV_U_n_4,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\ => tpgForeground_U0_n_82,
      ap_rst_n => ap_rst_n,
      barWidth_cast_fu_1490_p1(10 downto 0) => barWidth_cast_fu_1490_p1(10 downto 0),
      bckgndYUV_full_n => bckgndYUV_full_n,
      blkYuv_ce0 => blkYuv_ce0,
      blkYuv_load_reg_5155(0) => blkYuv_load_reg_5155(7),
      bluYuv_load_reg_5160(2 downto 1) => bluYuv_load_reg_5160(7 downto 6),
      bluYuv_load_reg_5160(0) => bluYuv_load_reg_5160(4),
      \bluYuv_load_reg_5160_reg[4]\ => CTRL_s_axi_U_n_192,
      \bluYuv_load_reg_5160_reg[7]\(2) => CTRL_s_axi_U_n_142,
      \bluYuv_load_reg_5160_reg[7]\(1) => CTRL_s_axi_U_n_143,
      \bluYuv_load_reg_5160_reg[7]\(0) => CTRL_s_axi_U_n_144,
      \boxLeft_fu_116_reg[15]\(1) => CTRL_s_axi_U_n_398,
      \boxLeft_fu_116_reg[15]\(0) => CTRL_s_axi_U_n_399,
      \boxTop_fu_112_reg[15]\(1) => CTRL_s_axi_U_n_388,
      \boxTop_fu_112_reg[15]\(0) => CTRL_s_axi_U_n_389,
      counter_loc_0_fu_126_reg(0) => counter_loc_0_fu_126_reg(0),
      fid => \^fid\,
      fid_in => fid_in,
      \fid_preg_reg[0]\ => MultiPixStream2AXIvideo_U0_n_30,
      \fid_preg_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_22,
      \fid_preg_reg[0]_1\ => MultiPixStream2AXIvideo_U0_n_28,
      \fid_preg_reg[0]_2\ => MultiPixStream2AXIvideo_U0_n_2,
      \fid_preg_reg[0]_3\ => MultiPixStream2AXIvideo_U0_n_31,
      g_2_reg_4801_pp0_iter14_reg(2) => g_2_reg_4801_pp0_iter14_reg(6),
      g_2_reg_4801_pp0_iter14_reg(1) => g_2_reg_4801_pp0_iter14_reg(4),
      g_2_reg_4801_pp0_iter14_reg(0) => g_2_reg_4801_pp0_iter14_reg(0),
      \g_2_reg_4801_pp0_iter14_reg_reg[6]\ => CTRL_s_axi_U_n_198,
      \g_2_reg_4801_reg[7]\(0) => add_ln1302_2_fu_2448_p2(16),
      g_reg_4712_pp0_iter6_reg(7 downto 0) => g_reg_4712_pp0_iter6_reg(7 downto 0),
      \g_reg_4712_pp0_iter6_reg_reg[7]\(7) => CTRL_s_axi_U_n_534,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(6) => CTRL_s_axi_U_n_535,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(5) => CTRL_s_axi_U_n_536,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(4) => CTRL_s_axi_U_n_537,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(3) => CTRL_s_axi_U_n_538,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(2) => CTRL_s_axi_U_n_539,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(1) => CTRL_s_axi_U_n_540,
      \g_reg_4712_pp0_iter6_reg_reg[7]\(0) => CTRL_s_axi_U_n_541,
      grnYuv_load_reg_5165(1 downto 0) => grnYuv_load_reg_5165(5 downto 4),
      \grnYuv_load_reg_5165_reg[5]\ => CTRL_s_axi_U_n_193,
      grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(0) => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(7),
      hdata_flag_0_fu_430 => hdata_flag_0_fu_430,
      hdata_flag_0_fu_4300 => hdata_flag_0_fu_4300,
      \hdata_flag_0_fu_430_reg[0]\ => CTRL_s_axi_U_n_116,
      i_1_reg_4880 => i_1_reg_4880,
      \icmp_ln1256_reg_4876[0]_i_2_0\ => tpgBackground_U0_n_256,
      \icmp_ln1256_reg_4876_reg[0]\ => tpgBackground_U0_n_257,
      \icmp_ln1845_fu_537_p2_carry__0\(15 downto 0) => boxLeft_fu_116(15 downto 0),
      \icmp_ln1845_fu_537_p2_carry__0_0\(3 downto 0) => hMax_fu_351_p2(15 downto 12),
      \icmp_ln1855_fu_566_p2_carry__0\(3 downto 0) => vMax_fu_357_p20_out(15 downto 12),
      \icmp_ln1855_fu_566_p2_carry__0_0\(15 downto 0) => boxTop_fu_112(15 downto 0),
      icmp_ln1913_1_fu_620_p2_carry => tpgForeground_U0_n_51,
      icmp_ln1913_1_fu_620_p2_carry_0 => tpgForeground_U0_n_52,
      icmp_ln1913_1_fu_620_p2_carry_1 => tpgForeground_U0_n_50,
      icmp_ln1913_1_fu_620_p2_carry_2 => tpgForeground_U0_n_54,
      icmp_ln1913_1_fu_620_p2_carry_3 => tpgForeground_U0_n_53,
      icmp_ln1913_1_fu_620_p2_carry_4 => tpgForeground_U0_n_47,
      icmp_ln1913_1_fu_620_p2_carry_5 => tpgForeground_U0_n_49,
      icmp_ln1913_1_fu_620_p2_carry_6 => tpgForeground_U0_n_48,
      icmp_ln1913_1_fu_620_p2_carry_7 => tpgForeground_U0_n_55,
      icmp_ln1913_1_fu_620_p2_carry_8 => tpgForeground_U0_n_57,
      icmp_ln1913_1_fu_620_p2_carry_9 => tpgForeground_U0_n_56,
      \icmp_ln1913_fu_498_p2_carry__0\(9) => tpgForeground_U0_n_31,
      \icmp_ln1913_fu_498_p2_carry__0\(8) => tpgForeground_U0_n_32,
      \icmp_ln1913_fu_498_p2_carry__0\(7) => tpgForeground_U0_n_33,
      \icmp_ln1913_fu_498_p2_carry__0\(6) => tpgForeground_U0_n_34,
      \icmp_ln1913_fu_498_p2_carry__0\(5) => tpgForeground_U0_n_35,
      \icmp_ln1913_fu_498_p2_carry__0\(4) => tpgForeground_U0_n_36,
      \icmp_ln1913_fu_498_p2_carry__0\(3) => tpgForeground_U0_n_37,
      \icmp_ln1913_fu_498_p2_carry__0\(2) => tpgForeground_U0_n_38,
      \icmp_ln1913_fu_498_p2_carry__0\(1) => tpgForeground_U0_n_39,
      \icmp_ln1913_fu_498_p2_carry__0\(0) => tpgForeground_U0_n_40,
      \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]\(0) => p_175_in,
      \icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]\(0) => zonePlateVAddr_loc_0_load_1_reg_47640,
      icmp_ln527_reg_4605_pp0_iter6_reg => icmp_ln527_reg_4605_pp0_iter6_reg,
      \icmp_ln746_reg_994_reg[0]\ => CTRL_s_axi_U_n_327,
      \icmp_ln957_fu_291_p2_inferred__0/i__carry\(2) => MultiPixStream2AXIvideo_U0_n_16,
      \icmp_ln957_fu_291_p2_inferred__0/i__carry\(1) => MultiPixStream2AXIvideo_U0_n_17,
      \icmp_ln957_fu_291_p2_inferred__0/i__carry\(0) => MultiPixStream2AXIvideo_U0_n_18,
      \in\(23 downto 0) => tpgForeground_U0_outImg_din(23 downto 0),
      \int_ZplateHorContDelta_reg[15]_0\(15 downto 0) => ZplateHorContDelta(15 downto 0),
      \int_ZplateHorContStart_reg[11]_0\(3) => CTRL_s_axi_U_n_266,
      \int_ZplateHorContStart_reg[11]_0\(2) => CTRL_s_axi_U_n_267,
      \int_ZplateHorContStart_reg[11]_0\(1) => CTRL_s_axi_U_n_268,
      \int_ZplateHorContStart_reg[11]_0\(0) => CTRL_s_axi_U_n_269,
      \int_ZplateHorContStart_reg[14]_0\(3) => CTRL_s_axi_U_n_270,
      \int_ZplateHorContStart_reg[14]_0\(2) => CTRL_s_axi_U_n_271,
      \int_ZplateHorContStart_reg[14]_0\(1) => CTRL_s_axi_U_n_272,
      \int_ZplateHorContStart_reg[14]_0\(0) => CTRL_s_axi_U_n_273,
      \int_ZplateHorContStart_reg[15]_0\(0) => ZplateHorContStart(15),
      \int_ZplateHorContStart_reg[7]_0\(3) => CTRL_s_axi_U_n_262,
      \int_ZplateHorContStart_reg[7]_0\(2) => CTRL_s_axi_U_n_263,
      \int_ZplateHorContStart_reg[7]_0\(1) => CTRL_s_axi_U_n_264,
      \int_ZplateHorContStart_reg[7]_0\(0) => CTRL_s_axi_U_n_265,
      \int_ZplateVerContDelta_reg[14]_0\(15) => CTRL_s_axi_U_n_558,
      \int_ZplateVerContDelta_reg[14]_0\(14) => CTRL_s_axi_U_n_559,
      \int_ZplateVerContDelta_reg[14]_0\(13) => CTRL_s_axi_U_n_560,
      \int_ZplateVerContDelta_reg[14]_0\(12) => CTRL_s_axi_U_n_561,
      \int_ZplateVerContDelta_reg[14]_0\(11) => CTRL_s_axi_U_n_562,
      \int_ZplateVerContDelta_reg[14]_0\(10) => CTRL_s_axi_U_n_563,
      \int_ZplateVerContDelta_reg[14]_0\(9) => CTRL_s_axi_U_n_564,
      \int_ZplateVerContDelta_reg[14]_0\(8) => CTRL_s_axi_U_n_565,
      \int_ZplateVerContDelta_reg[14]_0\(7) => CTRL_s_axi_U_n_566,
      \int_ZplateVerContDelta_reg[14]_0\(6) => CTRL_s_axi_U_n_567,
      \int_ZplateVerContDelta_reg[14]_0\(5) => CTRL_s_axi_U_n_568,
      \int_ZplateVerContDelta_reg[14]_0\(4) => CTRL_s_axi_U_n_569,
      \int_ZplateVerContDelta_reg[14]_0\(3) => CTRL_s_axi_U_n_570,
      \int_ZplateVerContDelta_reg[14]_0\(2) => CTRL_s_axi_U_n_571,
      \int_ZplateVerContDelta_reg[14]_0\(1) => CTRL_s_axi_U_n_572,
      \int_ZplateVerContDelta_reg[14]_0\(0) => CTRL_s_axi_U_n_573,
      int_ap_start_reg_0 => CTRL_s_axi_U_n_172,
      int_ap_start_reg_1(0) => ap_CS_fsm_state2,
      int_ap_start_reg_2(0) => icmp_ln525_fu_1716_p2,
      int_ap_start_reg_i_2(3) => tpgBackground_U0_n_109,
      int_ap_start_reg_i_2(2) => tpgBackground_U0_n_110,
      int_ap_start_reg_i_2(1) => tpgBackground_U0_n_111,
      int_ap_start_reg_i_2(0) => tpgBackground_U0_n_112,
      \int_bck_motion_en_reg[10]_0\ => CTRL_s_axi_U_n_223,
      \int_bck_motion_en_reg[15]_0\(15 downto 0) => bck_motion_en(15 downto 0),
      \int_bckgndId_reg[0]_0\ => CTRL_s_axi_U_n_130,
      \int_bckgndId_reg[0]_1\ => CTRL_s_axi_U_n_140,
      \int_bckgndId_reg[0]_10\ => CTRL_s_axi_U_n_210,
      \int_bckgndId_reg[0]_11\ => CTRL_s_axi_U_n_215,
      \int_bckgndId_reg[0]_12\ => CTRL_s_axi_U_n_218,
      \int_bckgndId_reg[0]_13\ => CTRL_s_axi_U_n_219,
      \int_bckgndId_reg[0]_14\ => CTRL_s_axi_U_n_485,
      \int_bckgndId_reg[0]_15\ => CTRL_s_axi_U_n_489,
      \int_bckgndId_reg[0]_2\ => CTRL_s_axi_U_n_155,
      \int_bckgndId_reg[0]_3\ => CTRL_s_axi_U_n_156,
      \int_bckgndId_reg[0]_4\ => CTRL_s_axi_U_n_157,
      \int_bckgndId_reg[0]_5\ => CTRL_s_axi_U_n_174,
      \int_bckgndId_reg[0]_6\ => CTRL_s_axi_U_n_175,
      \int_bckgndId_reg[0]_7\ => CTRL_s_axi_U_n_177,
      \int_bckgndId_reg[0]_8\(0) => p_147_in,
      \int_bckgndId_reg[0]_9\(0) => p_134_in,
      \int_bckgndId_reg[1]_0\ => CTRL_s_axi_U_n_124,
      \int_bckgndId_reg[1]_1\ => CTRL_s_axi_U_n_132,
      \int_bckgndId_reg[1]_10\ => CTRL_s_axi_U_n_178,
      \int_bckgndId_reg[1]_11\(0) => p_151_in,
      \int_bckgndId_reg[1]_12\ => CTRL_s_axi_U_n_214,
      \int_bckgndId_reg[1]_2\ => CTRL_s_axi_U_n_137,
      \int_bckgndId_reg[1]_3\ => CTRL_s_axi_U_n_139,
      \int_bckgndId_reg[1]_4\ => CTRL_s_axi_U_n_151,
      \int_bckgndId_reg[1]_5\ => CTRL_s_axi_U_n_152,
      \int_bckgndId_reg[1]_6\ => CTRL_s_axi_U_n_153,
      \int_bckgndId_reg[1]_7\ => CTRL_s_axi_U_n_159,
      \int_bckgndId_reg[1]_8\ => CTRL_s_axi_U_n_165,
      \int_bckgndId_reg[1]_9\ => CTRL_s_axi_U_n_171,
      \int_bckgndId_reg[2]_0\(2 downto 0) => bckgndId(2 downto 0),
      \int_bckgndId_reg[2]_1\ => CTRL_s_axi_U_n_183,
      \int_bckgndId_reg[2]_2\ => CTRL_s_axi_U_n_195,
      \int_bckgndId_reg[3]_0\ => CTRL_s_axi_U_n_185,
      \int_bckgndId_reg[3]_1\ => CTRL_s_axi_U_n_196,
      \int_bckgndId_reg[3]_2\ => CTRL_s_axi_U_n_483,
      \int_bckgndId_reg[3]_3\(0) => CTRL_s_axi_U_n_484,
      \int_bckgndId_reg[3]_4\(0) => CTRL_s_axi_U_n_486,
      \int_bckgndId_reg[4]_0\ => CTRL_s_axi_U_n_179,
      \int_bckgndId_reg[6]_0\ => CTRL_s_axi_U_n_188,
      \int_bckgndId_reg[7]_0\ => CTRL_s_axi_U_n_125,
      \int_boxColorB_reg[7]_0\(7) => CTRL_s_axi_U_n_353,
      \int_boxColorB_reg[7]_0\(6) => CTRL_s_axi_U_n_354,
      \int_boxColorB_reg[7]_0\(5) => CTRL_s_axi_U_n_355,
      \int_boxColorB_reg[7]_0\(4) => CTRL_s_axi_U_n_356,
      \int_boxColorB_reg[7]_0\(3) => CTRL_s_axi_U_n_357,
      \int_boxColorB_reg[7]_0\(2) => CTRL_s_axi_U_n_358,
      \int_boxColorB_reg[7]_0\(1) => CTRL_s_axi_U_n_359,
      \int_boxColorB_reg[7]_0\(0) => CTRL_s_axi_U_n_360,
      \int_boxColorG_reg[7]_0\(7) => CTRL_s_axi_U_n_319,
      \int_boxColorG_reg[7]_0\(6) => CTRL_s_axi_U_n_320,
      \int_boxColorG_reg[7]_0\(5) => CTRL_s_axi_U_n_321,
      \int_boxColorG_reg[7]_0\(4) => CTRL_s_axi_U_n_322,
      \int_boxColorG_reg[7]_0\(3) => CTRL_s_axi_U_n_323,
      \int_boxColorG_reg[7]_0\(2) => CTRL_s_axi_U_n_324,
      \int_boxColorG_reg[7]_0\(1) => CTRL_s_axi_U_n_325,
      \int_boxColorG_reg[7]_0\(0) => CTRL_s_axi_U_n_326,
      \int_boxColorR_reg[6]_0\(6) => CTRL_s_axi_U_n_361,
      \int_boxColorR_reg[6]_0\(5) => CTRL_s_axi_U_n_362,
      \int_boxColorR_reg[6]_0\(4) => CTRL_s_axi_U_n_363,
      \int_boxColorR_reg[6]_0\(3) => CTRL_s_axi_U_n_364,
      \int_boxColorR_reg[6]_0\(2) => CTRL_s_axi_U_n_365,
      \int_boxColorR_reg[6]_0\(1) => CTRL_s_axi_U_n_366,
      \int_boxColorR_reg[6]_0\(0) => CTRL_s_axi_U_n_367,
      \int_boxColorR_reg[7]_0\(0) => boxColorR(7),
      \int_boxSize_reg[11]_0\(3) => CTRL_s_axi_U_n_460,
      \int_boxSize_reg[11]_0\(2) => CTRL_s_axi_U_n_461,
      \int_boxSize_reg[11]_0\(1) => CTRL_s_axi_U_n_462,
      \int_boxSize_reg[11]_0\(0) => CTRL_s_axi_U_n_463,
      \int_boxSize_reg[11]_1\(3) => CTRL_s_axi_U_n_475,
      \int_boxSize_reg[11]_1\(2) => CTRL_s_axi_U_n_476,
      \int_boxSize_reg[11]_1\(1) => CTRL_s_axi_U_n_477,
      \int_boxSize_reg[11]_1\(0) => CTRL_s_axi_U_n_478,
      \int_boxSize_reg[14]_0\(2) => CTRL_s_axi_U_n_464,
      \int_boxSize_reg[14]_0\(1) => CTRL_s_axi_U_n_465,
      \int_boxSize_reg[14]_0\(0) => CTRL_s_axi_U_n_466,
      \int_boxSize_reg[14]_1\(2) => CTRL_s_axi_U_n_479,
      \int_boxSize_reg[14]_1\(1) => CTRL_s_axi_U_n_480,
      \int_boxSize_reg[14]_1\(0) => CTRL_s_axi_U_n_481,
      \int_boxSize_reg[15]_0\(15 downto 0) => boxSize(15 downto 0),
      \int_boxSize_reg[3]_0\(3) => CTRL_s_axi_U_n_452,
      \int_boxSize_reg[3]_0\(2) => CTRL_s_axi_U_n_453,
      \int_boxSize_reg[3]_0\(1) => CTRL_s_axi_U_n_454,
      \int_boxSize_reg[3]_0\(0) => CTRL_s_axi_U_n_455,
      \int_boxSize_reg[3]_1\(3) => CTRL_s_axi_U_n_467,
      \int_boxSize_reg[3]_1\(2) => CTRL_s_axi_U_n_468,
      \int_boxSize_reg[3]_1\(1) => CTRL_s_axi_U_n_469,
      \int_boxSize_reg[3]_1\(0) => CTRL_s_axi_U_n_470,
      \int_boxSize_reg[7]_0\(3) => CTRL_s_axi_U_n_456,
      \int_boxSize_reg[7]_0\(2) => CTRL_s_axi_U_n_457,
      \int_boxSize_reg[7]_0\(1) => CTRL_s_axi_U_n_458,
      \int_boxSize_reg[7]_0\(0) => CTRL_s_axi_U_n_459,
      \int_boxSize_reg[7]_1\(3) => CTRL_s_axi_U_n_471,
      \int_boxSize_reg[7]_1\(2) => CTRL_s_axi_U_n_472,
      \int_boxSize_reg[7]_1\(1) => CTRL_s_axi_U_n_473,
      \int_boxSize_reg[7]_1\(0) => CTRL_s_axi_U_n_474,
      \int_colorFormat_reg[0]_0\ => CTRL_s_axi_U_n_129,
      \int_colorFormat_reg[0]_1\ => CTRL_s_axi_U_n_150,
      \int_colorFormat_reg[0]_2\ => CTRL_s_axi_U_n_169,
      \int_colorFormat_reg[0]_3\ => CTRL_s_axi_U_n_182,
      \int_colorFormat_reg[0]_4\ => CTRL_s_axi_U_n_352,
      \int_colorFormat_reg[1]_0\ => CTRL_s_axi_U_n_23,
      \int_colorFormat_reg[1]_1\ => CTRL_s_axi_U_n_147,
      \int_colorFormat_reg[1]_2\ => CTRL_s_axi_U_n_217,
      \int_colorFormat_reg[2]_0\ => CTRL_s_axi_U_n_222,
      \int_colorFormat_reg[5]_0\ => CTRL_s_axi_U_n_197,
      \int_colorFormat_reg[6]_0\ => CTRL_s_axi_U_n_21,
      \int_colorFormat_reg[7]_0\ => CTRL_s_axi_U_n_109,
      \int_crossHairX_reg[11]_0\(3) => CTRL_s_axi_U_n_311,
      \int_crossHairX_reg[11]_0\(2) => CTRL_s_axi_U_n_312,
      \int_crossHairX_reg[11]_0\(1) => CTRL_s_axi_U_n_313,
      \int_crossHairX_reg[11]_0\(0) => CTRL_s_axi_U_n_314,
      \int_crossHairX_reg[15]_0\(3 downto 0) => crossHairX(15 downto 12),
      \int_crossHairY_reg[11]_0\(8 downto 3) => crossHairY(11 downto 6),
      \int_crossHairY_reg[11]_0\(2 downto 0) => crossHairY(2 downto 0),
      \int_crossHairY_reg[15]_0\(1) => CTRL_s_axi_U_n_386,
      \int_crossHairY_reg[15]_0\(0) => CTRL_s_axi_U_n_387,
      \int_crossHairY_reg[4]_0\(0) => CTRL_s_axi_U_n_376,
      \int_dpYUVCoef_reg[0]_0\ => CTRL_s_axi_U_n_18,
      \int_dpYUVCoef_reg[0]_1\ => CTRL_s_axi_U_n_20,
      \int_field_id_reg[0]_0\(0) => field_id(0),
      \int_height_reg[0]_0\(0) => CTRL_s_axi_U_n_240,
      \int_height_reg[0]_1\(0) => CTRL_s_axi_U_n_407,
      \int_height_reg[11]_0\(3) => CTRL_s_axi_U_n_513,
      \int_height_reg[11]_0\(2) => CTRL_s_axi_U_n_514,
      \int_height_reg[11]_0\(1) => CTRL_s_axi_U_n_515,
      \int_height_reg[11]_0\(0) => CTRL_s_axi_U_n_516,
      \int_height_reg[14]_0\(14 downto 0) => height(14 downto 0),
      \int_height_reg[15]_0\(13 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/add_ln1443_fu_260_p2\(14 downto 1),
      \int_height_reg[15]_1\(1) => CTRL_s_axi_U_n_374,
      \int_height_reg[15]_1\(0) => CTRL_s_axi_U_n_375,
      \int_height_reg[15]_2\(0) => CTRL_s_axi_U_n_499,
      \int_height_reg[15]_3\(3) => CTRL_s_axi_U_n_500,
      \int_height_reg[15]_3\(2) => CTRL_s_axi_U_n_501,
      \int_height_reg[15]_3\(1) => CTRL_s_axi_U_n_502,
      \int_height_reg[15]_3\(0) => CTRL_s_axi_U_n_503,
      \int_height_reg[3]_0\(3) => CTRL_s_axi_U_n_529,
      \int_height_reg[3]_0\(2) => CTRL_s_axi_U_n_530,
      \int_height_reg[3]_0\(1) => CTRL_s_axi_U_n_531,
      \int_height_reg[3]_0\(0) => CTRL_s_axi_U_n_532,
      \int_height_reg[4]_0\(1) => CTRL_s_axi_U_n_372,
      \int_height_reg[4]_0\(0) => CTRL_s_axi_U_n_373,
      \int_height_reg[7]_0\(3) => CTRL_s_axi_U_n_521,
      \int_height_reg[7]_0\(2) => CTRL_s_axi_U_n_522,
      \int_height_reg[7]_0\(1) => CTRL_s_axi_U_n_523,
      \int_height_reg[7]_0\(0) => CTRL_s_axi_U_n_524,
      \int_height_reg[8]_0\(3 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(7 downto 4),
      \int_isr_reg[0]_0\(0) => icmp_ln957_fu_291_p228_in,
      \int_motionSpeed_reg[0]_0\(0) => CTRL_s_axi_U_n_482,
      \int_motionSpeed_reg[3]_0\(3) => CTRL_s_axi_U_n_491,
      \int_motionSpeed_reg[3]_0\(2) => CTRL_s_axi_U_n_492,
      \int_motionSpeed_reg[3]_0\(1) => CTRL_s_axi_U_n_493,
      \int_motionSpeed_reg[3]_0\(0) => CTRL_s_axi_U_n_494,
      \int_motionSpeed_reg[6]_0\(7 downto 0) => add_ln711_fu_1769_p2(7 downto 0),
      \int_motionSpeed_reg[6]_1\(2) => CTRL_s_axi_U_n_391,
      \int_motionSpeed_reg[6]_1\(1) => CTRL_s_axi_U_n_392,
      \int_motionSpeed_reg[6]_1\(0) => CTRL_s_axi_U_n_393,
      \int_motionSpeed_reg[6]_2\(3) => CTRL_s_axi_U_n_394,
      \int_motionSpeed_reg[6]_2\(2) => CTRL_s_axi_U_n_395,
      \int_motionSpeed_reg[6]_2\(1) => CTRL_s_axi_U_n_396,
      \int_motionSpeed_reg[6]_2\(0) => CTRL_s_axi_U_n_397,
      \int_motionSpeed_reg[7]_0\(7 downto 0) => motionSpeed(7 downto 0),
      \int_motionSpeed_reg[7]_1\(3) => CTRL_s_axi_U_n_495,
      \int_motionSpeed_reg[7]_1\(2) => CTRL_s_axi_U_n_496,
      \int_motionSpeed_reg[7]_1\(1) => CTRL_s_axi_U_n_497,
      \int_motionSpeed_reg[7]_1\(0) => CTRL_s_axi_U_n_498,
      \int_ovrlayId_reg[0]_0\ => CTRL_s_axi_U_n_369,
      \int_ovrlayId_reg[1]_0\ => CTRL_s_axi_U_n_371,
      \int_width_reg[0]_0\(0) => CTRL_s_axi_U_n_74,
      \int_width_reg[11]_0\(3) => CTRL_s_axi_U_n_509,
      \int_width_reg[11]_0\(2) => CTRL_s_axi_U_n_510,
      \int_width_reg[11]_0\(1) => CTRL_s_axi_U_n_511,
      \int_width_reg[11]_0\(0) => CTRL_s_axi_U_n_512,
      \int_width_reg[12]_0\(4) => \grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(6),
      \int_width_reg[12]_0\(3 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(3 downto 0),
      \int_width_reg[12]_1\ => CTRL_s_axi_U_n_105,
      \int_width_reg[12]_2\ => CTRL_s_axi_U_n_108,
      \int_width_reg[12]_3\(0) => CTRL_s_axi_U_n_508,
      \int_width_reg[13]_0\(7 downto 2) => \grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301_d\(9 downto 4),
      \int_width_reg[13]_0\(1 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301_d\(1 downto 0),
      \int_width_reg[15]_0\(15 downto 0) => width(15 downto 0),
      \int_width_reg[15]_1\(11 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(14 downto 3),
      \int_width_reg[15]_2\(3) => CTRL_s_axi_U_n_504,
      \int_width_reg[15]_2\(2) => CTRL_s_axi_U_n_505,
      \int_width_reg[15]_2\(1) => CTRL_s_axi_U_n_506,
      \int_width_reg[15]_2\(0) => CTRL_s_axi_U_n_507,
      \int_width_reg[3]_0\(3) => CTRL_s_axi_U_n_525,
      \int_width_reg[3]_0\(2) => CTRL_s_axi_U_n_526,
      \int_width_reg[3]_0\(1) => CTRL_s_axi_U_n_527,
      \int_width_reg[3]_0\(0) => CTRL_s_axi_U_n_528,
      \int_width_reg[7]_0\(3) => CTRL_s_axi_U_n_517,
      \int_width_reg[7]_0\(2) => CTRL_s_axi_U_n_518,
      \int_width_reg[7]_0\(1) => CTRL_s_axi_U_n_519,
      \int_width_reg[7]_0\(0) => CTRL_s_axi_U_n_520,
      \int_width_reg[8]_0\ => CTRL_s_axi_U_n_104,
      \int_width_reg[9]_0\ => CTRL_s_axi_U_n_402,
      \int_width_reg[9]_1\(3) => CTRL_s_axi_U_n_403,
      \int_width_reg[9]_1\(2) => CTRL_s_axi_U_n_404,
      \int_width_reg[9]_1\(1) => CTRL_s_axi_U_n_405,
      \int_width_reg[9]_1\(0) => CTRL_s_axi_U_n_406,
      internal_full_n_reg => CTRL_s_axi_U_n_181,
      internal_full_n_reg_0 => CTRL_s_axi_U_n_203,
      interrupt => interrupt,
      j_reg_215_reg(12 downto 0) => j_reg_215_reg(12 downto 0),
      or_ln1765_2_reg_915 => \grp_tpgPatternDPColorSquare_fu_1154/or_ln1765_2_reg_915\,
      or_ln1913_reg_1033_pp0_iter1_reg => or_ln1913_reg_1033_pp0_iter1_reg,
      \or_ln1913_reg_1033_pp0_iter1_reg_reg[0]\ => CTRL_s_axi_U_n_370,
      \out\(21 downto 14) => bckgndYUV_dout(23 downto 16),
      \out\(13 downto 7) => bckgndYUV_dout(14 downto 8),
      \out\(6 downto 0) => bckgndYUV_dout(6 downto 0),
      \outpix_val_V_0_12_reg_5098_reg[1]\ => CTRL_s_axi_U_n_148,
      \outpix_val_V_0_12_reg_5098_reg[2]\ => CTRL_s_axi_U_n_160,
      \outpix_val_V_0_12_reg_5098_reg[3]\ => CTRL_s_axi_U_n_161,
      \outpix_val_V_0_12_reg_5098_reg[5]\ => CTRL_s_axi_U_n_163,
      \outpix_val_V_0_14_reg_5140_reg[1]\ => CTRL_s_axi_U_n_166,
      outpix_val_V_0_15_reg_5088(2) => outpix_val_V_0_15_reg_5088(6),
      outpix_val_V_0_15_reg_5088(1) => outpix_val_V_0_15_reg_5088(3),
      outpix_val_V_0_15_reg_5088(0) => outpix_val_V_0_15_reg_5088(1),
      outpix_val_V_0_19_reg_4796_pp0_iter14_reg(2) => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(6),
      outpix_val_V_0_19_reg_4796_pp0_iter14_reg(1) => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(3),
      outpix_val_V_0_19_reg_4796_pp0_iter14_reg(0) => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(1),
      outpix_val_V_0_20_reg_4584_pp0_iter12_reg => outpix_val_V_0_20_reg_4584_pp0_iter12_reg,
      outpix_val_V_0_20_reg_4584_pp0_iter14_reg => outpix_val_V_0_20_reg_4584_pp0_iter14_reg,
      outpix_val_V_0_3_fu_3901128_out => outpix_val_V_0_3_fu_3901128_out,
      \outpix_val_V_0_3_fu_390[6]_i_4_0\(2) => rSerie_V(27),
      \outpix_val_V_0_3_fu_390[6]_i_4_0\(1) => rSerie_V(24),
      \outpix_val_V_0_3_fu_390[6]_i_4_0\(0) => rSerie_V(22),
      \outpix_val_V_0_3_fu_390_reg[0]\ => tpgBackground_U0_n_202,
      \outpix_val_V_0_3_fu_390_reg[0]_0\ => tpgBackground_U0_n_144,
      \outpix_val_V_0_3_fu_390_reg[1]\ => tpgBackground_U0_n_232,
      \outpix_val_V_0_3_fu_390_reg[1]_0\ => tpgBackground_U0_n_167,
      \outpix_val_V_0_3_fu_390_reg[2]\ => CTRL_s_axi_U_n_120,
      \outpix_val_V_0_3_fu_390_reg[2]_0\ => tpgBackground_U0_n_30,
      \outpix_val_V_0_3_fu_390_reg[2]_1\ => tpgBackground_U0_n_215,
      \outpix_val_V_0_3_fu_390_reg[2]_2\ => tpgBackground_U0_n_247,
      \outpix_val_V_0_3_fu_390_reg[2]_3\ => tpgBackground_U0_n_171,
      \outpix_val_V_0_3_fu_390_reg[3]\ => CTRL_s_axi_U_n_122,
      \outpix_val_V_0_3_fu_390_reg[3]_0\ => tpgBackground_U0_n_29,
      \outpix_val_V_0_3_fu_390_reg[3]_1\ => tpgBackground_U0_n_172,
      \outpix_val_V_0_3_fu_390_reg[4]\ => tpgBackground_U0_n_173,
      \outpix_val_V_0_3_fu_390_reg[4]_0\ => tpgBackground_U0_n_208,
      \outpix_val_V_0_3_fu_390_reg[5]\ => tpgBackground_U0_n_209,
      \outpix_val_V_0_3_fu_390_reg[5]_0\ => tpgBackground_U0_n_174,
      \outpix_val_V_0_3_fu_390_reg[5]_1\ => tpgBackground_U0_n_211,
      \outpix_val_V_0_3_fu_390_reg[6]\ => CTRL_s_axi_U_n_123,
      \outpix_val_V_0_3_fu_390_reg[6]_0\ => tpgBackground_U0_n_28,
      \outpix_val_V_0_3_fu_390_reg[6]_1\ => tpgBackground_U0_n_175,
      \outpix_val_V_0_3_fu_390_reg[6]_2\ => tpgBackground_U0_n_203,
      \outpix_val_V_0_3_fu_390_reg[6]_3\ => tpgBackground_U0_n_253,
      \outpix_val_V_0_3_fu_390_reg[7]\(2 downto 1) => outpix_val_V_0_18_reg_5196(7 downto 6),
      \outpix_val_V_0_3_fu_390_reg[7]\(0) => outpix_val_V_0_18_reg_5196(0),
      \outpix_val_V_0_3_fu_390_reg[7]_0\(7 downto 0) => outpix_val_V_0_14_reg_5140(7 downto 0),
      \outpix_val_V_0_3_fu_390_reg[7]_1\(3 downto 2) => reg_1294(7 downto 6),
      \outpix_val_V_0_3_fu_390_reg[7]_1\(1) => reg_1294(3),
      \outpix_val_V_0_3_fu_390_reg[7]_1\(0) => reg_1294(1),
      \outpix_val_V_0_3_fu_390_reg[7]_2\ => tpgBackground_U0_n_176,
      \outpix_val_V_0_3_fu_390_reg[7]_3\ => tpgBackground_U0_n_216,
      \outpix_val_V_0_3_fu_390_reg[7]_4\(7 downto 0) => rampVal_loc_0_fu_482_reg(7 downto 0),
      outpix_val_V_0_4_reg_5110(0) => outpix_val_V_0_4_reg_5110(7),
      \outpix_val_V_1_10_reg_5135_reg[4]\ => CTRL_s_axi_U_n_162,
      \outpix_val_V_1_16_reg_4499_reg[1]\ => CTRL_s_axi_U_n_191,
      \outpix_val_V_1_16_reg_4499_reg[5]\ => CTRL_s_axi_U_n_194,
      \outpix_val_V_1_16_reg_4499_reg[6]\ => CTRL_s_axi_U_n_158,
      \outpix_val_V_1_1_fu_394[0]_i_3\ => tpgBackground_U0_n_141,
      \outpix_val_V_1_1_fu_394[1]_i_2_0\ => tpgBackground_U0_n_143,
      \outpix_val_V_1_1_fu_394[1]_i_2_1\ => tpgBackground_U0_n_131,
      \outpix_val_V_1_1_fu_394[2]_i_2_0\ => tpgBackground_U0_n_161,
      \outpix_val_V_1_1_fu_394[2]_i_2_1\ => tpgBackground_U0_n_146,
      \outpix_val_V_1_1_fu_394[3]_i_2_0\ => tpgBackground_U0_n_162,
      \outpix_val_V_1_1_fu_394[4]_i_2_0\ => tpgBackground_U0_n_163,
      \outpix_val_V_1_1_fu_394[4]_i_2_1\ => tpgBackground_U0_n_157,
      \outpix_val_V_1_1_fu_394[5]_i_2_0\ => tpgBackground_U0_n_164,
      \outpix_val_V_1_1_fu_394[6]_i_2\(3 downto 1) => select_ln1423_reg_5125(6 downto 4),
      \outpix_val_V_1_1_fu_394[6]_i_2\(0) => select_ln1423_reg_5125(0),
      \outpix_val_V_1_1_fu_394[6]_i_4_0\ => tpgBackground_U0_n_165,
      \outpix_val_V_1_1_fu_394[7]_i_8_0\(3) => outpix_val_V_1_10_reg_5135(7),
      \outpix_val_V_1_1_fu_394[7]_i_8_0\(2 downto 1) => outpix_val_V_1_10_reg_5135(5 downto 4),
      \outpix_val_V_1_1_fu_394[7]_i_8_0\(0) => outpix_val_V_1_10_reg_5135(0),
      \outpix_val_V_1_1_fu_394[7]_i_8_1\ => tpgBackground_U0_n_246,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(7) => tpgBackground_U0_n_335,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(6) => tpgBackground_U0_n_336,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(5) => tpgBackground_U0_n_337,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(4) => tpgBackground_U0_n_338,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(3) => tpgBackground_U0_n_339,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(2) => tpgBackground_U0_n_340,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(1) => tpgBackground_U0_n_341,
      \outpix_val_V_1_1_fu_394[7]_i_9_0\(0) => tpgBackground_U0_n_342,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(7) => tpgBackground_U0_n_221,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(6) => tpgBackground_U0_n_222,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(5) => tpgBackground_U0_n_223,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(4) => tpgBackground_U0_n_224,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(3) => tpgBackground_U0_n_225,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(2) => tpgBackground_U0_n_226,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(1) => tpgBackground_U0_n_227,
      \outpix_val_V_1_1_fu_394[7]_i_9_1\(0) => tpgBackground_U0_n_228,
      \outpix_val_V_1_1_fu_394[7]_i_9_2\ => tpgBackground_U0_n_166,
      \outpix_val_V_1_1_fu_394[7]_i_9_3\(4 downto 3) => outpix_val_V_1_8_reg_5181(7 downto 6),
      \outpix_val_V_1_1_fu_394[7]_i_9_3\(2) => outpix_val_V_1_8_reg_5181(4),
      \outpix_val_V_1_1_fu_394[7]_i_9_3\(1 downto 0) => outpix_val_V_1_8_reg_5181(2 downto 1),
      \outpix_val_V_1_1_fu_394[7]_i_9_4\(4 downto 3) => select_ln1324_reg_5191(7 downto 6),
      \outpix_val_V_1_1_fu_394[7]_i_9_4\(2) => select_ln1324_reg_5191(4),
      \outpix_val_V_1_1_fu_394[7]_i_9_4\(1 downto 0) => select_ln1324_reg_5191(2 downto 1),
      \outpix_val_V_1_1_fu_394_reg[0]\ => tpgBackground_U0_n_142,
      \outpix_val_V_1_1_fu_394_reg[0]_0\ => tpgBackground_U0_n_135,
      \outpix_val_V_1_1_fu_394_reg[0]_1\ => tpgBackground_U0_n_201,
      \outpix_val_V_1_1_fu_394_reg[0]_2\(0) => select_ln1581_reg_5093(0),
      \outpix_val_V_1_1_fu_394_reg[1]\(0) => outpix_val_V_1_reg_5115(6),
      \outpix_val_V_1_1_fu_394_reg[3]\ => tpgBackground_U0_n_248,
      \outpix_val_V_1_1_fu_394_reg[4]\ => tpgBackground_U0_n_160,
      \outpix_val_V_1_1_fu_394_reg[4]_0\ => tpgBackground_U0_n_199,
      \outpix_val_V_1_1_fu_394_reg[5]\ => tpgBackground_U0_n_249,
      \outpix_val_V_1_1_fu_394_reg[6]\ => tpgBackground_U0_n_213,
      \outpix_val_V_1_1_fu_394_reg[7]\ => tpgBackground_U0_n_251,
      \outpix_val_V_1_1_fu_394_reg[7]_0\ => tpgBackground_U0_n_214,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(7) => tpgBackground_U0_n_325,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(6) => tpgBackground_U0_n_326,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(5) => tpgBackground_U0_n_327,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(4) => tpgBackground_U0_n_328,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(3) => tpgBackground_U0_n_329,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(2) => tpgBackground_U0_n_330,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(1) => tpgBackground_U0_n_331,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(0) => tpgBackground_U0_n_332,
      \outpix_val_V_1_1_fu_394_reg[7]_2\(7 downto 0) => outpix_val_V_0_5_reg_5175(7 downto 0),
      \outpix_val_V_1_reg_5115_reg[6]\ => CTRL_s_axi_U_n_176,
      \outpix_val_V_2_18_reg_5186_reg[7]\ => tpgBackground_U0_n_18,
      \outpix_val_V_2_18_reg_5186_reg[7]_0\ => tpgBackground_U0_n_75,
      outpix_val_V_2_4_fu_398(3) => outpix_val_V_2_4_fu_398(6),
      outpix_val_V_2_4_fu_398(2) => outpix_val_V_2_4_fu_398(4),
      outpix_val_V_2_4_fu_398(1) => outpix_val_V_2_4_fu_398(2),
      outpix_val_V_2_4_fu_398(0) => outpix_val_V_2_4_fu_398(0),
      \outpix_val_V_2_4_fu_398[0]_i_2_0\ => tpgBackground_U0_n_193,
      \outpix_val_V_2_4_fu_398[0]_i_2_1\ => tpgBackground_U0_n_231,
      \outpix_val_V_2_4_fu_398[0]_i_4_0\(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_reg_927\(0),
      \outpix_val_V_2_4_fu_398[4]_i_3_0\(2) => data12(4),
      \outpix_val_V_2_4_fu_398[4]_i_3_0\(1 downto 0) => data12(2 downto 1),
      \outpix_val_V_2_4_fu_398[7]_i_9_0\(2 downto 1) => outpix_val_V_2_18_reg_5186(7 downto 6),
      \outpix_val_V_2_4_fu_398[7]_i_9_0\(0) => outpix_val_V_2_18_reg_5186(0),
      \outpix_val_V_2_4_fu_398[7]_i_9_1\(7 downto 0) => outpix_val_V_0_12_reg_5098(7 downto 0),
      \outpix_val_V_2_4_fu_398_reg[0]\ => CTRL_s_axi_U_n_131,
      \outpix_val_V_2_4_fu_398_reg[0]_0\ => tpgBackground_U0_n_210,
      \outpix_val_V_2_4_fu_398_reg[1]\ => tpgBackground_U0_n_130,
      \outpix_val_V_2_4_fu_398_reg[2]\ => CTRL_s_axi_U_n_133,
      \outpix_val_V_2_4_fu_398_reg[2]_0\ => tpgBackground_U0_n_145,
      \outpix_val_V_2_4_fu_398_reg[3]\ => tpgBackground_U0_n_147,
      \outpix_val_V_2_4_fu_398_reg[3]_0\ => tpgBackground_U0_n_212,
      \outpix_val_V_2_4_fu_398_reg[4]\ => CTRL_s_axi_U_n_134,
      \outpix_val_V_2_4_fu_398_reg[4]_0\ => tpgBackground_U0_n_156,
      \outpix_val_V_2_4_fu_398_reg[4]_1\ => tpgBackground_U0_n_255,
      \outpix_val_V_2_4_fu_398_reg[5]\ => tpgBackground_U0_n_230,
      \outpix_val_V_2_4_fu_398_reg[5]_0\ => tpgBackground_U0_n_158,
      \outpix_val_V_2_4_fu_398_reg[6]\ => tpgBackground_U0_n_229,
      \outpix_val_V_2_4_fu_398_reg[6]_0\ => tpgBackground_U0_n_159,
      \outpix_val_V_2_4_fu_398_reg[7]\(3 downto 2) => reg_1298(7 downto 6),
      \outpix_val_V_2_4_fu_398_reg[7]\(1) => reg_1298(4),
      \outpix_val_V_2_4_fu_398_reg[7]\(0) => reg_1298(0),
      \outpix_val_V_2_4_fu_398_reg[7]_0\ => tpgBackground_U0_n_220,
      \outpix_val_V_2_4_fu_398_reg[7]_1\(3 downto 2) => outpix_val_V_2_15_reg_5145(7 downto 6),
      \outpix_val_V_2_4_fu_398_reg[7]_1\(1) => outpix_val_V_2_15_reg_5145(4),
      \outpix_val_V_2_4_fu_398_reg[7]_1\(0) => outpix_val_V_2_15_reg_5145(0),
      \outpix_val_V_2_4_fu_398_reg[7]_2\(1 downto 0) => outpix_val_V_2_6_reg_5120(7 downto 6),
      \outpix_val_V_2_4_fu_398_reg[7]_3\ => tpgBackground_U0_n_194,
      p_127_in => p_127_in,
      p_169_in => p_169_in,
      p_cast_fu_1420_p4(9 downto 0) => p_cast_fu_1420_p4(9 downto 0),
      p_reg_reg => tpgBackground_U0_n_17,
      phi_mul_reg_916_reg(14 downto 0) => phi_mul_reg_916_reg(14 downto 0),
      \phi_mul_reg_916_reg[15]\(0) => tpgBackground_U0_n_259,
      \q0_reg[1]\(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_3_fu_630_p3\(1),
      \q0_reg[7]\(4 downto 2) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\(7 downto 5),
      \q0_reg[7]\(1 downto 0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\(3 downto 2),
      rampStart_1_reg_4487(6 downto 1) => rampStart_1_reg_4487(7 downto 2),
      rampStart_1_reg_4487(0) => rampStart_1_reg_4487(0),
      \rampStart_reg[7]\(0) => tpgBackground_U0_n_258,
      \rampStart_reg[7]_0\(6 downto 0) => rampStart_reg(6 downto 0),
      rampVal_2_flag_0_fu_410 => rampVal_2_flag_0_fu_410,
      \rampVal_2_flag_0_fu_410_reg[0]\ => CTRL_s_axi_U_n_118,
      rampVal_3_flag_0_fu_494 => rampVal_3_flag_0_fu_494,
      \rampVal_3_flag_0_fu_494_reg[0]\ => CTRL_s_axi_U_n_115,
      redYuv_load_reg_5170(2) => redYuv_load_reg_5170(7),
      redYuv_load_reg_5170(1 downto 0) => redYuv_load_reg_5170(4 downto 3),
      \redYuv_load_reg_5170_reg[4]\ => tpgBackground_U0_n_177,
      \reg_1294_reg[5]\ => CTRL_s_axi_U_n_170,
      \reg_1298_reg[0]\ => tpgBackground_U0_n_129,
      reg_1302(0) => reg_1302(1),
      reg_1306(0) => reg_1306(1),
      reg_1310(0) => reg_1310(1),
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      select_ln1150_fu_3084_p3(1 downto 0) => select_ln1150_fu_3084_p3(1 downto 0),
      \select_ln1581_reg_5093_reg[6]\ => CTRL_s_axi_U_n_164,
      \select_ln1607_3_reg_5083_reg[0]\ => CTRL_s_axi_U_n_146,
      select_ln1765_12_fu_676_p3(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\(0),
      \select_ln1765_12_reg_927_reg[5]\(2) => tpgBackground_U0_n_7,
      \select_ln1765_12_reg_927_reg[5]\(1) => tpgBackground_U0_n_8,
      \select_ln1765_12_reg_927_reg[5]\(0) => tpgBackground_U0_n_9,
      \select_ln1765_12_reg_927_reg[7]\(4) => tpgBackground_U0_n_10,
      \select_ln1765_12_reg_927_reg[7]\(3) => tpgBackground_U0_n_6,
      \select_ln1765_12_reg_927_reg[7]\(2) => tpgBackground_U0_n_11,
      \select_ln1765_12_reg_927_reg[7]\(1) => tpgBackground_U0_n_12,
      \select_ln1765_12_reg_927_reg[7]\(0) => tpgBackground_U0_n_13,
      \select_ln1765_3_reg_910_reg[1]\(0) => tpgBackground_U0_n_290,
      \select_ln1765_3_reg_910_reg[1]_0\ => tpgBackground_U0_n_5,
      select_ln1765_8_fu_660_p3(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_8_fu_660_p3\(0),
      \select_ln1765_8_reg_922_reg[4]\ => tpgBackground_U0_n_3,
      \select_ln1765_8_reg_922_reg[4]_0\ => tpgBackground_U0_n_4,
      \select_ln1765_8_reg_922_reg[5]\(1) => tpgBackground_U0_n_291,
      \select_ln1765_8_reg_922_reg[5]\(0) => tpgBackground_U0_n_292,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      start_once_reg => start_once_reg,
      sub_cast_fu_252_p1(11 downto 0) => sub_cast_fu_252_p1(12 downto 1),
      tpgBackground_U0_ap_start => tpgBackground_U0_ap_start,
      tpgBarSelRgb_b_ce0 => tpgBarSelRgb_b_ce0,
      tpgSinTableArray_load_reg_48170 => tpgSinTableArray_load_reg_48170,
      trunc_ln746_fu_509_p1(0) => trunc_ln746_fu_509_p1(0),
      trunc_ln746_reg_989 => trunc_ln746_reg_989,
      \vHatch_reg[0]_i_4_0\(5 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/yCount_V_2_reg\(9 downto 4),
      \vHatch_reg[0]_i_4_1\ => tpgBackground_U0_n_289,
      \xCount_V_2[9]_i_15\(3 downto 2) => \grp_tpgPatternCrossHatch_fu_1199/ap_return_int_reg\(8 downto 7),
      \xCount_V_2[9]_i_15\(1 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/ap_return_int_reg\(3 downto 2),
      \xCount_V_2_reg[3]\(0) => CTRL_s_axi_U_n_101,
      \xCount_V_2_reg[3]_0\(1) => CTRL_s_axi_U_n_111,
      \xCount_V_2_reg[3]_0\(0) => CTRL_s_axi_U_n_112,
      \xCount_V_2_reg[3]_1\(0) => \grp_tpgPatternCrossHatch_fu_1199/icmp_ln878_fu_405_p2\,
      \xCount_V_2_reg[7]\(0) => CTRL_s_axi_U_n_113,
      \xCount_V_2_reg[8]\(0) => CTRL_s_axi_U_n_114,
      \xCount_V_2_reg[9]\(3) => tpgBackground_U0_n_125,
      \xCount_V_2_reg[9]\(2) => tpgBackground_U0_n_126,
      \xCount_V_2_reg[9]\(1) => tpgBackground_U0_n_127,
      \xCount_V_2_reg[9]\(0) => tpgBackground_U0_n_128,
      \xCount_V_3_reg[9]\ => tpgBackground_U0_n_252,
      x_reg_9040 => x_reg_9040,
      x_reg_904_pp0_iter9_reg(3) => x_reg_904_pp0_iter9_reg(15),
      x_reg_904_pp0_iter9_reg(2 downto 0) => x_reg_904_pp0_iter9_reg(2 downto 0),
      \x_reg_904_pp0_iter9_reg_reg[15]\(0) => CTRL_s_axi_U_n_87,
      \yCount_V_2_reg[9]\(0) => tpgBackground_U0_n_120,
      \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]\ => tpgBackground_U0_n_15,
      \zonePlateVDelta_reg[15]\(15) => tpgBackground_U0_n_260,
      \zonePlateVDelta_reg[15]\(14) => tpgBackground_U0_n_261,
      \zonePlateVDelta_reg[15]\(13) => tpgBackground_U0_n_262,
      \zonePlateVDelta_reg[15]\(12) => tpgBackground_U0_n_263,
      \zonePlateVDelta_reg[15]\(11) => tpgBackground_U0_n_264,
      \zonePlateVDelta_reg[15]\(10) => tpgBackground_U0_n_265,
      \zonePlateVDelta_reg[15]\(9) => tpgBackground_U0_n_266,
      \zonePlateVDelta_reg[15]\(8) => tpgBackground_U0_n_267,
      \zonePlateVDelta_reg[15]\(7) => tpgBackground_U0_n_268,
      \zonePlateVDelta_reg[15]\(6) => tpgBackground_U0_n_269,
      \zonePlateVDelta_reg[15]\(5) => tpgBackground_U0_n_270,
      \zonePlateVDelta_reg[15]\(4) => tpgBackground_U0_n_271,
      \zonePlateVDelta_reg[15]\(3) => tpgBackground_U0_n_272,
      \zonePlateVDelta_reg[15]\(2) => tpgBackground_U0_n_273,
      \zonePlateVDelta_reg[15]\(1) => tpgBackground_U0_n_274,
      \zonePlateVDelta_reg[15]\(0) => tpgBackground_U0_n_275,
      \zonePlateVDelta_reg[3]\ => tpgBackground_U0_n_250
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MultiPixStream2AXIvideo_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      D(23 downto 0) => m_axis_video_TDATA_int_regslice(23 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_29,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(2) => MultiPixStream2AXIvideo_U0_n_16,
      Q(1) => MultiPixStream2AXIvideo_U0_n_17,
      Q(0) => MultiPixStream2AXIvideo_U0_n_18,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\(0) => MultiPixStream2AXIvideo_U0_n_25,
      \ap_CS_fsm_reg[2]_0\ => MultiPixStream2AXIvideo_U0_n_27,
      \ap_CS_fsm_reg[2]_1\ => MultiPixStream2AXIvideo_U0_n_28,
      \ap_CS_fsm_reg[2]_2\ => MultiPixStream2AXIvideo_U0_n_30,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_last_V_fu_311_p2_carry_0(0) => width(0),
      counter_loc_0_fu_126_reg(0) => counter_loc_0_fu_126_reg(0),
      fid => \^fid\,
      \fid_preg_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_2,
      \fid_preg_reg[0]_1\(0) => field_id(0),
      i_1_reg_4880 => i_1_reg_4880,
      \i_reg_204_reg[11]_0\(0) => icmp_ln957_fu_291_p228_in,
      \icmp_ln957_fu_291_p2_inferred__0/i__carry_0\(8 downto 0) => height(11 downto 3),
      \icmp_ln962_fu_306_p2_inferred__0/i__carry__0_0\(3) => CTRL_s_axi_U_n_403,
      \icmp_ln962_fu_306_p2_inferred__0/i__carry__0_0\(2) => CTRL_s_axi_U_n_404,
      \icmp_ln962_fu_306_p2_inferred__0/i__carry__0_0\(1) => CTRL_s_axi_U_n_405,
      \icmp_ln962_fu_306_p2_inferred__0/i__carry__0_0\(0) => CTRL_s_axi_U_n_406,
      \icmp_ln962_reg_507_reg[0]_0\(0) => CTRL_s_axi_U_n_508,
      \int_field_id_reg[0]\ => MultiPixStream2AXIvideo_U0_n_31,
      internal_empty_n_reg => MultiPixStream2AXIvideo_U0_n_22,
      internal_empty_n_reg_0 => MultiPixStream2AXIvideo_U0_n_23,
      j_reg_215_reg(12 downto 0) => j_reg_215_reg(12 downto 0),
      \j_reg_215_reg[12]_0\(0) => CTRL_s_axi_U_n_407,
      \j_reg_215_reg[12]_1\ => CTRL_s_axi_U_n_402,
      load => load,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      ovrlayYUV_empty_n => ovrlayYUV_empty_n,
      shiftReg_ce => shiftReg_ce_0,
      sub_cast_fu_252_p1(11 downto 0) => sub_cast_fu_252_p1(12 downto 1)
    );
bckgndYUV_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S
     port map (
      E(0) => tpgBackground_U0_n_286,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]\ => CTRL_s_axi_U_n_327,
      ap_rst_n => ap_rst_n,
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      bckgndYUV_full_n => bckgndYUV_full_n,
      \in\(23 downto 0) => tpgBackground_U0_outImg_din(23 downto 0),
      internal_full_n_reg_0 => tpgBackground_U0_n_75,
      internal_full_n_reg_1 => tpgBackground_U0_n_18,
      \mOutPtr_reg[4]_0\ => tpgBackground_U0_n_287,
      \out\(23 downto 0) => bckgndYUV_dout(23 downto 0),
      \outpix_val_V_1_1_load_reg_5207_reg[7]\ => bckgndYUV_U_n_4,
      shiftReg_ce => shiftReg_ce,
      tpgForeground_U0_srcImg_read => tpgForeground_U0_srcImg_read
    );
ovrlayYUV_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w24_d16_S_0
     port map (
      \B_V_data_1_payload_B_reg[23]\ => CTRL_s_axi_U_n_352,
      D(23 downto 0) => m_axis_video_TDATA_int_regslice(23 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_29,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => tpgForeground_U0_outImg_din(23 downto 0),
      internal_full_n_reg_0 => MultiPixStream2AXIvideo_U0_n_22,
      \mOutPtr_reg[4]_0\ => MultiPixStream2AXIvideo_U0_n_27,
      ovrlayYUV_empty_n => ovrlayYUV_empty_n,
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      shiftReg_ce => shiftReg_ce_0
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\(0) => MultiPixStream2AXIvideo_U0_n_25,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      load => load,
      \mOutPtr_reg[1]_0\ => MultiPixStream2AXIvideo_U0_n_23,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_2,
      tpgForeground_U0_ap_start => tpgForeground_U0_ap_start
    );
start_for_tpgForeground_U0_U: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0
     port map (
      CO(0) => icmp_ln744_fu_493_p2,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2_1,
      Q(0) => tpgForeground_U0_n_43,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      int_ap_idle_reg(0) => MultiPixStream2AXIvideo_U0_n_25,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1,
      int_ap_idle_reg_1 => CTRL_s_axi_U_n_172,
      internal_empty_n_reg_0 => tpgForeground_U0_n_44,
      \mOutPtr_reg[1]_0\ => tpgBackground_U0_n_285,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      start_once_reg => start_once_reg_2,
      start_once_reg_0 => start_once_reg,
      tpgBackground_U0_ap_start => tpgBackground_U0_ap_start,
      tpgForeground_U0_ap_start => tpgForeground_U0_ap_start
    );
tpgBackground_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground
     port map (
      CO(0) => \grp_tpgPatternCrossHatch_fu_1199/icmp_ln870_fu_356_p2\,
      D(3) => tpgBackground_U0_n_6,
      D(2) => tpgBackground_U0_n_7,
      D(1) => tpgBackground_U0_n_8,
      D(0) => tpgBackground_U0_n_9,
      DPtpgBarSelRgb_VESA_b_load_reg_890(0) => \grp_tpgPatternDPColorSquare_fu_1154/DPtpgBarSelRgb_VESA_b_load_reg_890\(1),
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]\ => tpgBackground_U0_n_141,
      \DPtpgBarSelRgb_VESA_g_load_reg_885_reg[1]_0\ => CTRL_s_axi_U_n_23,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[1]\ => tpgBackground_U0_n_143,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[2]\ => tpgBackground_U0_n_161,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[3]\ => tpgBackground_U0_n_162,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[4]\ => tpgBackground_U0_n_163,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[5]\ => tpgBackground_U0_n_164,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[6]\ => tpgBackground_U0_n_165,
      \DPtpgBarSelYuv_709_u_load_reg_905_reg[7]\ => tpgBackground_U0_n_166,
      \DPtpgBarSelYuv_709_y_load_reg_895_reg[0]\ => tpgBackground_U0_n_144,
      \DPtpgBarSelYuv_709_y_load_reg_895_reg[7]\ => tpgBackground_U0_n_176,
      E(0) => p_151_in,
      O(3) => CTRL_s_axi_U_n_257,
      O(2) => CTRL_s_axi_U_n_258,
      O(1) => CTRL_s_axi_U_n_259,
      O(0) => CTRL_s_axi_U_n_260,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      RDEN => lshr_ln1_reg_48070,
      S(0) => CTRL_s_axi_U_n_39,
      SR(0) => CTRL_s_axi_U_n_204,
      SS(0) => ap_rst_n_inv,
      add5_i_fu_1436_p2(9 downto 0) => add5_i_fu_1436_p2(13 downto 4),
      \add_ln1302_1_reg_4786_reg[14]_0\(0) => add_ln1302_2_fu_2448_p2(16),
      \add_ln1302_2_fu_2448_p2__0\(7 downto 0) => \add_ln1302_2_fu_2448_p2__0\(15 downto 8),
      and_ln1765_fu_361_p2 => \grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_fu_361_p2\,
      and_ln1765_reg_769_pp0_iter3_reg => \grp_tpgPatternDPColorSquare_fu_1154/and_ln1765_reg_769_pp0_iter3_reg\,
      \ap_CS_fsm_reg[1]_0\(0) => tpgBackground_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\ => tpgBackground_U0_n_250,
      \ap_CS_fsm_reg[2]_1\ => tpgBackground_U0_n_252,
      ap_ce_reg => \grp_reg_int_s_fu_2867/ap_ce_reg\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter14 => ap_enable_reg_pp0_iter14,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter15_reg_0 => tpgBackground_U0_n_160,
      ap_enable_reg_pp0_iter16 => ap_enable_reg_pp0_iter16,
      ap_enable_reg_pp0_iter17_reg_0 => tpgBackground_U0_n_75,
      ap_enable_reg_pp0_iter1_reg_0 => tpgBackground_U0_n_255,
      \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_185_reg[6]\ => CTRL_s_axi_U_n_109,
      \ap_return_int_reg_reg[15]\(15 downto 0) => bck_motion_en(15 downto 0),
      \ap_return_int_reg_reg[6]\ => tpgBackground_U0_n_256,
      \ap_return_int_reg_reg[8]\(3 downto 2) => \grp_tpgPatternCrossHatch_fu_1199/ap_return_int_reg\(8 downto 7),
      \ap_return_int_reg_reg[8]\(1 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/ap_return_int_reg\(3 downto 2),
      \ap_return_int_reg_reg[9]\ => tpgBackground_U0_n_257,
      \ap_return_int_reg_reg[9]_0\(7 downto 2) => \grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301_d\(9 downto 4),
      \ap_return_int_reg_reg[9]_0\(1 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/grp_reg_ap_uint_10_s_fu_301_d\(1 downto 0),
      ap_rst_n => ap_rst_n,
      \bSerie_V_reg[21]_0\ => tpgBackground_U0_n_231,
      \bSerie_V_reg[21]_1\ => CTRL_s_axi_U_n_184,
      \bSerie_V_reg[25]_0\(2) => data12(4),
      \bSerie_V_reg[25]_0\(1 downto 0) => data12(2 downto 1),
      \bSerie_V_reg[26]_0\ => tpgBackground_U0_n_230,
      \bSerie_V_reg[27]_0\ => tpgBackground_U0_n_229,
      barWidth_cast_fu_1490_p1(10 downto 0) => barWidth_cast_fu_1490_p1(10 downto 0),
      bckgndYUV_full_n => bckgndYUV_full_n,
      blkYuv_ce0 => blkYuv_ce0,
      blkYuv_load_reg_5155(0) => blkYuv_load_reg_5155(7),
      \blkYuv_load_reg_5155_reg[7]_0\ => CTRL_s_axi_U_n_485,
      bluYuv_load_reg_5160(2 downto 1) => bluYuv_load_reg_5160(7 downto 6),
      bluYuv_load_reg_5160(0) => bluYuv_load_reg_5160(4),
      \bluYuv_load_reg_5160_reg[6]_0\ => CTRL_s_axi_U_n_130,
      \g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(2) => g_2_reg_4801_pp0_iter14_reg(6),
      \g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(1) => g_2_reg_4801_pp0_iter14_reg(4),
      \g_2_reg_4801_pp0_iter14_reg_reg[6]_0\(0) => g_2_reg_4801_pp0_iter14_reg(0),
      \g_2_reg_4801_reg[7]_0\(7) => CTRL_s_axi_U_n_534,
      \g_2_reg_4801_reg[7]_0\(6) => CTRL_s_axi_U_n_535,
      \g_2_reg_4801_reg[7]_0\(5) => CTRL_s_axi_U_n_536,
      \g_2_reg_4801_reg[7]_0\(4) => CTRL_s_axi_U_n_537,
      \g_2_reg_4801_reg[7]_0\(3) => CTRL_s_axi_U_n_538,
      \g_2_reg_4801_reg[7]_0\(2) => CTRL_s_axi_U_n_539,
      \g_2_reg_4801_reg[7]_0\(1) => CTRL_s_axi_U_n_540,
      \g_2_reg_4801_reg[7]_0\(0) => CTRL_s_axi_U_n_541,
      g_reg_4712_pp0_iter6_reg(7 downto 0) => g_reg_4712_pp0_iter6_reg(7 downto 0),
      grnYuv_load_reg_5165(1 downto 0) => grnYuv_load_reg_5165(5 downto 4),
      grp_tpgPatternCrossHatch_fu_1199_ap_start_reg_reg_0 => CTRL_s_axi_U_n_203,
      grp_tpgPatternDPColorSquare_fu_1154_ap_start_reg_reg_0 => CTRL_s_axi_U_n_188,
      \hBarSel_3_reg[0]_0\ => CTRL_s_axi_U_n_181,
      hdata_flag_0_fu_430 => hdata_flag_0_fu_430,
      hdata_flag_0_fu_4300 => hdata_flag_0_fu_4300,
      \hdata_flag_0_fu_430_reg[0]_0\ => CTRL_s_axi_U_n_116,
      \hdata_loc_0_fu_422_reg[0]_0\ => CTRL_s_axi_U_n_185,
      \hdata_new_0_fu_426_reg[7]_0\(0) => hdata_loc_0_fu_4220,
      \icmp_ln1256_reg_4876_reg[0]_0\ => CTRL_s_axi_U_n_223,
      \icmp_ln1443_2_reg_557_reg[0]_i_2\(13 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/add_ln1443_fu_260_p2\(14 downto 1),
      \icmp_ln1467_reg_576_reg[0]\(0) => CTRL_s_axi_U_n_87,
      \icmp_ln1467_reg_576_reg[0]_i_2\(11 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/sub29_fu_272_p2\(14 downto 3),
      \icmp_ln1467_reg_576_reg[0]_i_2_0\(0) => CTRL_s_axi_U_n_74,
      \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_0\ => tpgBackground_U0_n_18,
      \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_1\ => tpgBackground_U0_n_129,
      \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_2\ => tpgBackground_U0_n_211,
      \icmp_ln527_reg_4605_pp0_iter16_reg_reg[0]_3\(0) => x_reg_9040,
      \icmp_ln527_reg_4605_pp0_iter4_reg_reg[0]_0\ => tpgBackground_U0_n_15,
      icmp_ln527_reg_4605_pp0_iter6_reg => icmp_ln527_reg_4605_pp0_iter6_reg,
      \icmp_ln527_reg_4605_pp0_iter8_reg_reg[0]_0\ => tpgBackground_U0_n_17,
      \icmp_ln527_reg_4605_reg[0]_0\(15 downto 0) => width(15 downto 0),
      \icmp_ln878_4_reg_4702_reg[0]_0\ => CTRL_s_axi_U_n_174,
      \in\(23 downto 0) => tpgBackground_U0_outImg_din(23 downto 0),
      int_ap_start_reg_i_2_0(12 downto 1) => height(14 downto 3),
      int_ap_start_reg_i_2_0(0) => height(0),
      int_ap_start_reg_i_2_1(0) => CTRL_s_axi_U_n_240,
      \int_bckgndId_reg[0]\ => tpgBackground_U0_n_142,
      \int_height_reg[15]\(0) => icmp_ln525_fu_1716_p2,
      internal_full_n_reg => tpgBackground_U0_n_177,
      internal_full_n_reg_0 => tpgBackground_U0_n_193,
      internal_full_n_reg_1(0) => tpgBackground_U0_n_286,
      internal_full_n_reg_2 => tpgBackground_U0_n_287,
      or_ln1765_2_reg_915 => \grp_tpgPatternDPColorSquare_fu_1154/or_ln1765_2_reg_915\,
      \or_ln1765_2_reg_915_reg[0]\ => tpgBackground_U0_n_158,
      \or_ln1765_2_reg_915_reg[0]_0\ => tpgBackground_U0_n_159,
      \or_ln1765_2_reg_915_reg[0]_1\ => CTRL_s_axi_U_n_533,
      \outpix_val_V_0_12_reg_5098_reg[0]_0\ => tpgBackground_U0_n_210,
      \outpix_val_V_0_12_reg_5098_reg[2]_0\ => tpgBackground_U0_n_215,
      \outpix_val_V_0_12_reg_5098_reg[3]_0\ => tpgBackground_U0_n_147,
      \outpix_val_V_0_12_reg_5098_reg[6]_0\ => tpgBackground_U0_n_253,
      \outpix_val_V_0_12_reg_5098_reg[7]_0\(7 downto 0) => outpix_val_V_0_12_reg_5098(7 downto 0),
      \outpix_val_V_0_12_reg_5098_reg[7]_1\(0) => p_175_in,
      \outpix_val_V_0_14_reg_5140_reg[7]_0\(7 downto 0) => outpix_val_V_0_14_reg_5140(7 downto 0),
      \outpix_val_V_0_14_reg_5140_reg[7]_1\ => CTRL_s_axi_U_n_129,
      \outpix_val_V_0_15_reg_5088_reg[6]_0\(2) => outpix_val_V_0_15_reg_5088(6),
      \outpix_val_V_0_15_reg_5088_reg[6]_0\(1) => outpix_val_V_0_15_reg_5088(3),
      \outpix_val_V_0_15_reg_5088_reg[6]_0\(0) => outpix_val_V_0_15_reg_5088(1),
      \outpix_val_V_0_18_reg_5196_reg[0]_0\ => CTRL_s_axi_U_n_210,
      \outpix_val_V_0_18_reg_5196_reg[1]_0\ => tpgBackground_U0_n_131,
      \outpix_val_V_0_18_reg_5196_reg[1]_1\ => tpgBackground_U0_n_167,
      \outpix_val_V_0_18_reg_5196_reg[2]_0\ => tpgBackground_U0_n_146,
      \outpix_val_V_0_18_reg_5196_reg[2]_1\ => tpgBackground_U0_n_171,
      \outpix_val_V_0_18_reg_5196_reg[3]_0\ => tpgBackground_U0_n_172,
      \outpix_val_V_0_18_reg_5196_reg[4]_0\ => tpgBackground_U0_n_157,
      \outpix_val_V_0_18_reg_5196_reg[4]_1\ => tpgBackground_U0_n_173,
      \outpix_val_V_0_18_reg_5196_reg[5]_0\ => tpgBackground_U0_n_174,
      \outpix_val_V_0_18_reg_5196_reg[6]_0\ => tpgBackground_U0_n_175,
      \outpix_val_V_0_18_reg_5196_reg[7]_0\(2 downto 1) => outpix_val_V_0_18_reg_5196(7 downto 6),
      \outpix_val_V_0_18_reg_5196_reg[7]_0\(0) => outpix_val_V_0_18_reg_5196(0),
      \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\(2) => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(6),
      \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\(1) => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(3),
      \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[6]_0\(0) => outpix_val_V_0_19_reg_4796_pp0_iter14_reg(1),
      \outpix_val_V_0_19_reg_4796_pp0_iter14_reg_reg[7]_0\ => tpgBackground_U0_n_216,
      outpix_val_V_0_20_reg_4584_pp0_iter12_reg => outpix_val_V_0_20_reg_4584_pp0_iter12_reg,
      outpix_val_V_0_20_reg_4584_pp0_iter14_reg => outpix_val_V_0_20_reg_4584_pp0_iter14_reg,
      outpix_val_V_0_3_fu_3901128_out => outpix_val_V_0_3_fu_3901128_out,
      \outpix_val_V_0_3_fu_390[0]_i_4_0\ => CTRL_s_axi_U_n_180,
      \outpix_val_V_0_3_fu_390[1]_i_2\ => CTRL_s_axi_U_n_153,
      \outpix_val_V_0_3_fu_390_reg[0]_0\ => CTRL_s_axi_U_n_150,
      \outpix_val_V_0_3_fu_390_reg[0]_1\ => CTRL_s_axi_U_n_168,
      \outpix_val_V_0_3_fu_390_reg[0]_2\ => CTRL_s_axi_U_n_136,
      \outpix_val_V_0_3_fu_390_reg[1]_0\ => CTRL_s_axi_U_n_166,
      \outpix_val_V_0_3_fu_390_reg[2]_0\ => tpgBackground_U0_n_30,
      \outpix_val_V_0_3_fu_390_reg[2]_1\ => CTRL_s_axi_U_n_120,
      \outpix_val_V_0_3_fu_390_reg[3]_0\ => tpgBackground_U0_n_29,
      \outpix_val_V_0_3_fu_390_reg[3]_1\ => CTRL_s_axi_U_n_122,
      \outpix_val_V_0_3_fu_390_reg[4]_0\ => CTRL_s_axi_U_n_169,
      \outpix_val_V_0_3_fu_390_reg[5]_0\ => CTRL_s_axi_U_n_170,
      \outpix_val_V_0_3_fu_390_reg[6]_0\ => tpgBackground_U0_n_28,
      \outpix_val_V_0_3_fu_390_reg[6]_1\ => CTRL_s_axi_U_n_123,
      \outpix_val_V_0_3_fu_390_reg[6]_2\ => CTRL_s_axi_U_n_152,
      \outpix_val_V_0_3_fu_390_reg[6]_3\ => CTRL_s_axi_U_n_154,
      \outpix_val_V_0_3_fu_390_reg[7]_0\ => CTRL_s_axi_U_n_489,
      \outpix_val_V_0_3_fu_390_reg[7]_1\ => CTRL_s_axi_U_n_121,
      \outpix_val_V_0_3_fu_390_reg[7]_2\ => CTRL_s_axi_U_n_171,
      outpix_val_V_0_4_reg_5110(0) => outpix_val_V_0_4_reg_5110(7),
      \outpix_val_V_0_5_reg_5175_reg[7]_0\(7 downto 0) => outpix_val_V_0_5_reg_5175(7 downto 0),
      \outpix_val_V_0_5_reg_5175_reg[7]_1\(0) => p_169_in,
      \outpix_val_V_1_10_reg_5135_reg[7]_0\(3) => outpix_val_V_1_10_reg_5135(7),
      \outpix_val_V_1_10_reg_5135_reg[7]_0\(2 downto 1) => outpix_val_V_1_10_reg_5135(5 downto 4),
      \outpix_val_V_1_10_reg_5135_reg[7]_0\(0) => outpix_val_V_1_10_reg_5135(0),
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(7) => tpgBackground_U0_n_325,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(6) => tpgBackground_U0_n_326,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(5) => tpgBackground_U0_n_327,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(4) => tpgBackground_U0_n_328,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(3) => tpgBackground_U0_n_329,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(2) => tpgBackground_U0_n_330,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(1) => tpgBackground_U0_n_331,
      \outpix_val_V_1_16_reg_4499_reg[7]_0\(0) => tpgBackground_U0_n_332,
      \outpix_val_V_1_1_fu_394[5]_i_2\ => CTRL_s_axi_U_n_137,
      \outpix_val_V_1_1_fu_394[5]_i_2_0\ => CTRL_s_axi_U_n_199,
      \outpix_val_V_1_1_fu_394[7]_i_9\ => CTRL_s_axi_U_n_135,
      \outpix_val_V_1_1_fu_394_reg[0]_0\ => CTRL_s_axi_U_n_146,
      \outpix_val_V_1_1_fu_394_reg[0]_1\ => CTRL_s_axi_U_n_149,
      \outpix_val_V_1_1_fu_394_reg[0]_2\ => CTRL_s_axi_U_n_186,
      \outpix_val_V_1_1_fu_394_reg[0]_3\ => CTRL_s_axi_U_n_165,
      \outpix_val_V_1_1_fu_394_reg[1]_0\ => CTRL_s_axi_U_n_148,
      \outpix_val_V_1_1_fu_394_reg[1]_1\ => CTRL_s_axi_U_n_176,
      \outpix_val_V_1_1_fu_394_reg[1]_2\ => CTRL_s_axi_U_n_191,
      \outpix_val_V_1_1_fu_394_reg[2]_0\ => CTRL_s_axi_U_n_160,
      \outpix_val_V_1_1_fu_394_reg[2]_1\ => CTRL_s_axi_U_n_162,
      \outpix_val_V_1_1_fu_394_reg[2]_2\ => CTRL_s_axi_U_n_192,
      \outpix_val_V_1_1_fu_394_reg[2]_3\ => CTRL_s_axi_U_n_182,
      \outpix_val_V_1_1_fu_394_reg[2]_4\ => CTRL_s_axi_U_n_175,
      \outpix_val_V_1_1_fu_394_reg[2]_5\ => CTRL_s_axi_U_n_197,
      \outpix_val_V_1_1_fu_394_reg[3]_0\ => CTRL_s_axi_U_n_161,
      \outpix_val_V_1_1_fu_394_reg[3]_1\ => CTRL_s_axi_U_n_193,
      \outpix_val_V_1_1_fu_394_reg[5]_0\ => CTRL_s_axi_U_n_163,
      \outpix_val_V_1_1_fu_394_reg[5]_1\ => CTRL_s_axi_U_n_194,
      \outpix_val_V_1_1_fu_394_reg[6]_0\ => CTRL_s_axi_U_n_145,
      \outpix_val_V_1_1_fu_394_reg[6]_1\ => CTRL_s_axi_U_n_164,
      \outpix_val_V_1_1_fu_394_reg[6]_2\ => CTRL_s_axi_U_n_158,
      \outpix_val_V_1_1_fu_394_reg[6]_3\ => CTRL_s_axi_U_n_167,
      \outpix_val_V_1_1_fu_394_reg[6]_4\ => CTRL_s_axi_U_n_198,
      \outpix_val_V_1_1_fu_394_reg[6]_5\ => CTRL_s_axi_U_n_178,
      \outpix_val_V_1_1_fu_394_reg[7]_0\ => CTRL_s_axi_U_n_190,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(2) => CTRL_s_axi_U_n_142,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(1) => CTRL_s_axi_U_n_143,
      \outpix_val_V_1_1_fu_394_reg[7]_1\(0) => CTRL_s_axi_U_n_144,
      \outpix_val_V_1_1_load_reg_5207_reg[0]_0\ => CTRL_s_axi_U_n_490,
      \outpix_val_V_1_1_load_reg_5207_reg[7]_0\ => CTRL_s_axi_U_n_214,
      \outpix_val_V_1_8_reg_5181_reg[0]_0\ => tpgBackground_U0_n_135,
      \outpix_val_V_1_8_reg_5181_reg[3]_0\ => tpgBackground_U0_n_248,
      \outpix_val_V_1_8_reg_5181_reg[5]_0\ => tpgBackground_U0_n_249,
      \outpix_val_V_1_8_reg_5181_reg[7]_0\(4 downto 3) => outpix_val_V_1_8_reg_5181(7 downto 6),
      \outpix_val_V_1_8_reg_5181_reg[7]_0\(2) => outpix_val_V_1_8_reg_5181(4),
      \outpix_val_V_1_8_reg_5181_reg[7]_0\(1 downto 0) => outpix_val_V_1_8_reg_5181(2 downto 1),
      \outpix_val_V_1_8_reg_5181_reg[7]_1\ => CTRL_s_axi_U_n_219,
      \outpix_val_V_1_8_reg_5181_reg[7]_2\ => CTRL_s_axi_U_n_147,
      \outpix_val_V_1_reg_5115_reg[6]_0\(0) => outpix_val_V_1_reg_5115(6),
      \outpix_val_V_1_reg_5115_reg[7]_0\ => tpgBackground_U0_n_246,
      \outpix_val_V_2_13_reg_5077_reg[7]_0\ => tpgBackground_U0_n_220,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(7) => tpgBackground_U0_n_221,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(6) => tpgBackground_U0_n_222,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(5) => tpgBackground_U0_n_223,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(4) => tpgBackground_U0_n_224,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(3) => tpgBackground_U0_n_225,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(2) => tpgBackground_U0_n_226,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(1) => tpgBackground_U0_n_227,
      \outpix_val_V_2_13_reg_5077_reg[7]_1\(0) => tpgBackground_U0_n_228,
      \outpix_val_V_2_15_reg_5145_reg[7]_0\(3 downto 2) => outpix_val_V_2_15_reg_5145(7 downto 6),
      \outpix_val_V_2_15_reg_5145_reg[7]_0\(1) => outpix_val_V_2_15_reg_5145(4),
      \outpix_val_V_2_15_reg_5145_reg[7]_0\(0) => outpix_val_V_2_15_reg_5145(0),
      \outpix_val_V_2_18_reg_5186_reg[1]_0\ => tpgBackground_U0_n_130,
      \outpix_val_V_2_18_reg_5186_reg[2]_0\ => tpgBackground_U0_n_145,
      \outpix_val_V_2_18_reg_5186_reg[4]_0\ => tpgBackground_U0_n_156,
      \outpix_val_V_2_18_reg_5186_reg[7]_0\(2 downto 1) => outpix_val_V_2_18_reg_5186(7 downto 6),
      \outpix_val_V_2_18_reg_5186_reg[7]_0\(0) => outpix_val_V_2_18_reg_5186(0),
      \outpix_val_V_2_18_reg_5186_reg[7]_1\(0) => p_147_in,
      \outpix_val_V_2_4_fu_398[1]_i_2\ => CTRL_s_axi_U_n_139,
      \outpix_val_V_2_4_fu_398[6]_i_7\ => CTRL_s_axi_U_n_138,
      \outpix_val_V_2_4_fu_398_reg[0]_0\ => CTRL_s_axi_U_n_131,
      \outpix_val_V_2_4_fu_398_reg[1]_0\ => CTRL_s_axi_U_n_151,
      \outpix_val_V_2_4_fu_398_reg[1]_1\ => CTRL_s_axi_U_n_140,
      \outpix_val_V_2_4_fu_398_reg[2]_0\ => CTRL_s_axi_U_n_133,
      \outpix_val_V_2_4_fu_398_reg[3]_0\ => CTRL_s_axi_U_n_155,
      \outpix_val_V_2_4_fu_398_reg[3]_1\ => CTRL_s_axi_U_n_141,
      \outpix_val_V_2_4_fu_398_reg[4]_0\ => CTRL_s_axi_U_n_134,
      \outpix_val_V_2_4_fu_398_reg[5]_0\ => CTRL_s_axi_U_n_156,
      \outpix_val_V_2_4_fu_398_reg[6]_0\(3) => outpix_val_V_2_4_fu_398(6),
      \outpix_val_V_2_4_fu_398_reg[6]_0\(2) => outpix_val_V_2_4_fu_398(4),
      \outpix_val_V_2_4_fu_398_reg[6]_0\(1) => outpix_val_V_2_4_fu_398(2),
      \outpix_val_V_2_4_fu_398_reg[6]_0\(0) => outpix_val_V_2_4_fu_398(0),
      \outpix_val_V_2_4_fu_398_reg[6]_1\ => CTRL_s_axi_U_n_157,
      \outpix_val_V_2_4_fu_398_reg[7]_0\ => CTRL_s_axi_U_n_132,
      \outpix_val_V_2_4_fu_398_reg[7]_1\ => CTRL_s_axi_U_n_159,
      \outpix_val_V_2_4_load_reg_5212_reg[1]_0\ => CTRL_s_axi_U_n_187,
      \outpix_val_V_2_4_load_reg_5212_reg[3]_0\ => CTRL_s_axi_U_n_216,
      \outpix_val_V_2_4_load_reg_5212_reg[6]_0\(0) => ap_sig_allocacmp_outpix_val_V_2_4_load(6),
      \outpix_val_V_2_6_reg_5120_reg[7]_0\(1 downto 0) => outpix_val_V_2_6_reg_5120(7 downto 6),
      p_127_in => p_127_in,
      p_cast_fu_1420_p4(9 downto 0) => p_cast_fu_1420_p4(9 downto 0),
      p_reg_reg(15 downto 0) => ZplateHorContDelta(15 downto 0),
      \phi_mul_reg_916_reg[11]_0\(3) => CTRL_s_axi_U_n_266,
      \phi_mul_reg_916_reg[11]_0\(2) => CTRL_s_axi_U_n_267,
      \phi_mul_reg_916_reg[11]_0\(1) => CTRL_s_axi_U_n_268,
      \phi_mul_reg_916_reg[11]_0\(0) => CTRL_s_axi_U_n_269,
      \phi_mul_reg_916_reg[14]_0\(14 downto 0) => phi_mul_reg_916_reg(14 downto 0),
      \phi_mul_reg_916_reg[15]_0\(0) => tpgBackground_U0_n_259,
      \phi_mul_reg_916_reg[15]_1\(3) => CTRL_s_axi_U_n_270,
      \phi_mul_reg_916_reg[15]_1\(2) => CTRL_s_axi_U_n_271,
      \phi_mul_reg_916_reg[15]_1\(1) => CTRL_s_axi_U_n_272,
      \phi_mul_reg_916_reg[15]_1\(0) => CTRL_s_axi_U_n_273,
      \phi_mul_reg_916_reg[15]_2\(0) => ZplateHorContStart(15),
      \phi_mul_reg_916_reg[7]_0\(3) => CTRL_s_axi_U_n_262,
      \phi_mul_reg_916_reg[7]_0\(2) => CTRL_s_axi_U_n_263,
      \phi_mul_reg_916_reg[7]_0\(1) => CTRL_s_axi_U_n_264,
      \phi_mul_reg_916_reg[7]_0\(0) => CTRL_s_axi_U_n_265,
      \q0_reg[0]\ => CTRL_s_axi_U_n_177,
      \q0_reg[0]_0\(0) => CTRL_s_axi_U_n_486,
      \q0_reg[1]\ => tpgBackground_U0_n_5,
      \q0_reg[1]_0\(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\(0),
      \q0_reg[1]_1\(0) => tpgBackground_U0_n_290,
      \q0_reg[4]\ => tpgBackground_U0_n_3,
      \q0_reg[4]_0\ => tpgBackground_U0_n_4,
      \q0_reg[5]\(1) => tpgBackground_U0_n_291,
      \q0_reg[5]\(0) => tpgBackground_U0_n_292,
      \q0_reg[7]\(3) => tpgBackground_U0_n_10,
      \q0_reg[7]\(2) => tpgBackground_U0_n_11,
      \q0_reg[7]\(1) => tpgBackground_U0_n_12,
      \q0_reg[7]\(0) => tpgBackground_U0_n_13,
      \q0_reg[7]_0\(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_8_fu_660_p3\(0),
      \q0_reg[7]_1\ => CTRL_s_axi_U_n_179,
      q1_reg => CTRL_s_axi_U_n_218,
      \rSerie_V_reg[27]_0\(2) => rSerie_V(27),
      \rSerie_V_reg[27]_0\(1) => rSerie_V(24),
      \rSerie_V_reg[27]_0\(0) => rSerie_V(22),
      \rampStart_1_reg_4487_reg[1]_0\ => tpgBackground_U0_n_232,
      \rampStart_1_reg_4487_reg[7]_0\(6 downto 1) => rampStart_1_reg_4487(7 downto 2),
      \rampStart_1_reg_4487_reg[7]_0\(0) => rampStart_1_reg_4487(0),
      \rampStart_reg[6]_0\(6 downto 0) => rampStart_reg(6 downto 0),
      \rampStart_reg[7]_0\(0) => tpgBackground_U0_n_258,
      \rampStart_reg[7]_1\(0) => motionSpeed(7),
      \rampStart_reg[7]_2\(7 downto 0) => add_ln711_fu_1769_p2(7 downto 0),
      rampVal_2_flag_0_fu_410 => rampVal_2_flag_0_fu_410,
      \rampVal_2_flag_0_fu_410_reg[0]_0\ => CTRL_s_axi_U_n_118,
      \rampVal_2_new_0_fu_406_reg[0]_0\(0) => CTRL_s_axi_U_n_488,
      rampVal_3_flag_0_fu_494 => rampVal_3_flag_0_fu_494,
      \rampVal_3_flag_0_fu_494_reg[0]_0\ => CTRL_s_axi_U_n_115,
      \rampVal_3_new_0_fu_490_reg[0]_0\(0) => CTRL_s_axi_U_n_487,
      \rampVal_loc_0_fu_482_reg[0]_0\(2 downto 0) => bckgndId(2 downto 0),
      \rampVal_loc_0_fu_482_reg[0]_1\ => CTRL_s_axi_U_n_196,
      \rampVal_loc_0_fu_482_reg[7]_0\(7 downto 0) => rampVal_loc_0_fu_482_reg(7 downto 0),
      \rampVal_reg[0]_0\ => CTRL_s_axi_U_n_215,
      \rampVal_reg[0]_1\ => CTRL_s_axi_U_n_195,
      redYuv_load_reg_5170(2) => redYuv_load_reg_5170(7),
      redYuv_load_reg_5170(1 downto 0) => redYuv_load_reg_5170(4 downto 3),
      \redYuv_load_reg_5170_reg[4]_0\ => CTRL_s_axi_U_n_124,
      \redYuv_load_reg_5170_reg[7]_0\ => tpgBackground_U0_n_251,
      \redYuv_load_reg_5170_reg[7]_1\ => CTRL_s_axi_U_n_125,
      \reg_1294_reg[0]_0\ => tpgBackground_U0_n_202,
      \reg_1294_reg[2]_0\ => tpgBackground_U0_n_247,
      \reg_1294_reg[4]_0\ => tpgBackground_U0_n_208,
      \reg_1294_reg[5]_0\ => tpgBackground_U0_n_209,
      \reg_1294_reg[7]_0\(3 downto 2) => reg_1294(7 downto 6),
      \reg_1294_reg[7]_0\(1) => reg_1294(3),
      \reg_1294_reg[7]_0\(0) => reg_1294(1),
      \reg_1298_reg[0]_0\(0) => CTRL_s_axi_U_n_484,
      \reg_1298_reg[7]_0\(3 downto 2) => reg_1298(7 downto 6),
      \reg_1298_reg[7]_0\(1) => reg_1298(4),
      \reg_1298_reg[7]_0\(0) => reg_1298(0),
      reg_1302(0) => reg_1302(1),
      \reg_1302_reg[1]_0\ => tpgBackground_U0_n_203,
      \reg_1302_reg[1]_1\ => CTRL_s_axi_U_n_483,
      reg_1306(0) => reg_1306(1),
      \reg_1306_reg[1]_0\ => tpgBackground_U0_n_199,
      \reg_1306_reg[1]_1\ => tpgBackground_U0_n_201,
      reg_1310(0) => reg_1310(1),
      \reg_1310_reg[1]_0\ => tpgBackground_U0_n_194,
      \reg_1310_reg[1]_1\ => tpgBackground_U0_n_212,
      select_ln1150_fu_3084_p3(1 downto 0) => select_ln1150_fu_3084_p3(1 downto 0),
      \select_ln1324_reg_5191_reg[0]_0\ => CTRL_s_axi_U_n_217,
      \select_ln1324_reg_5191_reg[7]_0\(4 downto 3) => select_ln1324_reg_5191(7 downto 6),
      \select_ln1324_reg_5191_reg[7]_0\(2) => select_ln1324_reg_5191(4),
      \select_ln1324_reg_5191_reg[7]_0\(1 downto 0) => select_ln1324_reg_5191(2 downto 1),
      \select_ln1423_reg_5125_reg[6]_0\(3 downto 1) => select_ln1423_reg_5125(6 downto 4),
      \select_ln1423_reg_5125_reg[6]_0\(0) => select_ln1423_reg_5125(0),
      \select_ln1581_reg_5093_reg[0]_0\(0) => select_ln1581_reg_5093(0),
      \select_ln1581_reg_5093_reg[6]_0\ => tpgBackground_U0_n_213,
      \select_ln1581_reg_5093_reg[7]_0\ => tpgBackground_U0_n_214,
      \select_ln1581_reg_5093_reg[7]_1\(0) => colorFormat(0),
      \select_ln1581_reg_5093_reg[7]_2\ => CTRL_s_axi_U_n_222,
      \select_ln1581_reg_5093_reg[7]_3\(0) => p_134_in,
      \select_ln1607_3_reg_5083_reg[7]_0\(7) => tpgBackground_U0_n_335,
      \select_ln1607_3_reg_5083_reg[7]_0\(6) => tpgBackground_U0_n_336,
      \select_ln1607_3_reg_5083_reg[7]_0\(5) => tpgBackground_U0_n_337,
      \select_ln1607_3_reg_5083_reg[7]_0\(4) => tpgBackground_U0_n_338,
      \select_ln1607_3_reg_5083_reg[7]_0\(3) => tpgBackground_U0_n_339,
      \select_ln1607_3_reg_5083_reg[7]_0\(2) => tpgBackground_U0_n_340,
      \select_ln1607_3_reg_5083_reg[7]_0\(1) => tpgBackground_U0_n_341,
      \select_ln1607_3_reg_5083_reg[7]_0\(0) => tpgBackground_U0_n_342,
      \select_ln1765_12_reg_927_reg[0]\(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_reg_927\(0),
      \select_ln1765_12_reg_927_reg[1]\ => CTRL_s_axi_U_n_20,
      \select_ln1765_12_reg_927_reg[1]_0\ => CTRL_s_axi_U_n_21,
      \select_ln1765_12_reg_927_reg[7]\(0) => grp_tpgPatternDPColorSquare_fu_1154_ap_return_2(7),
      \select_ln1765_12_reg_927_reg[7]_0\(4 downto 2) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\(7 downto 5),
      \select_ln1765_12_reg_927_reg[7]_0\(1 downto 0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_12_fu_676_p3\(3 downto 2),
      \select_ln1765_3_reg_910_reg[0]\ => CTRL_s_axi_U_n_11,
      \select_ln1765_3_reg_910_reg[1]\(0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_3_fu_630_p3\(1),
      \select_ln1765_3_reg_910_reg[2]\ => CTRL_s_axi_U_n_19,
      \select_ln1765_3_reg_910_reg[7]\ => CTRL_s_axi_U_n_10,
      \select_ln1765_8_reg_922_reg[1]\ => CTRL_s_axi_U_n_18,
      \select_ln1765_8_reg_922_reg[1]_0\ => CTRL_s_axi_U_n_12,
      \select_ln1765_8_reg_922_reg[6]\(4 downto 0) => \grp_tpgPatternDPColorSquare_fu_1154/select_ln1765_8_fu_660_p3\(6 downto 2),
      shiftReg_ce => shiftReg_ce,
      start_for_tpgForeground_U0_full_n => start_for_tpgForeground_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => tpgBackground_U0_n_285,
      start_once_reg_reg_1(0) => CTRL_s_axi_U_n_499,
      tpgBackground_U0_ap_start => tpgBackground_U0_ap_start,
      tpgBarSelRgb_b_ce0 => tpgBarSelRgb_b_ce0,
      tpgForeground_U0_srcImg_read => tpgForeground_U0_srcImg_read,
      tpgSinTableArray_load_reg_48170 => tpgSinTableArray_load_reg_48170,
      \vBarSel_2_reg[0]_0\ => CTRL_s_axi_U_n_183,
      \vHatch[0]_i_7\(3 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/add_ln1437_fu_307_p2\(7 downto 4),
      \xCount_V_2_reg[3]\(1) => CTRL_s_axi_U_n_111,
      \xCount_V_2_reg[3]\(0) => CTRL_s_axi_U_n_112,
      \xCount_V_2_reg[7]\(4) => \grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(6),
      \xCount_V_2_reg[7]\(3 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/trunc_ln_fu_218_p4\(3 downto 0),
      \xCount_V_2_reg[7]_0\ => CTRL_s_axi_U_n_104,
      \xCount_V_2_reg[7]_1\ => CTRL_s_axi_U_n_105,
      \xCount_V_2_reg[7]_2\ => CTRL_s_axi_U_n_108,
      \xCount_V_2_reg[7]_3\(0) => CTRL_s_axi_U_n_113,
      \xCount_V_2_reg[8]\(3) => tpgBackground_U0_n_125,
      \xCount_V_2_reg[8]\(2) => tpgBackground_U0_n_126,
      \xCount_V_2_reg[8]\(1) => tpgBackground_U0_n_127,
      \xCount_V_2_reg[8]\(0) => tpgBackground_U0_n_128,
      \xCount_V_2_reg[9]\(0) => \grp_tpgPatternCrossHatch_fu_1199/icmp_ln878_fu_405_p2\,
      \xCount_V_2_reg[9]_0\(0) => CTRL_s_axi_U_n_114,
      \xCount_V_2_reg[9]_i_14\ => CTRL_s_axi_U_n_103,
      \xCount_V_2_reg[9]_i_14_0\ => CTRL_s_axi_U_n_102,
      \xCount_V_2_reg[9]_i_14_1\ => CTRL_s_axi_U_n_107,
      \xCount_V_2_reg[9]_i_5\ => CTRL_s_axi_U_n_106,
      \xCount_V_2_reg[9]_i_5_0\(0) => CTRL_s_axi_U_n_101,
      \x_reg_904_pp0_iter9_reg_reg[15]_0\(3) => x_reg_904_pp0_iter9_reg(15),
      \x_reg_904_pp0_iter9_reg_reg[15]_0\(2 downto 0) => x_reg_904_pp0_iter9_reg(2 downto 0),
      \yCount_V_2_reg[1]\(0) => tpgBackground_U0_n_120,
      \yCount_V_2_reg[3]\ => tpgBackground_U0_n_289,
      \yCount_V_2_reg[9]\(5 downto 0) => \grp_tpgPatternCrossHatch_fu_1199/yCount_V_2_reg\(9 downto 4),
      \y_reg_892_reg[15]_0\(3) => tpgBackground_U0_n_109,
      \y_reg_892_reg[15]_0\(2) => tpgBackground_U0_n_110,
      \y_reg_892_reg[15]_0\(1) => tpgBackground_U0_n_111,
      \y_reg_892_reg[15]_0\(0) => tpgBackground_U0_n_112,
      \zonePlateVAddr_loc_0_load_1_reg_4764_reg[15]_0\(0) => zonePlateVAddr_loc_0_load_1_reg_47640,
      \zonePlateVDelta_reg[15]_0\(15) => tpgBackground_U0_n_260,
      \zonePlateVDelta_reg[15]_0\(14) => tpgBackground_U0_n_261,
      \zonePlateVDelta_reg[15]_0\(13) => tpgBackground_U0_n_262,
      \zonePlateVDelta_reg[15]_0\(12) => tpgBackground_U0_n_263,
      \zonePlateVDelta_reg[15]_0\(11) => tpgBackground_U0_n_264,
      \zonePlateVDelta_reg[15]_0\(10) => tpgBackground_U0_n_265,
      \zonePlateVDelta_reg[15]_0\(9) => tpgBackground_U0_n_266,
      \zonePlateVDelta_reg[15]_0\(8) => tpgBackground_U0_n_267,
      \zonePlateVDelta_reg[15]_0\(7) => tpgBackground_U0_n_268,
      \zonePlateVDelta_reg[15]_0\(6) => tpgBackground_U0_n_269,
      \zonePlateVDelta_reg[15]_0\(5) => tpgBackground_U0_n_270,
      \zonePlateVDelta_reg[15]_0\(4) => tpgBackground_U0_n_271,
      \zonePlateVDelta_reg[15]_0\(3) => tpgBackground_U0_n_272,
      \zonePlateVDelta_reg[15]_0\(2) => tpgBackground_U0_n_273,
      \zonePlateVDelta_reg[15]_0\(1) => tpgBackground_U0_n_274,
      \zonePlateVDelta_reg[15]_0\(0) => tpgBackground_U0_n_275,
      \zonePlateVDelta_reg[15]_1\(15) => CTRL_s_axi_U_n_558,
      \zonePlateVDelta_reg[15]_1\(14) => CTRL_s_axi_U_n_559,
      \zonePlateVDelta_reg[15]_1\(13) => CTRL_s_axi_U_n_560,
      \zonePlateVDelta_reg[15]_1\(12) => CTRL_s_axi_U_n_561,
      \zonePlateVDelta_reg[15]_1\(11) => CTRL_s_axi_U_n_562,
      \zonePlateVDelta_reg[15]_1\(10) => CTRL_s_axi_U_n_563,
      \zonePlateVDelta_reg[15]_1\(9) => CTRL_s_axi_U_n_564,
      \zonePlateVDelta_reg[15]_1\(8) => CTRL_s_axi_U_n_565,
      \zonePlateVDelta_reg[15]_1\(7) => CTRL_s_axi_U_n_566,
      \zonePlateVDelta_reg[15]_1\(6) => CTRL_s_axi_U_n_567,
      \zonePlateVDelta_reg[15]_1\(5) => CTRL_s_axi_U_n_568,
      \zonePlateVDelta_reg[15]_1\(4) => CTRL_s_axi_U_n_569,
      \zonePlateVDelta_reg[15]_1\(3) => CTRL_s_axi_U_n_570,
      \zonePlateVDelta_reg[15]_1\(2) => CTRL_s_axi_U_n_571,
      \zonePlateVDelta_reg[15]_1\(1) => CTRL_s_axi_U_n_572,
      \zonePlateVDelta_reg[15]_1\(0) => CTRL_s_axi_U_n_573
    );
tpgForeground_U0: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground
     port map (
      CO(0) => icmp_ln744_fu_493_p2,
      D(6) => CTRL_s_axi_U_n_361,
      D(5) => CTRL_s_axi_U_n_362,
      D(4) => CTRL_s_axi_U_n_363,
      D(3) => CTRL_s_axi_U_n_364,
      D(2) => CTRL_s_axi_U_n_365,
      D(1) => CTRL_s_axi_U_n_366,
      D(0) => CTRL_s_axi_U_n_367,
      DI(0) => CTRL_s_axi_U_n_390,
      Q(15 downto 0) => boxLeft_fu_116(15 downto 0),
      \SRL_SIG_reg[15][23]_srl16_i_1\ => CTRL_s_axi_U_n_370,
      SS(0) => ap_rst_n_inv,
      \and_ln1913_reg_1026_reg[0]_0\ => CTRL_s_axi_U_n_371,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2_1,
      \ap_CS_fsm_reg[1]_0\(0) => tpgForeground_U0_n_43,
      \ap_CS_fsm_reg[1]_1\ => tpgForeground_U0_n_44,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(7) => CTRL_s_axi_U_n_319,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(6) => CTRL_s_axi_U_n_320,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(5) => CTRL_s_axi_U_n_321,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(4) => CTRL_s_axi_U_n_322,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(3) => CTRL_s_axi_U_n_323,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(2) => CTRL_s_axi_U_n_324,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(1) => CTRL_s_axi_U_n_325,
      \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274_reg[7]_0\(0) => CTRL_s_axi_U_n_326,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(7) => CTRL_s_axi_U_n_353,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(6) => CTRL_s_axi_U_n_354,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(5) => CTRL_s_axi_U_n_355,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(4) => CTRL_s_axi_U_n_356,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(3) => CTRL_s_axi_U_n_357,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(2) => CTRL_s_axi_U_n_358,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(1) => CTRL_s_axi_U_n_359,
      \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_259_reg[7]_0\(0) => CTRL_s_axi_U_n_360,
      \ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]_0\ => CTRL_s_axi_U_n_327,
      \ap_phi_reg_pp0_iter2_pix_val_V_reg_289_reg[7]_1\(0) => boxColorR(7),
      ap_rst_n => ap_rst_n,
      bckgndYUV_empty_n => bckgndYUV_empty_n,
      \boxLeft_fu_116_reg[7]_0\(7 downto 0) => motionSpeed(7 downto 0),
      \boxRight_fu_682_p2_carry__2_0\(15 downto 0) => boxSize(15 downto 0),
      \boxTop_fu_112_reg[15]_0\(15 downto 0) => boxTop_fu_112(15 downto 0),
      \boxVCoord_reg[15]_0\(1) => CTRL_s_axi_U_n_388,
      \boxVCoord_reg[15]_0\(0) => CTRL_s_axi_U_n_389,
      \boxVCoord_reg[3]_0\(3) => CTRL_s_axi_U_n_491,
      \boxVCoord_reg[3]_0\(2) => CTRL_s_axi_U_n_492,
      \boxVCoord_reg[3]_0\(1) => CTRL_s_axi_U_n_493,
      \boxVCoord_reg[3]_0\(0) => CTRL_s_axi_U_n_494,
      \boxVCoord_reg[7]_0\(3) => CTRL_s_axi_U_n_495,
      \boxVCoord_reg[7]_0\(2) => CTRL_s_axi_U_n_496,
      \boxVCoord_reg[7]_0\(1) => CTRL_s_axi_U_n_497,
      \boxVCoord_reg[7]_0\(0) => CTRL_s_axi_U_n_498,
      \hDir_reg[0]_0\(1) => CTRL_s_axi_U_n_398,
      \hDir_reg[0]_0\(0) => CTRL_s_axi_U_n_399,
      \i__carry__0_i_4_0\(3) => CTRL_s_axi_U_n_456,
      \i__carry__0_i_4_0\(2) => CTRL_s_axi_U_n_457,
      \i__carry__0_i_4_0\(1) => CTRL_s_axi_U_n_458,
      \i__carry__0_i_4_0\(0) => CTRL_s_axi_U_n_459,
      \i__carry__0_i_4__0_0\(3) => CTRL_s_axi_U_n_471,
      \i__carry__0_i_4__0_0\(2) => CTRL_s_axi_U_n_472,
      \i__carry__0_i_4__0_0\(1) => CTRL_s_axi_U_n_473,
      \i__carry__0_i_4__0_0\(0) => CTRL_s_axi_U_n_474,
      \i__carry__1_i_4_0\(3) => CTRL_s_axi_U_n_460,
      \i__carry__1_i_4_0\(2) => CTRL_s_axi_U_n_461,
      \i__carry__1_i_4_0\(1) => CTRL_s_axi_U_n_462,
      \i__carry__1_i_4_0\(0) => CTRL_s_axi_U_n_463,
      \i__carry__1_i_4__0_0\(3) => CTRL_s_axi_U_n_475,
      \i__carry__1_i_4__0_0\(2) => CTRL_s_axi_U_n_476,
      \i__carry__1_i_4__0_0\(1) => CTRL_s_axi_U_n_477,
      \i__carry__1_i_4__0_0\(0) => CTRL_s_axi_U_n_478,
      \i__carry__2_i_4_0\(2) => CTRL_s_axi_U_n_464,
      \i__carry__2_i_4_0\(1) => CTRL_s_axi_U_n_465,
      \i__carry__2_i_4_0\(0) => CTRL_s_axi_U_n_466,
      \i__carry__2_i_4__0_0\(2) => CTRL_s_axi_U_n_479,
      \i__carry__2_i_4__0_0\(1) => CTRL_s_axi_U_n_480,
      \i__carry__2_i_4__0_0\(0) => CTRL_s_axi_U_n_481,
      \i__carry_i_4__1_0\(3) => CTRL_s_axi_U_n_452,
      \i__carry_i_4__1_0\(2) => CTRL_s_axi_U_n_453,
      \i__carry_i_4__1_0\(1) => CTRL_s_axi_U_n_454,
      \i__carry_i_4__1_0\(0) => CTRL_s_axi_U_n_455,
      \i__carry_i_4__2_0\(3) => CTRL_s_axi_U_n_467,
      \i__carry_i_4__2_0\(2) => CTRL_s_axi_U_n_468,
      \i__carry_i_4__2_0\(1) => CTRL_s_axi_U_n_469,
      \i__carry_i_4__2_0\(0) => CTRL_s_axi_U_n_470,
      \icmp_ln1840_reg_998_reg[0]_0\ => CTRL_s_axi_U_n_369,
      \icmp_ln1845_fu_537_p2_carry__0_i_6\(3) => CTRL_s_axi_U_n_504,
      \icmp_ln1845_fu_537_p2_carry__0_i_6\(2) => CTRL_s_axi_U_n_505,
      \icmp_ln1845_fu_537_p2_carry__0_i_6\(1) => CTRL_s_axi_U_n_506,
      \icmp_ln1845_fu_537_p2_carry__0_i_6\(0) => CTRL_s_axi_U_n_507,
      \icmp_ln1845_fu_537_p2_carry__0_i_8_0\(3) => CTRL_s_axi_U_n_509,
      \icmp_ln1845_fu_537_p2_carry__0_i_8_0\(2) => CTRL_s_axi_U_n_510,
      \icmp_ln1845_fu_537_p2_carry__0_i_8_0\(1) => CTRL_s_axi_U_n_511,
      \icmp_ln1845_fu_537_p2_carry__0_i_8_0\(0) => CTRL_s_axi_U_n_512,
      icmp_ln1845_fu_537_p2_carry_i_6_0(3) => CTRL_s_axi_U_n_517,
      icmp_ln1845_fu_537_p2_carry_i_6_0(2) => CTRL_s_axi_U_n_518,
      icmp_ln1845_fu_537_p2_carry_i_6_0(1) => CTRL_s_axi_U_n_519,
      icmp_ln1845_fu_537_p2_carry_i_6_0(0) => CTRL_s_axi_U_n_520,
      icmp_ln1845_fu_537_p2_carry_i_8_0(3) => CTRL_s_axi_U_n_525,
      icmp_ln1845_fu_537_p2_carry_i_8_0(2) => CTRL_s_axi_U_n_526,
      icmp_ln1845_fu_537_p2_carry_i_8_0(1) => CTRL_s_axi_U_n_527,
      icmp_ln1845_fu_537_p2_carry_i_8_0(0) => CTRL_s_axi_U_n_528,
      \icmp_ln1849_fu_548_p2_carry__0_0\(3) => CTRL_s_axi_U_n_394,
      \icmp_ln1849_fu_548_p2_carry__0_0\(2) => CTRL_s_axi_U_n_395,
      \icmp_ln1849_fu_548_p2_carry__0_0\(1) => CTRL_s_axi_U_n_396,
      \icmp_ln1849_fu_548_p2_carry__0_0\(0) => CTRL_s_axi_U_n_397,
      \icmp_ln1855_fu_566_p2_carry__0_i_6\(14 downto 0) => height(14 downto 0),
      \icmp_ln1855_fu_566_p2_carry__0_i_6_0\(3) => CTRL_s_axi_U_n_500,
      \icmp_ln1855_fu_566_p2_carry__0_i_6_0\(2) => CTRL_s_axi_U_n_501,
      \icmp_ln1855_fu_566_p2_carry__0_i_6_0\(1) => CTRL_s_axi_U_n_502,
      \icmp_ln1855_fu_566_p2_carry__0_i_6_0\(0) => CTRL_s_axi_U_n_503,
      \icmp_ln1855_fu_566_p2_carry__0_i_8_0\(3) => CTRL_s_axi_U_n_513,
      \icmp_ln1855_fu_566_p2_carry__0_i_8_0\(2) => CTRL_s_axi_U_n_514,
      \icmp_ln1855_fu_566_p2_carry__0_i_8_0\(1) => CTRL_s_axi_U_n_515,
      \icmp_ln1855_fu_566_p2_carry__0_i_8_0\(0) => CTRL_s_axi_U_n_516,
      icmp_ln1855_fu_566_p2_carry_i_6_0(3) => CTRL_s_axi_U_n_521,
      icmp_ln1855_fu_566_p2_carry_i_6_0(2) => CTRL_s_axi_U_n_522,
      icmp_ln1855_fu_566_p2_carry_i_6_0(1) => CTRL_s_axi_U_n_523,
      icmp_ln1855_fu_566_p2_carry_i_6_0(0) => CTRL_s_axi_U_n_524,
      icmp_ln1855_fu_566_p2_carry_i_8_0(3) => CTRL_s_axi_U_n_529,
      icmp_ln1855_fu_566_p2_carry_i_8_0(2) => CTRL_s_axi_U_n_530,
      icmp_ln1855_fu_566_p2_carry_i_8_0(1) => CTRL_s_axi_U_n_531,
      icmp_ln1855_fu_566_p2_carry_i_8_0(0) => CTRL_s_axi_U_n_532,
      \icmp_ln1859_fu_577_p2_carry__0_0\(2) => CTRL_s_axi_U_n_391,
      \icmp_ln1859_fu_577_p2_carry__0_0\(1) => CTRL_s_axi_U_n_392,
      \icmp_ln1859_fu_577_p2_carry__0_0\(0) => CTRL_s_axi_U_n_393,
      \icmp_ln1913_1_fu_620_p2_carry__0_0\(3) => CTRL_s_axi_U_n_311,
      \icmp_ln1913_1_fu_620_p2_carry__0_0\(2) => CTRL_s_axi_U_n_312,
      \icmp_ln1913_1_fu_620_p2_carry__0_0\(1) => CTRL_s_axi_U_n_313,
      \icmp_ln1913_1_fu_620_p2_carry__0_0\(0) => CTRL_s_axi_U_n_314,
      \icmp_ln1913_1_fu_620_p2_carry__0_1\(3 downto 0) => crossHairX(15 downto 12),
      icmp_ln1913_fu_498_p2_carry_0(8 downto 3) => crossHairY(11 downto 6),
      icmp_ln1913_fu_498_p2_carry_0(2 downto 0) => crossHairY(2 downto 0),
      \icmp_ln1913_fu_498_p2_carry__0_0\(0) => CTRL_s_axi_U_n_376,
      \icmp_ln1913_reg_979_reg[0]_0\(1) => CTRL_s_axi_U_n_386,
      \icmp_ln1913_reg_979_reg[0]_0\(0) => CTRL_s_axi_U_n_387,
      \icmp_ln744_fu_493_p2_carry__0_0\(1) => CTRL_s_axi_U_n_372,
      \icmp_ln744_fu_493_p2_carry__0_0\(0) => CTRL_s_axi_U_n_373,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_0\ => tpgForeground_U0_n_58,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_1\ => tpgForeground_U0_n_59,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_10\ => tpgForeground_U0_n_68,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_11\ => tpgForeground_U0_n_69,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_12\ => tpgForeground_U0_n_70,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_13\ => tpgForeground_U0_n_71,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_14\ => tpgForeground_U0_n_72,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_15\ => tpgForeground_U0_n_73,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_16\ => tpgForeground_U0_n_74,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_17\ => tpgForeground_U0_n_75,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_18\ => tpgForeground_U0_n_76,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_19\ => tpgForeground_U0_n_77,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_2\ => tpgForeground_U0_n_60,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_20\ => tpgForeground_U0_n_78,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_21\ => tpgForeground_U0_n_79,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_22\ => tpgForeground_U0_n_80,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_23\ => tpgForeground_U0_n_81,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_3\ => tpgForeground_U0_n_61,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_4\ => tpgForeground_U0_n_62,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_5\ => tpgForeground_U0_n_63,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_6\ => tpgForeground_U0_n_64,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_7\ => tpgForeground_U0_n_65,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_8\ => tpgForeground_U0_n_66,
      \icmp_ln746_reg_994_pp0_iter1_reg_reg[0]_9\ => tpgForeground_U0_n_67,
      \icmp_ln746_reg_994_reg[0]_0\ => tpgForeground_U0_n_2,
      \icmp_ln746_reg_994_reg[0]_1\ => tpgForeground_U0_n_82,
      \icmp_ln746_reg_994_reg[0]_2\ => tpgForeground_U0_n_83,
      \icmp_ln746_reg_994_reg[0]_3\(15 downto 0) => width(15 downto 0),
      \int_height_reg[14]\(3 downto 0) => vMax_fu_357_p20_out(15 downto 12),
      \int_width_reg[14]\(3 downto 0) => hMax_fu_351_p2(15 downto 12),
      or_ln1913_reg_1033_pp0_iter1_reg => or_ln1913_reg_1033_pp0_iter1_reg,
      \or_ln1913_reg_1033_reg[0]_0\ => CTRL_s_axi_U_n_352,
      \out\(23 downto 0) => bckgndYUV_dout(23 downto 0),
      ovrlayYUV_full_n => ovrlayYUV_full_n,
      \reg_335_reg[3]_0\(0) => CTRL_s_axi_U_n_482,
      shiftReg_ce => shiftReg_ce_0,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_2,
      start_once_reg_reg_0(1) => CTRL_s_axi_U_n_374,
      start_once_reg_reg_0(0) => CTRL_s_axi_U_n_375,
      tpgForeground_U0_ap_start => tpgForeground_U0_ap_start,
      tpgForeground_U0_srcImg_read => tpgForeground_U0_srcImg_read,
      trunc_ln746_reg_989 => trunc_ln746_reg_989,
      \x_1_reg_984_reg[0]_0\(0) => trunc_ln746_fu_509_p1(0),
      \x_1_reg_984_reg[10]_0\ => tpgForeground_U0_n_50,
      \x_1_reg_984_reg[11]_0\ => tpgForeground_U0_n_51,
      \x_1_reg_984_reg[1]_0\ => tpgForeground_U0_n_53,
      \x_1_reg_984_reg[2]_0\ => tpgForeground_U0_n_54,
      \x_1_reg_984_reg[3]_0\ => tpgForeground_U0_n_49,
      \x_1_reg_984_reg[4]_0\ => tpgForeground_U0_n_48,
      \x_1_reg_984_reg[5]_0\ => tpgForeground_U0_n_47,
      \x_1_reg_984_reg[6]_0\ => tpgForeground_U0_n_57,
      \x_1_reg_984_reg[7]_0\ => tpgForeground_U0_n_56,
      \x_1_reg_984_reg[8]_0\ => tpgForeground_U0_n_55,
      \x_1_reg_984_reg[9]_0\ => tpgForeground_U0_n_52,
      \y_reg_218_reg[15]_0\(9) => tpgForeground_U0_n_31,
      \y_reg_218_reg[15]_0\(8) => tpgForeground_U0_n_32,
      \y_reg_218_reg[15]_0\(7) => tpgForeground_U0_n_33,
      \y_reg_218_reg[15]_0\(6) => tpgForeground_U0_n_34,
      \y_reg_218_reg[15]_0\(5) => tpgForeground_U0_n_35,
      \y_reg_218_reg[15]_0\(4) => tpgForeground_U0_n_36,
      \y_reg_218_reg[15]_0\(3) => tpgForeground_U0_n_37,
      \y_reg_218_reg[15]_0\(2) => tpgForeground_U0_n_38,
      \y_reg_218_reg[15]_0\(1) => tpgForeground_U0_n_39,
      \y_reg_218_reg[15]_0\(0) => tpgForeground_U0_n_40
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_v_tpg_0_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    fid : out STD_LOGIC_VECTOR ( 0 to 0 );
    fid_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_v_tpg_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_v_tpg_0_0 : entity is "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_v_tpg_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_v_tpg_0_0 : entity is "design_1_v_tpg_0_0_v_tpg,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of design_1_v_tpg_0_0 : entity is "yes";
end design_1_v_tpg_0_0;

architecture STRUCTURE of design_1_v_tpg_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_fid_ap_vld_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 8;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148500000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      fid => fid(0),
      fid_ap_vld => NLW_inst_fid_ap_vld_UNCONNECTED,
      fid_in => fid_in(0),
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(7 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(7 downto 0) => s_axi_CTRL_AWADDR(7 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
end STRUCTURE;
