
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157186                       # Simulator instruction rate (inst/s)
host_op_rate                                   203300                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1957909                       # Simulator tick rate (ticks/s)
host_mem_usage                               67383936                       # Number of bytes of host memory used
host_seconds                                 54228.61                       # Real time elapsed on the host
sim_insts                                  8523976121                       # Number of instructions simulated
sim_ops                                   11024666997                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1732480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       806016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1827840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2936832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1828864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1077504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1832064                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13155968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4024832                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4024832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14280                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        22944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14288                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         8418                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14313                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                102781                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           31444                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                31444                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16317266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7591416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17215408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27660387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17225053                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10148411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17255192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               123908746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             352024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37907654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37907654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37907654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16317266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7591416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17215408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27660387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17225053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10148411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17255192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161816400                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643721                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890550                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655780                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136993                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387714                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643721                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273222                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503920                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5382718                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232106112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208005608     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422128      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245507      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232106112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127949                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7443153                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27219                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451511                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619137                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451511                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664851                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1460894                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4735002                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553043                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240806                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568696                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182517                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564188                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555630                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555630                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018656                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84781                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407029                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419235                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18424                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232106112                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579128                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175155966     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472358     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878467      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914433      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004469      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834105      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790241      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931787      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124286      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232106112                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25196     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057357     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419235                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223375                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501186380                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872507                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392190                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642610                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122287                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451511                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1161857                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121525                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442795                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266568                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552190                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844181                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392405                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392190                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764124                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393858                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228654601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538143                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178134766     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057154     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451940      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503869      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823898      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180998      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888947      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862190      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750839      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228654601                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750839                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367345878                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337189                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22509362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597804                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275067                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20020030                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16414223                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8292144                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7817933                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2056894                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88295                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191224563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             113831009                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20020030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9874827                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25037174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5573535                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10456161                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11781580                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1949252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    230296881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205259707     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2716525      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3138507      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1726311      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1980237      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1095632      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          743788      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1940897      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11695277      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    230296881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078628                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447070                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189666203                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12043777                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24828045                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       198185                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3560670                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3252691                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18315                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138958409                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        91150                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3560670                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189970548                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4203816                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6989977                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24732757                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       839104                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138875936                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          201                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        213918                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       389368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    193011954                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    646630296                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    646630296                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164847911                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28164013                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36435                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20363                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2244457                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13259995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7226313                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189423                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1607072                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138669967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131078182                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       184808                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17297236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39938590                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4154                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    230296881                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569170                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175069886     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22213505      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11934236      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8262500      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7218361      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3693578      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       898018      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575113      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       431684      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    230296881                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34567     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120988     42.83%     55.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126897     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109713143     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2050027      1.56%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16054      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12124476      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7174482      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131078182                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514808                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             282452                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    492920503                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156004974                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128894101                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131360634                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       329963                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2336764                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       158594                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8026                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1296                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3560670                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3723962                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       143504                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138706625                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59479                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13259995                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7226313                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20363                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1138002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2239319                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129139266                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11384274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1938914                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18557227                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18068842                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7172953                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507193                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128895938                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128894101                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76611182                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        200647625                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506230                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381820                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96803965                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118766654                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19941229                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32378                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1974189                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226736211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523810                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178218115     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22499739      9.92%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9429443      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5667924      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3917789      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2535751      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1313747      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1057760      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2095943      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226736211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96803965                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118766654                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17990950                       # Number of memory references committed
system.switch_cpus1.commit.loads             10923231                       # Number of loads committed
system.switch_cpus1.commit.membars              16154                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16997453                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107073008                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2416325                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2095943                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363347501                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          280976528                       # The number of ROB writes
system.switch_cpus1.timesIdled                2931272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24318593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96803965                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118766654                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96803965                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.630217                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.630217                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380197                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380197                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582548945                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178892477                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      129692546                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22824238                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19002129                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075690                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8961816                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8360765                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2457384                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97007                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    198715936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125224900                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22824238                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10818149                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26104558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5764738                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9705554                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12337207                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1983657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238196333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212091775     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1602366      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2019984      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3218962      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1343239      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1734207      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2019745      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          925512      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13240543      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238196333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089642                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491820                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       197549086                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10984629                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25980673                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12097                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3669841                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3474753                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153037361                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3669841                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       197749602                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         637014                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      9791871                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25792503                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       555496                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152090128                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         80561                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       387233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    212458052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    707281567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    707281567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177940494                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34517550                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19979                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1958295                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14220198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7446589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83649                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681205                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148512894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142541368                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       142386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17903861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36348760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238196333                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177788149     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27562628     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11266062      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6302552      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8552114      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2630076      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2592074      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1393744      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108934      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238196333                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         983031     79.16%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        131669     10.60%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127136     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120089595     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1949366      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17647      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13061559      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7423201      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142541368                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1241836                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524663291                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    166455187                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138841018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143783204                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       105524                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2654799                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97324                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3669841                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         485477                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61300                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148550653                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       115426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14220198                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7446589                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19980                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1232109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2391703                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140062811                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12848028                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2478557                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20270787                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19813201                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7422759                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550095                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138841297                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138841018                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83177096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223407351                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545297                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372311                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103522284                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127563958                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20987272                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093522                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234526492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543921                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363948                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180536554     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27359733     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9933758      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4951048      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4528107      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1904414      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1879005      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       895947      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2537926      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234526492                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103522284                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127563958                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18914657                       # Number of memory references committed
system.switch_cpus2.commit.loads             11565395                       # Number of loads committed
system.switch_cpus2.commit.membars              17756                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18490371                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114848921                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2634227                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2537926                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380539081                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          300772325                       # The number of ROB writes
system.switch_cpus2.timesIdled                3011114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16419141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103522284                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127563958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103522284                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406583                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406583                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       630241282                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194018690                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      141570206                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35562                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               254614985                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18722160                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16710524                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1494637                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12533768                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12199037                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1128879                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        45423                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    197742308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             106308796                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18722160                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13327916                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23705962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4887316                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4670716                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11965618                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1467093                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    229503266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205797304     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3604914      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1830781      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3568144      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1153475      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3303008      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          523361      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          844020      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         8878259      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    229503266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073531                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417528                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       195805213                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6653454                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23658880                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19049                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3366669                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1774617                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        17611                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     118984783                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        33277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3366669                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       196026052                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4164933                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1799950                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23446701                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       698954                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     118817584                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         92524                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       536115                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    155795160                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    538603146                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    538603146                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    126462059                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29333005                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16025                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8111                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1601876                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     21374265                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3493447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22851                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       794192                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         118203655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16081                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        110717421                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71807                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21224817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43525265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    229503266                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482422                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095597                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    180966001     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15290659      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16239785      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9410072      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4866397      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1220362      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1448270      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        33802      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        27918      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    229503266                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         186158     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         75406     23.25%     80.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        62722     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86861170     78.45%     78.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       871786      0.79%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7916      0.01%     79.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     19512536     17.62%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3464013      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     110717421                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434843                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             324286                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    451334201                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    139444830                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    107911194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     111041707                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        88426                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4338514                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          286                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        78939                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3366669                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3350720                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        85643                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    118219815                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        14799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     21374265                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3493447                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8106                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1819                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          286                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1009248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       575242                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1584490                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    109308250                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19229957                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1409171                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22693801                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16611699                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3463844                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.429308                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             107935431                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            107911194                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         65296801                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        142467143                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423821                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458329                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     85977891                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     96845237                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21378750                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        15966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1485206                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226136597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.428260                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297807                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    190053873     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14193180      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9102892      4.03%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2867357      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4750724      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       929252      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       589800      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       539906      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3109613      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226136597                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     85977891                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      96845237                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20450216                       # Number of memory references committed
system.switch_cpus3.commit.loads             17035727                       # Number of loads committed
system.switch_cpus3.commit.membars               7966                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          14854549                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         84648711                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1215397                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3109613                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           341250646                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          239817402                       # The number of ROB writes
system.switch_cpus3.timesIdled                4402379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25111719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           85977891                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             96845237                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     85977891                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.961401                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.961401                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337678                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337678                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       508006185                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      140668202                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      126274956                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         15950                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19693930                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16108226                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1921515                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8140463                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7768095                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2024697                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85489                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191071140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111770414                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19693930                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9792792                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23422796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5590016                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5225081                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         11748740                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1935117                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    223345560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       199922764     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1273043      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2005578      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3194914      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1322229      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1473965      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1578504      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1026886      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11547677      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    223345560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077348                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.438977                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       189311605                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6998903                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23350177                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        58808                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3626063                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3227362                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          458                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     136483136                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2977                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3626063                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       189599700                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1796702                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4363854                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23124729                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       834508                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     136401725                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        27346                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        231828                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       311343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        47207                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    189374162                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    634555083                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    634555083                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    161644640                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27729515                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        34553                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18921                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2490533                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12993793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6984063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       210035                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1589822                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         136212630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        34652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        128905017                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       160287                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17224688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38550695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    223345560                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577155                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269442                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    168982969     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21826950      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11927634      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8135425      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7604777      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2184309      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1706496      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       579105      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       397895      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    223345560                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29862     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         91634     38.52%     51.08% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       116373     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    107988489     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2039580      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15629      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11911673      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6949646      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     128905017                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506273                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             237869                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    481553749                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    153473366                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    126837116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     129142886                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       385035                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2324920                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          363                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1420                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       201822                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8007                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3626063                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1150163                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       114766                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    136247420                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        57117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12993793                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6984063                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18908                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         83963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1420                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1123331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1097039                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2220370                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127072255                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11201007                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1832761                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18149045                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17883216                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6948038                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.499075                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             126837933                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            126837116                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74162067                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        193769605                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.498152                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382733                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     94949532                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    116384208                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19863529                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31523                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1962088                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219719497                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.529694                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382910                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    172473034     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22882882     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8907652      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4797281      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3593377      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2005539      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1238566      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1107748      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2713418      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219719497                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     94949532                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     116384208                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17451114                       # Number of memory references committed
system.switch_cpus4.commit.loads             10668873                       # Number of loads committed
system.switch_cpus4.commit.membars              15728                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16706458                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        104870899                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2364321                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2713418                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           353253179                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          276121752                       # The number of ROB writes
system.switch_cpus4.timesIdled                3086270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               31269914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           94949532                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            116384208                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     94949532                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.681587                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.681587                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372913                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372913                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       573020332                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      175822342                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      127298001                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31492                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18744736                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16730860                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1496689                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12546881                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12217241                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1130295                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        45542                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    198006971                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             106431632                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18744736                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13347536                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23735069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4894477                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4646784                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11981843                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1469337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    229778200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206043131     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3611093      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1832377      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3573923      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1152932      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3308741      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          523961      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          844350      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8887692      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    229778200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073620                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418009                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       196066989                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6632577                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23687909                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        18961                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3371763                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1776710                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17613                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     119118850                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        33322                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3371763                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196288804                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4130305                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1812769                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23474816                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       699736                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     118951018                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         92155                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       536971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    155964197                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    539192206                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    539192206                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    126581159                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29383025                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16040                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8122                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1603450                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21403580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3495408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22713                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       795526                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         118336114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        110844187                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        71910                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21261471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43572198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    229778200                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482396                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095518                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    181185189     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15303420      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16263883      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9421768      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4872316      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1221024      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1448898      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        33691      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28011      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    229778200                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         186308     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         75509     23.26%     80.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        62794     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     86957273     78.45%     78.45% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       872290      0.79%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7920      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19540727     17.63%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3465977      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     110844187                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435340                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             324611                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    451863095                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    139613968                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    108031228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     111168798                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        86891                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4345287                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          289                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        79158                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3371763                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3313956                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        85760                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    118352297                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        15184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21403580                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3495408                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8118                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         39639                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1794                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          289                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1010651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       575800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1586451                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    109431937                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19257171                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1412250                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            22722973                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16631249                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3465802                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429793                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             108055347                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            108031228                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         65369042                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        142596112                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424292                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458421                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     86068067                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     96940915                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21415601                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1487264                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226406437                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428172                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297734                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    190290224     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14206367      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9110358      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2869347      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4755522      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       930722      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       590144      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       540795      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3112958      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226406437                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     86068067                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      96940915                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20474541                       # Number of memory references committed
system.switch_cpus5.commit.loads             17058291                       # Number of loads committed
system.switch_cpus5.commit.membars               7970                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14869766                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         84730535                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1216022                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3112958                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341649670                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          240087468                       # The number of ROB writes
system.switch_cpus5.timesIdled                4408857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24837274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           86068067                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             96940915                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     86068067                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.958304                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.958304                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338032                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338032                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       508581945                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      140818228                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      126422434                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15962                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20646699                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16894411                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2023014                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8687882                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8142118                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2136556                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        92295                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    199105787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             115406153                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20646699                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10278674                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24110351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5499302                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5458608                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12180805                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2024284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    232124786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       208014435     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1130371      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1792113      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2421383      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2488377      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2104068      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1174952      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1749504      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11249583      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    232124786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081090                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.453257                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197059936                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7521801                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24066339                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        27036                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3449669                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3397260                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          372                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141636548                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1952                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3449669                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197601538                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1463889                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4808465                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23558065                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1243155                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141581223                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        182954                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       534491                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    197581867                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    658626243                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    658626243                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171542788                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26039074                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35528                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18663                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3692927                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13267326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7184373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        84733                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1743741                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         141407239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        134409908                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18411                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15450588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36809307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    232124786                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579042                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270019                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175193662     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23452991     10.10%     85.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11871828      5.11%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8918615      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7007751      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2833834      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1789830      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       931938      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       124337      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    232124786                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          25145     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         81824     36.64%     47.90% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       116339     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113046778     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2001393      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16861      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12183551      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7161325      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     134409908                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.527894                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             223308                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    501186321                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156894032                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    132384816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     134633216                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       272320                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2123252                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          552                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        94916                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3449669                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1164408                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       121464                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    141443043                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        52951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13267326                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7184373                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18667                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        102442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          552                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1181231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1131005                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2312236                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    132546079                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11463785                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1863829                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18624839                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18841414                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7161054                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.520574                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             132385029                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            132384816                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75996522                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        204763545                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.519940                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371143                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99998376                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123046888                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18396174                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34009                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2048524                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    228675117                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.538086                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386088                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178170035     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25042684     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9452447      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4504893      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3816450      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2180397      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1893606      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       861630      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2752975      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    228675117                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99998376                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123046888                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18233530                       # Number of memory references committed
system.switch_cpus6.commit.loads             11144073                       # Number of loads committed
system.switch_cpus6.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17743591                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110863708                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2533785                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2752975                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           367364515                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          286335852                       # The number of ROB writes
system.switch_cpus6.timesIdled                3019204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               22490688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99998376                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123046888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99998376                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.546196                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.546196                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392743                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392743                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       596582553                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      184422070                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131294262                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33980                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18756906                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16742064                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1495128                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12559012                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12226152                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1130539                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45540                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    198094528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             106504318                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18756906                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13356691                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23751142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4891805                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4617975                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11985812                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1467594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    229851895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.519396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.759769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206100753     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3615182      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1833356      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3576474      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1152541      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3311119      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          523809      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          845158      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8893503      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    229851895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073668                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.418295                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       196152721                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6605497                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23703920                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19130                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3370626                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1777588                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17624                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     119194036                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        33303                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3370626                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       196374465                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4113655                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1801284                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23490955                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       700903                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     119025772                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         92525                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       537887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    156057720                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    539523236                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    539523236                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    126689079                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29368637                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16039                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8114                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1607284                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     21419053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3498411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22807                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       794982                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         118411870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        110917521                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        71859                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21252808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43569104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    229851895                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482561                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.095632                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    181226766     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15309650      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     16278758      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9430428      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4872886      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1222700      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1448905      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        33819      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        27983      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    229851895                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         186168     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         75682     23.30%     80.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        62905     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     87012041     78.45%     78.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       873102      0.79%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7927      0.01%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19555532     17.63%     96.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3468919      3.13%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     110917521                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.435628                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             324755                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002928                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    452083551                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    139681075                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    108108805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     111242276                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        88822                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4345216                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        79478                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3370626                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3296976                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        85693                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    118428046                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15208                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     21419053                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3498411                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8111                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         39486                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1009348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       574951                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1584299                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    109507841                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19272445                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1409680                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            22741166                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16644532                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3468721                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.430091                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             108132941                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            108108805                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         65419560                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        142679563                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.424596                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458507                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     86142966                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     97024229                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21408142                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1485703                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    226481269                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428398                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.298065                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190335261     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14216187      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9119402      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2872592      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4759647      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       930367      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       590504      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       540457      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3116852      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    226481269                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     86142966                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      97024229                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20492768                       # Number of memory references committed
system.switch_cpus7.commit.loads             17073835                       # Number of loads committed
system.switch_cpus7.commit.membars               7978                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          14882589                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         84803090                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1216965                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3116852                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341796463                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          240238046                       # The number of ROB writes
system.switch_cpus7.timesIdled                4409642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               24763579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           86142966                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             97024229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     86142966                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.955731                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.955731                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.338326                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.338326                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       508941942                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      140915054                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      126513925                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15978                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359065                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588102                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826918                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.726999                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.217046                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35430372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822080379                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857510751                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35430372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822080379                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857510751                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35430372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822080379                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857510751                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454198.500178                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456294.150816                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454198.500178                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456294.150816                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454198.500178                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456294.150816                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217090483                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3249719662                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217090483                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3249719662                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217090483                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3249719662                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382349.712741                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384445.718916                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382349.712741                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384445.718916                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382349.712741                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384445.718916                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13576                       # number of replacements
system.l21.tagsinuse                      4095.465063                       # Cycle average of tags in use
system.l21.total_refs                          404450                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17672                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.886487                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.200617                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.117865                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2779.554019                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1224.592561                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020313                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001982                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.678602                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.298973                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        40565                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40566                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23008                       # number of Writeback hits
system.l21.Writeback_hits::total                23008                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        40715                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40716                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        40715                       # number of overall hits
system.l21.overall_hits::total                  40716                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13531                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13568                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13535                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13572                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13535                       # number of overall misses
system.l21.overall_misses::total                13572                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29901037                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6909903529                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6939804566                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2254311                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2254311                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29901037                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6912157840                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6942058877                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29901037                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6912157840                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6942058877                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54096                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54134                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23008                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23008                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          154                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54250                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54288                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54250                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54288                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.250129                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250637                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.025974                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.025974                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249493                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249493                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 808136.135135                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 510672.051511                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 511483.237471                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 563577.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 563577.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 808136.135135                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 510687.686738                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 511498.590996                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 808136.135135                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 510687.686738                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 511498.590996                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8220                       # number of writebacks
system.l21.writebacks::total                     8220                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13531                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13568                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13535                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13572                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13535                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13572                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27228837                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5937065395                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5964294232                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1965611                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1965611                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27228837                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5939031006                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5966259843                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27228837                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5939031006                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5966259843                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.250129                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250637                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.025974                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.025974                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249493                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249493                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 735914.513514                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 438775.064297                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 439585.364976                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 491402.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 491402.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 735914.513514                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 438790.617362                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 439600.636826                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 735914.513514                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 438790.617362                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 439600.636826                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6334                       # number of replacements
system.l22.tagsinuse                      4095.189644                       # Cycle average of tags in use
system.l22.total_refs                          289461                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10430                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.752733                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.105292                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.088774                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2247.600521                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1708.395057                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029567                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004416                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.548731                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.417089                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29991                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29993                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9545                       # number of Writeback hits
system.l22.Writeback_hits::total                 9545                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          207                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        30198                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30200                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        30198                       # number of overall hits
system.l22.overall_hits::total                  30200                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6297                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6334                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6297                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6334                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6297                       # number of overall misses
system.l22.overall_misses::total                 6334                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     44533365                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2814031534                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2858564899                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     44533365                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2814031534                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2858564899                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     44533365                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2814031534                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2858564899                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36288                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36327                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9545                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9545                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          207                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36495                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36534                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36495                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36534                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173528                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.174361                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172544                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.173373                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172544                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.173373                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 446884.474194                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451304.846700                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 446884.474194                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451304.846700                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 446884.474194                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451304.846700                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3703                       # number of writebacks
system.l22.writebacks::total                     3703                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6297                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6334                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6297                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6334                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6297                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6334                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2361764559                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2403641324                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2361764559                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2403641324                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2361764559                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2403641324                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173528                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.174361                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172544                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.173373                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172544                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.173373                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 375061.864221                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379482.368803                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 375061.864221                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379482.368803                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 375061.864221                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379482.368803                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14313                       # number of replacements
system.l23.tagsinuse                      4095.810363                       # Cycle average of tags in use
system.l23.total_refs                          222243                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18409                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.072519                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.090933                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.716267                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2911.110709                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1123.892454                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012962                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001884                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.710720                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.274388                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        39198                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  39199                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            6875                       # number of Writeback hits
system.l23.Writeback_hits::total                 6875                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           70                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   70                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        39268                       # number of demand (read+write) hits
system.l23.demand_hits::total                   39269                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        39268                       # number of overall hits
system.l23.overall_hits::total                  39269                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14280                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14313                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14280                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14313                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14280                       # number of overall misses
system.l23.overall_misses::total                14313                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31146203                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6365450639                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6396596842                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31146203                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6365450639                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6396596842                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31146203                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6365450639                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6396596842                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53478                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53512                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         6875                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             6875                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           70                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53548                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53582                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53548                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53582                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.267026                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.267473                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266677                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.267123                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266677                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.267123                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 943824.333333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 445759.848669                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 446908.184308                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 943824.333333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 445759.848669                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 446908.184308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 943824.333333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 445759.848669                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 446908.184308                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2153                       # number of writebacks
system.l23.writebacks::total                     2153                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14280                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14313                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14280                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14313                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14280                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14313                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28774518                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5339449687                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5368224205                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28774518                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5339449687                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5368224205                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28774518                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5339449687                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5368224205                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.267026                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.267473                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266677                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.267123                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266677                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.267123                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 871955.090909                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 373911.042507                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 375059.331028                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 871955.090909                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 373911.042507                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 375059.331028                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 871955.090909                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 373911.042507                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 375059.331028                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         22984                       # number of replacements
system.l24.tagsinuse                      4095.572478                       # Cycle average of tags in use
system.l24.total_refs                          378794                       # Total number of references to valid blocks.
system.l24.sampled_refs                         27080                       # Sample count of references to valid blocks.
system.l24.avg_refs                         13.987962                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.286397                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    10.985536                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2619.590896                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1427.709649                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002682                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.639549                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.348562                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        46158                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  46159                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           13914                       # number of Writeback hits
system.l24.Writeback_hits::total                13914                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          129                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  129                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        46287                       # number of demand (read+write) hits
system.l24.demand_hits::total                   46288                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        46287                       # number of overall hits
system.l24.overall_hits::total                  46288                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        22943                       # number of ReadReq misses
system.l24.ReadReq_misses::total                22981                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        22944                       # number of demand (read+write) misses
system.l24.demand_misses::total                 22982                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        22944                       # number of overall misses
system.l24.overall_misses::total                22982                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30883825                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  11992648470                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    12023532295                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       350162                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       350162                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30883825                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  11992998632                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     12023882457                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30883825                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  11992998632                       # number of overall miss cycles
system.l24.overall_miss_latency::total    12023882457                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        69101                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              69140                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        13914                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            13914                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          130                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              130                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        69231                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               69270                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        69231                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              69270                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.332021                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.332384                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.007692                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.007692                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.331412                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.331774                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.331412                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.331774                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 812732.236842                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 522714.922634                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 523194.477830                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       350162                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       350162                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 812732.236842                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 522707.402022                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 523186.948786                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 812732.236842                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 522707.402022                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 523186.948786                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4159                       # number of writebacks
system.l24.writebacks::total                     4159                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        22943                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           22981                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        22944                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            22982                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        22944                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           22982                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     28155425                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  10344665446                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  10372820871                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       278362                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       278362                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     28155425                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  10344943808                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  10373099233                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     28155425                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  10344943808                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  10373099233                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.332021                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.332384                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.007692                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.007692                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.331412                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.331774                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.331412                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.331774                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 740932.236842                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 450885.474698                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 451365.078587                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       278362                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       278362                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 740932.236842                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 450877.955370                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 451357.550822                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 740932.236842                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 450877.955370                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 451357.550822                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14322                       # number of replacements
system.l25.tagsinuse                      4095.801323                       # Cycle average of tags in use
system.l25.total_refs                          222309                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18418                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.070203                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.060505                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.136448                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2913.086345                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1122.518024                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012954                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001742                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.711203                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.274052                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        39258                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  39259                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            6881                       # number of Writeback hits
system.l25.Writeback_hits::total                 6881                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           73                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        39331                       # number of demand (read+write) hits
system.l25.demand_hits::total                   39332                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        39331                       # number of overall hits
system.l25.overall_hits::total                  39332                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14288                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14322                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14288                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14322                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14288                       # number of overall misses
system.l25.overall_misses::total                14322                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     30801711                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6226675248                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6257476959                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     30801711                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6226675248                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6257476959                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     30801711                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6226675248                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6257476959                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        53546                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              53581                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         6881                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             6881                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           73                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        53619                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               53654                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        53619                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              53654                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.266836                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.267296                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.266473                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.266933                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.266473                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.266933                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 905932.676471                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435797.539754                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436913.626519                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 905932.676471                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435797.539754                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436913.626519                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 905932.676471                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435797.539754                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436913.626519                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2156                       # number of writebacks
system.l25.writebacks::total                     2156                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14288                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14322                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14288                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14322                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14288                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14322                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     28360419                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5200311879                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5228672298                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     28360419                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5200311879                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5228672298                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     28360419                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5200311879                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5228672298                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.266836                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.267296                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.266473                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.266933                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.266473                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.266933                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 834129.970588                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 363963.597354                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 365079.758274                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 834129.970588                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 363963.597354                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 365079.758274                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 834129.970588                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 363963.597354                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 365079.758274                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          8460                       # number of replacements
system.l26.tagsinuse                      4095.371640                       # Cycle average of tags in use
system.l26.total_refs                          304347                       # Total number of references to valid blocks.
system.l26.sampled_refs                         12556                       # Sample count of references to valid blocks.
system.l26.avg_refs                         24.239169                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.596403                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.286121                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2483.598743                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1520.890374                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003000                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.606347                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.371311                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        32301                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  32303                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l26.Writeback_hits::total                10010                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          153                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  153                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        32454                       # number of demand (read+write) hits
system.l26.demand_hits::total                   32456                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        32454                       # number of overall hits
system.l26.overall_hits::total                  32456                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         8419                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 8459                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         8419                       # number of demand (read+write) misses
system.l26.demand_misses::total                  8459                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         8419                       # number of overall misses
system.l26.overall_misses::total                 8459                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33202950                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   3853322324                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     3886525274                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33202950                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   3853322324                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      3886525274                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33202950                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   3853322324                       # number of overall miss cycles
system.l26.overall_miss_latency::total     3886525274                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        40720                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              40762                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          153                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        40873                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               40915                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        40873                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              40915                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.206753                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.207522                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.205979                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.206746                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.205979                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.206746                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 830073.750000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 457693.588787                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 459454.459629                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 830073.750000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 457693.588787                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 459454.459629                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 830073.750000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 457693.588787                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 459454.459629                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4448                       # number of writebacks
system.l26.writebacks::total                     4448                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         8418                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            8458                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         8418                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             8458                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         8418                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            8458                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30328125                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   3247700925                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   3278029050                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30328125                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   3247700925                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   3278029050                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30328125                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   3247700925                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   3278029050                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.206729                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.207497                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.205955                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.206721                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.205955                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.206721                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 758203.125000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 385804.338917                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 387565.506030                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 758203.125000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 385804.338917                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 387565.506030                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 758203.125000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 385804.338917                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 387565.506030                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         14347                       # number of replacements
system.l27.tagsinuse                      4095.806266                       # Cycle average of tags in use
system.l27.total_refs                          222287                       # Total number of references to valid blocks.
system.l27.sampled_refs                         18443                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.052649                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.085101                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.881870                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2912.760645                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1122.078650                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001924                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.711123                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.273945                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        39232                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  39233                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            6885                       # number of Writeback hits
system.l27.Writeback_hits::total                 6885                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           72                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        39304                       # number of demand (read+write) hits
system.l27.demand_hits::total                   39305                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        39304                       # number of overall hits
system.l27.overall_hits::total                  39305                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        14313                       # number of ReadReq misses
system.l27.ReadReq_misses::total                14347                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        14313                       # number of demand (read+write) misses
system.l27.demand_misses::total                 14347                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        14313                       # number of overall misses
system.l27.overall_misses::total                14347                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     26400461                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6185364499                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6211764960                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     26400461                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6185364499                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6211764960                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     26400461                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6185364499                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6211764960                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        53545                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              53580                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         6885                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             6885                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           72                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        53617                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               53652                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        53617                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              53652                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.267308                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.267768                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.266949                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.267408                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.266949                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.267408                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 432150.108223                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 432966.122534                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 432150.108223                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 432966.122534                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 432150.108223                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 432966.122534                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                2157                       # number of writebacks
system.l27.writebacks::total                     2157                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        14313                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           14347                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        14313                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            14347                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        14313                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           14347                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5157382920                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5181342181                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5157382920                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5181342181                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5157382920                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5181342181                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.267308                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.267768                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.266949                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.267408                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.266949                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.267408                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 360328.576818                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 361144.642155                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 360328.576818                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 361144.642155                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 360328.576818                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 361144.642155                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44456437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44456437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44456437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44456437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44456437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44456437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 854931.480769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 854931.480769                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 854931.480769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 854931.480769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 854931.480769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 854931.480769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24351807285                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24351807285                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77432597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77432597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24429239882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24429239882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24429239882                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24429239882                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186187.284276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186187.284276                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84349.234205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84349.234205                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185477.487526                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185477.487526                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185477.487526                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185477.487526                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5996969513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5996969513                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6006961176                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6006961176                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6006961176                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6006961176                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147291.403979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147291.403979                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146977.273697                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146977.273697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146977.273697                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146977.273697                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.952490                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013105679                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1948280.151923                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.952490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059219                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831655                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11781528                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11781528                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11781528                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11781528                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11781528                       # number of overall hits
system.cpu1.icache.overall_hits::total       11781528                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     45288160                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45288160                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     45288160                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45288160                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     45288160                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45288160                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11781580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11781580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11781580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11781580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11781580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11781580                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 870926.153846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 870926.153846                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 870926.153846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 870926.153846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 870926.153846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 870926.153846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30278793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30278793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30278793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30278793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30278793                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30278793                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 796810.342105                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 796810.342105                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 796810.342105                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 796810.342105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 796810.342105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 796810.342105                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54250                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172359784                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54506                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3162.216710                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.955787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.044213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8310675                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8310675                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7027641                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7027641                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16174                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16174                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15338316                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15338316                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15338316                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15338316                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       185582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       185582                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5418                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       191000                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        191000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       191000                       # number of overall misses
system.cpu1.dcache.overall_misses::total       191000                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43871263466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43871263466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2103765164                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2103765164                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  45975028630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  45975028630                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  45975028630                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  45975028630                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8496257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8496257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7033059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7033059                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15529316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15529316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15529316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15529316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021843                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021843                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000770                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000770                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012299                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012299                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012299                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236398.268507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236398.268507                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 388291.835364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 388291.835364                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240706.956178                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240706.956178                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240706.956178                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240706.956178                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     14803125                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 174154.411765                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23008                       # number of writebacks
system.cpu1.dcache.writebacks::total            23008                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       131486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       131486                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5264                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5264                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       136750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       136750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       136750                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       136750                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54096                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54096                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54250                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54250                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9686323745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9686323745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     12003160                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12003160                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9698326905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9698326905                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9698326905                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9698326905                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003493                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179058.040243                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179058.040243                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77942.597403                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77942.597403                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 178771.002857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 178771.002857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 178771.002857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 178771.002857                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.087060                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015436593                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2055539.661943                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.087060                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061037                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790204                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12337153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12337153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12337153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12337153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12337153                       # number of overall hits
system.cpu2.icache.overall_hits::total       12337153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     69073289                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     69073289                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     69073289                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     69073289                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     69073289                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     69073289                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12337207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12337207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12337207                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12337207                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12337207                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12337207                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1279134.981481                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1279134.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1279134.981481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44981880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44981880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44981880                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1153381.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36495                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164421103                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36751                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4473.921880                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.440120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.559880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911875                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088125                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9836312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9836312                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7311234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7311234                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19695                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19695                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17781                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17781                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17147546                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17147546                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17147546                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17147546                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        93806                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        93806                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95911                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95911                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95911                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95911                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12712835173                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12712835173                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    135268435                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    135268435                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12848103608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12848103608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12848103608                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12848103608                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9930118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9930118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7313339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7313339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17243457                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17243457                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17243457                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17243457                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009447                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005562                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005562                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135522.622999                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135522.622999                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64260.539192                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64260.539192                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 133958.603372                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133958.603372                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 133958.603372                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133958.603372                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9545                       # number of writebacks
system.cpu2.dcache.writebacks::total             9545                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57517                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57517                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1898                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1898                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        59415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        59415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        59415                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        59415                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36289                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36289                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4817881348                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4817881348                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15089153                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15089153                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4832970501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4832970501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4832970501                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4832970501                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 132764.235664                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 132764.235664                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72894.458937                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72894.458937                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132424.663004                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132424.663004                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132424.663004                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132424.663004                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               558.976601                       # Cycle average of tags in use
system.cpu3.icache.total_refs               932110605                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1661516.229947                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.959556                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.017045                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052820                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842976                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.895796                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11965573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11965573                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11965573                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11965573                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11965573                       # number of overall hits
system.cpu3.icache.overall_hits::total       11965573                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     38874506                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38874506                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     38874506                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38874506                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     38874506                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38874506                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11965618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11965618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11965618                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11965618                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11965618                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11965618                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 863877.911111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 863877.911111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 863877.911111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 863877.911111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 863877.911111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 863877.911111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31536248                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31536248                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31536248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31536248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31536248                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31536248                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 927536.705882                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 927536.705882                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 927536.705882                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 927536.705882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 927536.705882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 927536.705882                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53548                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224326805                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53804                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4169.333228                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   203.067866                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    52.932134                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.793234                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.206766                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     17554943                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       17554943                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3398030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3398030                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8037                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8037                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7975                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7975                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     20952973                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        20952973                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     20952973                       # number of overall hits
system.cpu3.dcache.overall_hits::total       20952973                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       183921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       183921                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          331                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       184252                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        184252                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       184252                       # number of overall misses
system.cpu3.dcache.overall_misses::total       184252                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  42936550898                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  42936550898                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28680704                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28680704                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  42965231602                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  42965231602                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  42965231602                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  42965231602                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     17738864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     17738864                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3398361                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3398361                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7975                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7975                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21137225                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21137225                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21137225                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21137225                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010368                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010368                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000097                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008717                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008717                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008717                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008717                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233451.051799                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233451.051799                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86648.652568                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86648.652568                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233187.328235                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233187.328235                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233187.328235                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233187.328235                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6875                       # number of writebacks
system.cpu3.dcache.writebacks::total             6875                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       130443                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       130443                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          261                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       130704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       130704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       130704                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       130704                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53478                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53478                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           70                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53548                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53548                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53548                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53548                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9052078983                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9052078983                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4570109                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4570109                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9056649092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9056649092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9056649092                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9056649092                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169267.343263                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169267.343263                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65287.271429                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65287.271429                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169131.416523                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169131.416523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169131.416523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169131.416523                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               528.202730                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1017524006                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1923485.833648                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.202730                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061222                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.846479                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11748681                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11748681                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11748681                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11748681                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11748681                       # number of overall hits
system.cpu4.icache.overall_hits::total       11748681                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48432506                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48432506                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48432506                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48432506                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48432506                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48432506                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11748740                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11748740                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11748740                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11748740                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11748740                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11748740                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 820889.932203                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 820889.932203                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 820889.932203                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 820889.932203                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 820889.932203                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 820889.932203                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     31293300                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     31293300                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     31293300                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     31293300                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     31293300                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     31293300                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 802392.307692                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 802392.307692                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 802392.307692                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 802392.307692                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 802392.307692                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 802392.307692                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 69231                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180794350                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 69487                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2601.844230                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.135174                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.864826                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914591                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085409                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8148018                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8148018                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6749635                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6749635                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18719                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18719                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15746                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15746                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14897653                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14897653                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14897653                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14897653                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       177067                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       177067                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          790                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          790                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       177857                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        177857                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       177857                       # number of overall misses
system.cpu4.dcache.overall_misses::total       177857                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  40774442177                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  40774442177                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     68905795                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     68905795                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  40843347972                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  40843347972                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  40843347972                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  40843347972                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8325085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8325085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6750425                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6750425                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15746                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15746                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15075510                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15075510                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15075510                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15075510                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021269                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021269                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000117                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011798                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011798                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011798                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011798                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230276.913129                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230276.913129                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87222.525316                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87222.525316                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 229641.498350                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 229641.498350                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 229641.498350                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 229641.498350                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13914                       # number of writebacks
system.cpu4.dcache.writebacks::total            13914                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       107966                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       107966                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          660                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          660                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       108626                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       108626                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       108626                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       108626                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        69101                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        69101                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          130                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        69231                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        69231                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        69231                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        69231                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  15215767080                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  15215767080                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8764824                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8764824                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  15224531904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  15224531904                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  15224531904                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  15224531904                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004592                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004592                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 220196.047525                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 220196.047525                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67421.723077                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67421.723077                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 219909.172249                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 219909.172249                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 219909.172249                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 219909.172249                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.608559                       # Cycle average of tags in use
system.cpu5.icache.total_refs               932126828                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1658588.661922                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.487520                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.121039                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053666                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841540                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895206                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11981796                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11981796                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11981796                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11981796                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11981796                       # number of overall hits
system.cpu5.icache.overall_hits::total       11981796                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43597168                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43597168                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43597168                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43597168                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43597168                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43597168                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11981843                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11981843                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11981843                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11981843                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11981843                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11981843                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 927599.319149                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 927599.319149                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 927599.319149                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 927599.319149                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 927599.319149                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 927599.319149                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     31180829                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     31180829                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     31180829                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     31180829                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     31180829                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     31180829                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 890880.828571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 890880.828571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 890880.828571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 890880.828571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 890880.828571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 890880.828571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 53619                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224356271                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 53875                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4164.385541                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.553283                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.446717                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.791224                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.208776                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17582670                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17582670                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3399757                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3399757                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8043                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8043                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7981                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7981                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20982427                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20982427                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20982427                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20982427                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       184149                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184149                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          355                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184504                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184504                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184504                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184504                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  42123366458                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  42123366458                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     30884001                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     30884001                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  42154250459                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  42154250459                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  42154250459                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  42154250459                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17766819                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17766819                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3400112                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3400112                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7981                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7981                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21166931                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21166931                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21166931                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21166931                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010365                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010365                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008717                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008717                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008717                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008717                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228746.104828                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228746.104828                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86997.185915                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86997.185915                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228473.368919                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228473.368919                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228473.368919                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228473.368919                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6881                       # number of writebacks
system.cpu5.dcache.writebacks::total             6881                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       130603                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       130603                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          282                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       130885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       130885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       130885                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       130885                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        53546                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        53546                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        53619                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        53619                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        53619                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        53619                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8916934444                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8916934444                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4771265                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4771265                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8921705709                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8921705709                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8921705709                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8921705709                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002533                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002533                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166528.488477                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166528.488477                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65359.794521                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65359.794521                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166390.751581                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166390.751581                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166390.751581                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166390.751581                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               515.443104                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1012188847                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1957812.083172                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.443104                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064813                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.826031                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12180751                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12180751                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12180751                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12180751                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12180751                       # number of overall hits
system.cpu6.icache.overall_hits::total       12180751                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     41733692                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41733692                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     41733692                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41733692                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     41733692                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41733692                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12180805                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12180805                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12180805                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12180805                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12180805                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12180805                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 772846.148148                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 772846.148148                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 772846.148148                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 772846.148148                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 772846.148148                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 772846.148148                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     33712509                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     33712509                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     33712509                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     33712509                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     33712509                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     33712509                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 802678.785714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 802678.785714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 802678.785714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 802678.785714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 802678.785714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 802678.785714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 40873                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166569066                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 41129                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4049.917722                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.151630                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.848370                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.910749                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.089251                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8383243                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8383243                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7055914                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7055914                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18526                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18526                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16990                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16990                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15439157                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15439157                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15439157                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15439157                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       130893                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       130893                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          902                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       131795                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        131795                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       131795                       # number of overall misses
system.cpu6.dcache.overall_misses::total       131795                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  24381928830                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  24381928830                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     75744648                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     75744648                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  24457673478                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  24457673478                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  24457673478                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  24457673478                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8514136                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8514136                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7056816                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7056816                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15570952                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15570952                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15570952                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15570952                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015374                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015374                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000128                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008464                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008464                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 186273.741377                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 186273.741377                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83974.110865                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83974.110865                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 185573.606571                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 185573.606571                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 185573.606571                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 185573.606571                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu6.dcache.writebacks::total            10010                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        90173                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        90173                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          749                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        90922                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        90922                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        90922                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        90922                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        40720                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        40720                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          153                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        40873                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        40873                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        40873                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        40873                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6028385412                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6028385412                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9868088                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9868088                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6038253500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6038253500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6038253500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6038253500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 148044.828389                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 148044.828389                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64497.307190                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64497.307190                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 147732.084750                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 147732.084750                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 147732.084750                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 147732.084750                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               558.882922                       # Cycle average of tags in use
system.cpu7.icache.total_refs               932130798                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1658595.725979                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.721502                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.161421                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054041                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841605                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.895646                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11985766                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11985766                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11985766                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11985766                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11985766                       # number of overall hits
system.cpu7.icache.overall_hits::total       11985766                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     32536461                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32536461                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     32536461                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32536461                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     32536461                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32536461                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11985812                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11985812                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11985812                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11985812                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11985812                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11985812                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 707314.369565                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 707314.369565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 707314.369565                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26790574                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26790574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26790574                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 765444.971429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 53617                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               224371013                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 53873                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4164.813784                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   203.370535                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    52.629465                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.794416                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.205584                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17594725                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17594725                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3402432                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3402432                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8047                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8047                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7989                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7989                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     20997157                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20997157                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     20997157                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20997157                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       184318                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       184318                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          348                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184666                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184666                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184666                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184666                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  41784659263                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  41784659263                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     30106388                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     30106388                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41814765651                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41814765651                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41814765651                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41814765651                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     17779043                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17779043                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3402780                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3402780                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7989                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7989                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     21181823                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21181823                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     21181823                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21181823                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010367                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010367                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008718                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008718                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008718                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008718                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 226698.744903                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 226698.744903                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86512.609195                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86512.609195                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 226434.566466                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 226434.566466                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 226434.566466                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 226434.566466                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6885                       # number of writebacks
system.cpu7.dcache.writebacks::total             6885                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       130773                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       130773                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          276                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       131049                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       131049                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       131049                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       131049                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        53545                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        53545                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        53617                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        53617                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        53617                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        53617                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8873994476                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8873994476                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4707760                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4707760                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8878702236                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8878702236                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8878702236                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8878702236                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002531                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002531                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 165729.656849                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 165729.656849                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65385.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65385.555556                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 165594.909003                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 165594.909003                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 165594.909003                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 165594.909003                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
