==39106== Cachegrind, a cache and branch-prediction profiler
==39106== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39106== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39106== Command: ./sift .
==39106== 
--39106-- warning: L3 cache found, using its data for the LL simulation.
--39106-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39106-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39106== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39106== (see section Limitations in user manual)
==39106== NOTE: further instances of this message will not be shown
==39106== 
==39106== I   refs:      3,167,698,646
==39106== I1  misses:           20,486
==39106== LLi misses:            2,699
==39106== I1  miss rate:          0.00%
==39106== LLi miss rate:          0.00%
==39106== 
==39106== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39106== D1  misses:      101,945,257  ( 92,373,914 rd   +   9,571,343 wr)
==39106== LLd misses:        3,647,362  (  1,885,880 rd   +   1,761,482 wr)
==39106== D1  miss rate:          10.5% (       13.7%     +         3.2%  )
==39106== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39106== 
==39106== LL refs:         101,965,743  ( 92,394,400 rd   +   9,571,343 wr)
==39106== LL misses:         3,650,061  (  1,888,579 rd   +   1,761,482 wr)
==39106== LL miss rate:            0.1% (        0.0%     +         0.6%  )
