{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474772750560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474772750563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 25 00:05:50 2016 " "Processing started: Sun Sep 25 00:05:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474772750563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772750563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interleaver -c Interleaver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interleaver -c Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772750563 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1474772750803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interleaver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interleaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interleaver-behavior " "Found design unit 1: interleaver-behavior" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772759930 ""} { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "interleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772759930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772759932 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772759932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deinterleaver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deinterleaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deinterleaver-behavior " "Found design unit 1: deinterleaver-behavior" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772759933 ""} { "Info" "ISGN_ENTITY_NAME" "1 deinterleaver " "Found entity 1: deinterleaver" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772759933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deinterleaver " "Elaborating entity \"deinterleaver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474772759958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d deinterleaver.vhd(126) " "VHDL Process Statement warning at deinterleaver.vhd(126): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759960 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth deinterleaver.vhd(138) " "VHDL Process Statement warning at deinterleaver.vhd(138): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759960 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d deinterleaver.vhd(143) " "VHDL Process Statement warning at deinterleaver.vhd(143): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759960 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d deinterleaver.vhd(159) " "VHDL Process Statement warning at deinterleaver.vhd(159): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759960 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig deinterleaver.vhd(174) " "VHDL Process Statement warning at deinterleaver.vhd(174): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759960 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "depth deinterleaver.vhd(184) " "VHDL Process Statement warning at deinterleaver.vhd(184): signal \"depth\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759960 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d deinterleaver.vhd(189) " "VHDL Process Statement warning at deinterleaver.vhd(189): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759961 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d deinterleaver.vhd(205) " "VHDL Process Statement warning at deinterleaver.vhd(205): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759961 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig deinterleaver.vhd(220) " "VHDL Process Statement warning at deinterleaver.vhd(220): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759961 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig deinterleaver.vhd(241) " "VHDL Process Statement warning at deinterleaver.vhd(241): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759961 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig deinterleaver.vhd(268) " "VHDL Process Statement warning at deinterleaver.vhd(268): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759962 "|deinterleaver"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_a_sig deinterleaver.vhd(299) " "VHDL Process Statement warning at deinterleaver.vhd(299): signal \"q_a_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1474772759962 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759962 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "finished deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"finished\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759962 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flushing deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"flushing\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759962 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"i\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"t\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "it deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"it\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_t deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"max_t\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux1 deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"aux1\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_a_sig deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"address_a_sig\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_a_sig deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"data_a_sig\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren_a_sig deinterleaver.vhd(90) " "VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable \"wren_a_sig\", which holds its previous value in one or more paths through the process" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1474772759963 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren_a_sig deinterleaver.vhd(90) " "Inferred latch for \"wren_a_sig\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[0\] deinterleaver.vhd(90) " "Inferred latch for \"data_a_sig\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[1\] deinterleaver.vhd(90) " "Inferred latch for \"data_a_sig\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[2\] deinterleaver.vhd(90) " "Inferred latch for \"data_a_sig\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a_sig\[3\] deinterleaver.vhd(90) " "Inferred latch for \"data_a_sig\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[0\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[1\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[2\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759965 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[3\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[4\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[4\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[5\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[5\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[6\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[6\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[7\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[7\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[8\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[8\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[9\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[9\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[10\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[10\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[11\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[11\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a_sig\[12\] deinterleaver.vhd(90) " "Inferred latch for \"address_a_sig\[12\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux1 deinterleaver.vhd(90) " "Inferred latch for \"aux1\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[0\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[1\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759966 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[2\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[3\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[4\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[4\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[5\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[5\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[6\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[6\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[7\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[7\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[8\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[8\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[9\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[9\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_t\[10\] deinterleaver.vhd(90) " "Inferred latch for \"max_t\[10\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[0\] deinterleaver.vhd(90) " "Inferred latch for \"it\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[1\] deinterleaver.vhd(90) " "Inferred latch for \"it\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[2\] deinterleaver.vhd(90) " "Inferred latch for \"it\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "it\[3\] deinterleaver.vhd(90) " "Inferred latch for \"it\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759967 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[0\] deinterleaver.vhd(90) " "Inferred latch for \"t\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[1\] deinterleaver.vhd(90) " "Inferred latch for \"t\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[2\] deinterleaver.vhd(90) " "Inferred latch for \"t\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[3\] deinterleaver.vhd(90) " "Inferred latch for \"t\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[4\] deinterleaver.vhd(90) " "Inferred latch for \"t\[4\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[5\] deinterleaver.vhd(90) " "Inferred latch for \"t\[5\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[6\] deinterleaver.vhd(90) " "Inferred latch for \"t\[6\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[7\] deinterleaver.vhd(90) " "Inferred latch for \"t\[7\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[8\] deinterleaver.vhd(90) " "Inferred latch for \"t\[8\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t\[9\] deinterleaver.vhd(90) " "Inferred latch for \"t\[9\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] deinterleaver.vhd(90) " "Inferred latch for \"i\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] deinterleaver.vhd(90) " "Inferred latch for \"i\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[2\] deinterleaver.vhd(90) " "Inferred latch for \"i\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[3\] deinterleaver.vhd(90) " "Inferred latch for \"i\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[4\] deinterleaver.vhd(90) " "Inferred latch for \"i\[4\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759968 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[5\] deinterleaver.vhd(90) " "Inferred latch for \"i\[5\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[6\] deinterleaver.vhd(90) " "Inferred latch for \"i\[6\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flushing deinterleaver.vhd(90) " "Inferred latch for \"flushing\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finished deinterleaver.vhd(90) " "Inferred latch for \"finished\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] deinterleaver.vhd(90) " "Inferred latch for \"q\[0\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] deinterleaver.vhd(90) " "Inferred latch for \"q\[1\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] deinterleaver.vhd(90) " "Inferred latch for \"q\[2\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] deinterleaver.vhd(90) " "Inferred latch for \"q\[3\]\" at deinterleaver.vhd(90)" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772759969 "|deinterleaver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "deinterleaver.vhd" "ram_inst" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772759985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INTR " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INTR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760042 ""}  } { { "ram.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474772760042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcr3 " "Found entity 1: altsyncram_hcr3" {  } { { "db/altsyncram_hcr3.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772760077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772760077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcr3 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated " "Elaborating entity \"altsyncram_hcr3\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qo2 " "Found entity 1: altsyncram_4qo2" {  } { { "db/altsyncram_4qo2.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_4qo2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772760121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772760121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qo2 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|altsyncram_4qo2:altsyncram1 " "Elaborating entity \"altsyncram_4qo2\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|altsyncram_4qo2:altsyncram1\"" {  } { { "db/altsyncram_hcr3.tdf" "altsyncram1" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hcr3.tdf" "mgl_prim2" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hcr3.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229870162 " "Parameter \"NODE_NAME\" = \"1229870162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474772760294 ""}  } { { "db/altsyncram_hcr3.tdf" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474772760294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_hcr3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772760752 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1474772760989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.09.25.00:06:03 Progress: Loading sldb79c33a9/alt_sld_fab_wrapper_hw.tcl " "2016.09.25.00:06:03 Progress: Loading sldb79c33a9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772763555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772765680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772765853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772766887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772767026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772767160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772767317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772767325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772767326 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1474772768018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb79c33a9/alt_sld_fab.v" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772768296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772768395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772768397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772768484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768591 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772768591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474772768682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772768682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flushing\$latch " "Latch flushing\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[9\] " "Latch max_t\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[8\] " "Latch max_t\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[7\] " "Latch max_t\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[6\] " "Latch max_t\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[5\] " "Latch max_t\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[4\] " "Latch max_t\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[3\] " "Latch max_t\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[2\] " "Latch max_t\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[1\] " "Latch max_t\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_t\[0\] " "Latch max_t\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770229 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[4\] " "Latch i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[5\] " "Latch i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[6\] " "Latch i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[1\] " "Latch i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[2\] " "Latch i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[3\] " "Latch i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[3\] " "Latch it\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[2\] " "Latch it\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[1\] " "Latch it\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "it\[0\] " "Latch it\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux1 " "Latch aux1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i\[0\] " "Latch i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_s.s0 " "Ports D and ENA on the latch are fed by the same signal current_s.s0" {  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1474772770230 ""}  } { { "deinterleaver.vhd" "" { Text "C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1474772770230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772770393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474772771892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474772771892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "469 " "Implemented 469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474772771968 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474772771968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "438 " "Implemented 438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474772771968 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1474772771968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474772771968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "891 " "Peak virtual memory: 891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474772772001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 25 00:06:12 2016 " "Processing ended: Sun Sep 25 00:06:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474772772001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474772772001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474772772001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474772772001 ""}
