// Seed: 3416208617
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_1 <= 1;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  uwire id_6
);
  assign id_2 = id_4;
  nand (id_2, id_3, id_4, id_5, id_6);
  module_0();
endmodule
module module_3 (
    input wor id_0
);
  assign id_2 = id_2 - 1;
  module_0();
endmodule
