// Seed: 540664113
module module_0 #(
    parameter id_3 = 32'd59,
    parameter id_5 = 32'd44
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_5 = id_5;
  logic [7:0] id_6;
  assign module_1.id_6 = 0;
  wire id_7;
  logic [id_3 : ~  id_5] id_8, id_9, id_10;
  assign id_6[-1] = id_5 - 1'h0;
  wand id_11 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_5 = 32'd53
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [-1 : id_1] id_4 = id_3;
  parameter id_5 = 1;
  logic id_6 = 1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_5,
      id_6
  );
  wire [id_5 : 1] id_7;
  parameter id_8 = id_5;
  wire id_9;
  wire id_10;
  assign id_9 = |1'd0;
  logic id_11;
  ;
  wire id_12;
endmodule
