Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Fri Apr 11 00:04:53 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file vivado_activity_thread_control_sets_placed.rpt
| Design       : vivado_activity_thread
| Device       : xc7z045
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    20 |
| Minimum Number of register sites lost to control set restrictions |    39 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1723 |          617 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           26 |
| Yes          | No                    | No                     |             347 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             179 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |               Enable Signal               |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      |                                           | vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2/n_0_din1_buf1[28]_i_1__0                                                                   |                2 |              4 |
|  ap_clk      |                                           | ap_rst                                                                                                                                           |                4 |              6 |
|  ap_clk      | n_0_ap_done_INST_0_i_1                    |                                                                                                                                                  |                2 |              7 |
|  ap_clk      |                                           | vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2/vivado_activity_thread_ap_fmul_1_max_dsp_u/U0/i_synth/n_0_RESULT_REG.NORMAL.exp_op[7]_i_1  |                4 |              8 |
|  ap_clk      |                                           | vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp_U6/vivado_activity_thread_ap_dmul_3_max_dsp_u/U0/i_synth/n_0_RESULT_REG.NORMAL.exp_op[10]_i_1 |                5 |             11 |
|  ap_clk      |                                           | vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp_U2/n_0_din1_buf1[31]_i_1                                                                      |               11 |             27 |
|  ap_clk      | n_0_tmp_9_reg_398[31]_i_1                 |                                                                                                                                                  |               11 |             32 |
|  ap_clk      | n_0_u_v_0_gamma_reg_375[31]_i_1           |                                                                                                                                                  |                9 |             32 |
|  ap_clk      | reg_2640                                  |                                                                                                                                                  |               12 |             32 |
|  ap_clk      | n_0_o_v_0_value_reg_391[31]_i_1           |                                                                                                                                                  |                8 |             32 |
|  ap_clk      | reg_2700                                  |                                                                                                                                                  |                7 |             32 |
|  ap_clk      | n_0_result_sqrd_0_reg_178[31]_i_2         | n_0_result_sqrd_0_reg_178[31]_i_1                                                                                                                |               10 |             32 |
|  ap_clk      | n_0_tmp_1_reg_381[63]_i_1                 |                                                                                                                                                  |               13 |             35 |
|  ap_clk      | n_0_result_0_reg_165[31]_i_1              |                                                                                                                                                  |               16 |             36 |
|  ap_clk      | n_0_result_0_reg_165[31]_i_2              | n_0_result_0_reg_165[31]_i_1                                                                                                                     |               10 |             39 |
|  ap_clk      | n_0_spot_price_0_reg_361[31]_i_1          |                                                                                                                                                  |               12 |             45 |
|  ap_clk      | n_0_u_v_gamma_read_assign_reg_203[31]_i_2 | n_0_u_v_gamma_read_assign_reg_203[31]_i_1                                                                                                        |               12 |             45 |
|  ap_clk      | n_0_tmp_6_pn_reg_191[63]_i_2              | n_0_tmp_6_pn_reg_191[63]_i_1                                                                                                                     |               24 |             63 |
|  ap_clk      | n_0_spot_price_0_0_in_reg_356[63]_i_1     |                                                                                                                                                  |               27 |             64 |
|  ap_clk      |                                           |                                                                                                                                                  |              623 |           1740 |
+--------------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


