<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2334' ll='2336' type='ISD::MemIndexedMode llvm::MaskedLoadStoreSDNode::getAddressingMode() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2339' u='c' c='_ZNK4llvm21MaskedLoadStoreSDNode9isIndexedEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2342' u='c' c='_ZNK4llvm21MaskedLoadStoreSDNode11isUnindexedEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2332'>/// Return the addressing mode for this load or store:
  /// unindexed, pre-inc, pre-dec, post-inc, or post-dec.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5464' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitANDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10449' u='c' c='_ZL24tryToFoldExtOfMaskedLoadRN4llvm12SelectionDAGERKNS_14TargetLoweringENS_3EVTEPNS_6SDNodeENS_7SDValueENS_3ISD11LoadExtTypeENS9_8NodeTypeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11645' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitSIGN_EXTEND_INREGEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='681' u='c' c='_ZN4llvm16DAGTypeLegalizer19PromoteIntRes_MLOADEPNS_16MaskedLoadSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1829' u='c' c='_ZN4llvm16DAGTypeLegalizer19PromoteIntOp_MSTOREEPNS_17MaskedStoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1724' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_MLOADEPNS_16MaskedLoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1749' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_MLOADEPNS_16MaskedLoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2566' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecOp_MSTOREEPNS_17MaskedStoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2593' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecOp_MSTOREEPNS_17MaskedStoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4015' u='c' c='_ZN4llvm16DAGTypeLegalizer17WidenVecRes_MLOADEPNS_16MaskedLoadSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4856' u='c' c='_ZN4llvm16DAGTypeLegalizer17WidenVecOp_MSTOREEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='726' u='c' c='_ZNK4llvm6SDNode13print_detailsERNS_11raw_ostreamEPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='741' u='c' c='_ZNK4llvm6SDNode13print_detailsERNS_11raw_ostreamEPKNS_12SelectionDAGE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83596' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83605' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83637' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='83646' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1435' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm7OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1438' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel26SelectT2AddrModeImm7OffsetEPN4llvm6SDNodeENS1_7SDValueERS4_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='1751' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel17tryMVEIndexedLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='9512' u='c' c='_ZL10LowerMLOADN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29737' u='c' c='_ZL10LowerMLOADN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29773' u='c' c='_ZL10LowerMLOADN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29821' u='c' c='_ZL11LowerMSTOREN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45217' u='c' c='_ZL29combineMaskedLoadConstantMaskPN4llvm16MaskedLoadSDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45261' u='c' c='_ZL17combineMaskedLoadPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45336' u='c' c='_ZL18combineMaskedStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45346' u='c' c='_ZL18combineMaskedStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
