// Seed: 2929635287
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2,
    output id_3,
    output id_4
);
  always @(id_2 or negedge 1) if (1) id_4 <= 1 ? id_1 : id_0 == 1;
endmodule
