[Files List]
C:\Program_Files\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
C:\Users\Ke-Wei\Documents\GitHub\Digital_Design_Using_Digilent_FPGA_Boards\Appendix_A\gates2/src/gates2.v=S
