

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Jul 19 23:16:00 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution1_1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.379 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  81561650|  81561650| 0.816 sec | 0.816 sec |  81561650|  81561650|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_outp_x      |  40780824|  40780824|   3398402|          -|          -|    12|    no    |
        | + l_y            |   3398400|   3398400|      4425|          -|          -|   768|    no    |
        |  ++ l_r_outer    |      4416|      4416|        46|          -|          -|    96|    no    |
        |- l_C_outp_x_0    |  40780824|  40780824|   3398402|          -|          -|    12|    no    |
        | + l_y_0          |   3398400|   3398400|      4425|          -|          -|   768|    no    |
        |  ++ l_r_0_outer  |      4416|      4416|        46|          -|          -|    96|    no    |
        +------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    596|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     14|     777|   1674|    -|
|Memory           |       32|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    826|    -|
|Register         |        -|      -|    1685|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     14|    2462|   3096|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      6|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U3  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U4  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U5  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     14|  777| 1674|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |B_outp_U  |top_B_outp  |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |            |       32|  0|   0|    0|  9216|   32|     1|       294912|
    +----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln41_fu_861_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln42_fu_871_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln53_fu_831_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln66_1_fu_1040_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_2_fu_1059_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_3_fu_1078_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_4_fu_1097_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_5_fu_1116_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_6_fu_1135_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_7_fu_1154_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln66_fu_1007_p2    |     +    |      0|  0|  21|          15|          15|
    |add_ln67_fu_1021_p2    |     +    |      0|  0|  25|          18|          18|
    |add_ln78_fu_973_p2     |     +    |      0|  0|  21|          15|          15|
    |r_0_outer_fu_989_p2    |     +    |      0|  0|  15|           7|           1|
    |r_outer_fu_847_p2      |     +    |      0|  0|  15|           7|           1|
    |x_0_fu_887_p2          |     +    |      0|  0|  13|           4|           1|
    |x_fu_715_p2            |     +    |      0|  0|  13|           4|           1|
    |y_0_fu_929_p2          |     +    |      0|  0|  14|          10|           1|
    |y_fu_787_p2            |     +    |      0|  0|  14|          10|           1|
    |sub_ln41_fu_745_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln42_fu_825_p2     |     -    |      0|  0|  25|          18|          18|
    |sub_ln53_fu_775_p2     |     -    |      0|  0|  21|          15|          15|
    |sub_ln67_fu_967_p2     |     -    |      0|  0|  25|          18|          18|
    |sub_ln78_fu_917_p2     |     -    |      0|  0|  21|          15|          15|
    |icmp_ln31_fu_709_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_781_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln36_fu_841_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln56_fu_881_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln57_fu_923_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln61_fu_983_p2    |   icmp   |      0|  0|  11|           7|           7|
    |or_ln64_1_fu_1050_p2   |    or    |      0|  0|  10|          10|           2|
    |or_ln64_2_fu_1069_p2   |    or    |      0|  0|  10|          10|           2|
    |or_ln64_3_fu_1088_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln64_4_fu_1107_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln64_5_fu_1126_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln64_6_fu_1145_p2   |    or    |      0|  0|  10|          10|           3|
    |or_ln64_fu_1031_p2     |    or    |      0|  0|  10|          10|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 596|         430|         341|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |B_outp_address0      |   41|          8|   14|        112|
    |B_outp_address1      |   15|          3|   14|         42|
    |ap_NS_fsm            |  497|        112|    1|        112|
    |grp_fu_657_p0        |   41|          8|   32|        256|
    |grp_fu_657_p1        |   33|          6|   32|        192|
    |grp_fu_665_p0        |   41|          8|   32|        256|
    |grp_fu_665_p1        |   56|         13|   32|        416|
    |grp_fu_669_p0        |   15|          3|   32|         96|
    |grp_fu_669_p1        |   15|          3|   32|         96|
    |r_0_outer_0_reg_646  |    9|          2|    7|         14|
    |r_outer_0_reg_589    |    9|          2|    7|         14|
    |v19_reg_600          |    9|          2|   32|         64|
    |v34_reg_634          |    9|          2|   32|         64|
    |x_0_0_reg_612        |    9|          2|    4|          8|
    |x_0_3_reg_567        |    9|          2|    4|          8|
    |y_0_0_reg_623        |    9|          2|   10|         20|
    |y_0_4_reg_578        |    9|          2|   10|         20|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  826|        180|  327|       1790|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |B_outp_addr_reg_1199    |   14|   0|   14|          0|
    |B_outp_load_6_reg_1603  |   32|   0|   32|          0|
    |B_outp_load_7_reg_1623  |   32|   0|   32|          0|
    |add_ln66_7_reg_1593     |   12|   0|   15|          3|
    |ap_CS_fsm               |  111|   0|  111|          0|
    |r_0_outer_0_reg_646     |    7|   0|    7|          0|
    |r_0_outer_reg_1461      |    7|   0|    7|          0|
    |r_outer_0_reg_589       |    7|   0|    7|          0|
    |r_outer_reg_1207        |    7|   0|    7|          0|
    |reg_681                 |   32|   0|   32|          0|
    |reg_686                 |   32|   0|   32|          0|
    |reg_693                 |   32|   0|   32|          0|
    |reg_704                 |   32|   0|   32|          0|
    |sext_ln41_reg_1212      |   64|   0|   64|          0|
    |sext_ln42_reg_1228      |   64|   0|   64|          0|
    |sext_ln67_reg_1482      |   64|   0|   64|          0|
    |shl_ln_reg_1466         |    7|   0|   10|          3|
    |sub_ln41_reg_1171       |    7|   0|   12|          5|
    |sub_ln42_reg_1194       |   13|   0|   18|          5|
    |sub_ln53_reg_1176       |    7|   0|   15|          8|
    |sub_ln67_reg_1448       |   13|   0|   18|          5|
    |sub_ln78_reg_1422       |    7|   0|   15|          8|
    |v0_0_load_reg_1249      |   32|   0|   32|          0|
    |v0_1_load_reg_1269      |   32|   0|   32|          0|
    |v0_2_load_reg_1289      |   32|   0|   32|          0|
    |v0_3_load_reg_1309      |   32|   0|   32|          0|
    |v0_4_load_reg_1359      |   32|   0|   32|          0|
    |v0_5_load_reg_1369      |   32|   0|   32|          0|
    |v0_6_load_reg_1379      |   32|   0|   32|          0|
    |v0_7_load_reg_1389      |   32|   0|   32|          0|
    |v16_6_reg_1399          |   32|   0|   32|          0|
    |v16_7_reg_1404          |   32|   0|   32|          0|
    |v19_reg_600             |   32|   0|   32|          0|
    |v1_0_load_reg_1254      |   32|   0|   32|          0|
    |v1_1_load_reg_1274      |   32|   0|   32|          0|
    |v1_2_load_reg_1294      |   32|   0|   32|          0|
    |v1_3_load_reg_1314      |   32|   0|   32|          0|
    |v1_4_load_reg_1364      |   32|   0|   32|          0|
    |v1_5_load_reg_1374      |   32|   0|   32|          0|
    |v1_6_load_reg_1384      |   32|   0|   32|          0|
    |v1_7_load_reg_1394      |   32|   0|   32|          0|
    |v20_reg_1409            |   32|   0|   32|          0|
    |v2_0_load_reg_1503      |   32|   0|   32|          0|
    |v2_1_load_reg_1518      |   32|   0|   32|          0|
    |v2_2_load_reg_1533      |   32|   0|   32|          0|
    |v2_3_load_reg_1548      |   32|   0|   32|          0|
    |v2_4_load_reg_1563      |   32|   0|   32|          0|
    |v2_5_load_reg_1598      |   32|   0|   32|          0|
    |v2_6_load_reg_1608      |   32|   0|   32|          0|
    |v2_7_load_reg_1618      |   32|   0|   32|          0|
    |v31_7_reg_1628          |   32|   0|   32|          0|
    |v34_reg_634             |   32|   0|   32|          0|
    |v35_reg_1633            |   32|   0|   32|          0|
    |v5_addr_reg_1453        |   14|   0|   14|          0|
    |x_0_0_reg_612           |    4|   0|    4|          0|
    |x_0_3_reg_567           |    4|   0|    4|          0|
    |x_0_reg_1417            |    4|   0|    4|          0|
    |x_reg_1166              |    4|   0|    4|          0|
    |y_0_0_reg_623           |   10|   0|   10|          0|
    |y_0_4_reg_578           |   10|   0|   10|          0|
    |y_0_reg_1438            |   10|   0|   10|          0|
    |y_reg_1184              |   10|   0|   10|          0|
    |zext_ln42_reg_1189      |   10|   0|   64|         54|
    |zext_ln67_reg_1443      |   10|   0|   64|         54|
    +------------------------+-----+----+-----+-----------+
    |Total                   | 1685|   0| 1830|        145|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      top     | return value |
|v0_0_address0  | out |   11|  ap_memory |     v0_0     |     array    |
|v0_0_ce0       | out |    1|  ap_memory |     v0_0     |     array    |
|v0_0_q0        |  in |   32|  ap_memory |     v0_0     |     array    |
|v0_1_address0  | out |   11|  ap_memory |     v0_1     |     array    |
|v0_1_ce0       | out |    1|  ap_memory |     v0_1     |     array    |
|v0_1_q0        |  in |   32|  ap_memory |     v0_1     |     array    |
|v0_2_address0  | out |   11|  ap_memory |     v0_2     |     array    |
|v0_2_ce0       | out |    1|  ap_memory |     v0_2     |     array    |
|v0_2_q0        |  in |   32|  ap_memory |     v0_2     |     array    |
|v0_3_address0  | out |   11|  ap_memory |     v0_3     |     array    |
|v0_3_ce0       | out |    1|  ap_memory |     v0_3     |     array    |
|v0_3_q0        |  in |   32|  ap_memory |     v0_3     |     array    |
|v0_4_address0  | out |   11|  ap_memory |     v0_4     |     array    |
|v0_4_ce0       | out |    1|  ap_memory |     v0_4     |     array    |
|v0_4_q0        |  in |   32|  ap_memory |     v0_4     |     array    |
|v0_5_address0  | out |   11|  ap_memory |     v0_5     |     array    |
|v0_5_ce0       | out |    1|  ap_memory |     v0_5     |     array    |
|v0_5_q0        |  in |   32|  ap_memory |     v0_5     |     array    |
|v0_6_address0  | out |   11|  ap_memory |     v0_6     |     array    |
|v0_6_ce0       | out |    1|  ap_memory |     v0_6     |     array    |
|v0_6_q0        |  in |   32|  ap_memory |     v0_6     |     array    |
|v0_7_address0  | out |   11|  ap_memory |     v0_7     |     array    |
|v0_7_ce0       | out |    1|  ap_memory |     v0_7     |     array    |
|v0_7_q0        |  in |   32|  ap_memory |     v0_7     |     array    |
|v1_0_address0  | out |   17|  ap_memory |     v1_0     |     array    |
|v1_0_ce0       | out |    1|  ap_memory |     v1_0     |     array    |
|v1_0_q0        |  in |   32|  ap_memory |     v1_0     |     array    |
|v1_1_address0  | out |   17|  ap_memory |     v1_1     |     array    |
|v1_1_ce0       | out |    1|  ap_memory |     v1_1     |     array    |
|v1_1_q0        |  in |   32|  ap_memory |     v1_1     |     array    |
|v1_2_address0  | out |   17|  ap_memory |     v1_2     |     array    |
|v1_2_ce0       | out |    1|  ap_memory |     v1_2     |     array    |
|v1_2_q0        |  in |   32|  ap_memory |     v1_2     |     array    |
|v1_3_address0  | out |   17|  ap_memory |     v1_3     |     array    |
|v1_3_ce0       | out |    1|  ap_memory |     v1_3     |     array    |
|v1_3_q0        |  in |   32|  ap_memory |     v1_3     |     array    |
|v1_4_address0  | out |   17|  ap_memory |     v1_4     |     array    |
|v1_4_ce0       | out |    1|  ap_memory |     v1_4     |     array    |
|v1_4_q0        |  in |   32|  ap_memory |     v1_4     |     array    |
|v1_5_address0  | out |   17|  ap_memory |     v1_5     |     array    |
|v1_5_ce0       | out |    1|  ap_memory |     v1_5     |     array    |
|v1_5_q0        |  in |   32|  ap_memory |     v1_5     |     array    |
|v1_6_address0  | out |   17|  ap_memory |     v1_6     |     array    |
|v1_6_ce0       | out |    1|  ap_memory |     v1_6     |     array    |
|v1_6_q0        |  in |   32|  ap_memory |     v1_6     |     array    |
|v1_7_address0  | out |   17|  ap_memory |     v1_7     |     array    |
|v1_7_ce0       | out |    1|  ap_memory |     v1_7     |     array    |
|v1_7_q0        |  in |   32|  ap_memory |     v1_7     |     array    |
|v2_0_address0  | out |   17|  ap_memory |     v2_0     |     array    |
|v2_0_ce0       | out |    1|  ap_memory |     v2_0     |     array    |
|v2_0_q0        |  in |   32|  ap_memory |     v2_0     |     array    |
|v2_1_address0  | out |   17|  ap_memory |     v2_1     |     array    |
|v2_1_ce0       | out |    1|  ap_memory |     v2_1     |     array    |
|v2_1_q0        |  in |   32|  ap_memory |     v2_1     |     array    |
|v2_2_address0  | out |   17|  ap_memory |     v2_2     |     array    |
|v2_2_ce0       | out |    1|  ap_memory |     v2_2     |     array    |
|v2_2_q0        |  in |   32|  ap_memory |     v2_2     |     array    |
|v2_3_address0  | out |   17|  ap_memory |     v2_3     |     array    |
|v2_3_ce0       | out |    1|  ap_memory |     v2_3     |     array    |
|v2_3_q0        |  in |   32|  ap_memory |     v2_3     |     array    |
|v2_4_address0  | out |   17|  ap_memory |     v2_4     |     array    |
|v2_4_ce0       | out |    1|  ap_memory |     v2_4     |     array    |
|v2_4_q0        |  in |   32|  ap_memory |     v2_4     |     array    |
|v2_5_address0  | out |   17|  ap_memory |     v2_5     |     array    |
|v2_5_ce0       | out |    1|  ap_memory |     v2_5     |     array    |
|v2_5_q0        |  in |   32|  ap_memory |     v2_5     |     array    |
|v2_6_address0  | out |   17|  ap_memory |     v2_6     |     array    |
|v2_6_ce0       | out |    1|  ap_memory |     v2_6     |     array    |
|v2_6_q0        |  in |   32|  ap_memory |     v2_6     |     array    |
|v2_7_address0  | out |   17|  ap_memory |     v2_7     |     array    |
|v2_7_ce0       | out |    1|  ap_memory |     v2_7     |     array    |
|v2_7_q0        |  in |   32|  ap_memory |     v2_7     |     array    |
|v3_address0    | out |   10|  ap_memory |      v3      |     array    |
|v3_ce0         | out |    1|  ap_memory |      v3      |     array    |
|v3_q0          |  in |   32|  ap_memory |      v3      |     array    |
|v4_address0    | out |   10|  ap_memory |      v4      |     array    |
|v4_ce0         | out |    1|  ap_memory |      v4      |     array    |
|v4_q0          |  in |   32|  ap_memory |      v4      |     array    |
|v5_address0    | out |   14|  ap_memory |      v5      |     array    |
|v5_ce0         | out |    1|  ap_memory |      v5      |     array    |
|v5_we0         | out |    1|  ap_memory |      v5      |     array    |
|v5_d0          | out |   32|  ap_memory |      v5      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

