
transmitter_demolition_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b5b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001384  0800b750  0800b750  0000c750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cad4  0800cad4  0000e14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cad4  0800cad4  0000dad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cadc  0800cadc  0000e14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cadc  0800cadc  0000dadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cae0  0800cae0  0000dae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800cae4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002660  2000014c  0800cc30  0000e14c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200027ac  0800cc30  0000e7ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000198a7  00000000  00000000  0000e17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046a3  00000000  00000000  00027a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e0  00000000  00000000  0002c0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f22  00000000  00000000  0002d4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bfee  00000000  00000000  0002e3ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d856  00000000  00000000  0004a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098506  00000000  00000000  00067c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00100114  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005554  00000000  00000000  00100158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  001056ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000014c 	.word	0x2000014c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b738 	.word	0x0800b738

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000150 	.word	0x20000150
 80001dc:	0800b738 	.word	0x0800b738

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b21      	ldr	r3, [pc, #132]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000594:	4a21      	ldr	r2, [pc, #132]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x98>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b17      	ldr	r3, [pc, #92]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b16      	ldr	r3, [pc, #88]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <MX_ADC1_Init+0xa0>)
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b14      	ldr	r3, [pc, #80]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ca:	4b13      	ldr	r3, [pc, #76]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005d0:	4b11      	ldr	r3, [pc, #68]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	480e      	ldr	r0, [pc, #56]	@ (8000618 <MX_ADC1_Init+0x98>)
 80005e0:	f002 f8fc 	bl	80027dc <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 ff17 	bl	800141c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	4806      	ldr	r0, [pc, #24]	@ (8000618 <MX_ADC1_Init+0x98>)
 8000600:	f002 fab0 	bl	8002b64 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 ff07 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800060e:	bf00      	nop
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000168 	.word	0x20000168
 800061c:	40012000 	.word	0x40012000
 8000620:	0f000001 	.word	0x0f000001

08000624 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a17      	ldr	r2, [pc, #92]	@ (80006a0 <HAL_ADC_MspInit+0x7c>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d127      	bne.n	8000696 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800064c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064e:	4a15      	ldr	r2, [pc, #84]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000654:	6453      	str	r3, [r2, #68]	@ 0x44
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800065a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800065e:	613b      	str	r3, [r7, #16]
 8000660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a0e      	ldr	r2, [pc, #56]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
 8000672:	4b0c      	ldr	r3, [pc, #48]	@ (80006a4 <HAL_ADC_MspInit+0x80>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60fb      	str	r3, [r7, #12]
 800067c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = R8_Pin|R1_Pin|JOY_LEFT_X_Pin|JOY_LEFT_Y_Pin
 800067e:	23cf      	movs	r3, #207	@ 0xcf
 8000680:	617b      	str	r3, [r7, #20]
                          |JOY_RIGHT_X_Pin|JOY_RIGHT_Y_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	2303      	movs	r3, #3
 8000684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	@ (80006a8 <HAL_ADC_MspInit+0x84>)
 8000692:	f002 fe29 	bl	80032e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000696:	bf00      	nop
 8000698:	3728      	adds	r7, #40	@ 0x28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40012000 	.word	0x40012000
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020000 	.word	0x40020000

080006ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b2:	f107 030c 	add.w	r3, r7, #12
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
 80006ba:	605a      	str	r2, [r3, #4]
 80006bc:	609a      	str	r2, [r3, #8]
 80006be:	60da      	str	r2, [r3, #12]
 80006c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006c2:	2300      	movs	r3, #0
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	4a2c      	ldr	r2, [pc, #176]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d2:	4b2a      	ldr	r3, [pc, #168]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006da:	60bb      	str	r3, [r7, #8]
 80006dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	607b      	str	r3, [r7, #4]
 80006e2:	4b26      	ldr	r3, [pc, #152]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a25      	ldr	r2, [pc, #148]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b23      	ldr	r3, [pc, #140]	@ (800077c <MX_GPIO_Init+0xd0>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	4b1f      	ldr	r3, [pc, #124]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a1e      	ldr	r2, [pc, #120]	@ (800077c <MX_GPIO_Init+0xd0>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <MX_GPIO_Init+0xd0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lora_M1_Pin|Lora_M0_Pin, GPIO_PIN_RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800071c:	4818      	ldr	r0, [pc, #96]	@ (8000780 <MX_GPIO_Init+0xd4>)
 800071e:	f002 ff7f 	bl	8003620 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = JOY_LEFT_BTN1_Pin|JOY_LEFT_BTN2_Pin|S5_2_Pin|S2_1_Pin;
 8000722:	f248 1330 	movw	r3, #33072	@ 0x8130
 8000726:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	4619      	mov	r1, r3
 8000736:	4813      	ldr	r0, [pc, #76]	@ (8000784 <MX_GPIO_Init+0xd8>)
 8000738:	f002 fdd6 	bl	80032e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = JOY_RIGHT_BTN1_Pin|JOY_RIGHT_BTN2_Pin|S0_Pin|S4_1_Pin
 800073c:	f24f 033b 	movw	r3, #61499	@ 0xf03b
 8000740:	60fb      	str	r3, [r7, #12]
                          |S4_2_Pin|S5_1_Pin|S2_2_Pin|S1_1_Pin
                          |S1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074a:	f107 030c 	add.w	r3, r7, #12
 800074e:	4619      	mov	r1, r3
 8000750:	480b      	ldr	r0, [pc, #44]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000752:	f002 fdc9 	bl	80032e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Lora_M1_Pin|Lora_M0_Pin;
 8000756:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800075a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	2301      	movs	r3, #1
 800075e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000764:	2300      	movs	r3, #0
 8000766:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	4619      	mov	r1, r3
 800076e:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_GPIO_Init+0xd4>)
 8000770:	f002 fdba 	bl	80032e8 <HAL_GPIO_Init>

}
 8000774:	bf00      	nop
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020400 	.word	0x40020400
 8000784:	40020000 	.word	0x40020000

08000788 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800078c:	4b12      	ldr	r3, [pc, #72]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800078e:	4a13      	ldr	r2, [pc, #76]	@ (80007dc <MX_I2C1_Init+0x54>)
 8000790:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_I2C1_Init+0x50>)
 8000794:	4a12      	ldr	r2, [pc, #72]	@ (80007e0 <MX_I2C1_Init+0x58>)
 8000796:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000798:	4b0f      	ldr	r3, [pc, #60]	@ (80007d8 <MX_I2C1_Init+0x50>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b8:	4b07      	ldr	r3, [pc, #28]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007be:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c4:	4804      	ldr	r0, [pc, #16]	@ (80007d8 <MX_I2C1_Init+0x50>)
 80007c6:	f002 ff45 	bl	8003654 <HAL_I2C_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007d0:	f000 fe24 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200001b0 	.word	0x200001b0
 80007dc:	40005400 	.word	0x40005400
 80007e0:	00061a80 	.word	0x00061a80

080007e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 0314 	add.w	r3, r7, #20
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a19      	ldr	r2, [pc, #100]	@ (8000868 <HAL_I2C_MspInit+0x84>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d12b      	bne.n	800085e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	4b18      	ldr	r3, [pc, #96]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a17      	ldr	r2, [pc, #92]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	613b      	str	r3, [r7, #16]
 8000820:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000822:	23c0      	movs	r3, #192	@ 0xc0
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000826:	2312      	movs	r3, #18
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000832:	2304      	movs	r3, #4
 8000834:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	480c      	ldr	r0, [pc, #48]	@ (8000870 <HAL_I2C_MspInit+0x8c>)
 800083e:	f002 fd53 	bl	80032e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	4a08      	ldr	r2, [pc, #32]	@ (800086c <HAL_I2C_MspInit+0x88>)
 800084c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000850:	6413      	str	r3, [r2, #64]	@ 0x40
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <HAL_I2C_MspInit+0x88>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800085e:	bf00      	nop
 8000860:	3728      	adds	r7, #40	@ 0x28
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40005400 	.word	0x40005400
 800086c:	40023800 	.word	0x40023800
 8000870:	40020400 	.word	0x40020400

08000874 <Joystick_Init>:
/**
  * @brief  Initialize joystick module
  * @retval None
  */
void Joystick_Init(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
    // ADC sudah diinisialisasi di MX_ADC1_Init()
    // STM32F4 tidak memerlukan kalibrasi ADC (hanya STM32F3/L4)
}
 8000878:	bf00      	nop
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <Joystick_ReadChannel>:
  * @brief  Read specific ADC channel
  * @param  channel: ADC channel number
  * @retval 16-bit ADC value (0-4095)
  */
uint16_t Joystick_ReadChannel(uint32_t channel)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800088c:	f107 030c 	add.w	r3, r7, #12
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	83fb      	strh	r3, [r7, #30]

    // Configure channel
    sConfig.Channel = channel;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80008a2:	2301      	movs	r3, #1
 80008a4:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80008a6:	2304      	movs	r3, #4
 80008a8:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) == HAL_OK)
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4619      	mov	r1, r3
 80008b0:	480e      	ldr	r0, [pc, #56]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008b2:	f002 f957 	bl	8002b64 <HAL_ADC_ConfigChannel>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d111      	bne.n	80008e0 <Joystick_ReadChannel+0x5c>
    {
        // Start conversion
        HAL_ADC_Start(&hadc1);
 80008bc:	480b      	ldr	r0, [pc, #44]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008be:	f001 ffd1 	bl	8002864 <HAL_ADC_Start>

        // Wait for conversion to complete
        if (HAL_ADC_PollForConversion(&hadc1, ADC_TIMEOUT) == HAL_OK)
 80008c2:	2164      	movs	r1, #100	@ 0x64
 80008c4:	4809      	ldr	r0, [pc, #36]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008c6:	f002 f8b4 	bl	8002a32 <HAL_ADC_PollForConversion>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d104      	bne.n	80008da <Joystick_ReadChannel+0x56>
        {
            // Read value
            adc_value = HAL_ADC_GetValue(&hadc1);
 80008d0:	4806      	ldr	r0, [pc, #24]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008d2:	f002 f939 	bl	8002b48 <HAL_ADC_GetValue>
 80008d6:	4603      	mov	r3, r0
 80008d8:	83fb      	strh	r3, [r7, #30]
        }

        // Stop ADC
        HAL_ADC_Stop(&hadc1);
 80008da:	4804      	ldr	r0, [pc, #16]	@ (80008ec <Joystick_ReadChannel+0x68>)
 80008dc:	f002 f876 	bl	80029cc <HAL_ADC_Stop>
    }

    return adc_value;
 80008e0:	8bfb      	ldrh	r3, [r7, #30]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000168 	.word	0x20000168

080008f0 <Joystick_Read>:
  * @brief  Read all joystick and potentiometer data
  * @param  data: Pointer to Joystick_Data_t structure
  * @retval None
  */
void Joystick_Read(Joystick_Data_t* data)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
    uint16_t adc_value;

    // Read Left Joystick X (PA2 - ADC_CHANNEL_2)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_2);
 80008f8:	2002      	movs	r0, #2
 80008fa:	f7ff ffc3 	bl	8000884 <Joystick_ReadChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	81fb      	strh	r3, [r7, #14]
    data->left_x = (uint8_t)(adc_value >> 4); // Convert 12-bit to 8-bit (divide by 16)
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	091b      	lsrs	r3, r3, #4
 8000906:	b29b      	uxth	r3, r3
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	701a      	strb	r2, [r3, #0]

    // Read Left Joystick Y (PA3 - ADC_CHANNEL_3)
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_3);
 800090e:	2003      	movs	r0, #3
 8000910:	f7ff ffb8 	bl	8000884 <Joystick_ReadChannel>
 8000914:	4603      	mov	r3, r0
 8000916:	81fb      	strh	r3, [r7, #14]
    data->left_y = (uint8_t)(adc_value >> 4);
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	091b      	lsrs	r3, r3, #4
 800091c:	b29b      	uxth	r3, r3
 800091e:	b2da      	uxtb	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	705a      	strb	r2, [r3, #1]

    // Read Right Joystick Y (PA6 - ADC_CHANNEL_6) - SWAPPED WITH X
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_6);
 8000924:	2006      	movs	r0, #6
 8000926:	f7ff ffad 	bl	8000884 <Joystick_ReadChannel>
 800092a:	4603      	mov	r3, r0
 800092c:	81fb      	strh	r3, [r7, #14]
    data->right_y = (uint8_t)(adc_value >> 4);
 800092e:	89fb      	ldrh	r3, [r7, #14]
 8000930:	091b      	lsrs	r3, r3, #4
 8000932:	b29b      	uxth	r3, r3
 8000934:	b2da      	uxtb	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	70da      	strb	r2, [r3, #3]

    // Read Right Joystick X (PA7 - ADC_CHANNEL_7) - SWAPPED WITH Y
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_7);
 800093a:	2007      	movs	r0, #7
 800093c:	f7ff ffa2 	bl	8000884 <Joystick_ReadChannel>
 8000940:	4603      	mov	r3, r0
 8000942:	81fb      	strh	r3, [r7, #14]
    data->right_x = (uint8_t)(adc_value >> 4);
 8000944:	89fb      	ldrh	r3, [r7, #14]
 8000946:	091b      	lsrs	r3, r3, #4
 8000948:	b29b      	uxth	r3, r3
 800094a:	b2da      	uxtb	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	709a      	strb	r2, [r3, #2]

    // Read R1 Potentiometer (PA0 - ADC_CHANNEL_0) - SWAPPED WITH R8
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_0);
 8000950:	2000      	movs	r0, #0
 8000952:	f7ff ff97 	bl	8000884 <Joystick_ReadChannel>
 8000956:	4603      	mov	r3, r0
 8000958:	81fb      	strh	r3, [r7, #14]
    data->r1 = (uint8_t)(adc_value >> 4);
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	091b      	lsrs	r3, r3, #4
 800095e:	b29b      	uxth	r3, r3
 8000960:	b2da      	uxtb	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	715a      	strb	r2, [r3, #5]

    // Read R8 Potentiometer (PA1 - ADC_CHANNEL_1) - SWAPPED WITH R1
    adc_value = Joystick_ReadChannel(ADC_CHANNEL_1);
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff ff8c 	bl	8000884 <Joystick_ReadChannel>
 800096c:	4603      	mov	r3, r0
 800096e:	81fb      	strh	r3, [r7, #14]
    data->r8 = (uint8_t)(adc_value >> 4);
 8000970:	89fb      	ldrh	r3, [r7, #14]
 8000972:	091b      	lsrs	r3, r3, #4
 8000974:	b29b      	uxth	r3, r3
 8000976:	b2da      	uxtb	r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	711a      	strb	r2, [r3, #4]
}
 800097c:	bf00      	nop
 800097e:	3710      	adds	r7, #16
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}

08000984 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	460b      	mov	r3, r1
 800098e:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000994:	2300      	movs	r3, #0
 8000996:	81bb      	strh	r3, [r7, #12]
 8000998:	e009      	b.n	80009ae <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 800099a:	89bb      	ldrh	r3, [r7, #12]
 800099c:	687a      	ldr	r2, [r7, #4]
 800099e:	4413      	add	r3, r2
 80009a0:	781a      	ldrb	r2, [r3, #0]
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	4053      	eors	r3, r2
 80009a6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3301      	adds	r3, #1
 80009ac:	81bb      	strh	r3, [r7, #12]
 80009ae:	89ba      	ldrh	r2, [r7, #12]
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	429a      	cmp	r2, r3
 80009b4:	d3f1      	bcc.n	800099a <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3714      	adds	r7, #20
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 80009ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d02b      	beq.n	8000a2e <LoRa_SetMode+0x6a>
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d027      	beq.n	8000a2e <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d110      	bne.n	8000a06 <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <LoRa_SetMode+0x74>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a15      	ldr	r2, [pc, #84]	@ (8000a40 <LoRa_SetMode+0x7c>)
 80009ea:	8811      	ldrh	r1, [r2, #0]
 80009ec:	2201      	movs	r2, #1
 80009ee:	4618      	mov	r0, r3
 80009f0:	f002 fe16 	bl	8003620 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <LoRa_SetMode+0x78>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a12      	ldr	r2, [pc, #72]	@ (8000a44 <LoRa_SetMode+0x80>)
 80009fa:	8811      	ldrh	r1, [r2, #0]
 80009fc:	2201      	movs	r2, #1
 80009fe:	4618      	mov	r0, r3
 8000a00:	f002 fe0e 	bl	8003620 <HAL_GPIO_WritePin>
 8000a04:	e00f      	b.n	8000a26 <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000a06:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <LoRa_SetMode+0x74>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8000a40 <LoRa_SetMode+0x7c>)
 8000a0c:	8811      	ldrh	r1, [r2, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	4618      	mov	r0, r3
 8000a12:	f002 fe05 	bl	8003620 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <LoRa_SetMode+0x78>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a44 <LoRa_SetMode+0x80>)
 8000a1c:	8811      	ldrh	r1, [r2, #0]
 8000a1e:	2200      	movs	r2, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fdfd 	bl	8003620 <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000a26:	2032      	movs	r0, #50	@ 0x32
 8000a28:	f001 feb4 	bl	8002794 <HAL_Delay>
 8000a2c:	e000      	b.n	8000a30 <LoRa_SetMode+0x6c>
        return;
 8000a2e:	bf00      	nop
}
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000208 	.word	0x20000208
 8000a3c:	20000210 	.word	0x20000210
 8000a40:	2000020c 	.word	0x2000020c
 8000a44:	20000214 	.word	0x20000214

08000a48 <LoRa_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
               GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	4613      	mov	r3, r2
 8000a56:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000a58:	4a12      	ldr	r2, [pc, #72]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000a5e:	4a12      	ldr	r2, [pc, #72]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000a64:	4a11      	ldr	r2, [pc, #68]	@ (8000aac <LoRa_Init+0x64>)
 8000a66:	88fb      	ldrh	r3, [r7, #6]
 8000a68:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000a6a:	4a11      	ldr	r2, [pc, #68]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000a70:	4a10      	ldr	r2, [pc, #64]	@ (8000ab4 <LoRa_Init+0x6c>)
 8000a72:	8b3b      	ldrh	r3, [r7, #24]
 8000a74:	8013      	strh	r3, [r2, #0]

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000a76:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa4 <LoRa_Init+0x5c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d00d      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa8 <LoRa_Init+0x60>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d009      	beq.n	8000a9a <LoRa_Init+0x52>
 8000a86:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <LoRa_Init+0x68>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d005      	beq.n	8000a9a <LoRa_Init+0x52>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f7ff ff98 	bl	80009c4 <LoRa_SetMode>
        lora_ready = true;
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <LoRa_Init+0x70>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
    }
}
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	20000204 	.word	0x20000204
 8000aa8:	20000208 	.word	0x20000208
 8000aac:	2000020c 	.word	0x2000020c
 8000ab0:	20000210 	.word	0x20000210
 8000ab4:	20000214 	.word	0x20000214
 8000ab8:	20000216 	.word	0x20000216

08000abc <LoRa_Configure>:
  * @brief  Configure LoRa module with default parameters
  * @note   MUST be called once during initialization
  * @retval true if successful
  */
bool LoRa_Configure(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
    if (!lora_ready || huart_lora == NULL)
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <LoRa_Configure+0x88>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f083 0301 	eor.w	r3, r3, #1
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d103      	bne.n	8000ad8 <LoRa_Configure+0x1c>
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <LoRa_Configure+0x20>
    {
        return false;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e02e      	b.n	8000b3a <LoRa_Configure+0x7e>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f7ff ff71 	bl	80009c4 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000ae2:	23c0      	movs	r3, #192	@ 0xc0
 8000ae4:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000aea:	2308      	movs	r3, #8
 8000aec:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000af2:	2300      	movs	r3, #0
 8000af4:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000af6:	2362      	movs	r3, #98	@ 0x62
 8000af8:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000afa:	23a0      	movs	r3, #160	@ 0xa0
 8000afc:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000afe:	2317      	movs	r3, #23
 8000b00:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000b02:	2384      	movs	r3, #132	@ 0x84
 8000b04:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000b06:	2300      	movs	r3, #0
 8000b08:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b48 <LoRa_Configure+0x8c>)
 8000b10:	6818      	ldr	r0, [r3, #0]
 8000b12:	1d39      	adds	r1, r7, #4
 8000b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b18:	220b      	movs	r2, #11
 8000b1a:	f005 f933 	bl	8005d84 <HAL_UART_Transmit>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000b22:	2064      	movs	r0, #100	@ 0x64
 8000b24:	f001 fe36 	bl	8002794 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000b28:	2000      	movs	r0, #0
 8000b2a:	f7ff ff4b 	bl	80009c4 <LoRa_SetMode>

    return (status == HAL_OK);
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	bf0c      	ite	eq
 8000b34:	2301      	moveq	r3, #1
 8000b36:	2300      	movne	r3, #0
 8000b38:	b2db      	uxtb	r3, r3
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	20000216 	.word	0x20000216
 8000b48:	20000204 	.word	0x20000204

08000b4c <LoRa_IsReady>:
/**
  * @brief  Check if LoRa module is ready
  * @retval true if ready, false otherwise
  */
bool LoRa_IsReady(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
    return lora_ready;
 8000b50:	4b03      	ldr	r3, [pc, #12]	@ (8000b60 <LoRa_IsReady+0x14>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000216 	.word	0x20000216

08000b64 <LoRa_SendBinary>:
  * @param  data: pointer to binary data buffer (8 bytes)
  * @param  size: size of data in bytes (must be 8)
  * @retval true if successful, false otherwise
  */
bool LoRa_SendBinary(const uint8_t* data, uint16_t size)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
    if (!lora_ready || data == NULL || huart_lora == NULL || size != PACKET_DATA_SIZE)
 8000b70:	4b1c      	ldr	r3, [pc, #112]	@ (8000be4 <LoRa_SendBinary+0x80>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	f083 0301 	eor.w	r3, r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d109      	bne.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d006      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b84:	4b18      	ldr	r3, [pc, #96]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d002      	beq.n	8000b92 <LoRa_SendBinary+0x2e>
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	2b08      	cmp	r3, #8
 8000b90:	d001      	beq.n	8000b96 <LoRa_SendBinary+0x32>
    {
        return false;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e022      	b.n	8000bdc <LoRa_SendBinary+0x78>

    // Create packet with header and checksum
    uint8_t packet[PACKET_TOTAL_SIZE];

    // Add header
    packet[0] = PACKET_HEADER1;  // 0xAA
 8000b96:	23aa      	movs	r3, #170	@ 0xaa
 8000b98:	733b      	strb	r3, [r7, #12]
    packet[1] = PACKET_HEADER2;  // 0x55
 8000b9a:	2355      	movs	r3, #85	@ 0x55
 8000b9c:	737b      	strb	r3, [r7, #13]

    // Copy data
    memcpy(&packet[2], data, PACKET_DATA_SIZE);
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	2208      	movs	r2, #8
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f00a f96b 	bl	800ae84 <memcpy>

    // Calculate and add checksum
    packet[PACKET_TOTAL_SIZE - 1] = LoRa_CalculateChecksum(data, PACKET_DATA_SIZE);
 8000bae:	2108      	movs	r1, #8
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff fee7 	bl	8000984 <LoRa_CalculateChecksum>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	75bb      	strb	r3, [r7, #22]

    // Send complete packet via UART
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, packet, PACKET_TOTAL_SIZE, LORA_TIMEOUT);
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <LoRa_SendBinary+0x84>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	f107 010c 	add.w	r1, r7, #12
 8000bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc6:	220b      	movs	r2, #11
 8000bc8:	f005 f8dc 	bl	8005d84 <HAL_UART_Transmit>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	75fb      	strb	r3, [r7, #23]

    return (status == HAL_OK);
 8000bd0:	7dfb      	ldrb	r3, [r7, #23]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	bf0c      	ite	eq
 8000bd6:	2301      	moveq	r3, #1
 8000bd8:	2300      	movne	r3, #0
 8000bda:	b2db      	uxtb	r3, r3
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000216 	.word	0x20000216
 8000be8:	20000204 	.word	0x20000204

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b590      	push	{r4, r7, lr}
 8000bee:	b091      	sub	sp, #68	@ 0x44
 8000bf0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf2:	f001 fd5d 	bl	80026b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf6:	f000 fba7 	bl	8001348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfa:	f7ff fd57 	bl	80006ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000bfe:	f7ff fcbf 	bl	8000580 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000c02:	f001 fbcd 	bl	80023a0 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000c06:	f009 fbc1 	bl	800a38c <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000c0a:	f7ff fdbd 	bl	8000788 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // SLEEP mode variables
  uint8_t sleep_mode_active = 1;  // Start in SLEEP mode for safety!
 8000c0e:	2301      	movs	r3, #1
 8000c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t sleep_transition_steps = 0;
 8000c14:	2300      	movs	r3, #0
 8000c16:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  uint8_t safety_check_passed = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t motor_starting_phase = 0;  // Phase between S2_1 complete and motor started
 8000c20:	2300      	movs	r3, #0
 8000c22:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t last_s2_1_state = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint8_t s2_1_hold_counter = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  #define SLEEP_TRANSITION_SPEED 10  // 10 steps = 100ms total transition (10ms per step, very responsive!)
  #define S2_1_HOLD_REQUIRED 5       // 5 cycles x 100ms = 0.5 second hold (FASTER response!)

  // Motor starter variables (S1_1 hold logic)
  uint8_t motor_active = 0;        // Motor starter state (0=OFF, 1=ON)
 8000c32:	2300      	movs	r3, #0
 8000c34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t s1_1_hold_counter = 0;   // Counter for S1_1 hold duration
 8000c38:	2300      	movs	r3, #0
 8000c3a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  #define JOYSTICK_CENTER 127
  #define JOYSTICK_TOLERANCE 5   // 5 points tolerance
  #define RESISTOR_TOLERANCE 10  // 10 points tolerance for R1/R8

  // Initialize M0 and M1 GPIO pins for LoRa (PB8=M0, PB9=M1)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3e:	f107 030c 	add.w	r3, r7, #12
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
 8000c48:	609a      	str	r2, [r3, #8]
 8000c4a:	60da      	str	r2, [r3, #12]
 8000c4c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;  // PB8, PB9
 8000c4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c54:	2301      	movs	r3, #1
 8000c56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	4619      	mov	r1, r3
 8000c66:	48a6      	ldr	r0, [pc, #664]	@ (8000f00 <main+0x314>)
 8000c68:	f002 fb3e 	bl	80032e8 <HAL_GPIO_Init>

  // Initialize custom modules
  Var_Init();      // Initialize data structure dan sub-modules (joystick, switch)
 8000c6c:	f001 fcc6 	bl	80025fc <Var_Init>
  USB_Init();      // Initialize USB CDC
 8000c70:	f001 fc10 	bl	8002494 <USB_Init>

  // Initialize LoRa E220 module with M0=PB8, M1=PB9
  LoRa_Init(&huart1, GPIOB, GPIO_PIN_8, GPIOB, GPIO_PIN_9);
 8000c74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	4ba1      	ldr	r3, [pc, #644]	@ (8000f00 <main+0x314>)
 8000c7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c80:	499f      	ldr	r1, [pc, #636]	@ (8000f00 <main+0x314>)
 8000c82:	48a0      	ldr	r0, [pc, #640]	@ (8000f04 <main+0x318>)
 8000c84:	f7ff fee0 	bl	8000a48 <LoRa_Init>

  // Welcome message
  USB_Print("\r\n\r\n");
 8000c88:	489f      	ldr	r0, [pc, #636]	@ (8000f08 <main+0x31c>)
 8000c8a:	f001 fc0a 	bl	80024a2 <USB_Print>
  USB_Print("========================================\r\n");
 8000c8e:	489f      	ldr	r0, [pc, #636]	@ (8000f0c <main+0x320>)
 8000c90:	f001 fc07 	bl	80024a2 <USB_Print>
  USB_Print("   DEMOLITION ROBOT TRANSMITTER\r\n");
 8000c94:	489e      	ldr	r0, [pc, #632]	@ (8000f10 <main+0x324>)
 8000c96:	f001 fc04 	bl	80024a2 <USB_Print>
  USB_Print("========================================\r\n");
 8000c9a:	489c      	ldr	r0, [pc, #624]	@ (8000f0c <main+0x320>)
 8000c9c:	f001 fc01 	bl	80024a2 <USB_Print>
  USB_Print("Configuring LoRa E220...\r\n");
 8000ca0:	489c      	ldr	r0, [pc, #624]	@ (8000f14 <main+0x328>)
 8000ca2:	f001 fbfe 	bl	80024a2 <USB_Print>

  // Configure LoRa module
  if (LoRa_Configure())
 8000ca6:	f7ff ff09 	bl	8000abc <LoRa_Configure>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d003      	beq.n	8000cb8 <main+0xcc>
  {
      USB_Print("LoRa configured successfully!\r\n");
 8000cb0:	4899      	ldr	r0, [pc, #612]	@ (8000f18 <main+0x32c>)
 8000cb2:	f001 fbf6 	bl	80024a2 <USB_Print>
 8000cb6:	e002      	b.n	8000cbe <main+0xd2>
  }
  else
  {
      USB_Print("LoRa configuration failed!\r\n");
 8000cb8:	4898      	ldr	r0, [pc, #608]	@ (8000f1c <main+0x330>)
 8000cba:	f001 fbf2 	bl	80024a2 <USB_Print>
  }

  USB_Print("LoRa E220 initialized - Ready to transmit\r\n");
 8000cbe:	4898      	ldr	r0, [pc, #608]	@ (8000f20 <main+0x334>)
 8000cc0:	f001 fbef 	bl	80024a2 <USB_Print>
  USB_Print("========================================\r\n");
 8000cc4:	4891      	ldr	r0, [pc, #580]	@ (8000f0c <main+0x320>)
 8000cc6:	f001 fbec 	bl	80024a2 <USB_Print>
  HAL_Delay(50);
 8000cca:	2032      	movs	r0, #50	@ 0x32
 8000ccc:	f001 fd62 	bl	8002794 <HAL_Delay>

  // Initialize OLED Display (128x64 I2C on PB6/PB7)
  // NOTE: Make sure I2C1 is enabled in CubeMX first!
  // PB6 = I2C1_SCL, PB7 = I2C1_SDA
  OLED_Init(&hi2c1);
 8000cd0:	4894      	ldr	r0, [pc, #592]	@ (8000f24 <main+0x338>)
 8000cd2:	f000 fba9 	bl	8001428 <OLED_Init>
  USB_Print("OLED Display initialized\r\n");
 8000cd6:	4894      	ldr	r0, [pc, #592]	@ (8000f28 <main+0x33c>)
 8000cd8:	f001 fbe3 	bl	80024a2 <USB_Print>

  // Show splash screen
  OLED_ShowSplashScreen();
 8000cdc:	f000 fde4 	bl	80018a8 <OLED_ShowSplashScreen>
  USB_Print("Splash screen shown\r\n");
 8000ce0:	4892      	ldr	r0, [pc, #584]	@ (8000f2c <main+0x340>)
 8000ce2:	f001 fbde 	bl	80024a2 <USB_Print>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Update semua data sensor
    Var_Update();
 8000ce6:	f001 fc99 	bl	800261c <Var_Update>

    // ========================================================================
    // SLEEP MODE - Emergency Safety Feature with Safety Interlock
    // ========================================================================

    if (tx_data.switches.s0 == 0)
 8000cea:	4b91      	ldr	r3, [pc, #580]	@ (8000f30 <main+0x344>)
 8000cec:	799b      	ldrb	r3, [r3, #6]
 8000cee:	f003 0310 	and.w	r3, r3, #16
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	f040 811d 	bne.w	8000f34 <main+0x348>
    {
        // ====================================================================
        // S0 = 0 (Emergency button pressed) - FORCE SLEEP MODE
        // ====================================================================
        if (!sleep_mode_active)
 8000cfa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d10b      	bne.n	8000d1a <main+0x12e>
        {
            sleep_mode_active = 1;
 8000d02:	2301      	movs	r3, #1
 8000d04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            sleep_transition_steps = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            safety_check_passed = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            s2_1_hold_counter = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        }

        // Fast smooth transition to default values (10 steps = 100ms)
        if (sleep_transition_steps < SLEEP_TRANSITION_SPEED)
 8000d1a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d1e:	2b09      	cmp	r3, #9
 8000d20:	f200 809f 	bhi.w	8000e62 <main+0x276>
        {
            // Calculate transition factor (0.0 to 1.0)
            float factor = (float)(sleep_transition_steps + 1) / (float)SLEEP_TRANSITION_SPEED;
 8000d24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000d28:	3301      	adds	r3, #1
 8000d2a:	ee07 3a90 	vmov	s15, r3
 8000d2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d32:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000d36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d3a:	edc7 7a08 	vstr	s15, [r7, #32]

            // Smooth transition for joysticks to center (127)
            tx_data.joystick.left_x  = tx_data.joystick.left_x  + (int16_t)((127 - tx_data.joystick.left_x) * factor);
 8000d3e:	4b7c      	ldr	r3, [pc, #496]	@ (8000f30 <main+0x344>)
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	4b7b      	ldr	r3, [pc, #492]	@ (8000f30 <main+0x344>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d4a:	ee07 3a90 	vmov	s15, r3
 8000d4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d52:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d5e:	ee17 3a90 	vmov	r3, s15
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	4413      	add	r3, r2
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4b71      	ldr	r3, [pc, #452]	@ (8000f30 <main+0x344>)
 8000d6c:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = tx_data.joystick.left_y  + (int16_t)((127 - tx_data.joystick.left_y) * factor);
 8000d6e:	4b70      	ldr	r3, [pc, #448]	@ (8000f30 <main+0x344>)
 8000d70:	785a      	ldrb	r2, [r3, #1]
 8000d72:	4b6f      	ldr	r3, [pc, #444]	@ (8000f30 <main+0x344>)
 8000d74:	785b      	ldrb	r3, [r3, #1]
 8000d76:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d7a:	ee07 3a90 	vmov	s15, r3
 8000d7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d82:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d8e:	ee17 3a90 	vmov	r3, s15
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	4413      	add	r3, r2
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b65      	ldr	r3, [pc, #404]	@ (8000f30 <main+0x344>)
 8000d9c:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = tx_data.joystick.right_x + (int16_t)((127 - tx_data.joystick.right_x) * factor);
 8000d9e:	4b64      	ldr	r3, [pc, #400]	@ (8000f30 <main+0x344>)
 8000da0:	789a      	ldrb	r2, [r3, #2]
 8000da2:	4b63      	ldr	r3, [pc, #396]	@ (8000f30 <main+0x344>)
 8000da4:	789b      	ldrb	r3, [r3, #2]
 8000da6:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000daa:	ee07 3a90 	vmov	s15, r3
 8000dae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000db2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dbe:	ee17 3a90 	vmov	r3, s15
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	4413      	add	r3, r2
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4b59      	ldr	r3, [pc, #356]	@ (8000f30 <main+0x344>)
 8000dcc:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = tx_data.joystick.right_y + (int16_t)((127 - tx_data.joystick.right_y) * factor);
 8000dce:	4b58      	ldr	r3, [pc, #352]	@ (8000f30 <main+0x344>)
 8000dd0:	78da      	ldrb	r2, [r3, #3]
 8000dd2:	4b57      	ldr	r3, [pc, #348]	@ (8000f30 <main+0x344>)
 8000dd4:	78db      	ldrb	r3, [r3, #3]
 8000dd6:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000dda:	ee07 3a90 	vmov	s15, r3
 8000dde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000de2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000dea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000dee:	ee17 3a90 	vmov	r3, s15
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	4413      	add	r3, r2
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8000f30 <main+0x344>)
 8000dfc:	70da      	strb	r2, [r3, #3]

            // Smooth transition for R1 and R8 to 0
            tx_data.joystick.r1 = tx_data.joystick.r1 - (uint8_t)(tx_data.joystick.r1 * factor);
 8000dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8000f30 <main+0x344>)
 8000e00:	795a      	ldrb	r2, [r3, #5]
 8000e02:	4b4b      	ldr	r3, [pc, #300]	@ (8000f30 <main+0x344>)
 8000e04:	795b      	ldrb	r3, [r3, #5]
 8000e06:	ee07 3a90 	vmov	s15, r3
 8000e0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e1a:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e1e:	793b      	ldrb	r3, [r7, #4]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4b42      	ldr	r3, [pc, #264]	@ (8000f30 <main+0x344>)
 8000e28:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = tx_data.joystick.r8 - (uint8_t)(tx_data.joystick.r8 * factor);
 8000e2a:	4b41      	ldr	r3, [pc, #260]	@ (8000f30 <main+0x344>)
 8000e2c:	791a      	ldrb	r2, [r3, #4]
 8000e2e:	4b40      	ldr	r3, [pc, #256]	@ (8000f30 <main+0x344>)
 8000e30:	791b      	ldrb	r3, [r3, #4]
 8000e32:	ee07 3a90 	vmov	s15, r3
 8000e36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e3a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000e46:	edc7 7a01 	vstr	s15, [r7, #4]
 8000e4a:	793b      	ldrb	r3, [r7, #4]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4b37      	ldr	r3, [pc, #220]	@ (8000f30 <main+0x344>)
 8000e54:	711a      	strb	r2, [r3, #4]

            sleep_transition_steps++;
 8000e56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000e60:	e011      	b.n	8000e86 <main+0x29a>
        }
        else
        {
            // Transition complete - force exact default values
            tx_data.joystick.left_x  = 127;
 8000e62:	4b33      	ldr	r3, [pc, #204]	@ (8000f30 <main+0x344>)
 8000e64:	227f      	movs	r2, #127	@ 0x7f
 8000e66:	701a      	strb	r2, [r3, #0]
            tx_data.joystick.left_y  = 127;
 8000e68:	4b31      	ldr	r3, [pc, #196]	@ (8000f30 <main+0x344>)
 8000e6a:	227f      	movs	r2, #127	@ 0x7f
 8000e6c:	705a      	strb	r2, [r3, #1]
            tx_data.joystick.right_x = 127;
 8000e6e:	4b30      	ldr	r3, [pc, #192]	@ (8000f30 <main+0x344>)
 8000e70:	227f      	movs	r2, #127	@ 0x7f
 8000e72:	709a      	strb	r2, [r3, #2]
            tx_data.joystick.right_y = 127;
 8000e74:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <main+0x344>)
 8000e76:	227f      	movs	r2, #127	@ 0x7f
 8000e78:	70da      	strb	r2, [r3, #3]
            tx_data.joystick.r1 = 0;
 8000e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f30 <main+0x344>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	715a      	strb	r2, [r3, #5]
            tx_data.joystick.r8 = 0;
 8000e80:	4b2b      	ldr	r3, [pc, #172]	@ (8000f30 <main+0x344>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	711a      	strb	r2, [r3, #4]
        }

        // All switches to 0 (except S0 which is read from hardware)
        tx_data.switches.joy_left_btn1  = 0;
 8000e86:	4a2a      	ldr	r2, [pc, #168]	@ (8000f30 <main+0x344>)
 8000e88:	7993      	ldrb	r3, [r2, #6]
 8000e8a:	f36f 0300 	bfc	r3, #0, #1
 8000e8e:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_left_btn2  = 0;
 8000e90:	4a27      	ldr	r2, [pc, #156]	@ (8000f30 <main+0x344>)
 8000e92:	7993      	ldrb	r3, [r2, #6]
 8000e94:	f36f 0341 	bfc	r3, #1, #1
 8000e98:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_right_btn1 = 0;
 8000e9a:	4a25      	ldr	r2, [pc, #148]	@ (8000f30 <main+0x344>)
 8000e9c:	7993      	ldrb	r3, [r2, #6]
 8000e9e:	f36f 0382 	bfc	r3, #2, #1
 8000ea2:	7193      	strb	r3, [r2, #6]
        tx_data.switches.joy_right_btn2 = 0;
 8000ea4:	4a22      	ldr	r2, [pc, #136]	@ (8000f30 <main+0x344>)
 8000ea6:	7993      	ldrb	r3, [r2, #6]
 8000ea8:	f36f 03c3 	bfc	r3, #3, #1
 8000eac:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s1_1 = 0;
 8000eae:	4a20      	ldr	r2, [pc, #128]	@ (8000f30 <main+0x344>)
 8000eb0:	7993      	ldrb	r3, [r2, #6]
 8000eb2:	f36f 1345 	bfc	r3, #5, #1
 8000eb6:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s1_2 = 0;
 8000eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f30 <main+0x344>)
 8000eba:	7993      	ldrb	r3, [r2, #6]
 8000ebc:	f36f 1386 	bfc	r3, #6, #1
 8000ec0:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s2_1 = 0;
 8000ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8000f30 <main+0x344>)
 8000ec4:	7993      	ldrb	r3, [r2, #6]
 8000ec6:	f36f 13c7 	bfc	r3, #7, #1
 8000eca:	7193      	strb	r3, [r2, #6]
        tx_data.switches.s2_2 = 0;
 8000ecc:	4a18      	ldr	r2, [pc, #96]	@ (8000f30 <main+0x344>)
 8000ece:	79d3      	ldrb	r3, [r2, #7]
 8000ed0:	f36f 0300 	bfc	r3, #0, #1
 8000ed4:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s4_1 = 0;
 8000ed6:	4a16      	ldr	r2, [pc, #88]	@ (8000f30 <main+0x344>)
 8000ed8:	79d3      	ldrb	r3, [r2, #7]
 8000eda:	f36f 0341 	bfc	r3, #1, #1
 8000ede:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s4_2 = 0;
 8000ee0:	4a13      	ldr	r2, [pc, #76]	@ (8000f30 <main+0x344>)
 8000ee2:	79d3      	ldrb	r3, [r2, #7]
 8000ee4:	f36f 0382 	bfc	r3, #2, #1
 8000ee8:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s5_1 = 0;
 8000eea:	4a11      	ldr	r2, [pc, #68]	@ (8000f30 <main+0x344>)
 8000eec:	79d3      	ldrb	r3, [r2, #7]
 8000eee:	f36f 03c3 	bfc	r3, #3, #1
 8000ef2:	71d3      	strb	r3, [r2, #7]
        tx_data.switches.s5_2 = 0;
 8000ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8000f30 <main+0x344>)
 8000ef6:	79d3      	ldrb	r3, [r2, #7]
 8000ef8:	f36f 1304 	bfc	r3, #4, #1
 8000efc:	71d3      	strb	r3, [r2, #7]
 8000efe:	e140      	b.n	8001182 <main+0x596>
 8000f00:	40020400 	.word	0x40020400
 8000f04:	20000628 	.word	0x20000628
 8000f08:	0800b750 	.word	0x0800b750
 8000f0c:	0800b758 	.word	0x0800b758
 8000f10:	0800b784 	.word	0x0800b784
 8000f14:	0800b7a8 	.word	0x0800b7a8
 8000f18:	0800b7c4 	.word	0x0800b7c4
 8000f1c:	0800b7e4 	.word	0x0800b7e4
 8000f20:	0800b804 	.word	0x0800b804
 8000f24:	200001b0 	.word	0x200001b0
 8000f28:	0800b830 	.word	0x0800b830
 8000f2c:	0800b84c 	.word	0x0800b84c
 8000f30:	20000a70 	.word	0x20000a70
    }
    else if (sleep_mode_active)
 8000f34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f000 8118 	beq.w	800116e <main+0x582>
        // S0 = 1, but still in SLEEP mode - Check Safety Interlock to Exit
        // ====================================================================

        // If already in motor_starting_phase, SKIP safety check!
        // User is now allowed to press S1_1 to start motor
        if (!motor_starting_phase)
 8000f3e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	f040 811d 	bne.w	8001182 <main+0x596>
        {
            // Step 1: Check if all controls are in SAFE position
            uint8_t joystick_safe = 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            uint8_t resistor_safe = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            uint8_t switches_safe = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            // Check joysticks are centered (127  5)
            if ((tx_data.joystick.left_x  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f5a:	4bab      	ldr	r3, [pc, #684]	@ (8001208 <main+0x61c>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	2b79      	cmp	r3, #121	@ 0x79
 8000f60:	d91e      	bls.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.left_x  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f62:	4ba9      	ldr	r3, [pc, #676]	@ (8001208 <main+0x61c>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
            if ((tx_data.joystick.left_x  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f66:	2b84      	cmp	r3, #132	@ 0x84
 8000f68:	d81a      	bhi.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.left_y  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f6a:	4ba7      	ldr	r3, [pc, #668]	@ (8001208 <main+0x61c>)
 8000f6c:	785b      	ldrb	r3, [r3, #1]
                (tx_data.joystick.left_x  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f6e:	2b79      	cmp	r3, #121	@ 0x79
 8000f70:	d916      	bls.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.left_y  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f72:	4ba5      	ldr	r3, [pc, #660]	@ (8001208 <main+0x61c>)
 8000f74:	785b      	ldrb	r3, [r3, #1]
                (tx_data.joystick.left_y  >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f76:	2b84      	cmp	r3, #132	@ 0x84
 8000f78:	d812      	bhi.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.right_x >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f7a:	4ba3      	ldr	r3, [pc, #652]	@ (8001208 <main+0x61c>)
 8000f7c:	789b      	ldrb	r3, [r3, #2]
                (tx_data.joystick.left_y  <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f7e:	2b79      	cmp	r3, #121	@ 0x79
 8000f80:	d90e      	bls.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.right_x <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f82:	4ba1      	ldr	r3, [pc, #644]	@ (8001208 <main+0x61c>)
 8000f84:	789b      	ldrb	r3, [r3, #2]
                (tx_data.joystick.right_x >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f86:	2b84      	cmp	r3, #132	@ 0x84
 8000f88:	d80a      	bhi.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.right_y >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f8a:	4b9f      	ldr	r3, [pc, #636]	@ (8001208 <main+0x61c>)
 8000f8c:	78db      	ldrb	r3, [r3, #3]
                (tx_data.joystick.right_x <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE) &&
 8000f8e:	2b79      	cmp	r3, #121	@ 0x79
 8000f90:	d906      	bls.n	8000fa0 <main+0x3b4>
                (tx_data.joystick.right_y <= JOYSTICK_CENTER + JOYSTICK_TOLERANCE))
 8000f92:	4b9d      	ldr	r3, [pc, #628]	@ (8001208 <main+0x61c>)
 8000f94:	78db      	ldrb	r3, [r3, #3]
                (tx_data.joystick.right_y >= JOYSTICK_CENTER - JOYSTICK_TOLERANCE) &&
 8000f96:	2b84      	cmp	r3, #132	@ 0x84
 8000f98:	d802      	bhi.n	8000fa0 <main+0x3b4>
            {
                joystick_safe = 1;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            }

            // Check R1 and R8 are at 0 (0  10)
            if ((tx_data.joystick.r1 <= RESISTOR_TOLERANCE) &&
 8000fa0:	4b99      	ldr	r3, [pc, #612]	@ (8001208 <main+0x61c>)
 8000fa2:	795b      	ldrb	r3, [r3, #5]
 8000fa4:	2b0a      	cmp	r3, #10
 8000fa6:	d806      	bhi.n	8000fb6 <main+0x3ca>
                (tx_data.joystick.r8 <= RESISTOR_TOLERANCE))
 8000fa8:	4b97      	ldr	r3, [pc, #604]	@ (8001208 <main+0x61c>)
 8000faa:	791b      	ldrb	r3, [r3, #4]
            if ((tx_data.joystick.r1 <= RESISTOR_TOLERANCE) &&
 8000fac:	2b0a      	cmp	r3, #10
 8000fae:	d802      	bhi.n	8000fb6 <main+0x3ca>
            {
                resistor_safe = 1;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            // Check all switches are 0 (except S0 and S2_1 which are excluded)
            // S0 is emergency button (already checked above)
            // S2_1 is excluded so user can press S2_1 to exit SLEEP mode
            // S2_2 must still be OFF for safety
            if ((tx_data.switches.joy_left_btn1  == 0) &&
 8000fb6:	4b94      	ldr	r3, [pc, #592]	@ (8001208 <main+0x61c>)
 8000fb8:	799b      	ldrb	r3, [r3, #6]
 8000fba:	f003 0301 	and.w	r3, r3, #1
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d148      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.joy_left_btn2  == 0) &&
 8000fc4:	4b90      	ldr	r3, [pc, #576]	@ (8001208 <main+0x61c>)
 8000fc6:	799b      	ldrb	r3, [r3, #6]
 8000fc8:	f003 0302 	and.w	r3, r3, #2
 8000fcc:	b2db      	uxtb	r3, r3
            if ((tx_data.switches.joy_left_btn1  == 0) &&
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d141      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.joy_right_btn1 == 0) &&
 8000fd2:	4b8d      	ldr	r3, [pc, #564]	@ (8001208 <main+0x61c>)
 8000fd4:	799b      	ldrb	r3, [r3, #6]
 8000fd6:	f003 0304 	and.w	r3, r3, #4
 8000fda:	b2db      	uxtb	r3, r3
                (tx_data.switches.joy_left_btn2  == 0) &&
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d13a      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.joy_right_btn2 == 0) &&
 8000fe0:	4b89      	ldr	r3, [pc, #548]	@ (8001208 <main+0x61c>)
 8000fe2:	799b      	ldrb	r3, [r3, #6]
 8000fe4:	f003 0308 	and.w	r3, r3, #8
 8000fe8:	b2db      	uxtb	r3, r3
                (tx_data.switches.joy_right_btn1 == 0) &&
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d133      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.s1_1 == 0) &&
 8000fee:	4b86      	ldr	r3, [pc, #536]	@ (8001208 <main+0x61c>)
 8000ff0:	799b      	ldrb	r3, [r3, #6]
 8000ff2:	f003 0320 	and.w	r3, r3, #32
 8000ff6:	b2db      	uxtb	r3, r3
                (tx_data.switches.joy_right_btn2 == 0) &&
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d12c      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.s1_2 == 0) &&
 8000ffc:	4b82      	ldr	r3, [pc, #520]	@ (8001208 <main+0x61c>)
 8000ffe:	799b      	ldrb	r3, [r3, #6]
 8001000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001004:	b2db      	uxtb	r3, r3
                (tx_data.switches.s1_1 == 0) &&
 8001006:	2b00      	cmp	r3, #0
 8001008:	d125      	bne.n	8001056 <main+0x46a>
                // S2_1 NOT checked - used to exit SLEEP mode
                (tx_data.switches.s2_2 == 0) &&  // S2_2 must be OFF
 800100a:	4b7f      	ldr	r3, [pc, #508]	@ (8001208 <main+0x61c>)
 800100c:	79db      	ldrb	r3, [r3, #7]
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	b2db      	uxtb	r3, r3
                (tx_data.switches.s1_2 == 0) &&
 8001014:	2b00      	cmp	r3, #0
 8001016:	d11e      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.s4_1 == 0) &&
 8001018:	4b7b      	ldr	r3, [pc, #492]	@ (8001208 <main+0x61c>)
 800101a:	79db      	ldrb	r3, [r3, #7]
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	b2db      	uxtb	r3, r3
                (tx_data.switches.s2_2 == 0) &&  // S2_2 must be OFF
 8001022:	2b00      	cmp	r3, #0
 8001024:	d117      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.s4_2 == 0) &&
 8001026:	4b78      	ldr	r3, [pc, #480]	@ (8001208 <main+0x61c>)
 8001028:	79db      	ldrb	r3, [r3, #7]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	b2db      	uxtb	r3, r3
                (tx_data.switches.s4_1 == 0) &&
 8001030:	2b00      	cmp	r3, #0
 8001032:	d110      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.s5_1 == 0) &&
 8001034:	4b74      	ldr	r3, [pc, #464]	@ (8001208 <main+0x61c>)
 8001036:	79db      	ldrb	r3, [r3, #7]
 8001038:	f003 0308 	and.w	r3, r3, #8
 800103c:	b2db      	uxtb	r3, r3
                (tx_data.switches.s4_2 == 0) &&
 800103e:	2b00      	cmp	r3, #0
 8001040:	d109      	bne.n	8001056 <main+0x46a>
                (tx_data.switches.s5_2 == 0))
 8001042:	4b71      	ldr	r3, [pc, #452]	@ (8001208 <main+0x61c>)
 8001044:	79db      	ldrb	r3, [r3, #7]
 8001046:	f003 0310 	and.w	r3, r3, #16
 800104a:	b2db      	uxtb	r3, r3
                (tx_data.switches.s5_1 == 0) &&
 800104c:	2b00      	cmp	r3, #0
 800104e:	d102      	bne.n	8001056 <main+0x46a>
            {
                switches_safe = 1;
 8001050:	2301      	movs	r3, #1
 8001052:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            }

            // Step 2: If all safety checks pass, wait for S2_1 HOLD to enter motor starting phase
            if (joystick_safe && resistor_safe && switches_safe)
 8001056:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800105a:	2b00      	cmp	r3, #0
 800105c:	d02f      	beq.n	80010be <main+0x4d2>
 800105e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001062:	2b00      	cmp	r3, #0
 8001064:	d02b      	beq.n	80010be <main+0x4d2>
 8001066:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800106a:	2b00      	cmp	r3, #0
 800106c:	d027      	beq.n	80010be <main+0x4d2>
            {
                safety_check_passed = 1;
 800106e:	2301      	movs	r3, #1
 8001070:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

                // S2_1 must be held for S2_1_HOLD_REQUIRED cycles (1 second)
                if (tx_data.switches.s2_1 == 1)
 8001074:	4b64      	ldr	r3, [pc, #400]	@ (8001208 <main+0x61c>)
 8001076:	799b      	ldrb	r3, [r3, #6]
 8001078:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800107c:	b2db      	uxtb	r3, r3
 800107e:	2b00      	cmp	r3, #0
 8001080:	d012      	beq.n	80010a8 <main+0x4bc>
                {
                    // S2_1 is pressed - increment hold counter
                    s2_1_hold_counter++;
 8001082:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001086:	3301      	adds	r3, #1
 8001088:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                    // Check if held long enough
                    if (s2_1_hold_counter >= S2_1_HOLD_REQUIRED)
 800108c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001090:	2b04      	cmp	r3, #4
 8001092:	d90c      	bls.n	80010ae <main+0x4c2>
                    {
                        // S2_1 held for 1 second - ENTER MOTOR STARTING PHASE
                        // NOT exiting SLEEP yet! Must start motor first for safety
                        motor_starting_phase = 1;
 8001094:	2301      	movs	r3, #1
 8001096:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                        safety_check_passed = 0;  // Reset safety flag
 800109a:	2300      	movs	r3, #0
 800109c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        s2_1_hold_counter = 0;    // Reset S2_1 counter
 80010a0:	2300      	movs	r3, #0
 80010a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80010a6:	e002      	b.n	80010ae <main+0x4c2>
                    }
                }
                else
                {
                    // S2_1 released before hold time completed - reset counter
                    s2_1_hold_counter = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }

                last_s2_1_state = tx_data.switches.s2_1;
 80010ae:	4b56      	ldr	r3, [pc, #344]	@ (8001208 <main+0x61c>)
 80010b0:	799b      	ldrb	r3, [r3, #6]
 80010b2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80010bc:	e061      	b.n	8001182 <main+0x596>
            }
            else
            {
                // Safety check failed - reset state (but NOT motor_starting_phase!)
                safety_check_passed = 0;
 80010be:	2300      	movs	r3, #0
 80010c0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                last_s2_1_state = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                s2_1_hold_counter = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                // Override transmitted data to safe values during SLEEP
                tx_data.joystick.left_x  = 127;
 80010d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001208 <main+0x61c>)
 80010d2:	227f      	movs	r2, #127	@ 0x7f
 80010d4:	701a      	strb	r2, [r3, #0]
                tx_data.joystick.left_y  = 127;
 80010d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001208 <main+0x61c>)
 80010d8:	227f      	movs	r2, #127	@ 0x7f
 80010da:	705a      	strb	r2, [r3, #1]
                tx_data.joystick.right_x = 127;
 80010dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001208 <main+0x61c>)
 80010de:	227f      	movs	r2, #127	@ 0x7f
 80010e0:	709a      	strb	r2, [r3, #2]
                tx_data.joystick.right_y = 127;
 80010e2:	4b49      	ldr	r3, [pc, #292]	@ (8001208 <main+0x61c>)
 80010e4:	227f      	movs	r2, #127	@ 0x7f
 80010e6:	70da      	strb	r2, [r3, #3]
                tx_data.joystick.r1 = 0;
 80010e8:	4b47      	ldr	r3, [pc, #284]	@ (8001208 <main+0x61c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	715a      	strb	r2, [r3, #5]
                tx_data.joystick.r8 = 0;
 80010ee:	4b46      	ldr	r3, [pc, #280]	@ (8001208 <main+0x61c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	711a      	strb	r2, [r3, #4]

                // All switches to 0
                tx_data.switches.joy_left_btn1  = 0;
 80010f4:	4a44      	ldr	r2, [pc, #272]	@ (8001208 <main+0x61c>)
 80010f6:	7993      	ldrb	r3, [r2, #6]
 80010f8:	f36f 0300 	bfc	r3, #0, #1
 80010fc:	7193      	strb	r3, [r2, #6]
                tx_data.switches.joy_left_btn2  = 0;
 80010fe:	4a42      	ldr	r2, [pc, #264]	@ (8001208 <main+0x61c>)
 8001100:	7993      	ldrb	r3, [r2, #6]
 8001102:	f36f 0341 	bfc	r3, #1, #1
 8001106:	7193      	strb	r3, [r2, #6]
                tx_data.switches.joy_right_btn1 = 0;
 8001108:	4a3f      	ldr	r2, [pc, #252]	@ (8001208 <main+0x61c>)
 800110a:	7993      	ldrb	r3, [r2, #6]
 800110c:	f36f 0382 	bfc	r3, #2, #1
 8001110:	7193      	strb	r3, [r2, #6]
                tx_data.switches.joy_right_btn2 = 0;
 8001112:	4a3d      	ldr	r2, [pc, #244]	@ (8001208 <main+0x61c>)
 8001114:	7993      	ldrb	r3, [r2, #6]
 8001116:	f36f 03c3 	bfc	r3, #3, #1
 800111a:	7193      	strb	r3, [r2, #6]
                tx_data.switches.s1_1 = 0;
 800111c:	4a3a      	ldr	r2, [pc, #232]	@ (8001208 <main+0x61c>)
 800111e:	7993      	ldrb	r3, [r2, #6]
 8001120:	f36f 1345 	bfc	r3, #5, #1
 8001124:	7193      	strb	r3, [r2, #6]
                tx_data.switches.s1_2 = 0;
 8001126:	4a38      	ldr	r2, [pc, #224]	@ (8001208 <main+0x61c>)
 8001128:	7993      	ldrb	r3, [r2, #6]
 800112a:	f36f 1386 	bfc	r3, #6, #1
 800112e:	7193      	strb	r3, [r2, #6]
                tx_data.switches.s2_1 = 0;
 8001130:	4a35      	ldr	r2, [pc, #212]	@ (8001208 <main+0x61c>)
 8001132:	7993      	ldrb	r3, [r2, #6]
 8001134:	f36f 13c7 	bfc	r3, #7, #1
 8001138:	7193      	strb	r3, [r2, #6]
                tx_data.switches.s2_2 = 0;
 800113a:	4a33      	ldr	r2, [pc, #204]	@ (8001208 <main+0x61c>)
 800113c:	79d3      	ldrb	r3, [r2, #7]
 800113e:	f36f 0300 	bfc	r3, #0, #1
 8001142:	71d3      	strb	r3, [r2, #7]
                tx_data.switches.s4_1 = 0;
 8001144:	4a30      	ldr	r2, [pc, #192]	@ (8001208 <main+0x61c>)
 8001146:	79d3      	ldrb	r3, [r2, #7]
 8001148:	f36f 0341 	bfc	r3, #1, #1
 800114c:	71d3      	strb	r3, [r2, #7]
                tx_data.switches.s4_2 = 0;
 800114e:	4a2e      	ldr	r2, [pc, #184]	@ (8001208 <main+0x61c>)
 8001150:	79d3      	ldrb	r3, [r2, #7]
 8001152:	f36f 0382 	bfc	r3, #2, #1
 8001156:	71d3      	strb	r3, [r2, #7]
                tx_data.switches.s5_1 = 0;
 8001158:	4a2b      	ldr	r2, [pc, #172]	@ (8001208 <main+0x61c>)
 800115a:	79d3      	ldrb	r3, [r2, #7]
 800115c:	f36f 03c3 	bfc	r3, #3, #1
 8001160:	71d3      	strb	r3, [r2, #7]
                tx_data.switches.s5_2 = 0;
 8001162:	4a29      	ldr	r2, [pc, #164]	@ (8001208 <main+0x61c>)
 8001164:	79d3      	ldrb	r3, [r2, #7]
 8001166:	f36f 1304 	bfc	r3, #4, #1
 800116a:	71d3      	strb	r3, [r2, #7]
 800116c:	e009      	b.n	8001182 <main+0x596>
    {
        // ====================================================================
        // Normal operation - S0 = 1 and not in SLEEP mode
        // ====================================================================
        // Use actual sensor readings (already in tx_data from Var_Update)
        safety_check_passed = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        last_s2_1_state = tx_data.switches.s2_1;
 8001174:	4b24      	ldr	r3, [pc, #144]	@ (8001208 <main+0x61c>)
 8001176:	799b      	ldrb	r3, [r3, #6]
 8001178:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800117c:	b2db      	uxtb	r3, r3
 800117e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    // MOTOR STARTER CONTROL - S1_1 hold logic
    // ========================================================================
    // NEW LOGIC: Motor must be started BEFORE exiting SLEEP mode for safety!
    // Flow: SLEEP  Safety OK  Hold S2_1  Motor Starting Phase  Hold S1_1  Motor ON  Exit SLEEP

    if (motor_starting_phase || !sleep_mode_active)  // Allow motor control in motor_starting_phase OR normal mode
 8001182:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001186:	2b00      	cmp	r3, #0
 8001188:	d103      	bne.n	8001192 <main+0x5a6>
 800118a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800118e:	2b00      	cmp	r3, #0
 8001190:	d132      	bne.n	80011f8 <main+0x60c>
    {
        if (tx_data.switches.s1_1 == 1)
 8001192:	4b1d      	ldr	r3, [pc, #116]	@ (8001208 <main+0x61c>)
 8001194:	799b      	ldrb	r3, [r3, #6]
 8001196:	f003 0320 	and.w	r3, r3, #32
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b00      	cmp	r3, #0
 800119e:	d01d      	beq.n	80011dc <main+0x5f0>
        {
            // S1_1 is pressed - increment hold counter
            s1_1_hold_counter++;
 80011a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a4:	3301      	adds	r3, #1
 80011a6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

            // Check if held long enough
            if (s1_1_hold_counter >= S1_1_HOLD_REQUIRED)
 80011aa:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ae:	2b13      	cmp	r3, #19
 80011b0:	d92c      	bls.n	800120c <main+0x620>
            {
                // S1_1 held for 2 seconds - ACTIVATE MOTOR
                motor_active = 1;
 80011b2:	2301      	movs	r3, #1
 80011b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

                // If we were in motor_starting_phase (still in SLEEP), now exit SLEEP!
                if (motor_starting_phase && sleep_mode_active)
 80011b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d025      	beq.n	800120c <main+0x620>
 80011c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d021      	beq.n	800120c <main+0x620>
                {
                    sleep_mode_active = 0;  // Exit SLEEP mode - motor is running!
 80011c8:	2300      	movs	r3, #0
 80011ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    motor_starting_phase = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    sleep_transition_steps = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        if (tx_data.switches.s1_1 == 1)
 80011da:	e017      	b.n	800120c <main+0x620>
            }
        }
        else
        {
            // S1_1 released - IMMEDIATELY stop motor (safety!)
            s1_1_hold_counter = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            motor_active = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

            // If motor stopped during motor_starting_phase, go back to safety check
            if (motor_starting_phase)
 80011e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00d      	beq.n	800120c <main+0x620>
            {
                motor_starting_phase = 0;  // Reset phase, must restart procedure
 80011f0:	2300      	movs	r3, #0
 80011f2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        if (tx_data.switches.s1_1 == 1)
 80011f6:	e009      	b.n	800120c <main+0x620>
        }
    }
    else
    {
        // In SLEEP mode but not yet in motor_starting_phase - force motor OFF
        motor_active = 0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        s1_1_hold_counter = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001204:	e003      	b.n	800120e <main+0x622>
 8001206:	bf00      	nop
 8001208:	20000a70 	.word	0x20000a70
        if (tx_data.switches.s1_1 == 1)
 800120c:	bf00      	nop
    }

    // Update motor state in tx_data before transmission
    tx_data.switches.motor_active = motor_active;
 800120e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	b2d9      	uxtb	r1, r3
 8001218:	4a43      	ldr	r2, [pc, #268]	@ (8001328 <main+0x73c>)
 800121a:	79d3      	ldrb	r3, [r2, #7]
 800121c:	f361 1345 	bfi	r3, r1, #5, #1
 8001220:	71d3      	strb	r3, [r2, #7]

    // Transmit via LoRa using BINARY format (FAST! No parsing needed)
    // Binary is much faster than CSV - only 8 bytes, direct copy
    if (LoRa_IsReady())
 8001222:	f7ff fc93 	bl	8000b4c <LoRa_IsReady>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d009      	beq.n	8001240 <main+0x654>
    {
        LoRa_SendBinary(Var_GetBinaryData(), Var_GetDataSize());
 800122c:	f001 fa04 	bl	8002638 <Var_GetBinaryData>
 8001230:	4604      	mov	r4, r0
 8001232:	f001 fa0b 	bl	800264c <Var_GetDataSize>
 8001236:	4603      	mov	r3, r0
 8001238:	4619      	mov	r1, r3
 800123a:	4620      	mov	r0, r4
 800123c:	f7ff fc92 	bl	8000b64 <LoRa_SendBinary>
    }

    // Print data ke USB untuk debugging (less frequently)
    static uint8_t usb_counter = 0;
    if (++usb_counter >= 5)  // Print USB every 5 cycles (500ms)
 8001240:	4b3a      	ldr	r3, [pc, #232]	@ (800132c <main+0x740>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	3301      	adds	r3, #1
 8001246:	b2da      	uxtb	r2, r3
 8001248:	4b38      	ldr	r3, [pc, #224]	@ (800132c <main+0x740>)
 800124a:	701a      	strb	r2, [r3, #0]
 800124c:	4b37      	ldr	r3, [pc, #220]	@ (800132c <main+0x740>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b04      	cmp	r3, #4
 8001252:	d905      	bls.n	8001260 <main+0x674>
    {
        usb_counter = 0;
 8001254:	4b35      	ldr	r3, [pc, #212]	@ (800132c <main+0x740>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
        USB_PrintData(&tx_data);
 800125a:	4833      	ldr	r0, [pc, #204]	@ (8001328 <main+0x73c>)
 800125c:	f001 f936 	bl	80024cc <USB_PrintData>
    static uint8_t last_safety_state = 0;
    static uint8_t last_s2_hold_counter = 0;
    static uint8_t last_motor_phase = 0;
    static uint8_t last_s1_hold_counter = 0;

    if (sleep_mode_active != last_sleep_state ||
 8001260:	4b33      	ldr	r3, [pc, #204]	@ (8001330 <main+0x744>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001268:	429a      	cmp	r2, r3
 800126a:	d121      	bne.n	80012b0 <main+0x6c4>
        safety_check_passed != last_safety_state ||
 800126c:	4b31      	ldr	r3, [pc, #196]	@ (8001334 <main+0x748>)
 800126e:	781b      	ldrb	r3, [r3, #0]
    if (sleep_mode_active != last_sleep_state ||
 8001270:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001274:	429a      	cmp	r2, r3
 8001276:	d11b      	bne.n	80012b0 <main+0x6c4>
        motor_starting_phase != last_motor_phase ||
 8001278:	4b2f      	ldr	r3, [pc, #188]	@ (8001338 <main+0x74c>)
 800127a:	781b      	ldrb	r3, [r3, #0]
        safety_check_passed != last_safety_state ||
 800127c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001280:	429a      	cmp	r2, r3
 8001282:	d115      	bne.n	80012b0 <main+0x6c4>
        s2_1_hold_counter != last_s2_hold_counter ||
 8001284:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <main+0x750>)
 8001286:	781b      	ldrb	r3, [r3, #0]
        motor_starting_phase != last_motor_phase ||
 8001288:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800128c:	429a      	cmp	r2, r3
 800128e:	d10f      	bne.n	80012b0 <main+0x6c4>
        s1_1_hold_counter != last_s1_hold_counter ||
 8001290:	4b2b      	ldr	r3, [pc, #172]	@ (8001340 <main+0x754>)
 8001292:	781b      	ldrb	r3, [r3, #0]
        s2_1_hold_counter != last_s2_hold_counter ||
 8001294:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001298:	429a      	cmp	r2, r3
 800129a:	d109      	bne.n	80012b0 <main+0x6c4>
        ++oled_counter >= 10)
 800129c:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <main+0x758>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	3301      	adds	r3, #1
 80012a2:	b2da      	uxtb	r2, r3
        s1_1_hold_counter != last_s1_hold_counter ||
 80012a4:	4b27      	ldr	r3, [pc, #156]	@ (8001344 <main+0x758>)
 80012a6:	701a      	strb	r2, [r3, #0]
        ++oled_counter >= 10)
 80012a8:	4b26      	ldr	r3, [pc, #152]	@ (8001344 <main+0x758>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
        s1_1_hold_counter != last_s1_hold_counter ||
 80012ac:	2b09      	cmp	r3, #9
 80012ae:	d936      	bls.n	800131e <main+0x732>
    {
        oled_counter = 0;
 80012b0:	4b24      	ldr	r3, [pc, #144]	@ (8001344 <main+0x758>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	701a      	strb	r2, [r3, #0]
        last_sleep_state = sleep_mode_active;
 80012b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001330 <main+0x744>)
 80012b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012bc:	7013      	strb	r3, [r2, #0]
        last_safety_state = safety_check_passed;
 80012be:	4a1d      	ldr	r2, [pc, #116]	@ (8001334 <main+0x748>)
 80012c0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012c4:	7013      	strb	r3, [r2, #0]
        last_motor_phase = motor_starting_phase;
 80012c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001338 <main+0x74c>)
 80012c8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012cc:	7013      	strb	r3, [r2, #0]
        last_s2_hold_counter = s2_1_hold_counter;
 80012ce:	4a1b      	ldr	r2, [pc, #108]	@ (800133c <main+0x750>)
 80012d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012d4:	7013      	strb	r3, [r2, #0]
        last_s1_hold_counter = s1_1_hold_counter;
 80012d6:	4a1a      	ldr	r2, [pc, #104]	@ (8001340 <main+0x754>)
 80012d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012dc:	7013      	strb	r3, [r2, #0]
        OLED_ShowModeScreen(tx_data.switches.s5_1, tx_data.switches.s5_2, (uint8_t*)&tx_data.joystick, sleep_mode_active, safety_check_passed, motor_starting_phase, s2_1_hold_counter, s1_1_hold_counter);
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <main+0x73c>)
 80012e0:	79db      	ldrb	r3, [r3, #7]
 80012e2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <main+0x73c>)
 80012ec:	79db      	ldrb	r3, [r3, #7]
 80012ee:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80012fa:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012fe:	9303      	str	r3, [sp, #12]
 8001300:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001304:	9302      	str	r3, [sp, #8]
 8001306:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	4613      	mov	r3, r2
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <main+0x73c>)
 8001316:	f000 faf3 	bl	8001900 <OLED_ShowModeScreen>
        OLED_Update();
 800131a:	f000 f8fd 	bl	8001518 <OLED_Update>
    }

    // Delay 100ms for stable transmission (10Hz update rate)
    // Slower rate = more time for LoRa to process, reduces delay
    HAL_Delay(100);
 800131e:	2064      	movs	r0, #100	@ 0x64
 8001320:	f001 fa38 	bl	8002794 <HAL_Delay>
  {
 8001324:	e4df      	b.n	8000ce6 <main+0xfa>
 8001326:	bf00      	nop
 8001328:	20000a70 	.word	0x20000a70
 800132c:	20000217 	.word	0x20000217
 8001330:	20000218 	.word	0x20000218
 8001334:	20000219 	.word	0x20000219
 8001338:	2000021a 	.word	0x2000021a
 800133c:	2000021b 	.word	0x2000021b
 8001340:	2000021c 	.word	0x2000021c
 8001344:	2000021d 	.word	0x2000021d

08001348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b094      	sub	sp, #80	@ 0x50
 800134c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134e:	f107 0320 	add.w	r3, r7, #32
 8001352:	2230      	movs	r2, #48	@ 0x30
 8001354:	2100      	movs	r1, #0
 8001356:	4618      	mov	r0, r3
 8001358:	f009 fd66 	bl	800ae28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800136c:	2300      	movs	r3, #0
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <SystemClock_Config+0xcc>)
 8001372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001374:	4a27      	ldr	r2, [pc, #156]	@ (8001414 <SystemClock_Config+0xcc>)
 8001376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800137a:	6413      	str	r3, [r2, #64]	@ 0x40
 800137c:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <SystemClock_Config+0xcc>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001384:	60bb      	str	r3, [r7, #8]
 8001386:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001388:	2300      	movs	r3, #0
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	4b22      	ldr	r3, [pc, #136]	@ (8001418 <SystemClock_Config+0xd0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001394:	4a20      	ldr	r2, [pc, #128]	@ (8001418 <SystemClock_Config+0xd0>)
 8001396:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800139a:	6013      	str	r3, [r2, #0]
 800139c:	4b1e      	ldr	r3, [pc, #120]	@ (8001418 <SystemClock_Config+0xd0>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013a4:	607b      	str	r3, [r7, #4]
 80013a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013a8:	2301      	movs	r3, #1
 80013aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b2:	2302      	movs	r3, #2
 80013b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 80013bc:	230f      	movs	r3, #15
 80013be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80013c0:	2390      	movs	r3, #144	@ 0x90
 80013c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80013c4:	2304      	movs	r3, #4
 80013c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80013c8:	2305      	movs	r3, #5
 80013ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013cc:	f107 0320 	add.w	r3, r7, #32
 80013d0:	4618      	mov	r0, r3
 80013d2:	f004 f82f 	bl	8005434 <HAL_RCC_OscConfig>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013dc:	f000 f81e 	bl	800141c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e0:	230f      	movs	r3, #15
 80013e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e4:	2302      	movs	r3, #2
 80013e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	2101      	movs	r1, #1
 80013fc:	4618      	mov	r0, r3
 80013fe:	f004 fa91 	bl	8005924 <HAL_RCC_ClockConfig>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001408:	f000 f808 	bl	800141c <Error_Handler>
  }
}
 800140c:	bf00      	nop
 800140e:	3750      	adds	r7, #80	@ 0x50
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40023800 	.word	0x40023800
 8001418:	40007000 	.word	0x40007000

0800141c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001420:	b672      	cpsid	i
}
 8001422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <Error_Handler+0x8>

08001428 <OLED_Init>:
  * @brief  Initialize OLED display
  * @param  hi2c: I2C handle
  * @retval None
  */
void OLED_Init(I2C_HandleTypeDef *hi2c)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8001430:	4a2d      	ldr	r2, [pc, #180]	@ (80014e8 <OLED_Init+0xc0>)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6013      	str	r3, [r2, #0]

    HAL_Delay(100); // Wait for OLED to power up
 8001436:	2064      	movs	r0, #100	@ 0x64
 8001438:	f001 f9ac 	bl	8002794 <HAL_Delay>

    // Init sequence optimized for SSD1309 (compatible with SSD1306)
    OLED_WriteCommand(SSD1306_DISPLAY_OFF);
 800143c:	20ae      	movs	r0, #174	@ 0xae
 800143e:	f000 fe05 	bl	800204c <OLED_WriteCommand>

    // Display clock divide ratio and oscillator frequency
    OLED_WriteCommand(SSD1306_SET_DISPLAY_CLOCK_DIV);
 8001442:	20d5      	movs	r0, #213	@ 0xd5
 8001444:	f000 fe02 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0xF0);  // SSD1309: Higher frequency for better refresh (default 0x80)
 8001448:	20f0      	movs	r0, #240	@ 0xf0
 800144a:	f000 fdff 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_MULTIPLEX);
 800144e:	20a8      	movs	r0, #168	@ 0xa8
 8001450:	f000 fdfc 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x3F);  // 64 MUX ratio for 64-row display
 8001454:	203f      	movs	r0, #63	@ 0x3f
 8001456:	f000 fdf9 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_DISPLAY_OFFSET);
 800145a:	20d3      	movs	r0, #211	@ 0xd3
 800145c:	f000 fdf6 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x00);  // No display offset
 8001460:	2000      	movs	r0, #0
 8001462:	f000 fdf3 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_START_LINE | 0x00);  // Start line 0
 8001466:	2040      	movs	r0, #64	@ 0x40
 8001468:	f000 fdf0 	bl	800204c <OLED_WriteCommand>

    // Charge pump (internal DC/DC converter)
    OLED_WriteCommand(SSD1306_CHARGE_PUMP);
 800146c:	208d      	movs	r0, #141	@ 0x8d
 800146e:	f000 fded 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x14);  // Enable charge pump (0x14) for VCC generated from 3.3V
 8001472:	2014      	movs	r0, #20
 8001474:	f000 fdea 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_MEMORY_MODE);
 8001478:	2020      	movs	r0, #32
 800147a:	f000 fde7 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x00);  // Horizontal addressing mode
 800147e:	2000      	movs	r0, #0
 8001480:	f000 fde4 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SEG_REMAP | 0x01);  // Column address 127 mapped to SEG0
 8001484:	20a1      	movs	r0, #161	@ 0xa1
 8001486:	f000 fde1 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_COM_SCAN_DEC);      // Scan from COM[N-1] to COM0
 800148a:	20c8      	movs	r0, #200	@ 0xc8
 800148c:	f000 fdde 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_SET_COMPINS);
 8001490:	20da      	movs	r0, #218	@ 0xda
 8001492:	f000 fddb 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x12);  // Alternative COM pin config, disable left/right remap
 8001496:	2012      	movs	r0, #18
 8001498:	f000 fdd8 	bl	800204c <OLED_WriteCommand>

    // Contrast control - SSD1309 specific
    OLED_WriteCommand(SSD1306_SET_CONTRAST);
 800149c:	2081      	movs	r0, #129	@ 0x81
 800149e:	f000 fdd5 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0xFF);  // Maximum contrast (0xFF = 255) for clearest display
 80014a2:	20ff      	movs	r0, #255	@ 0xff
 80014a4:	f000 fdd2 	bl	800204c <OLED_WriteCommand>

    // Pre-charge period - SSD1309 optimized
    OLED_WriteCommand(SSD1306_SET_PRECHARGE);
 80014a8:	20d9      	movs	r0, #217	@ 0xd9
 80014aa:	f000 fdcf 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x22);  // SSD1309: Phase1=2 DCLKs, Phase2=2 DCLKs (0x22) for sharper image
 80014ae:	2022      	movs	r0, #34	@ 0x22
 80014b0:	f000 fdcc 	bl	800204c <OLED_WriteCommand>

    // VCOM Deselect Level - SSD1309 specific
    OLED_WriteCommand(SSD1306_SET_VCOM_DETECT);
 80014b4:	20db      	movs	r0, #219	@ 0xdb
 80014b6:	f000 fdc9 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0x35);  // SSD1309 optimal: 0.77*VCC (0x35 = brightest without flicker)
 80014ba:	2035      	movs	r0, #53	@ 0x35
 80014bc:	f000 fdc6 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_DISPLAY_ALL_ON_RESUME);  // Resume to RAM content display
 80014c0:	20a4      	movs	r0, #164	@ 0xa4
 80014c2:	f000 fdc3 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_NORMAL_DISPLAY);         // Normal display (not inverted)
 80014c6:	20a6      	movs	r0, #166	@ 0xa6
 80014c8:	f000 fdc0 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DEACTIVATE_SCROLL);      // Disable scroll
 80014cc:	202e      	movs	r0, #46	@ 0x2e
 80014ce:	f000 fdbd 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(SSD1306_DISPLAY_ON);             // Turn on display
 80014d2:	20af      	movs	r0, #175	@ 0xaf
 80014d4:	f000 fdba 	bl	800204c <OLED_WriteCommand>

    OLED_Clear();
 80014d8:	f000 f808 	bl	80014ec <OLED_Clear>
    OLED_Update();
 80014dc:	f000 f81c 	bl	8001518 <OLED_Update>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000220 	.word	0x20000220

080014ec <OLED_Clear>:
/**
  * @brief  Clear display buffer
  * @retval None
  */
void OLED_Clear(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
    memset(oled_buffer, 0x00, OLED_BUFFER_SIZE);
 80014f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014f4:	2100      	movs	r1, #0
 80014f6:	4805      	ldr	r0, [pc, #20]	@ (800150c <OLED_Clear+0x20>)
 80014f8:	f009 fc96 	bl	800ae28 <memset>
    cursor_x = 0;
 80014fc:	4b04      	ldr	r3, [pc, #16]	@ (8001510 <OLED_Clear+0x24>)
 80014fe:	2200      	movs	r2, #0
 8001500:	701a      	strb	r2, [r3, #0]
    cursor_y = 0;
 8001502:	4b04      	ldr	r3, [pc, #16]	@ (8001514 <OLED_Clear+0x28>)
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000224 	.word	0x20000224
 8001510:	20000624 	.word	0x20000624
 8001514:	20000625 	.word	0x20000625

08001518 <OLED_Update>:
/**
  * @brief  Update display with buffer content
  * @retval None
  */
void OLED_Update(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
    OLED_WriteCommand(SSD1306_COLUMN_ADDR);
 800151c:	2021      	movs	r0, #33	@ 0x21
 800151e:	f000 fd95 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0);
 8001522:	2000      	movs	r0, #0
 8001524:	f000 fd92 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(127);
 8001528:	207f      	movs	r0, #127	@ 0x7f
 800152a:	f000 fd8f 	bl	800204c <OLED_WriteCommand>

    OLED_WriteCommand(SSD1306_PAGE_ADDR);
 800152e:	2022      	movs	r0, #34	@ 0x22
 8001530:	f000 fd8c 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(0);
 8001534:	2000      	movs	r0, #0
 8001536:	f000 fd89 	bl	800204c <OLED_WriteCommand>
    OLED_WriteCommand(7);
 800153a:	2007      	movs	r0, #7
 800153c:	f000 fd86 	bl	800204c <OLED_WriteCommand>

    OLED_WriteData(oled_buffer, OLED_BUFFER_SIZE);
 8001540:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <OLED_Update+0x38>)
 8001546:	f000 fd9b 	bl	8002080 <OLED_WriteData>
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000224 	.word	0x20000224

08001554 <OLED_SetCursor>:
  * @param  x: X position (0-127)
  * @param  y: Y position (0-63)
  * @retval None
  */
void OLED_SetCursor(uint8_t x, uint8_t y)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	460a      	mov	r2, r1
 800155e:	71fb      	strb	r3, [r7, #7]
 8001560:	4613      	mov	r3, r2
 8001562:	71bb      	strb	r3, [r7, #6]
    cursor_x = x;
 8001564:	4a05      	ldr	r2, [pc, #20]	@ (800157c <OLED_SetCursor+0x28>)
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	7013      	strb	r3, [r2, #0]
    cursor_y = y;
 800156a:	4a05      	ldr	r2, [pc, #20]	@ (8001580 <OLED_SetCursor+0x2c>)
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	7013      	strb	r3, [r2, #0]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	20000624 	.word	0x20000624
 8001580:	20000625 	.word	0x20000625

08001584 <OLED_WriteChar>:
  * @param  ch: Character to write
  * @param  font_size: Font size (0=small, 1=normal, 2=large)
  * @retval None
  */
void OLED_WriteChar(char ch, uint8_t font_size)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	460a      	mov	r2, r1
 800158e:	71fb      	strb	r3, [r7, #7]
 8001590:	4613      	mov	r3, r2
 8001592:	71bb      	strb	r3, [r7, #6]
    if (ch < 0x20 || ch > 0x7A) return;
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	2b1f      	cmp	r3, #31
 8001598:	d96f      	bls.n	800167a <OLED_WriteChar+0xf6>
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	2b7a      	cmp	r3, #122	@ 0x7a
 800159e:	d86c      	bhi.n	800167a <OLED_WriteChar+0xf6>

    const uint8_t *font_data = font_5x7[ch - 0x20];
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	f1a3 0220 	sub.w	r2, r3, #32
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	4a35      	ldr	r2, [pc, #212]	@ (8001684 <OLED_WriteChar+0x100>)
 80015ae:	4413      	add	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
    uint8_t scale = (font_size == FONT_SIZE_LARGE) ? 2 : 1;
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d101      	bne.n	80015bc <OLED_WriteChar+0x38>
 80015b8:	2302      	movs	r3, #2
 80015ba:	e000      	b.n	80015be <OLED_WriteChar+0x3a>
 80015bc:	2301      	movs	r3, #1
 80015be:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < 5; i++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	75fb      	strb	r3, [r7, #23]
 80015c4:	e04e      	b.n	8001664 <OLED_WriteChar+0xe0>
    {
        for (uint8_t s = 0; s < scale; s++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	75bb      	strb	r3, [r7, #22]
 80015ca:	e042      	b.n	8001652 <OLED_WriteChar+0xce>
        {
            if (cursor_x >= OLED_WIDTH) break;
 80015cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001688 <OLED_WriteChar+0x104>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b25b      	sxtb	r3, r3
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	db42      	blt.n	800165c <OLED_WriteChar+0xd8>

            for (uint8_t j = 0; j < 8; j++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	757b      	strb	r3, [r7, #21]
 80015da:	e02e      	b.n	800163a <OLED_WriteChar+0xb6>
            {
                for (uint8_t sy = 0; sy < scale; sy++)
 80015dc:	2300      	movs	r3, #0
 80015de:	753b      	strb	r3, [r7, #20]
 80015e0:	e024      	b.n	800162c <OLED_WriteChar+0xa8>
                {
                    uint8_t y = cursor_y + j * scale + sy;
 80015e2:	7d7a      	ldrb	r2, [r7, #21]
 80015e4:	7bfb      	ldrb	r3, [r7, #15]
 80015e6:	fb12 f303 	smulbb	r3, r2, r3
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	4b27      	ldr	r3, [pc, #156]	@ (800168c <OLED_WriteChar+0x108>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	7d3b      	ldrb	r3, [r7, #20]
 80015f6:	4413      	add	r3, r2
 80015f8:	73bb      	strb	r3, [r7, #14]
                    if (y < OLED_HEIGHT)
 80015fa:	7bbb      	ldrb	r3, [r7, #14]
 80015fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80015fe:	d812      	bhi.n	8001626 <OLED_WriteChar+0xa2>
                    {
                        if (font_data[i] & (1 << j))
 8001600:	7dfb      	ldrb	r3, [r7, #23]
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4413      	add	r3, r2
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	461a      	mov	r2, r3
 800160a:	7d7b      	ldrb	r3, [r7, #21]
 800160c:	fa42 f303 	asr.w	r3, r2, r3
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	2b00      	cmp	r3, #0
 8001616:	d006      	beq.n	8001626 <OLED_WriteChar+0xa2>
                            OLED_DrawPixel(cursor_x, y, true);
 8001618:	4b1b      	ldr	r3, [pc, #108]	@ (8001688 <OLED_WriteChar+0x104>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	7bb9      	ldrb	r1, [r7, #14]
 800161e:	2201      	movs	r2, #1
 8001620:	4618      	mov	r0, r3
 8001622:	f000 f84f 	bl	80016c4 <OLED_DrawPixel>
                for (uint8_t sy = 0; sy < scale; sy++)
 8001626:	7d3b      	ldrb	r3, [r7, #20]
 8001628:	3301      	adds	r3, #1
 800162a:	753b      	strb	r3, [r7, #20]
 800162c:	7d3a      	ldrb	r2, [r7, #20]
 800162e:	7bfb      	ldrb	r3, [r7, #15]
 8001630:	429a      	cmp	r2, r3
 8001632:	d3d6      	bcc.n	80015e2 <OLED_WriteChar+0x5e>
            for (uint8_t j = 0; j < 8; j++)
 8001634:	7d7b      	ldrb	r3, [r7, #21]
 8001636:	3301      	adds	r3, #1
 8001638:	757b      	strb	r3, [r7, #21]
 800163a:	7d7b      	ldrb	r3, [r7, #21]
 800163c:	2b07      	cmp	r3, #7
 800163e:	d9cd      	bls.n	80015dc <OLED_WriteChar+0x58>
                    }
                }
            }
            cursor_x++;
 8001640:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <OLED_WriteChar+0x104>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	3301      	adds	r3, #1
 8001646:	b2da      	uxtb	r2, r3
 8001648:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <OLED_WriteChar+0x104>)
 800164a:	701a      	strb	r2, [r3, #0]
        for (uint8_t s = 0; s < scale; s++)
 800164c:	7dbb      	ldrb	r3, [r7, #22]
 800164e:	3301      	adds	r3, #1
 8001650:	75bb      	strb	r3, [r7, #22]
 8001652:	7dba      	ldrb	r2, [r7, #22]
 8001654:	7bfb      	ldrb	r3, [r7, #15]
 8001656:	429a      	cmp	r2, r3
 8001658:	d3b8      	bcc.n	80015cc <OLED_WriteChar+0x48>
 800165a:	e000      	b.n	800165e <OLED_WriteChar+0xda>
            if (cursor_x >= OLED_WIDTH) break;
 800165c:	bf00      	nop
    for (uint8_t i = 0; i < 5; i++)
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	3301      	adds	r3, #1
 8001662:	75fb      	strb	r3, [r7, #23]
 8001664:	7dfb      	ldrb	r3, [r7, #23]
 8001666:	2b04      	cmp	r3, #4
 8001668:	d9ad      	bls.n	80015c6 <OLED_WriteChar+0x42>
        }
    }

    // Space between characters
    cursor_x += scale;
 800166a:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <OLED_WriteChar+0x104>)
 800166c:	781a      	ldrb	r2, [r3, #0]
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	4413      	add	r3, r2
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <OLED_WriteChar+0x104>)
 8001676:	701a      	strb	r2, [r3, #0]
 8001678:	e000      	b.n	800167c <OLED_WriteChar+0xf8>
    if (ch < 0x20 || ch > 0x7A) return;
 800167a:	bf00      	nop
}
 800167c:	3718      	adds	r7, #24
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	0800c8c0 	.word	0x0800c8c0
 8001688:	20000624 	.word	0x20000624
 800168c:	20000625 	.word	0x20000625

08001690 <OLED_WriteString>:
  * @param  str: String to write
  * @param  font_size: Font size
  * @retval None
  */
void OLED_WriteString(const char *str, uint8_t font_size)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	460b      	mov	r3, r1
 800169a:	70fb      	strb	r3, [r7, #3]
    while (*str)
 800169c:	e008      	b.n	80016b0 <OLED_WriteString+0x20>
    {
        OLED_WriteChar(*str++, font_size);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	1c5a      	adds	r2, r3, #1
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	78fa      	ldrb	r2, [r7, #3]
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ff6a 	bl	8001584 <OLED_WriteChar>
    while (*str)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1f2      	bne.n	800169e <OLED_WriteString+0xe>
    }
}
 80016b8:	bf00      	nop
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <OLED_DrawPixel>:
  * @param  y: Y position
  * @param  color: true=white, false=black
  * @retval None
  */
void OLED_DrawPixel(uint8_t x, uint8_t y, bool color)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
 80016ce:	460b      	mov	r3, r1
 80016d0:	71bb      	strb	r3, [r7, #6]
 80016d2:	4613      	mov	r3, r2
 80016d4:	717b      	strb	r3, [r7, #5]
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	db3d      	blt.n	800175a <OLED_DrawPixel+0x96>
 80016de:	79bb      	ldrb	r3, [r7, #6]
 80016e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80016e2:	d83a      	bhi.n	800175a <OLED_DrawPixel+0x96>

    if (color)
 80016e4:	797b      	ldrb	r3, [r7, #5]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d01a      	beq.n	8001720 <OLED_DrawPixel+0x5c>
        oled_buffer[x + (y / 8) * OLED_WIDTH] |= (1 << (y % 8));
 80016ea:	79fa      	ldrb	r2, [r7, #7]
 80016ec:	79bb      	ldrb	r3, [r7, #6]
 80016ee:	08db      	lsrs	r3, r3, #3
 80016f0:	b2d8      	uxtb	r0, r3
 80016f2:	4603      	mov	r3, r0
 80016f4:	01db      	lsls	r3, r3, #7
 80016f6:	4413      	add	r3, r2
 80016f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001768 <OLED_DrawPixel+0xa4>)
 80016fa:	5cd3      	ldrb	r3, [r2, r3]
 80016fc:	b25a      	sxtb	r2, r3
 80016fe:	79bb      	ldrb	r3, [r7, #6]
 8001700:	f003 0307 	and.w	r3, r3, #7
 8001704:	2101      	movs	r1, #1
 8001706:	fa01 f303 	lsl.w	r3, r1, r3
 800170a:	b25b      	sxtb	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	b259      	sxtb	r1, r3
 8001710:	79fa      	ldrb	r2, [r7, #7]
 8001712:	4603      	mov	r3, r0
 8001714:	01db      	lsls	r3, r3, #7
 8001716:	4413      	add	r3, r2
 8001718:	b2c9      	uxtb	r1, r1
 800171a:	4a13      	ldr	r2, [pc, #76]	@ (8001768 <OLED_DrawPixel+0xa4>)
 800171c:	54d1      	strb	r1, [r2, r3]
 800171e:	e01d      	b.n	800175c <OLED_DrawPixel+0x98>
    else
        oled_buffer[x + (y / 8) * OLED_WIDTH] &= ~(1 << (y % 8));
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	79bb      	ldrb	r3, [r7, #6]
 8001724:	08db      	lsrs	r3, r3, #3
 8001726:	b2d8      	uxtb	r0, r3
 8001728:	4603      	mov	r3, r0
 800172a:	01db      	lsls	r3, r3, #7
 800172c:	4413      	add	r3, r2
 800172e:	4a0e      	ldr	r2, [pc, #56]	@ (8001768 <OLED_DrawPixel+0xa4>)
 8001730:	5cd3      	ldrb	r3, [r2, r3]
 8001732:	b25a      	sxtb	r2, r3
 8001734:	79bb      	ldrb	r3, [r7, #6]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	2101      	movs	r1, #1
 800173c:	fa01 f303 	lsl.w	r3, r1, r3
 8001740:	b25b      	sxtb	r3, r3
 8001742:	43db      	mvns	r3, r3
 8001744:	b25b      	sxtb	r3, r3
 8001746:	4013      	ands	r3, r2
 8001748:	b259      	sxtb	r1, r3
 800174a:	79fa      	ldrb	r2, [r7, #7]
 800174c:	4603      	mov	r3, r0
 800174e:	01db      	lsls	r3, r3, #7
 8001750:	4413      	add	r3, r2
 8001752:	b2c9      	uxtb	r1, r1
 8001754:	4a04      	ldr	r2, [pc, #16]	@ (8001768 <OLED_DrawPixel+0xa4>)
 8001756:	54d1      	strb	r1, [r2, r3]
 8001758:	e000      	b.n	800175c <OLED_DrawPixel+0x98>
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT) return;
 800175a:	bf00      	nop
}
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000224 	.word	0x20000224

0800176c <OLED_DrawRect>:
  * @param  w: Width
  * @param  h: Height
  * @retval None
  */
void OLED_DrawRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h)
{
 800176c:	b590      	push	{r4, r7, lr}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	4604      	mov	r4, r0
 8001774:	4608      	mov	r0, r1
 8001776:	4611      	mov	r1, r2
 8001778:	461a      	mov	r2, r3
 800177a:	4623      	mov	r3, r4
 800177c:	71fb      	strb	r3, [r7, #7]
 800177e:	4603      	mov	r3, r0
 8001780:	71bb      	strb	r3, [r7, #6]
 8001782:	460b      	mov	r3, r1
 8001784:	717b      	strb	r3, [r7, #5]
 8001786:	4613      	mov	r3, r2
 8001788:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < w; i++)
 800178a:	2300      	movs	r3, #0
 800178c:	73fb      	strb	r3, [r7, #15]
 800178e:	e019      	b.n	80017c4 <OLED_DrawRect+0x58>
    {
        OLED_DrawPixel(x + i, y, true);
 8001790:	79fa      	ldrb	r2, [r7, #7]
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	4413      	add	r3, r2
 8001796:	b2db      	uxtb	r3, r3
 8001798:	79b9      	ldrb	r1, [r7, #6]
 800179a:	2201      	movs	r2, #1
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff91 	bl	80016c4 <OLED_DrawPixel>
        OLED_DrawPixel(x + i, y + h - 1, true);
 80017a2:	79fa      	ldrb	r2, [r7, #7]
 80017a4:	7bfb      	ldrb	r3, [r7, #15]
 80017a6:	4413      	add	r3, r2
 80017a8:	b2d8      	uxtb	r0, r3
 80017aa:	79ba      	ldrb	r2, [r7, #6]
 80017ac:	793b      	ldrb	r3, [r7, #4]
 80017ae:	4413      	add	r3, r2
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	3b01      	subs	r3, #1
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2201      	movs	r2, #1
 80017b8:	4619      	mov	r1, r3
 80017ba:	f7ff ff83 	bl	80016c4 <OLED_DrawPixel>
    for (uint8_t i = 0; i < w; i++)
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	3301      	adds	r3, #1
 80017c2:	73fb      	strb	r3, [r7, #15]
 80017c4:	7bfa      	ldrb	r2, [r7, #15]
 80017c6:	797b      	ldrb	r3, [r7, #5]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d3e1      	bcc.n	8001790 <OLED_DrawRect+0x24>
    }
    for (uint8_t i = 0; i < h; i++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	73bb      	strb	r3, [r7, #14]
 80017d0:	e019      	b.n	8001806 <OLED_DrawRect+0x9a>
    {
        OLED_DrawPixel(x, y + i, true);
 80017d2:	79ba      	ldrb	r2, [r7, #6]
 80017d4:	7bbb      	ldrb	r3, [r7, #14]
 80017d6:	4413      	add	r3, r2
 80017d8:	b2d9      	uxtb	r1, r3
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	2201      	movs	r2, #1
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff ff70 	bl	80016c4 <OLED_DrawPixel>
        OLED_DrawPixel(x + w - 1, y + i, true);
 80017e4:	79fa      	ldrb	r2, [r7, #7]
 80017e6:	797b      	ldrb	r3, [r7, #5]
 80017e8:	4413      	add	r3, r2
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	3b01      	subs	r3, #1
 80017ee:	b2d8      	uxtb	r0, r3
 80017f0:	79ba      	ldrb	r2, [r7, #6]
 80017f2:	7bbb      	ldrb	r3, [r7, #14]
 80017f4:	4413      	add	r3, r2
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2201      	movs	r2, #1
 80017fa:	4619      	mov	r1, r3
 80017fc:	f7ff ff62 	bl	80016c4 <OLED_DrawPixel>
    for (uint8_t i = 0; i < h; i++)
 8001800:	7bbb      	ldrb	r3, [r7, #14]
 8001802:	3301      	adds	r3, #1
 8001804:	73bb      	strb	r3, [r7, #14]
 8001806:	7bba      	ldrb	r2, [r7, #14]
 8001808:	793b      	ldrb	r3, [r7, #4]
 800180a:	429a      	cmp	r2, r3
 800180c:	d3e1      	bcc.n	80017d2 <OLED_DrawRect+0x66>
    }
}
 800180e:	bf00      	nop
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	bd90      	pop	{r4, r7, pc}

08001818 <OLED_FillRect>:
  * @param  w: Width
  * @param  h: Height
  * @retval None
  */
void OLED_FillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	4604      	mov	r4, r0
 8001820:	4608      	mov	r0, r1
 8001822:	4611      	mov	r1, r2
 8001824:	461a      	mov	r2, r3
 8001826:	4623      	mov	r3, r4
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	4603      	mov	r3, r0
 800182c:	71bb      	strb	r3, [r7, #6]
 800182e:	460b      	mov	r3, r1
 8001830:	717b      	strb	r3, [r7, #5]
 8001832:	4613      	mov	r3, r2
 8001834:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < w; i++)
 8001836:	2300      	movs	r3, #0
 8001838:	73fb      	strb	r3, [r7, #15]
 800183a:	e018      	b.n	800186e <OLED_FillRect+0x56>
    {
        for (uint8_t j = 0; j < h; j++)
 800183c:	2300      	movs	r3, #0
 800183e:	73bb      	strb	r3, [r7, #14]
 8001840:	e00e      	b.n	8001860 <OLED_FillRect+0x48>
        {
            OLED_DrawPixel(x + i, y + j, true);
 8001842:	79fa      	ldrb	r2, [r7, #7]
 8001844:	7bfb      	ldrb	r3, [r7, #15]
 8001846:	4413      	add	r3, r2
 8001848:	b2d8      	uxtb	r0, r3
 800184a:	79ba      	ldrb	r2, [r7, #6]
 800184c:	7bbb      	ldrb	r3, [r7, #14]
 800184e:	4413      	add	r3, r2
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2201      	movs	r2, #1
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff ff35 	bl	80016c4 <OLED_DrawPixel>
        for (uint8_t j = 0; j < h; j++)
 800185a:	7bbb      	ldrb	r3, [r7, #14]
 800185c:	3301      	adds	r3, #1
 800185e:	73bb      	strb	r3, [r7, #14]
 8001860:	7bba      	ldrb	r2, [r7, #14]
 8001862:	793b      	ldrb	r3, [r7, #4]
 8001864:	429a      	cmp	r2, r3
 8001866:	d3ec      	bcc.n	8001842 <OLED_FillRect+0x2a>
    for (uint8_t i = 0; i < w; i++)
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	3301      	adds	r3, #1
 800186c:	73fb      	strb	r3, [r7, #15]
 800186e:	7bfa      	ldrb	r2, [r7, #15]
 8001870:	797b      	ldrb	r3, [r7, #5]
 8001872:	429a      	cmp	r2, r3
 8001874:	d3e2      	bcc.n	800183c <OLED_FillRect+0x24>
        }
    }
}
 8001876:	bf00      	nop
 8001878:	bf00      	nop
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	bd90      	pop	{r4, r7, pc}

08001880 <OLED_DrawBitmap>:
  * @brief  Draw bitmap image (128x64)
  * @param  bitmap: Pointer to bitmap data (1024 bytes)
  * @retval None
  */
static void OLED_DrawBitmap(const uint8_t* bitmap)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
    memcpy(oled_buffer, bitmap, OLED_BUFFER_SIZE);
 8001888:	4a06      	ldr	r2, [pc, #24]	@ (80018a4 <OLED_DrawBitmap+0x24>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001894:	461a      	mov	r2, r3
 8001896:	f009 faf5 	bl	800ae84 <memcpy>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000224 	.word	0x20000224

080018a8 <OLED_ShowSplashScreen>:
/**
  * @brief  Show splash screen with messages
  * @retval None
  */
void OLED_ShowSplashScreen(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
    // Screen 1:
    OLED_Clear();
 80018ac:	f7ff fe1e 	bl	80014ec <OLED_Clear>
    OLED_DrawBitmap(logo_aldzama);
 80018b0:	4810      	ldr	r0, [pc, #64]	@ (80018f4 <OLED_ShowSplashScreen+0x4c>)
 80018b2:	f7ff ffe5 	bl	8001880 <OLED_DrawBitmap>
    OLED_Update();
 80018b6:	f7ff fe2f 	bl	8001518 <OLED_Update>
    HAL_Delay(2000);
 80018ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018be:	f000 ff69 	bl	8002794 <HAL_Delay>

    // Screen 2:
    OLED_Clear();
 80018c2:	f7ff fe13 	bl	80014ec <OLED_Clear>
    OLED_DrawBitmap(semangat);
 80018c6:	480c      	ldr	r0, [pc, #48]	@ (80018f8 <OLED_ShowSplashScreen+0x50>)
 80018c8:	f7ff ffda 	bl	8001880 <OLED_DrawBitmap>
    OLED_Update();
 80018cc:	f7ff fe24 	bl	8001518 <OLED_Update>
    HAL_Delay(1000);
 80018d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018d4:	f000 ff5e 	bl	8002794 <HAL_Delay>

    // Screen 3:
    OLED_Clear();
 80018d8:	f7ff fe08 	bl	80014ec <OLED_Clear>
    OLED_DrawBitmap(safety);
 80018dc:	4807      	ldr	r0, [pc, #28]	@ (80018fc <OLED_ShowSplashScreen+0x54>)
 80018de:	f7ff ffcf 	bl	8001880 <OLED_DrawBitmap>
    OLED_Update();
 80018e2:	f7ff fe19 	bl	8001518 <OLED_Update>
    HAL_Delay(1000);
 80018e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018ea:	f000 ff53 	bl	8002794 <HAL_Delay>
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	0800bcc0 	.word	0x0800bcc0
 80018f8:	0800c0c0 	.word	0x0800c0c0
 80018fc:	0800c4c0 	.word	0x0800c4c0

08001900 <OLED_ShowModeScreen>:
  * @param  s2_hold_progress: S2_1 hold progress counter
  * @param  s1_hold_progress: S1_1 hold progress counter (motor starting)
  * @retval None
  */
void OLED_ShowModeScreen(uint8_t s5_1, uint8_t s5_2, const uint8_t* joystick_data, uint8_t sleep_mode, uint8_t safety_ok, uint8_t motor_starting_phase, uint8_t s2_hold_progress, uint8_t s1_hold_progress)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b09e      	sub	sp, #120	@ 0x78
 8001904:	af02      	add	r7, sp, #8
 8001906:	603a      	str	r2, [r7, #0]
 8001908:	461a      	mov	r2, r3
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
 800190e:	460b      	mov	r3, r1
 8001910:	71bb      	strb	r3, [r7, #6]
 8001912:	4613      	mov	r3, r2
 8001914:	717b      	strb	r3, [r7, #5]
    OLED_Clear();
 8001916:	f7ff fde9 	bl	80014ec <OLED_Clear>

    // Title
    OLED_SetCursor(10, 0);
 800191a:	2100      	movs	r1, #0
 800191c:	200a      	movs	r0, #10
 800191e:	f7ff fe19 	bl	8001554 <OLED_SetCursor>
    OLED_WriteString("DEMOLITION ROBOT", FONT_SIZE_NORMAL);
 8001922:	2101      	movs	r1, #1
 8001924:	48cb      	ldr	r0, [pc, #812]	@ (8001c54 <OLED_ShowModeScreen+0x354>)
 8001926:	f7ff feb3 	bl	8001690 <OLED_WriteString>

    // Draw separator line
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 800192a:	2300      	movs	r3, #0
 800192c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8001930:	e00b      	b.n	800194a <OLED_ShowModeScreen+0x4a>
    {
        OLED_DrawPixel(i, 10, true);
 8001932:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001936:	2201      	movs	r2, #1
 8001938:	210a      	movs	r1, #10
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fec2 	bl	80016c4 <OLED_DrawPixel>
    for (uint8_t i = 0; i < OLED_WIDTH; i++)
 8001940:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001944:	3301      	adds	r3, #1
 8001946:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800194a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800194e:	2b00      	cmp	r3, #0
 8001950:	daef      	bge.n	8001932 <OLED_ShowModeScreen+0x32>
    }

    // ========================================================================
    // SLEEP MODE - Emergency Display (Highest Priority)
    // ========================================================================
    if (sleep_mode)
 8001952:	797b      	ldrb	r3, [r7, #5]
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 80c5 	beq.w	8001ae4 <OLED_ShowModeScreen+0x1e4>
    {
        // Draw warning box
        OLED_DrawRect(5, 18, 118, 40);
 800195a:	2328      	movs	r3, #40	@ 0x28
 800195c:	2276      	movs	r2, #118	@ 0x76
 800195e:	2112      	movs	r1, #18
 8001960:	2005      	movs	r0, #5
 8001962:	f7ff ff03 	bl	800176c <OLED_DrawRect>
        OLED_DrawRect(6, 19, 116, 38);  // Double border for emphasis
 8001966:	2326      	movs	r3, #38	@ 0x26
 8001968:	2274      	movs	r2, #116	@ 0x74
 800196a:	2113      	movs	r1, #19
 800196c:	2006      	movs	r0, #6
 800196e:	f7ff fefd 	bl	800176c <OLED_DrawRect>

        // Display SLEEP MODE status
        OLED_SetCursor(18, 24);
 8001972:	2118      	movs	r1, #24
 8001974:	2012      	movs	r0, #18
 8001976:	f7ff fded 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString("** SLEEP MODE **", FONT_SIZE_NORMAL);
 800197a:	2101      	movs	r1, #1
 800197c:	48b6      	ldr	r0, [pc, #728]	@ (8001c58 <OLED_ShowModeScreen+0x358>)
 800197e:	f7ff fe87 	bl	8001690 <OLED_WriteString>

        if (motor_starting_phase)
 8001982:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8001986:	2b00      	cmp	r3, #0
 8001988:	d042      	beq.n	8001a10 <OLED_ShowModeScreen+0x110>
        {
            // Motor starting phase - show S1_1 hold progress for motor start
            if (s1_hold_progress > 0)
 800198a:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800198e:	2b00      	cmp	r3, #0
 8001990:	d02d      	beq.n	80019ee <OLED_ShowModeScreen+0xee>
            {
                // S1_1 is being held - show motor starting progress
                char progress_text[24];
                uint8_t percent = (s1_hold_progress * 100) / 20;  // 20 = S1_1_HOLD_REQUIRED
 8001992:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8001996:	461a      	mov	r2, r3
 8001998:	0092      	lsls	r2, r2, #2
 800199a:	4413      	add	r3, r2
 800199c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                snprintf(progress_text, sizeof(progress_text), "Motor Start: %d%%", percent);
 80019a0:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80019a4:	f107 0020 	add.w	r0, r7, #32
 80019a8:	4aac      	ldr	r2, [pc, #688]	@ (8001c5c <OLED_ShowModeScreen+0x35c>)
 80019aa:	2118      	movs	r1, #24
 80019ac:	f009 fa08 	bl	800adc0 <sniprintf>

                OLED_SetCursor(20, 32);
 80019b0:	2120      	movs	r1, #32
 80019b2:	2014      	movs	r0, #20
 80019b4:	f7ff fdce 	bl	8001554 <OLED_SetCursor>
                OLED_WriteString(progress_text, FONT_SIZE_NORMAL);
 80019b8:	f107 0320 	add.w	r3, r7, #32
 80019bc:	2101      	movs	r1, #1
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff fe66 	bl	8001690 <OLED_WriteString>

                // Draw progress bar
                uint8_t bar_width = (s1_hold_progress * 100) / 20;  // 0-100 pixels
 80019c4:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 80019c8:	461a      	mov	r2, r3
 80019ca:	0092      	lsls	r2, r2, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                OLED_DrawRect(14, 44, 100, 10);  // Progress bar outline
 80019d2:	230a      	movs	r3, #10
 80019d4:	2264      	movs	r2, #100	@ 0x64
 80019d6:	212c      	movs	r1, #44	@ 0x2c
 80019d8:	200e      	movs	r0, #14
 80019da:	f7ff fec7 	bl	800176c <OLED_DrawRect>
                OLED_FillRect(15, 45, bar_width, 8);  // Filled portion
 80019de:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 80019e2:	2308      	movs	r3, #8
 80019e4:	212d      	movs	r1, #45	@ 0x2d
 80019e6:	200f      	movs	r0, #15
 80019e8:	f7ff ff16 	bl	8001818 <OLED_FillRect>

            OLED_SetCursor(5, 56);
            OLED_WriteString("S1,S2_2,S4,S5 OFF", FONT_SIZE_SMALL);
        }

        return;  // Exit early - don't show normal mode info
 80019ec:	e30b      	b.n	8002006 <OLED_ShowModeScreen+0x706>
                OLED_SetCursor(18, 36);
 80019ee:	2124      	movs	r1, #36	@ 0x24
 80019f0:	2012      	movs	r0, #18
 80019f2:	f7ff fdaf 	bl	8001554 <OLED_SetCursor>
                OLED_WriteString("Safety Passed", FONT_SIZE_NORMAL);
 80019f6:	2101      	movs	r1, #1
 80019f8:	4899      	ldr	r0, [pc, #612]	@ (8001c60 <OLED_ShowModeScreen+0x360>)
 80019fa:	f7ff fe49 	bl	8001690 <OLED_WriteString>
                OLED_SetCursor(10, 48);
 80019fe:	2130      	movs	r1, #48	@ 0x30
 8001a00:	200a      	movs	r0, #10
 8001a02:	f7ff fda7 	bl	8001554 <OLED_SetCursor>
                OLED_WriteString("Hold S1 DOWN", FONT_SIZE_NORMAL);
 8001a06:	2101      	movs	r1, #1
 8001a08:	4896      	ldr	r0, [pc, #600]	@ (8001c64 <OLED_ShowModeScreen+0x364>)
 8001a0a:	f7ff fe41 	bl	8001690 <OLED_WriteString>
        return;  // Exit early - don't show normal mode info
 8001a0e:	e2fa      	b.n	8002006 <OLED_ShowModeScreen+0x706>
        else if (safety_ok)
 8001a10:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d044      	beq.n	8001aa2 <OLED_ShowModeScreen+0x1a2>
            if (s2_hold_progress > 0)
 8001a18:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d02f      	beq.n	8001a80 <OLED_ShowModeScreen+0x180>
                uint8_t percent = (s2_hold_progress * 100) / 5;  // 5 = S2_1_HOLD_REQUIRED (0.5 sec)
 8001a20:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8001a24:	461a      	mov	r2, r3
 8001a26:	0092      	lsls	r2, r2, #2
 8001a28:	4413      	add	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                snprintf(progress_text, sizeof(progress_text), "Holding: %d%%", percent);
 8001a30:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001a34:	f107 000c 	add.w	r0, r7, #12
 8001a38:	4a8b      	ldr	r2, [pc, #556]	@ (8001c68 <OLED_ShowModeScreen+0x368>)
 8001a3a:	2114      	movs	r1, #20
 8001a3c:	f009 f9c0 	bl	800adc0 <sniprintf>
                OLED_SetCursor(28, 32);
 8001a40:	2120      	movs	r1, #32
 8001a42:	201c      	movs	r0, #28
 8001a44:	f7ff fd86 	bl	8001554 <OLED_SetCursor>
                OLED_WriteString(progress_text, FONT_SIZE_NORMAL);
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fe1e 	bl	8001690 <OLED_WriteString>
                uint8_t bar_width = (s2_hold_progress * 100) / 5;  // 0-100 pixels
 8001a54:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8001a58:	461a      	mov	r2, r3
 8001a5a:	0092      	lsls	r2, r2, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
                OLED_DrawRect(14, 44, 100, 10);  // Progress bar outline
 8001a64:	230a      	movs	r3, #10
 8001a66:	2264      	movs	r2, #100	@ 0x64
 8001a68:	212c      	movs	r1, #44	@ 0x2c
 8001a6a:	200e      	movs	r0, #14
 8001a6c:	f7ff fe7e 	bl	800176c <OLED_DrawRect>
                OLED_FillRect(15, 45, bar_width, 8);  // Filled portion
 8001a70:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8001a74:	2308      	movs	r3, #8
 8001a76:	212d      	movs	r1, #45	@ 0x2d
 8001a78:	200f      	movs	r0, #15
 8001a7a:	f7ff fecd 	bl	8001818 <OLED_FillRect>
        return;  // Exit early - don't show normal mode info
 8001a7e:	e2c2      	b.n	8002006 <OLED_ShowModeScreen+0x706>
                OLED_SetCursor(8, 36);
 8001a80:	2124      	movs	r1, #36	@ 0x24
 8001a82:	2008      	movs	r0, #8
 8001a84:	f7ff fd66 	bl	8001554 <OLED_SetCursor>
                OLED_WriteString("Controls Centered", FONT_SIZE_NORMAL);
 8001a88:	2101      	movs	r1, #1
 8001a8a:	4878      	ldr	r0, [pc, #480]	@ (8001c6c <OLED_ShowModeScreen+0x36c>)
 8001a8c:	f7ff fe00 	bl	8001690 <OLED_WriteString>
                OLED_SetCursor(15, 48);
 8001a90:	2130      	movs	r1, #48	@ 0x30
 8001a92:	200f      	movs	r0, #15
 8001a94:	f7ff fd5e 	bl	8001554 <OLED_SetCursor>
                OLED_WriteString("Hold S2 UP", FONT_SIZE_NORMAL);
 8001a98:	2101      	movs	r1, #1
 8001a9a:	4875      	ldr	r0, [pc, #468]	@ (8001c70 <OLED_ShowModeScreen+0x370>)
 8001a9c:	f7ff fdf8 	bl	8001690 <OLED_WriteString>
        return;  // Exit early - don't show normal mode info
 8001aa0:	e2b1      	b.n	8002006 <OLED_ShowModeScreen+0x706>
            OLED_SetCursor(5, 32);
 8001aa2:	2120      	movs	r1, #32
 8001aa4:	2005      	movs	r0, #5
 8001aa6:	f7ff fd55 	bl	8001554 <OLED_SetCursor>
            OLED_WriteString("Center Joysticks", FONT_SIZE_SMALL);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4871      	ldr	r0, [pc, #452]	@ (8001c74 <OLED_ShowModeScreen+0x374>)
 8001aae:	f7ff fdef 	bl	8001690 <OLED_WriteString>
            OLED_SetCursor(5, 40);
 8001ab2:	2128      	movs	r1, #40	@ 0x28
 8001ab4:	2005      	movs	r0, #5
 8001ab6:	f7ff fd4d 	bl	8001554 <OLED_SetCursor>
            OLED_WriteString("Set R1 & R8 to 0", FONT_SIZE_SMALL);
 8001aba:	2100      	movs	r1, #0
 8001abc:	486e      	ldr	r0, [pc, #440]	@ (8001c78 <OLED_ShowModeScreen+0x378>)
 8001abe:	f7ff fde7 	bl	8001690 <OLED_WriteString>
            OLED_SetCursor(5, 48);
 8001ac2:	2130      	movs	r1, #48	@ 0x30
 8001ac4:	2005      	movs	r0, #5
 8001ac6:	f7ff fd45 	bl	8001554 <OLED_SetCursor>
            OLED_WriteString("Release S0 Button", FONT_SIZE_SMALL);
 8001aca:	2100      	movs	r1, #0
 8001acc:	486b      	ldr	r0, [pc, #428]	@ (8001c7c <OLED_ShowModeScreen+0x37c>)
 8001ace:	f7ff fddf 	bl	8001690 <OLED_WriteString>
            OLED_SetCursor(5, 56);
 8001ad2:	2138      	movs	r1, #56	@ 0x38
 8001ad4:	2005      	movs	r0, #5
 8001ad6:	f7ff fd3d 	bl	8001554 <OLED_SetCursor>
            OLED_WriteString("S1,S2_2,S4,S5 OFF", FONT_SIZE_SMALL);
 8001ada:	2100      	movs	r1, #0
 8001adc:	4868      	ldr	r0, [pc, #416]	@ (8001c80 <OLED_ShowModeScreen+0x380>)
 8001ade:	f7ff fdd7 	bl	8001690 <OLED_WriteString>
 8001ae2:	e290      	b.n	8002006 <OLED_ShowModeScreen+0x706>
    }

    // Extract joystick values
    uint8_t left_x = joystick_data[0];
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
    uint8_t left_y = joystick_data[1];
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	3301      	adds	r3, #1
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
    uint8_t right_x = joystick_data[2];
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	3302      	adds	r3, #2
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
    uint8_t right_y = joystick_data[3];
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	3303      	adds	r3, #3
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    // Determine mode
    const char *mode_name;
    char line_buffer[24];

    if (s5_1 == 0 && s5_2 == 0)
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f040 812c 	bne.w	8001d6a <OLED_ShowModeScreen+0x46a>
 8001b12:	79bb      	ldrb	r3, [r7, #6]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f040 8128 	bne.w	8001d6a <OLED_ShowModeScreen+0x46a>
    {
        // Mode UPPER - Excavator
        mode_name = "MODE: UPPER";
 8001b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8001c84 <OLED_ShowModeScreen+0x384>)
 8001b1c:	667b      	str	r3, [r7, #100]	@ 0x64

        OLED_SetCursor(20, 8);
 8001b1e:	2108      	movs	r1, #8
 8001b20:	2014      	movs	r0, #20
 8001b22:	f7ff fd17 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_SMALL);
 8001b26:	2100      	movs	r1, #0
 8001b28:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001b2a:	f7ff fdb1 	bl	8001690 <OLED_WriteString>

        // Calculate UP/DOWN percentages for all cylinders
        // CYL1: Not used in UPPER mode - always 0%

        // CYL2: right_y < 127 = UP, right_y > 127 = DOWN
        uint8_t c2_up = (right_y < 127) ? ((127 - right_y) * 100) / 127 : 0;
 8001b2e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001b32:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b34:	d80f      	bhi.n	8001b56 <OLED_ShowModeScreen+0x256>
 8001b36:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001b3a:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001b3e:	2264      	movs	r2, #100	@ 0x64
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	4a50      	ldr	r2, [pc, #320]	@ (8001c88 <OLED_ShowModeScreen+0x388>)
 8001b46:	fb82 1203 	smull	r1, r2, r2, r3
 8001b4a:	441a      	add	r2, r3
 8001b4c:	1192      	asrs	r2, r2, #6
 8001b4e:	17db      	asrs	r3, r3, #31
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	e000      	b.n	8001b58 <OLED_ShowModeScreen+0x258>
 8001b56:	2300      	movs	r3, #0
 8001b58:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
        uint8_t c2_dn = (right_y > 127) ? ((right_y - 127) * 100) / 128 : 0;
 8001b5c:	f997 306b 	ldrsb.w	r3, [r7, #107]	@ 0x6b
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	da0b      	bge.n	8001b7c <OLED_ShowModeScreen+0x27c>
 8001b64:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001b68:	3b7f      	subs	r3, #127	@ 0x7f
 8001b6a:	2264      	movs	r2, #100	@ 0x64
 8001b6c:	fb02 f303 	mul.w	r3, r2, r3
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	da00      	bge.n	8001b76 <OLED_ShowModeScreen+0x276>
 8001b74:	337f      	adds	r3, #127	@ 0x7f
 8001b76:	11db      	asrs	r3, r3, #7
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	e000      	b.n	8001b7e <OLED_ShowModeScreen+0x27e>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62

        // CYL3: left_y < 127 = DOWN, left_y > 127 = UP
        uint8_t c3_up = (left_y > 127) ? ((left_y - 127) * 100) / 128 : 0;
 8001b82:	f997 306d 	ldrsb.w	r3, [r7, #109]	@ 0x6d
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	da0b      	bge.n	8001ba2 <OLED_ShowModeScreen+0x2a2>
 8001b8a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001b8e:	3b7f      	subs	r3, #127	@ 0x7f
 8001b90:	2264      	movs	r2, #100	@ 0x64
 8001b92:	fb02 f303 	mul.w	r3, r2, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	da00      	bge.n	8001b9c <OLED_ShowModeScreen+0x29c>
 8001b9a:	337f      	adds	r3, #127	@ 0x7f
 8001b9c:	11db      	asrs	r3, r3, #7
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	e000      	b.n	8001ba4 <OLED_ShowModeScreen+0x2a4>
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
        uint8_t c3_dn = (left_y < 127) ? ((127 - left_y) * 100) / 127 : 0;
 8001ba8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001bac:	2b7e      	cmp	r3, #126	@ 0x7e
 8001bae:	d80f      	bhi.n	8001bd0 <OLED_ShowModeScreen+0x2d0>
 8001bb0:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001bb4:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001bb8:	2264      	movs	r2, #100	@ 0x64
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	4a32      	ldr	r2, [pc, #200]	@ (8001c88 <OLED_ShowModeScreen+0x388>)
 8001bc0:	fb82 1203 	smull	r1, r2, r2, r3
 8001bc4:	441a      	add	r2, r3
 8001bc6:	1192      	asrs	r2, r2, #6
 8001bc8:	17db      	asrs	r3, r3, #31
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	e000      	b.n	8001bd2 <OLED_ShowModeScreen+0x2d2>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60

        // CYL4: right_x < 127 = DOWN, right_x > 127 = UP (reversed!)
        uint8_t c4_up = (right_x > 127) ? ((right_x - 127) * 100) / 128 : 0;
 8001bd6:	f997 306c 	ldrsb.w	r3, [r7, #108]	@ 0x6c
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	da0b      	bge.n	8001bf6 <OLED_ShowModeScreen+0x2f6>
 8001bde:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001be2:	3b7f      	subs	r3, #127	@ 0x7f
 8001be4:	2264      	movs	r2, #100	@ 0x64
 8001be6:	fb02 f303 	mul.w	r3, r2, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	da00      	bge.n	8001bf0 <OLED_ShowModeScreen+0x2f0>
 8001bee:	337f      	adds	r3, #127	@ 0x7f
 8001bf0:	11db      	asrs	r3, r3, #7
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	e000      	b.n	8001bf8 <OLED_ShowModeScreen+0x2f8>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        uint8_t c4_dn = (right_x < 127) ? ((127 - right_x) * 100) / 127 : 0;
 8001bfc:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001c00:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c02:	d80f      	bhi.n	8001c24 <OLED_ShowModeScreen+0x324>
 8001c04:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001c08:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001c0c:	2264      	movs	r2, #100	@ 0x64
 8001c0e:	fb02 f303 	mul.w	r3, r2, r3
 8001c12:	4a1d      	ldr	r2, [pc, #116]	@ (8001c88 <OLED_ShowModeScreen+0x388>)
 8001c14:	fb82 1203 	smull	r1, r2, r2, r3
 8001c18:	441a      	add	r2, r3
 8001c1a:	1192      	asrs	r2, r2, #6
 8001c1c:	17db      	asrs	r3, r3, #31
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	e000      	b.n	8001c26 <OLED_ShowModeScreen+0x326>
 8001c24:	2300      	movs	r3, #0
 8001c26:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e

        // SLEW: left_x < 127 = CCW, left_x > 127 = CW
        uint8_t slew_ccw = (left_x < 127) ? ((127 - left_x) * 100) / 127 : 0;
 8001c2a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001c2e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001c30:	d82c      	bhi.n	8001c8c <OLED_ShowModeScreen+0x38c>
 8001c32:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001c36:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001c3a:	2264      	movs	r2, #100	@ 0x64
 8001c3c:	fb02 f303 	mul.w	r3, r2, r3
 8001c40:	4a11      	ldr	r2, [pc, #68]	@ (8001c88 <OLED_ShowModeScreen+0x388>)
 8001c42:	fb82 1203 	smull	r1, r2, r2, r3
 8001c46:	441a      	add	r2, r3
 8001c48:	1192      	asrs	r2, r2, #6
 8001c4a:	17db      	asrs	r3, r3, #31
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	e01d      	b.n	8001c8e <OLED_ShowModeScreen+0x38e>
 8001c52:	bf00      	nop
 8001c54:	0800b864 	.word	0x0800b864
 8001c58:	0800b878 	.word	0x0800b878
 8001c5c:	0800b88c 	.word	0x0800b88c
 8001c60:	0800b8a0 	.word	0x0800b8a0
 8001c64:	0800b8b0 	.word	0x0800b8b0
 8001c68:	0800b8c0 	.word	0x0800b8c0
 8001c6c:	0800b8d0 	.word	0x0800b8d0
 8001c70:	0800b8e4 	.word	0x0800b8e4
 8001c74:	0800b8f0 	.word	0x0800b8f0
 8001c78:	0800b904 	.word	0x0800b904
 8001c7c:	0800b918 	.word	0x0800b918
 8001c80:	0800b92c 	.word	0x0800b92c
 8001c84:	0800b940 	.word	0x0800b940
 8001c88:	81020409 	.word	0x81020409
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        uint8_t slew_cw = (left_x > 127) ? ((left_x - 127) * 100) / 128 : 0;
 8001c92:	f997 306e 	ldrsb.w	r3, [r7, #110]	@ 0x6e
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	da0b      	bge.n	8001cb2 <OLED_ShowModeScreen+0x3b2>
 8001c9a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001c9e:	3b7f      	subs	r3, #127	@ 0x7f
 8001ca0:	2264      	movs	r2, #100	@ 0x64
 8001ca2:	fb02 f303 	mul.w	r3, r2, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	da00      	bge.n	8001cac <OLED_ShowModeScreen+0x3ac>
 8001caa:	337f      	adds	r3, #127	@ 0x7f
 8001cac:	11db      	asrs	r3, r3, #7
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	e000      	b.n	8001cb4 <OLED_ShowModeScreen+0x3b4>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c

        // Display format: "CYL X UP=XX% DOWN=XX%"
        OLED_SetCursor(0, 16);
 8001cb8:	2110      	movs	r1, #16
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f7ff fc4a 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL2 UP=%d%% DOWN=%d%%", c2_up, c2_dn);
 8001cc0:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8001cc4:	f897 3062 	ldrb.w	r3, [r7, #98]	@ 0x62
 8001cc8:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001ccc:	9300      	str	r3, [sp, #0]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	4ace      	ldr	r2, [pc, #824]	@ (800200c <OLED_ShowModeScreen+0x70c>)
 8001cd2:	2118      	movs	r1, #24
 8001cd4:	f009 f874 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001cd8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fcd6 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(0, 24);
 8001ce4:	2118      	movs	r1, #24
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f7ff fc34 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL3 UP=%d%% DOWN=%d%%", c3_up, c3_dn);
 8001cec:	f897 2061 	ldrb.w	r2, [r7, #97]	@ 0x61
 8001cf0:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001cf4:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	4ac4      	ldr	r2, [pc, #784]	@ (8002010 <OLED_ShowModeScreen+0x710>)
 8001cfe:	2118      	movs	r1, #24
 8001d00:	f009 f85e 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001d04:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fcc0 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(0, 32);
 8001d10:	2120      	movs	r1, #32
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7ff fc1e 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "CYL4 UP=%d%% DOWN=%d%%", c4_up, c4_dn);
 8001d18:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001d1c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8001d20:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	4613      	mov	r3, r2
 8001d28:	4aba      	ldr	r2, [pc, #744]	@ (8002014 <OLED_ShowModeScreen+0x714>)
 8001d2a:	2118      	movs	r1, #24
 8001d2c:	f009 f848 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001d30:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fcaa 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(0, 40);
 8001d3c:	2128      	movs	r1, #40	@ 0x28
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f7ff fc08 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "SLEW CCW=%d%% CW=%d%%", slew_ccw, slew_cw);
 8001d44:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8001d48:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001d4c:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	4613      	mov	r3, r2
 8001d54:	4ab0      	ldr	r2, [pc, #704]	@ (8002018 <OLED_ShowModeScreen+0x718>)
 8001d56:	2118      	movs	r1, #24
 8001d58:	f009 f832 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001d5c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fc94 	bl	8001690 <OLED_WriteString>
    {
 8001d68:	e14d      	b.n	8002006 <OLED_ShowModeScreen+0x706>
    }
    else if (s5_1 == 1 && s5_2 == 0)
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d11d      	bne.n	8001dac <OLED_ShowModeScreen+0x4ac>
 8001d70:	79bb      	ldrb	r3, [r7, #6]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d11a      	bne.n	8001dac <OLED_ShowModeScreen+0x4ac>
    {
        // Mode DUAL - Reserved
        mode_name = "MODE: DUAL";
 8001d76:	4ba9      	ldr	r3, [pc, #676]	@ (800201c <OLED_ShowModeScreen+0x71c>)
 8001d78:	667b      	str	r3, [r7, #100]	@ 0x64

        OLED_SetCursor(25, 14);
 8001d7a:	210e      	movs	r1, #14
 8001d7c:	2019      	movs	r0, #25
 8001d7e:	f7ff fbe9 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001d82:	2101      	movs	r1, #1
 8001d84:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001d86:	f7ff fc83 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(20, 32);
 8001d8a:	2120      	movs	r1, #32
 8001d8c:	2014      	movs	r0, #20
 8001d8e:	f7ff fbe1 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString("Reserved for", FONT_SIZE_NORMAL);
 8001d92:	2101      	movs	r1, #1
 8001d94:	48a2      	ldr	r0, [pc, #648]	@ (8002020 <OLED_ShowModeScreen+0x720>)
 8001d96:	f7ff fc7b 	bl	8001690 <OLED_WriteString>
        OLED_SetCursor(25, 44);
 8001d9a:	212c      	movs	r1, #44	@ 0x2c
 8001d9c:	2019      	movs	r0, #25
 8001d9e:	f7ff fbd9 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString("Future Use", FONT_SIZE_NORMAL);
 8001da2:	2101      	movs	r1, #1
 8001da4:	489f      	ldr	r0, [pc, #636]	@ (8002024 <OLED_ShowModeScreen+0x724>)
 8001da6:	f7ff fc73 	bl	8001690 <OLED_WriteString>
 8001daa:	e12c      	b.n	8002006 <OLED_ShowModeScreen+0x706>
    }
    else if (s5_1 == 0 && s5_2 == 1)
 8001dac:	79fb      	ldrb	r3, [r7, #7]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f040 810f 	bne.w	8001fd2 <OLED_ShowModeScreen+0x6d2>
 8001db4:	79bb      	ldrb	r3, [r7, #6]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	f040 810b 	bne.w	8001fd2 <OLED_ShowModeScreen+0x6d2>
    {
        // Mode LOWER - Mobility
        mode_name = "MODE: LOWER";
 8001dbc:	4b9a      	ldr	r3, [pc, #616]	@ (8002028 <OLED_ShowModeScreen+0x728>)
 8001dbe:	667b      	str	r3, [r7, #100]	@ 0x64

        OLED_SetCursor(20, 8);
 8001dc0:	2108      	movs	r1, #8
 8001dc2:	2014      	movs	r0, #20
 8001dc4:	f7ff fbc6 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_SMALL);
 8001dc8:	2100      	movs	r1, #0
 8001dca:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001dcc:	f7ff fc60 	bl	8001690 <OLED_WriteString>

        // Calculate Forward/Backward and Up/Down percentages
        // TRACK LEFT: left_y < 127 = Backward, left_y > 127 = Forward
        uint8_t tl_fwd = (left_y > 127) ? ((left_y - 127) * 100) / 128 : 0;
 8001dd0:	f997 306d 	ldrsb.w	r3, [r7, #109]	@ 0x6d
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	da0b      	bge.n	8001df0 <OLED_ShowModeScreen+0x4f0>
 8001dd8:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ddc:	3b7f      	subs	r3, #127	@ 0x7f
 8001dde:	2264      	movs	r2, #100	@ 0x64
 8001de0:	fb02 f303 	mul.w	r3, r2, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	da00      	bge.n	8001dea <OLED_ShowModeScreen+0x4ea>
 8001de8:	337f      	adds	r3, #127	@ 0x7f
 8001dea:	11db      	asrs	r3, r3, #7
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	e000      	b.n	8001df2 <OLED_ShowModeScreen+0x4f2>
 8001df0:	2300      	movs	r3, #0
 8001df2:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        uint8_t tl_bwd = (left_y < 127) ? ((127 - left_y) * 100) / 127 : 0;
 8001df6:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001dfa:	2b7e      	cmp	r3, #126	@ 0x7e
 8001dfc:	d80f      	bhi.n	8001e1e <OLED_ShowModeScreen+0x51e>
 8001dfe:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e02:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001e06:	2264      	movs	r2, #100	@ 0x64
 8001e08:	fb02 f303 	mul.w	r3, r2, r3
 8001e0c:	4a87      	ldr	r2, [pc, #540]	@ (800202c <OLED_ShowModeScreen+0x72c>)
 8001e0e:	fb82 1203 	smull	r1, r2, r2, r3
 8001e12:	441a      	add	r2, r3
 8001e14:	1192      	asrs	r2, r2, #6
 8001e16:	17db      	asrs	r3, r3, #31
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	e000      	b.n	8001e20 <OLED_ShowModeScreen+0x520>
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

        // TRACK RIGHT: right_y < 127 = Backward, right_y > 127 = Forward
        uint8_t tr_fwd = (right_y > 127) ? ((right_y - 127) * 100) / 128 : 0;
 8001e24:	f997 306b 	ldrsb.w	r3, [r7, #107]	@ 0x6b
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	da0b      	bge.n	8001e44 <OLED_ShowModeScreen+0x544>
 8001e2c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001e30:	3b7f      	subs	r3, #127	@ 0x7f
 8001e32:	2264      	movs	r2, #100	@ 0x64
 8001e34:	fb02 f303 	mul.w	r3, r2, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	da00      	bge.n	8001e3e <OLED_ShowModeScreen+0x53e>
 8001e3c:	337f      	adds	r3, #127	@ 0x7f
 8001e3e:	11db      	asrs	r3, r3, #7
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	e000      	b.n	8001e46 <OLED_ShowModeScreen+0x546>
 8001e44:	2300      	movs	r3, #0
 8001e46:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
        uint8_t tr_bwd = (right_y < 127) ? ((127 - right_y) * 100) / 127 : 0;
 8001e4a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001e4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001e50:	d80f      	bhi.n	8001e72 <OLED_ShowModeScreen+0x572>
 8001e52:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001e56:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001e5a:	2264      	movs	r2, #100	@ 0x64
 8001e5c:	fb02 f303 	mul.w	r3, r2, r3
 8001e60:	4a72      	ldr	r2, [pc, #456]	@ (800202c <OLED_ShowModeScreen+0x72c>)
 8001e62:	fb82 1203 	smull	r1, r2, r2, r3
 8001e66:	441a      	add	r2, r3
 8001e68:	1192      	asrs	r2, r2, #6
 8001e6a:	17db      	asrs	r3, r3, #31
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	e000      	b.n	8001e74 <OLED_ShowModeScreen+0x574>
 8001e72:	2300      	movs	r3, #0
 8001e74:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

        // OUT LEFT: left_x < 127 = Down, left_x > 127 = Up
        uint8_t ol_up = (left_x > 127) ? ((left_x - 127) * 100) / 128 : 0;
 8001e78:	f997 306e 	ldrsb.w	r3, [r7, #110]	@ 0x6e
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	da0b      	bge.n	8001e98 <OLED_ShowModeScreen+0x598>
 8001e80:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001e84:	3b7f      	subs	r3, #127	@ 0x7f
 8001e86:	2264      	movs	r2, #100	@ 0x64
 8001e88:	fb02 f303 	mul.w	r3, r2, r3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	da00      	bge.n	8001e92 <OLED_ShowModeScreen+0x592>
 8001e90:	337f      	adds	r3, #127	@ 0x7f
 8001e92:	11db      	asrs	r3, r3, #7
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	e000      	b.n	8001e9a <OLED_ShowModeScreen+0x59a>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        uint8_t ol_dn = (left_x < 127) ? ((127 - left_x) * 100) / 127 : 0;
 8001e9e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001ea2:	2b7e      	cmp	r3, #126	@ 0x7e
 8001ea4:	d80f      	bhi.n	8001ec6 <OLED_ShowModeScreen+0x5c6>
 8001ea6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001eaa:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001eae:	2264      	movs	r2, #100	@ 0x64
 8001eb0:	fb02 f303 	mul.w	r3, r2, r3
 8001eb4:	4a5d      	ldr	r2, [pc, #372]	@ (800202c <OLED_ShowModeScreen+0x72c>)
 8001eb6:	fb82 1203 	smull	r1, r2, r2, r3
 8001eba:	441a      	add	r2, r3
 8001ebc:	1192      	asrs	r2, r2, #6
 8001ebe:	17db      	asrs	r3, r3, #31
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	e000      	b.n	8001ec8 <OLED_ShowModeScreen+0x5c8>
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // OUT RIGHT: right_x < 127 = Down, right_x > 127 = Up
        uint8_t or_up = (right_x > 127) ? ((right_x - 127) * 100) / 128 : 0;
 8001ecc:	f997 306c 	ldrsb.w	r3, [r7, #108]	@ 0x6c
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	da0b      	bge.n	8001eec <OLED_ShowModeScreen+0x5ec>
 8001ed4:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001ed8:	3b7f      	subs	r3, #127	@ 0x7f
 8001eda:	2264      	movs	r2, #100	@ 0x64
 8001edc:	fb02 f303 	mul.w	r3, r2, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	da00      	bge.n	8001ee6 <OLED_ShowModeScreen+0x5e6>
 8001ee4:	337f      	adds	r3, #127	@ 0x7f
 8001ee6:	11db      	asrs	r3, r3, #7
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	e000      	b.n	8001eee <OLED_ShowModeScreen+0x5ee>
 8001eec:	2300      	movs	r3, #0
 8001eee:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
        uint8_t or_dn = (right_x < 127) ? ((127 - right_x) * 100) / 127 : 0;
 8001ef2:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001ef6:	2b7e      	cmp	r3, #126	@ 0x7e
 8001ef8:	d80f      	bhi.n	8001f1a <OLED_ShowModeScreen+0x61a>
 8001efa:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8001efe:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001f02:	2264      	movs	r2, #100	@ 0x64
 8001f04:	fb02 f303 	mul.w	r3, r2, r3
 8001f08:	4a48      	ldr	r2, [pc, #288]	@ (800202c <OLED_ShowModeScreen+0x72c>)
 8001f0a:	fb82 1203 	smull	r1, r2, r2, r3
 8001f0e:	441a      	add	r2, r3
 8001f10:	1192      	asrs	r2, r2, #6
 8001f12:	17db      	asrs	r3, r3, #31
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	e000      	b.n	8001f1c <OLED_ShowModeScreen+0x61c>
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

        // Display format
        OLED_SetCursor(0, 16);
 8001f20:	2110      	movs	r1, #16
 8001f22:	2000      	movs	r0, #0
 8001f24:	f7ff fb16 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "TRK L F=%d%% B=%d%%", tl_fwd, tl_bwd);
 8001f28:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 8001f2c:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001f30:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	4613      	mov	r3, r2
 8001f38:	4a3d      	ldr	r2, [pc, #244]	@ (8002030 <OLED_ShowModeScreen+0x730>)
 8001f3a:	2118      	movs	r1, #24
 8001f3c:	f008 ff40 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001f40:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fba2 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(0, 24);
 8001f4c:	2118      	movs	r1, #24
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff fb00 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "TRK R F=%d%% B=%d%%", tr_fwd, tr_bwd);
 8001f54:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 8001f58:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001f5c:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	4613      	mov	r3, r2
 8001f64:	4a33      	ldr	r2, [pc, #204]	@ (8002034 <OLED_ShowModeScreen+0x734>)
 8001f66:	2118      	movs	r1, #24
 8001f68:	f008 ff2a 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001f6c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f70:	2100      	movs	r1, #0
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fb8c 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(0, 32);
 8001f78:	2120      	movs	r1, #32
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f7ff faea 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "OUT L UP=%d%% DOWN=%d%%", ol_up, ol_dn);
 8001f80:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8001f84:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8001f88:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	4a29      	ldr	r2, [pc, #164]	@ (8002038 <OLED_ShowModeScreen+0x738>)
 8001f92:	2118      	movs	r1, #24
 8001f94:	f008 ff14 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001f98:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fb76 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(0, 40);
 8001fa4:	2128      	movs	r1, #40	@ 0x28
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f7ff fad4 	bl	8001554 <OLED_SetCursor>
        snprintf(line_buffer, sizeof(line_buffer), "OUT R UP=%d%% DOWN=%d%%", or_up, or_dn);
 8001fac:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8001fb0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8001fb4:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	4a1f      	ldr	r2, [pc, #124]	@ (800203c <OLED_ShowModeScreen+0x73c>)
 8001fbe:	2118      	movs	r1, #24
 8001fc0:	f008 fefe 	bl	800adc0 <sniprintf>
        OLED_WriteString(line_buffer, FONT_SIZE_SMALL);
 8001fc4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff fb60 	bl	8001690 <OLED_WriteString>
    {
 8001fd0:	e019      	b.n	8002006 <OLED_ShowModeScreen+0x706>
    }
    else
    {
        // Invalid mode
        mode_name = "MODE: INVALID";
 8001fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002040 <OLED_ShowModeScreen+0x740>)
 8001fd4:	667b      	str	r3, [r7, #100]	@ 0x64

        OLED_SetCursor(15, 14);
 8001fd6:	210e      	movs	r1, #14
 8001fd8:	200f      	movs	r0, #15
 8001fda:	f7ff fabb 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString((char*)mode_name, FONT_SIZE_NORMAL);
 8001fde:	2101      	movs	r1, #1
 8001fe0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001fe2:	f7ff fb55 	bl	8001690 <OLED_WriteString>

        OLED_SetCursor(15, 32);
 8001fe6:	2120      	movs	r1, #32
 8001fe8:	200f      	movs	r0, #15
 8001fea:	f7ff fab3 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString("Check Switch", FONT_SIZE_NORMAL);
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4814      	ldr	r0, [pc, #80]	@ (8002044 <OLED_ShowModeScreen+0x744>)
 8001ff2:	f7ff fb4d 	bl	8001690 <OLED_WriteString>
        OLED_SetCursor(10, 44);
 8001ff6:	212c      	movs	r1, #44	@ 0x2c
 8001ff8:	200a      	movs	r0, #10
 8001ffa:	f7ff faab 	bl	8001554 <OLED_SetCursor>
        OLED_WriteString("Configuration", FONT_SIZE_NORMAL);
 8001ffe:	2101      	movs	r1, #1
 8002000:	4811      	ldr	r0, [pc, #68]	@ (8002048 <OLED_ShowModeScreen+0x748>)
 8002002:	f7ff fb45 	bl	8001690 <OLED_WriteString>
    }
}
 8002006:	3770      	adds	r7, #112	@ 0x70
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	0800b94c 	.word	0x0800b94c
 8002010:	0800b964 	.word	0x0800b964
 8002014:	0800b97c 	.word	0x0800b97c
 8002018:	0800b994 	.word	0x0800b994
 800201c:	0800b9ac 	.word	0x0800b9ac
 8002020:	0800b9b8 	.word	0x0800b9b8
 8002024:	0800b9c8 	.word	0x0800b9c8
 8002028:	0800b9d4 	.word	0x0800b9d4
 800202c:	81020409 	.word	0x81020409
 8002030:	0800b9e0 	.word	0x0800b9e0
 8002034:	0800b9f4 	.word	0x0800b9f4
 8002038:	0800ba08 	.word	0x0800ba08
 800203c:	0800ba20 	.word	0x0800ba20
 8002040:	0800ba38 	.word	0x0800ba38
 8002044:	0800ba48 	.word	0x0800ba48
 8002048:	0800ba58 	.word	0x0800ba58

0800204c <OLED_WriteCommand>:
  * @brief  Write command to OLED
  * @param  cmd: Command byte
  * @retval None
  */
static void OLED_WriteCommand(uint8_t cmd)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af02      	add	r7, sp, #8
 8002052:	4603      	mov	r3, r0
 8002054:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2] = {OLED_CMD, cmd};
 8002056:	2300      	movs	r3, #0
 8002058:	733b      	strb	r3, [r7, #12]
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, data, 2, OLED_TIMEOUT);
 800205e:	4b07      	ldr	r3, [pc, #28]	@ (800207c <OLED_WriteCommand+0x30>)
 8002060:	6818      	ldr	r0, [r3, #0]
 8002062:	f107 020c 	add.w	r2, r7, #12
 8002066:	2364      	movs	r3, #100	@ 0x64
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	2302      	movs	r3, #2
 800206c:	2178      	movs	r1, #120	@ 0x78
 800206e:	f001 fc35 	bl	80038dc <HAL_I2C_Master_Transmit>
}
 8002072:	bf00      	nop
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	20000220 	.word	0x20000220

08002080 <OLED_WriteData>:
  * @param  data: Data buffer
  * @param  len: Data length
  * @retval None
  */
static void OLED_WriteData(uint8_t *data, uint16_t len)
{
 8002080:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002084:	b087      	sub	sp, #28
 8002086:	af02      	add	r7, sp, #8
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	460b      	mov	r3, r1
 800208c:	807b      	strh	r3, [r7, #2]
 800208e:	466b      	mov	r3, sp
 8002090:	461e      	mov	r6, r3
    uint8_t buffer[len + 1];
 8002092:	887b      	ldrh	r3, [r7, #2]
 8002094:	1c59      	adds	r1, r3, #1
 8002096:	1e4b      	subs	r3, r1, #1
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	460a      	mov	r2, r1
 800209c:	2300      	movs	r3, #0
 800209e:	4690      	mov	r8, r2
 80020a0:	4699      	mov	r9, r3
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	f04f 0300 	mov.w	r3, #0
 80020aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020b6:	460a      	mov	r2, r1
 80020b8:	2300      	movs	r3, #0
 80020ba:	4614      	mov	r4, r2
 80020bc:	461d      	mov	r5, r3
 80020be:	f04f 0200 	mov.w	r2, #0
 80020c2:	f04f 0300 	mov.w	r3, #0
 80020c6:	00eb      	lsls	r3, r5, #3
 80020c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020cc:	00e2      	lsls	r2, r4, #3
 80020ce:	460b      	mov	r3, r1
 80020d0:	3307      	adds	r3, #7
 80020d2:	08db      	lsrs	r3, r3, #3
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	ebad 0d03 	sub.w	sp, sp, r3
 80020da:	ab02      	add	r3, sp, #8
 80020dc:	3300      	adds	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
    buffer[0] = OLED_DATA;
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2240      	movs	r2, #64	@ 0x40
 80020e4:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data, len);
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	3301      	adds	r3, #1
 80020ea:	887a      	ldrh	r2, [r7, #2]
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f008 fec8 	bl	800ae84 <memcpy>
    HAL_I2C_Master_Transmit(oled_i2c, OLED_I2C_ADDR, buffer, len + 1, OLED_TIMEOUT);
 80020f4:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <OLED_WriteData+0x98>)
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	887b      	ldrh	r3, [r7, #2]
 80020fa:	3301      	adds	r3, #1
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	2264      	movs	r2, #100	@ 0x64
 8002100:	9200      	str	r2, [sp, #0]
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	2178      	movs	r1, #120	@ 0x78
 8002106:	f001 fbe9 	bl	80038dc <HAL_I2C_Master_Transmit>
 800210a:	46b5      	mov	sp, r6
}
 800210c:	bf00      	nop
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002116:	bf00      	nop
 8002118:	20000220 	.word	0x20000220

0800211c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
 8002126:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <HAL_MspInit+0x4c>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212a:	4a0f      	ldr	r2, [pc, #60]	@ (8002168 <HAL_MspInit+0x4c>)
 800212c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002130:	6453      	str	r3, [r2, #68]	@ 0x44
 8002132:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <HAL_MspInit+0x4c>)
 8002134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800213a:	607b      	str	r3, [r7, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	603b      	str	r3, [r7, #0]
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HAL_MspInit+0x4c>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	4a08      	ldr	r2, [pc, #32]	@ (8002168 <HAL_MspInit+0x4c>)
 8002148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800214c:	6413      	str	r3, [r2, #64]	@ 0x40
 800214e:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <HAL_MspInit+0x4c>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002156:	603b      	str	r3, [r7, #0]
 8002158:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800

0800216c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002170:	bf00      	nop
 8002172:	e7fd      	b.n	8002170 <NMI_Handler+0x4>

08002174 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <HardFault_Handler+0x4>

0800217c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <MemManage_Handler+0x4>

08002184 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <BusFault_Handler+0x4>

0800218c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <UsageFault_Handler+0x4>

08002194 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021c2:	f000 fac7 	bl	8002754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <USART1_IRQHandler+0x10>)
 80021d2:	f003 fe63 	bl	8005e9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000628 	.word	0x20000628

080021e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80021e4:	4802      	ldr	r0, [pc, #8]	@ (80021f0 <OTG_FS_IRQHandler+0x10>)
 80021e6:	f002 f816 	bl	8004216 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20001f5c 	.word	0x20001f5c

080021f4 <Switch_Init>:
/**
  * @brief  Initialize switch module
  * @retval None
  */
void Switch_Init(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
    // GPIO sudah diinisialisasi di MX_GPIO_Init()
    // Tidak ada inisialisasi tambahan yang diperlukan
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <Switch_ReadPin>:
  * @param  port: GPIO port (GPIOA, GPIOB, etc)
  * @param  pin: GPIO pin number
  * @retval Pin state (true = pressed/HIGH, false = released/LOW)
  */
bool Switch_ReadPin(GPIO_TypeDef* port, uint16_t pin)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b084      	sub	sp, #16
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
 800220a:	460b      	mov	r3, r1
 800220c:	807b      	strh	r3, [r7, #2]
    GPIO_PinState state = HAL_GPIO_ReadPin(port, pin);
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	4619      	mov	r1, r3
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f001 f9ec 	bl	80035f0 <HAL_GPIO_ReadPin>
 8002218:	4603      	mov	r3, r0
 800221a:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	2b01      	cmp	r3, #1
 8002220:	bf0c      	ite	eq
 8002222:	2301      	moveq	r3, #1
 8002224:	2300      	movne	r3, #0
 8002226:	b2db      	uxtb	r3, r3
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <Switch_Read>:
  * @brief  Read all switch and button states
  * @param  data: Pointer to Switch_Data_t structure
  * @retval None
  */
void Switch_Read(Switch_Data_t* data)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
    // Read Joystick Buttons
    data->joy_left_btn1  = Switch_ReadPin(JOY_LEFT_BTN1_GPIO_Port, JOY_LEFT_BTN1_Pin);
 8002238:	2110      	movs	r1, #16
 800223a:	484e      	ldr	r0, [pc, #312]	@ (8002374 <Switch_Read+0x144>)
 800223c:	f7ff ffe1 	bl	8002202 <Switch_ReadPin>
 8002240:	4603      	mov	r3, r0
 8002242:	4619      	mov	r1, r3
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	7813      	ldrb	r3, [r2, #0]
 8002248:	f361 0300 	bfi	r3, r1, #0, #1
 800224c:	7013      	strb	r3, [r2, #0]
    data->joy_left_btn2  = Switch_ReadPin(JOY_LEFT_BTN2_GPIO_Port, JOY_LEFT_BTN2_Pin);
 800224e:	2120      	movs	r1, #32
 8002250:	4848      	ldr	r0, [pc, #288]	@ (8002374 <Switch_Read+0x144>)
 8002252:	f7ff ffd6 	bl	8002202 <Switch_ReadPin>
 8002256:	4603      	mov	r3, r0
 8002258:	4619      	mov	r1, r3
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	7813      	ldrb	r3, [r2, #0]
 800225e:	f361 0341 	bfi	r3, r1, #1, #1
 8002262:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn1 = Switch_ReadPin(JOY_RIGHT_BTN1_GPIO_Port, JOY_RIGHT_BTN1_Pin);
 8002264:	2101      	movs	r1, #1
 8002266:	4844      	ldr	r0, [pc, #272]	@ (8002378 <Switch_Read+0x148>)
 8002268:	f7ff ffcb 	bl	8002202 <Switch_ReadPin>
 800226c:	4603      	mov	r3, r0
 800226e:	4619      	mov	r1, r3
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	7813      	ldrb	r3, [r2, #0]
 8002274:	f361 0382 	bfi	r3, r1, #2, #1
 8002278:	7013      	strb	r3, [r2, #0]
    data->joy_right_btn2 = Switch_ReadPin(JOY_RIGHT_BTN2_GPIO_Port, JOY_RIGHT_BTN2_Pin);
 800227a:	2102      	movs	r1, #2
 800227c:	483e      	ldr	r0, [pc, #248]	@ (8002378 <Switch_Read+0x148>)
 800227e:	f7ff ffc0 	bl	8002202 <Switch_ReadPin>
 8002282:	4603      	mov	r3, r0
 8002284:	4619      	mov	r1, r3
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	7813      	ldrb	r3, [r2, #0]
 800228a:	f361 03c3 	bfi	r3, r1, #3, #1
 800228e:	7013      	strb	r3, [r2, #0]

    // Read Additional Switches
    data->s0   = Switch_ReadPin(S0_GPIO_Port, S0_Pin);
 8002290:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002294:	4838      	ldr	r0, [pc, #224]	@ (8002378 <Switch_Read+0x148>)
 8002296:	f7ff ffb4 	bl	8002202 <Switch_ReadPin>
 800229a:	4603      	mov	r3, r0
 800229c:	4619      	mov	r1, r3
 800229e:	687a      	ldr	r2, [r7, #4]
 80022a0:	7813      	ldrb	r3, [r2, #0]
 80022a2:	f361 1304 	bfi	r3, r1, #4, #1
 80022a6:	7013      	strb	r3, [r2, #0]
    data->s1_1 = Switch_ReadPin(S1_1_GPIO_Port, S1_1_Pin);
 80022a8:	2110      	movs	r1, #16
 80022aa:	4833      	ldr	r0, [pc, #204]	@ (8002378 <Switch_Read+0x148>)
 80022ac:	f7ff ffa9 	bl	8002202 <Switch_ReadPin>
 80022b0:	4603      	mov	r3, r0
 80022b2:	4619      	mov	r1, r3
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	7813      	ldrb	r3, [r2, #0]
 80022b8:	f361 1345 	bfi	r3, r1, #5, #1
 80022bc:	7013      	strb	r3, [r2, #0]
    data->s1_2 = Switch_ReadPin(S1_2_GPIO_Port, S1_2_Pin);
 80022be:	2120      	movs	r1, #32
 80022c0:	482d      	ldr	r0, [pc, #180]	@ (8002378 <Switch_Read+0x148>)
 80022c2:	f7ff ff9e 	bl	8002202 <Switch_ReadPin>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4619      	mov	r1, r3
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	7813      	ldrb	r3, [r2, #0]
 80022ce:	f361 1386 	bfi	r3, r1, #6, #1
 80022d2:	7013      	strb	r3, [r2, #0]
    data->s2_1 = Switch_ReadPin(S2_1_GPIO_Port, S2_1_Pin);
 80022d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022d8:	4826      	ldr	r0, [pc, #152]	@ (8002374 <Switch_Read+0x144>)
 80022da:	f7ff ff92 	bl	8002202 <Switch_ReadPin>
 80022de:	4603      	mov	r3, r0
 80022e0:	4619      	mov	r1, r3
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	7813      	ldrb	r3, [r2, #0]
 80022e6:	f361 13c7 	bfi	r3, r1, #7, #1
 80022ea:	7013      	strb	r3, [r2, #0]
    data->s2_2 = Switch_ReadPin(S2_2_GPIO_Port, S2_2_Pin);
 80022ec:	2108      	movs	r1, #8
 80022ee:	4822      	ldr	r0, [pc, #136]	@ (8002378 <Switch_Read+0x148>)
 80022f0:	f7ff ff87 	bl	8002202 <Switch_ReadPin>
 80022f4:	4603      	mov	r3, r0
 80022f6:	4619      	mov	r1, r3
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	7853      	ldrb	r3, [r2, #1]
 80022fc:	f361 0300 	bfi	r3, r1, #0, #1
 8002300:	7053      	strb	r3, [r2, #1]
    data->s4_1 = Switch_ReadPin(S4_1_GPIO_Port, S4_1_Pin);
 8002302:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002306:	481c      	ldr	r0, [pc, #112]	@ (8002378 <Switch_Read+0x148>)
 8002308:	f7ff ff7b 	bl	8002202 <Switch_ReadPin>
 800230c:	4603      	mov	r3, r0
 800230e:	4619      	mov	r1, r3
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	7853      	ldrb	r3, [r2, #1]
 8002314:	f361 0341 	bfi	r3, r1, #1, #1
 8002318:	7053      	strb	r3, [r2, #1]
    data->s4_2 = Switch_ReadPin(S4_2_GPIO_Port, S4_2_Pin);
 800231a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800231e:	4816      	ldr	r0, [pc, #88]	@ (8002378 <Switch_Read+0x148>)
 8002320:	f7ff ff6f 	bl	8002202 <Switch_ReadPin>
 8002324:	4603      	mov	r3, r0
 8002326:	4619      	mov	r1, r3
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	7853      	ldrb	r3, [r2, #1]
 800232c:	f361 0382 	bfi	r3, r1, #2, #1
 8002330:	7053      	strb	r3, [r2, #1]
    data->s5_1 = Switch_ReadPin(S5_1_GPIO_Port, S5_1_Pin);
 8002332:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002336:	4810      	ldr	r0, [pc, #64]	@ (8002378 <Switch_Read+0x148>)
 8002338:	f7ff ff63 	bl	8002202 <Switch_ReadPin>
 800233c:	4603      	mov	r3, r0
 800233e:	4619      	mov	r1, r3
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	7853      	ldrb	r3, [r2, #1]
 8002344:	f361 03c3 	bfi	r3, r1, #3, #1
 8002348:	7053      	strb	r3, [r2, #1]
    data->s5_2 = Switch_ReadPin(S5_2_GPIO_Port, S5_2_Pin);
 800234a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800234e:	4809      	ldr	r0, [pc, #36]	@ (8002374 <Switch_Read+0x144>)
 8002350:	f7ff ff57 	bl	8002202 <Switch_ReadPin>
 8002354:	4603      	mov	r3, r0
 8002356:	4619      	mov	r1, r3
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	7853      	ldrb	r3, [r2, #1]
 800235c:	f361 1304 	bfi	r3, r1, #4, #1
 8002360:	7053      	strb	r3, [r2, #1]

    // Reserved bits set to 0
    data->reserved = 0;
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	7853      	ldrb	r3, [r2, #1]
 8002366:	f36f 1387 	bfc	r3, #6, #2
 800236a:	7053      	strb	r3, [r2, #1]
}
 800236c:	bf00      	nop
 800236e:	3708      	adds	r7, #8
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40020000 	.word	0x40020000
 8002378:	40020400 	.word	0x40020400

0800237c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002380:	4b06      	ldr	r3, [pc, #24]	@ (800239c <SystemInit+0x20>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002386:	4a05      	ldr	r2, [pc, #20]	@ (800239c <SystemInit+0x20>)
 8002388:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800238c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	e000ed00 	.word	0xe000ed00

080023a0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023a4:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023a6:	4a12      	ldr	r2, [pc, #72]	@ (80023f0 <MX_USART1_UART_Init+0x50>)
 80023a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80023aa:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023ac:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80023b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023b2:	4b0e      	ldr	r3, [pc, #56]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023be:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023c6:	220c      	movs	r2, #12
 80023c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ca:	4b08      	ldr	r3, [pc, #32]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023d6:	4805      	ldr	r0, [pc, #20]	@ (80023ec <MX_USART1_UART_Init+0x4c>)
 80023d8:	f003 fc84 	bl	8005ce4 <HAL_UART_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023e2:	f7ff f81b 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000628 	.word	0x20000628
 80023f0:	40011000 	.word	0x40011000

080023f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	@ 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a1d      	ldr	r2, [pc, #116]	@ (8002488 <HAL_UART_MspInit+0x94>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d134      	bne.n	8002480 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <HAL_UART_MspInit+0x98>)
 800241c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241e:	4a1b      	ldr	r2, [pc, #108]	@ (800248c <HAL_UART_MspInit+0x98>)
 8002420:	f043 0310 	orr.w	r3, r3, #16
 8002424:	6453      	str	r3, [r2, #68]	@ 0x44
 8002426:	4b19      	ldr	r3, [pc, #100]	@ (800248c <HAL_UART_MspInit+0x98>)
 8002428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242a:	f003 0310 	and.w	r3, r3, #16
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <HAL_UART_MspInit+0x98>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a14      	ldr	r2, [pc, #80]	@ (800248c <HAL_UART_MspInit+0x98>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b12      	ldr	r3, [pc, #72]	@ (800248c <HAL_UART_MspInit+0x98>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800244e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002452:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002454:	2302      	movs	r3, #2
 8002456:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245c:	2303      	movs	r3, #3
 800245e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002460:	2307      	movs	r3, #7
 8002462:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002464:	f107 0314 	add.w	r3, r7, #20
 8002468:	4619      	mov	r1, r3
 800246a:	4809      	ldr	r0, [pc, #36]	@ (8002490 <HAL_UART_MspInit+0x9c>)
 800246c:	f000 ff3c 	bl	80032e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002470:	2200      	movs	r2, #0
 8002472:	2100      	movs	r1, #0
 8002474:	2025      	movs	r0, #37	@ 0x25
 8002476:	f000 fe6e 	bl	8003156 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800247a:	2025      	movs	r0, #37	@ 0x25
 800247c:	f000 fe87 	bl	800318e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002480:	bf00      	nop
 8002482:	3728      	adds	r7, #40	@ 0x28
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40011000 	.word	0x40011000
 800248c:	40023800 	.word	0x40023800
 8002490:	40020000 	.word	0x40020000

08002494 <USB_Init>:
/**
  * @brief  Initialize USB module
  * @retval None
  */
void USB_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
    // USB Device sudah diinisialisasi di MX_USB_DEVICE_Init()
    // Delay untuk stabilisasi USB
    HAL_Delay(100);
 8002498:	2064      	movs	r0, #100	@ 0x64
 800249a:	f000 f97b 	bl	8002794 <HAL_Delay>
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <USB_Print>:
  * @brief  Print string via USB CDC
  * @param  str: String to print
  * @retval None
  */
void USB_Print(const char* str)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b084      	sub	sp, #16
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(str);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fd fe98 	bl	80001e0 <strlen>
 80024b0:	4603      	mov	r3, r0
 80024b2:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)str, len);
 80024b4:	89fb      	ldrh	r3, [r7, #14]
 80024b6:	4619      	mov	r1, r3
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f008 f825 	bl	800a508 <CDC_Transmit_FS>
    HAL_Delay(10); // Small delay for USB transmission
 80024be:	200a      	movs	r0, #10
 80024c0:	f000 f968 	bl	8002794 <HAL_Delay>
}
 80024c4:	bf00      	nop
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <USB_PrintData>:
  * @brief  Print transmitter data in readable format
  * @param  data: Pointer to Transmitter_Data_t structure
  * @retval None
  */
void USB_PrintData(Transmitter_Data_t* data)
{
 80024cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ce:	b0a1      	sub	sp, #132	@ 0x84
 80024d0:	af12      	add	r7, sp, #72	@ 0x48
 80024d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    int len = 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	637b      	str	r3, [r7, #52]	@ 0x34

    // Single line format - easy to read, no screen corruption
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
        "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%03d,R1=%03d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
        data->joystick.left_x,
 80024d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024da:	781b      	ldrb	r3, [r3, #0]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80024dc:	469c      	mov	ip, r3
        data->joystick.left_y,
 80024de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e0:	785b      	ldrb	r3, [r3, #1]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80024e2:	461e      	mov	r6, r3
        data->switches.joy_left_btn1,
 80024e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e6:	799b      	ldrb	r3, [r3, #6]
 80024e8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80024ec:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80024ee:	62bb      	str	r3, [r7, #40]	@ 0x28
        data->switches.joy_left_btn2,
 80024f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024f2:	799b      	ldrb	r3, [r3, #6]
 80024f4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80024f8:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 80024fa:	627b      	str	r3, [r7, #36]	@ 0x24
        data->joystick.right_x,
 80024fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024fe:	789b      	ldrb	r3, [r3, #2]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002500:	623b      	str	r3, [r7, #32]
        data->joystick.right_y,
 8002502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002504:	78db      	ldrb	r3, [r3, #3]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002506:	61fb      	str	r3, [r7, #28]
        data->switches.joy_right_btn1,
 8002508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800250a:	799b      	ldrb	r3, [r3, #6]
 800250c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002510:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002512:	61bb      	str	r3, [r7, #24]
        data->switches.joy_right_btn2,
 8002514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002516:	799b      	ldrb	r3, [r3, #6]
 8002518:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800251c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800251e:	617b      	str	r3, [r7, #20]
        data->joystick.r8,
 8002520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002522:	791b      	ldrb	r3, [r3, #4]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002524:	613b      	str	r3, [r7, #16]
        data->joystick.r1,
 8002526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002528:	795b      	ldrb	r3, [r3, #5]
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800252a:	60fb      	str	r3, [r7, #12]
        data->switches.s0,
 800252c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800252e:	799b      	ldrb	r3, [r3, #6]
 8002530:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002534:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002536:	60bb      	str	r3, [r7, #8]
        data->switches.s1_1, data->switches.s1_2,
 8002538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800253a:	799b      	ldrb	r3, [r3, #6]
 800253c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002540:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002542:	607b      	str	r3, [r7, #4]
        data->switches.s1_1, data->switches.s1_2,
 8002544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002546:	799b      	ldrb	r3, [r3, #6]
 8002548:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800254c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800254e:	603b      	str	r3, [r7, #0]
        data->switches.s2_1, data->switches.s2_2,
 8002550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002552:	799b      	ldrb	r3, [r3, #6]
 8002554:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002558:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800255a:	461d      	mov	r5, r3
        data->switches.s2_1, data->switches.s2_2,
 800255c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255e:	79db      	ldrb	r3, [r3, #7]
 8002560:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002564:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002566:	461c      	mov	r4, r3
        data->switches.s4_1, data->switches.s4_2,
 8002568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800256a:	79db      	ldrb	r3, [r3, #7]
 800256c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002570:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002572:	4618      	mov	r0, r3
        data->switches.s4_1, data->switches.s4_2,
 8002574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002576:	79db      	ldrb	r3, [r3, #7]
 8002578:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800257c:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800257e:	4619      	mov	r1, r3
        data->switches.s5_1, data->switches.s5_2);
 8002580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002582:	79db      	ldrb	r3, [r3, #7]
 8002584:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002588:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 800258a:	461a      	mov	r2, r3
        data->switches.s5_1, data->switches.s5_2);
 800258c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258e:	79db      	ldrb	r3, [r3, #7]
 8002590:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002594:	b2db      	uxtb	r3, r3
    len = snprintf(usb_buffer, USB_TX_BUFFER_SIZE,
 8002596:	9311      	str	r3, [sp, #68]	@ 0x44
 8002598:	9210      	str	r2, [sp, #64]	@ 0x40
 800259a:	910f      	str	r1, [sp, #60]	@ 0x3c
 800259c:	900e      	str	r0, [sp, #56]	@ 0x38
 800259e:	940d      	str	r4, [sp, #52]	@ 0x34
 80025a0:	950c      	str	r5, [sp, #48]	@ 0x30
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	9208      	str	r2, [sp, #32]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	9207      	str	r2, [sp, #28]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	9206      	str	r2, [sp, #24]
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	9205      	str	r2, [sp, #20]
 80025be:	69fa      	ldr	r2, [r7, #28]
 80025c0:	9204      	str	r2, [sp, #16]
 80025c2:	6a3a      	ldr	r2, [r7, #32]
 80025c4:	9203      	str	r2, [sp, #12]
 80025c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025c8:	9202      	str	r2, [sp, #8]
 80025ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025cc:	9301      	str	r3, [sp, #4]
 80025ce:	9600      	str	r6, [sp, #0]
 80025d0:	4663      	mov	r3, ip
 80025d2:	4a08      	ldr	r2, [pc, #32]	@ (80025f4 <USB_PrintData+0x128>)
 80025d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025d8:	4807      	ldr	r0, [pc, #28]	@ (80025f8 <USB_PrintData+0x12c>)
 80025da:	f008 fbf1 	bl	800adc0 <sniprintf>
 80025de:	6378      	str	r0, [r7, #52]	@ 0x34

    CDC_Transmit_FS((uint8_t*)usb_buffer, len);
 80025e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	4619      	mov	r1, r3
 80025e6:	4804      	ldr	r0, [pc, #16]	@ (80025f8 <USB_PrintData+0x12c>)
 80025e8:	f007 ff8e 	bl	800a508 <CDC_Transmit_FS>
}
 80025ec:	bf00      	nop
 80025ee:	373c      	adds	r7, #60	@ 0x3c
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025f4:	0800ba7c 	.word	0x0800ba7c
 80025f8:	20000670 	.word	0x20000670

080025fc <Var_Init>:
/**
  * @brief  Initialize variable module
  * @retval None
  */
void Var_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
    // Clear all data
    memset(&tx_data, 0, sizeof(Transmitter_Data_t));
 8002600:	2208      	movs	r2, #8
 8002602:	2100      	movs	r1, #0
 8002604:	4804      	ldr	r0, [pc, #16]	@ (8002618 <Var_Init+0x1c>)
 8002606:	f008 fc0f 	bl	800ae28 <memset>

    // Initialize sub-modules
    Joystick_Init();
 800260a:	f7fe f933 	bl	8000874 <Joystick_Init>
    Switch_Init();
 800260e:	f7ff fdf1 	bl	80021f4 <Switch_Init>
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000a70 	.word	0x20000a70

0800261c <Var_Update>:
  * @brief  Update all transmitter data
  *         Call this function periodically to refresh all sensor data
  * @retval None
  */
void Var_Update(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
    // Read joystick data
    Joystick_Read(&tx_data.joystick);
 8002620:	4803      	ldr	r0, [pc, #12]	@ (8002630 <Var_Update+0x14>)
 8002622:	f7fe f965 	bl	80008f0 <Joystick_Read>

    // Read switch data
    Switch_Read(&tx_data.switches);
 8002626:	4803      	ldr	r0, [pc, #12]	@ (8002634 <Var_Update+0x18>)
 8002628:	f7ff fe02 	bl	8002230 <Switch_Read>
}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20000a70 	.word	0x20000a70
 8002634:	20000a76 	.word	0x20000a76

08002638 <Var_GetBinaryData>:
/**
  * @brief  Get pointer to binary data for LoRa transmission
  * @retval Pointer to binary data buffer
  */
uint8_t* Var_GetBinaryData(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
    return (uint8_t*)&tx_data;
 800263c:	4b02      	ldr	r3, [pc, #8]	@ (8002648 <Var_GetBinaryData+0x10>)
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	20000a70 	.word	0x20000a70

0800264c <Var_GetDataSize>:
/**
  * @brief  Get size of binary data
  * @retval Size in bytes
  */
uint16_t Var_GetDataSize(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
    return sizeof(Transmitter_Data_t);
 8002650:	2308      	movs	r3, #8
}
 8002652:	4618      	mov	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800265c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002694 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002660:	f7ff fe8c 	bl	800237c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002664:	480c      	ldr	r0, [pc, #48]	@ (8002698 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002666:	490d      	ldr	r1, [pc, #52]	@ (800269c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002668:	4a0d      	ldr	r2, [pc, #52]	@ (80026a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800266a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800266c:	e002      	b.n	8002674 <LoopCopyDataInit>

0800266e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800266e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002672:	3304      	adds	r3, #4

08002674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002678:	d3f9      	bcc.n	800266e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800267a:	4a0a      	ldr	r2, [pc, #40]	@ (80026a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800267c:	4c0a      	ldr	r4, [pc, #40]	@ (80026a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800267e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002680:	e001      	b.n	8002686 <LoopFillZerobss>

08002682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002684:	3204      	adds	r2, #4

08002686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002688:	d3fb      	bcc.n	8002682 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800268a:	f008 fbd5 	bl	800ae38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800268e:	f7fe faad 	bl	8000bec <main>
  bx  lr    
 8002692:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002694:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800269c:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 80026a0:	0800cae4 	.word	0x0800cae4
  ldr r2, =_sbss
 80026a4:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 80026a8:	200027ac 	.word	0x200027ac

080026ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026ac:	e7fe      	b.n	80026ac <ADC_IRQHandler>
	...

080026b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026b4:	4b0e      	ldr	r3, [pc, #56]	@ (80026f0 <HAL_Init+0x40>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a0d      	ldr	r2, [pc, #52]	@ (80026f0 <HAL_Init+0x40>)
 80026ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026c0:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <HAL_Init+0x40>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a0a      	ldr	r2, [pc, #40]	@ (80026f0 <HAL_Init+0x40>)
 80026c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026cc:	4b08      	ldr	r3, [pc, #32]	@ (80026f0 <HAL_Init+0x40>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a07      	ldr	r2, [pc, #28]	@ (80026f0 <HAL_Init+0x40>)
 80026d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d8:	2003      	movs	r0, #3
 80026da:	f000 fd31 	bl	8003140 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026de:	200f      	movs	r0, #15
 80026e0:	f000 f808 	bl	80026f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026e4:	f7ff fd1a 	bl	800211c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40023c00 	.word	0x40023c00

080026f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026fc:	4b12      	ldr	r3, [pc, #72]	@ (8002748 <HAL_InitTick+0x54>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	4b12      	ldr	r3, [pc, #72]	@ (800274c <HAL_InitTick+0x58>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	4619      	mov	r1, r3
 8002706:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800270a:	fbb3 f3f1 	udiv	r3, r3, r1
 800270e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002712:	4618      	mov	r0, r3
 8002714:	f000 fd49 	bl	80031aa <HAL_SYSTICK_Config>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e00e      	b.n	8002740 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b0f      	cmp	r3, #15
 8002726:	d80a      	bhi.n	800273e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002728:	2200      	movs	r2, #0
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002730:	f000 fd11 	bl	8003156 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002734:	4a06      	ldr	r2, [pc, #24]	@ (8002750 <HAL_InitTick+0x5c>)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800273a:	2300      	movs	r3, #0
 800273c:	e000      	b.n	8002740 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
}
 8002740:	4618      	mov	r0, r3
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	20000000 	.word	0x20000000
 800274c:	20000008 	.word	0x20000008
 8002750:	20000004 	.word	0x20000004

08002754 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <HAL_IncTick+0x20>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <HAL_IncTick+0x24>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4413      	add	r3, r2
 8002764:	4a04      	ldr	r2, [pc, #16]	@ (8002778 <HAL_IncTick+0x24>)
 8002766:	6013      	str	r3, [r2, #0]
}
 8002768:	bf00      	nop
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	20000008 	.word	0x20000008
 8002778:	20000a78 	.word	0x20000a78

0800277c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return uwTick;
 8002780:	4b03      	ldr	r3, [pc, #12]	@ (8002790 <HAL_GetTick+0x14>)
 8002782:	681b      	ldr	r3, [r3, #0]
}
 8002784:	4618      	mov	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	20000a78 	.word	0x20000a78

08002794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800279c:	f7ff ffee 	bl	800277c <HAL_GetTick>
 80027a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80027ac:	d005      	beq.n	80027ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ae:	4b0a      	ldr	r3, [pc, #40]	@ (80027d8 <HAL_Delay+0x44>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	461a      	mov	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4413      	add	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027ba:	bf00      	nop
 80027bc:	f7ff ffde 	bl	800277c <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d8f7      	bhi.n	80027bc <HAL_Delay+0x28>
  {
  }
}
 80027cc:	bf00      	nop
 80027ce:	bf00      	nop
 80027d0:	3710      	adds	r7, #16
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000008 	.word	0x20000008

080027dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e4:	2300      	movs	r3, #0
 80027e6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e033      	b.n	800285a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d109      	bne.n	800280e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7fd ff12 	bl	8000624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	f003 0310 	and.w	r3, r3, #16
 8002816:	2b00      	cmp	r3, #0
 8002818:	d118      	bne.n	800284c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002822:	f023 0302 	bic.w	r3, r3, #2
 8002826:	f043 0202 	orr.w	r2, r3, #2
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 faba 	bl	8002da8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	f023 0303 	bic.w	r3, r3, #3
 8002842:	f043 0201 	orr.w	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	641a      	str	r2, [r3, #64]	@ 0x40
 800284a:	e001      	b.n	8002850 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002858:	7bfb      	ldrb	r3, [r7, #15]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
	...

08002864 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800286c:	2300      	movs	r3, #0
 800286e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002876:	2b01      	cmp	r3, #1
 8002878:	d101      	bne.n	800287e <HAL_ADC_Start+0x1a>
 800287a:	2302      	movs	r3, #2
 800287c:	e097      	b.n	80029ae <HAL_ADC_Start+0x14a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b01      	cmp	r3, #1
 8002892:	d018      	beq.n	80028c6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f042 0201 	orr.w	r2, r2, #1
 80028a2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028a4:	4b45      	ldr	r3, [pc, #276]	@ (80029bc <HAL_ADC_Start+0x158>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a45      	ldr	r2, [pc, #276]	@ (80029c0 <HAL_ADC_Start+0x15c>)
 80028aa:	fba2 2303 	umull	r2, r3, r2, r3
 80028ae:	0c9a      	lsrs	r2, r3, #18
 80028b0:	4613      	mov	r3, r2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	4413      	add	r3, r2
 80028b6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80028b8:	e002      	b.n	80028c0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	3b01      	subs	r3, #1
 80028be:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f9      	bne.n	80028ba <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d15f      	bne.n	8002994 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80028dc:	f023 0301 	bic.w	r3, r3, #1
 80028e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028fe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800290e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002912:	d106      	bne.n	8002922 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002918:	f023 0206 	bic.w	r2, r3, #6
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002920:	e002      	b.n	8002928 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002930:	4b24      	ldr	r3, [pc, #144]	@ (80029c4 <HAL_ADC_Start+0x160>)
 8002932:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800293c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10f      	bne.n	800296a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d129      	bne.n	80029ac <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002966:	609a      	str	r2, [r3, #8]
 8002968:	e020      	b.n	80029ac <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a16      	ldr	r2, [pc, #88]	@ (80029c8 <HAL_ADC_Start+0x164>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d11b      	bne.n	80029ac <HAL_ADC_Start+0x148>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d114      	bne.n	80029ac <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002990:	609a      	str	r2, [r3, #8]
 8002992:	e00b      	b.n	80029ac <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002998:	f043 0210 	orr.w	r2, r3, #16
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a4:	f043 0201 	orr.w	r2, r3, #1
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20000000 	.word	0x20000000
 80029c0:	431bde83 	.word	0x431bde83
 80029c4:	40012300 	.word	0x40012300
 80029c8:	40012000 	.word	0x40012000

080029cc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_ADC_Stop+0x16>
 80029de:	2302      	movs	r3, #2
 80029e0:	e021      	b.n	8002a26 <HAL_ADC_Stop+0x5a>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0201 	bic.w	r2, r2, #1
 80029f8:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d109      	bne.n	8002a1c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	f043 0201 	orr.w	r2, r3, #1
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b084      	sub	sp, #16
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a4e:	d113      	bne.n	8002a78 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a5e:	d10b      	bne.n	8002a78 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f043 0220 	orr.w	r2, r3, #32
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e063      	b.n	8002b40 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a78:	f7ff fe80 	bl	800277c <HAL_GetTick>
 8002a7c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a7e:	e021      	b.n	8002ac4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a86:	d01d      	beq.n	8002ac4 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <HAL_ADC_PollForConversion+0x6c>
 8002a8e:	f7ff fe75 	bl	800277c <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d212      	bcs.n	8002ac4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d00b      	beq.n	8002ac4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab0:	f043 0204 	orr.w	r2, r3, #4
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e03d      	b.n	8002b40 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d1d6      	bne.n	8002a80 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f06f 0212 	mvn.w	r2, #18
 8002ada:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d123      	bne.n	8002b3e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d11f      	bne.n	8002b3e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b04:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d006      	beq.n	8002b1a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d111      	bne.n	8002b3e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d105      	bne.n	8002b3e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	f043 0201 	orr.w	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
	...

08002b64 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x1c>
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	e105      	b.n	8002d8c <HAL_ADC_ConfigChannel+0x228>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b09      	cmp	r3, #9
 8002b8e:	d925      	bls.n	8002bdc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68d9      	ldr	r1, [r3, #12]
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3b1e      	subs	r3, #30
 8002ba6:	2207      	movs	r2, #7
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43da      	mvns	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	400a      	ands	r2, r1
 8002bb4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68d9      	ldr	r1, [r3, #12]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	4603      	mov	r3, r0
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	4403      	add	r3, r0
 8002bce:	3b1e      	subs	r3, #30
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	60da      	str	r2, [r3, #12]
 8002bda:	e022      	b.n	8002c22 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6919      	ldr	r1, [r3, #16]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	43da      	mvns	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	400a      	ands	r2, r1
 8002bfe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6919      	ldr	r1, [r3, #16]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	4618      	mov	r0, r3
 8002c12:	4603      	mov	r3, r0
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	4403      	add	r3, r0
 8002c18:	409a      	lsls	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b06      	cmp	r3, #6
 8002c28:	d824      	bhi.n	8002c74 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	4613      	mov	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4413      	add	r3, r2
 8002c3a:	3b05      	subs	r3, #5
 8002c3c:	221f      	movs	r2, #31
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43da      	mvns	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	400a      	ands	r2, r1
 8002c4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	4618      	mov	r0, r3
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4413      	add	r3, r2
 8002c64:	3b05      	subs	r3, #5
 8002c66:	fa00 f203 	lsl.w	r2, r0, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c72:	e04c      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b0c      	cmp	r3, #12
 8002c7a:	d824      	bhi.n	8002cc6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	4613      	mov	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3b23      	subs	r3, #35	@ 0x23
 8002c8e:	221f      	movs	r2, #31
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43da      	mvns	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	400a      	ands	r2, r1
 8002c9c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	4618      	mov	r0, r3
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685a      	ldr	r2, [r3, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	3b23      	subs	r3, #35	@ 0x23
 8002cb8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cc4:	e023      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3b41      	subs	r3, #65	@ 0x41
 8002cd8:	221f      	movs	r2, #31
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	400a      	ands	r2, r1
 8002ce6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	3b41      	subs	r3, #65	@ 0x41
 8002d02:	fa00 f203 	lsl.w	r2, r0, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d0e:	4b22      	ldr	r3, [pc, #136]	@ (8002d98 <HAL_ADC_ConfigChannel+0x234>)
 8002d10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a21      	ldr	r2, [pc, #132]	@ (8002d9c <HAL_ADC_ConfigChannel+0x238>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d109      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x1cc>
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2b12      	cmp	r3, #18
 8002d22:	d105      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a19      	ldr	r2, [pc, #100]	@ (8002d9c <HAL_ADC_ConfigChannel+0x238>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d123      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x21e>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2b10      	cmp	r3, #16
 8002d40:	d003      	beq.n	8002d4a <HAL_ADC_ConfigChannel+0x1e6>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2b11      	cmp	r3, #17
 8002d48:	d11b      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2b10      	cmp	r3, #16
 8002d5c:	d111      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d5e:	4b10      	ldr	r3, [pc, #64]	@ (8002da0 <HAL_ADC_ConfigChannel+0x23c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a10      	ldr	r2, [pc, #64]	@ (8002da4 <HAL_ADC_ConfigChannel+0x240>)
 8002d64:	fba2 2303 	umull	r2, r3, r2, r3
 8002d68:	0c9a      	lsrs	r2, r3, #18
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	005b      	lsls	r3, r3, #1
 8002d72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d74:	e002      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1f9      	bne.n	8002d76 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	40012300 	.word	0x40012300
 8002d9c:	40012000 	.word	0x40012000
 8002da0:	20000000 	.word	0x20000000
 8002da4:	431bde83 	.word	0x431bde83

08002da8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002db0:	4b79      	ldr	r3, [pc, #484]	@ (8002f98 <ADC_Init+0x1f0>)
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ddc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6859      	ldr	r1, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	021a      	lsls	r2, r3, #8
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685a      	ldr	r2, [r3, #4]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002e00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6859      	ldr	r1, [r3, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689a      	ldr	r2, [r3, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	6899      	ldr	r1, [r3, #8]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3a:	4a58      	ldr	r2, [pc, #352]	@ (8002f9c <ADC_Init+0x1f4>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d022      	beq.n	8002e86 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689a      	ldr	r2, [r3, #8]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e4e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6899      	ldr	r1, [r3, #8]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6899      	ldr	r1, [r3, #8]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	e00f      	b.n	8002ea6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ea4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 0202 	bic.w	r2, r2, #2
 8002eb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6899      	ldr	r1, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	7e1b      	ldrb	r3, [r3, #24]
 8002ec0:	005a      	lsls	r2, r3, #1
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d01b      	beq.n	8002f0c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ee2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002ef2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6859      	ldr	r1, [r3, #4]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efe:	3b01      	subs	r3, #1
 8002f00:	035a      	lsls	r2, r3, #13
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	605a      	str	r2, [r3, #4]
 8002f0a:	e007      	b.n	8002f1c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f1a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	051a      	lsls	r2, r3, #20
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002f50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6899      	ldr	r1, [r3, #8]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f5e:	025a      	lsls	r2, r3, #9
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6899      	ldr	r1, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	029a      	lsls	r2, r3, #10
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	609a      	str	r2, [r3, #8]
}
 8002f8c:	bf00      	nop
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	40012300 	.word	0x40012300
 8002f9c:	0f000001 	.word	0x0f000001

08002fa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f003 0307 	and.w	r3, r3, #7
 8002fae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fd2:	4a04      	ldr	r2, [pc, #16]	@ (8002fe4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	60d3      	str	r3, [r2, #12]
}
 8002fd8:	bf00      	nop
 8002fda:	3714      	adds	r7, #20
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fec:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <__NVIC_GetPriorityGrouping+0x18>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	0a1b      	lsrs	r3, r3, #8
 8002ff2:	f003 0307 	and.w	r3, r3, #7
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003012:	2b00      	cmp	r3, #0
 8003014:	db0b      	blt.n	800302e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	f003 021f 	and.w	r2, r3, #31
 800301c:	4907      	ldr	r1, [pc, #28]	@ (800303c <__NVIC_EnableIRQ+0x38>)
 800301e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003022:	095b      	lsrs	r3, r3, #5
 8003024:	2001      	movs	r0, #1
 8003026:	fa00 f202 	lsl.w	r2, r0, r2
 800302a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	e000e100 	.word	0xe000e100

08003040 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	6039      	str	r1, [r7, #0]
 800304a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800304c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003050:	2b00      	cmp	r3, #0
 8003052:	db0a      	blt.n	800306a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	b2da      	uxtb	r2, r3
 8003058:	490c      	ldr	r1, [pc, #48]	@ (800308c <__NVIC_SetPriority+0x4c>)
 800305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305e:	0112      	lsls	r2, r2, #4
 8003060:	b2d2      	uxtb	r2, r2
 8003062:	440b      	add	r3, r1
 8003064:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003068:	e00a      	b.n	8003080 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	b2da      	uxtb	r2, r3
 800306e:	4908      	ldr	r1, [pc, #32]	@ (8003090 <__NVIC_SetPriority+0x50>)
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	3b04      	subs	r3, #4
 8003078:	0112      	lsls	r2, r2, #4
 800307a:	b2d2      	uxtb	r2, r2
 800307c:	440b      	add	r3, r1
 800307e:	761a      	strb	r2, [r3, #24]
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	e000e100 	.word	0xe000e100
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003094:	b480      	push	{r7}
 8003096:	b089      	sub	sp, #36	@ 0x24
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	f1c3 0307 	rsb	r3, r3, #7
 80030ae:	2b04      	cmp	r3, #4
 80030b0:	bf28      	it	cs
 80030b2:	2304      	movcs	r3, #4
 80030b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3304      	adds	r3, #4
 80030ba:	2b06      	cmp	r3, #6
 80030bc:	d902      	bls.n	80030c4 <NVIC_EncodePriority+0x30>
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	3b03      	subs	r3, #3
 80030c2:	e000      	b.n	80030c6 <NVIC_EncodePriority+0x32>
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43da      	mvns	r2, r3
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	401a      	ands	r2, r3
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030dc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	fa01 f303 	lsl.w	r3, r1, r3
 80030e6:	43d9      	mvns	r1, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ec:	4313      	orrs	r3, r2
         );
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3724      	adds	r7, #36	@ 0x24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
	...

080030fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3b01      	subs	r3, #1
 8003108:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800310c:	d301      	bcc.n	8003112 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800310e:	2301      	movs	r3, #1
 8003110:	e00f      	b.n	8003132 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003112:	4a0a      	ldr	r2, [pc, #40]	@ (800313c <SysTick_Config+0x40>)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	3b01      	subs	r3, #1
 8003118:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800311a:	210f      	movs	r1, #15
 800311c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003120:	f7ff ff8e 	bl	8003040 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003124:	4b05      	ldr	r3, [pc, #20]	@ (800313c <SysTick_Config+0x40>)
 8003126:	2200      	movs	r2, #0
 8003128:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800312a:	4b04      	ldr	r3, [pc, #16]	@ (800313c <SysTick_Config+0x40>)
 800312c:	2207      	movs	r2, #7
 800312e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	e000e010 	.word	0xe000e010

08003140 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f7ff ff29 	bl	8002fa0 <__NVIC_SetPriorityGrouping>
}
 800314e:	bf00      	nop
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003156:	b580      	push	{r7, lr}
 8003158:	b086      	sub	sp, #24
 800315a:	af00      	add	r7, sp, #0
 800315c:	4603      	mov	r3, r0
 800315e:	60b9      	str	r1, [r7, #8]
 8003160:	607a      	str	r2, [r7, #4]
 8003162:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003168:	f7ff ff3e 	bl	8002fe8 <__NVIC_GetPriorityGrouping>
 800316c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	68b9      	ldr	r1, [r7, #8]
 8003172:	6978      	ldr	r0, [r7, #20]
 8003174:	f7ff ff8e 	bl	8003094 <NVIC_EncodePriority>
 8003178:	4602      	mov	r2, r0
 800317a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800317e:	4611      	mov	r1, r2
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff ff5d 	bl	8003040 <__NVIC_SetPriority>
}
 8003186:	bf00      	nop
 8003188:	3718      	adds	r7, #24
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b082      	sub	sp, #8
 8003192:	af00      	add	r7, sp, #0
 8003194:	4603      	mov	r3, r0
 8003196:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff ff31 	bl	8003004 <__NVIC_EnableIRQ>
}
 80031a2:	bf00      	nop
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff ffa2 	bl	80030fc <SysTick_Config>
 80031b8:	4603      	mov	r3, r0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b084      	sub	sp, #16
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031d0:	f7ff fad4 	bl	800277c <HAL_GetTick>
 80031d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d008      	beq.n	80031f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2280      	movs	r2, #128	@ 0x80
 80031e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e052      	b.n	800329a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0216 	bic.w	r2, r2, #22
 8003202:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	695a      	ldr	r2, [r3, #20]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003212:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003218:	2b00      	cmp	r3, #0
 800321a:	d103      	bne.n	8003224 <HAL_DMA_Abort+0x62>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003220:	2b00      	cmp	r3, #0
 8003222:	d007      	beq.n	8003234 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0208 	bic.w	r2, r2, #8
 8003232:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0201 	bic.w	r2, r2, #1
 8003242:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003244:	e013      	b.n	800326e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003246:	f7ff fa99 	bl	800277c <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b05      	cmp	r3, #5
 8003252:	d90c      	bls.n	800326e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2220      	movs	r2, #32
 8003258:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2203      	movs	r2, #3
 800325e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e015      	b.n	800329a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1e4      	bne.n	8003246 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003280:	223f      	movs	r2, #63	@ 0x3f
 8003282:	409a      	lsls	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d004      	beq.n	80032c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2280      	movs	r2, #128	@ 0x80
 80032ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e00c      	b.n	80032da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2205      	movs	r2, #5
 80032c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 0201 	bic.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
	...

080032e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	@ 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	e159      	b.n	80035b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003304:	2201      	movs	r2, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4013      	ands	r3, r2
 8003316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	429a      	cmp	r2, r3
 800331e:	f040 8148 	bne.w	80035b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	2b01      	cmp	r3, #1
 800332c:	d005      	beq.n	800333a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003336:	2b02      	cmp	r3, #2
 8003338:	d130      	bne.n	800339c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	2203      	movs	r2, #3
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	43db      	mvns	r3, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4013      	ands	r3, r2
 8003350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4313      	orrs	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003370:	2201      	movs	r2, #1
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	091b      	lsrs	r3, r3, #4
 8003386:	f003 0201 	and.w	r2, r3, #1
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4313      	orrs	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d017      	beq.n	80033d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	2203      	movs	r2, #3
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4013      	ands	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 0303 	and.w	r3, r3, #3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d123      	bne.n	800342c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	08da      	lsrs	r2, r3, #3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3208      	adds	r2, #8
 80033ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	220f      	movs	r2, #15
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	4013      	ands	r3, r2
 8003406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	08da      	lsrs	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3208      	adds	r2, #8
 8003426:	69b9      	ldr	r1, [r7, #24]
 8003428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	2203      	movs	r2, #3
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	4013      	ands	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 0203 	and.w	r2, r3, #3
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 80a2 	beq.w	80035b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	4b57      	ldr	r3, [pc, #348]	@ (80035d0 <HAL_GPIO_Init+0x2e8>)
 8003474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003476:	4a56      	ldr	r2, [pc, #344]	@ (80035d0 <HAL_GPIO_Init+0x2e8>)
 8003478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800347c:	6453      	str	r3, [r2, #68]	@ 0x44
 800347e:	4b54      	ldr	r3, [pc, #336]	@ (80035d0 <HAL_GPIO_Init+0x2e8>)
 8003480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800348a:	4a52      	ldr	r2, [pc, #328]	@ (80035d4 <HAL_GPIO_Init+0x2ec>)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	089b      	lsrs	r3, r3, #2
 8003490:	3302      	adds	r3, #2
 8003492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003496:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	220f      	movs	r2, #15
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	43db      	mvns	r3, r3
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	4013      	ands	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a49      	ldr	r2, [pc, #292]	@ (80035d8 <HAL_GPIO_Init+0x2f0>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d019      	beq.n	80034ea <HAL_GPIO_Init+0x202>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a48      	ldr	r2, [pc, #288]	@ (80035dc <HAL_GPIO_Init+0x2f4>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d013      	beq.n	80034e6 <HAL_GPIO_Init+0x1fe>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a47      	ldr	r2, [pc, #284]	@ (80035e0 <HAL_GPIO_Init+0x2f8>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d00d      	beq.n	80034e2 <HAL_GPIO_Init+0x1fa>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a46      	ldr	r2, [pc, #280]	@ (80035e4 <HAL_GPIO_Init+0x2fc>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d007      	beq.n	80034de <HAL_GPIO_Init+0x1f6>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a45      	ldr	r2, [pc, #276]	@ (80035e8 <HAL_GPIO_Init+0x300>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d101      	bne.n	80034da <HAL_GPIO_Init+0x1f2>
 80034d6:	2304      	movs	r3, #4
 80034d8:	e008      	b.n	80034ec <HAL_GPIO_Init+0x204>
 80034da:	2307      	movs	r3, #7
 80034dc:	e006      	b.n	80034ec <HAL_GPIO_Init+0x204>
 80034de:	2303      	movs	r3, #3
 80034e0:	e004      	b.n	80034ec <HAL_GPIO_Init+0x204>
 80034e2:	2302      	movs	r3, #2
 80034e4:	e002      	b.n	80034ec <HAL_GPIO_Init+0x204>
 80034e6:	2301      	movs	r3, #1
 80034e8:	e000      	b.n	80034ec <HAL_GPIO_Init+0x204>
 80034ea:	2300      	movs	r3, #0
 80034ec:	69fa      	ldr	r2, [r7, #28]
 80034ee:	f002 0203 	and.w	r2, r2, #3
 80034f2:	0092      	lsls	r2, r2, #2
 80034f4:	4093      	lsls	r3, r2
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034fc:	4935      	ldr	r1, [pc, #212]	@ (80035d4 <HAL_GPIO_Init+0x2ec>)
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	089b      	lsrs	r3, r3, #2
 8003502:	3302      	adds	r3, #2
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800350a:	4b38      	ldr	r3, [pc, #224]	@ (80035ec <HAL_GPIO_Init+0x304>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	43db      	mvns	r3, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4013      	ands	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	4313      	orrs	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800352e:	4a2f      	ldr	r2, [pc, #188]	@ (80035ec <HAL_GPIO_Init+0x304>)
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003534:	4b2d      	ldr	r3, [pc, #180]	@ (80035ec <HAL_GPIO_Init+0x304>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	43db      	mvns	r3, r3
 800353e:	69ba      	ldr	r2, [r7, #24]
 8003540:	4013      	ands	r3, r2
 8003542:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d003      	beq.n	8003558 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003558:	4a24      	ldr	r2, [pc, #144]	@ (80035ec <HAL_GPIO_Init+0x304>)
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800355e:	4b23      	ldr	r3, [pc, #140]	@ (80035ec <HAL_GPIO_Init+0x304>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	43db      	mvns	r3, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4013      	ands	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003582:	4a1a      	ldr	r2, [pc, #104]	@ (80035ec <HAL_GPIO_Init+0x304>)
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003588:	4b18      	ldr	r3, [pc, #96]	@ (80035ec <HAL_GPIO_Init+0x304>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	43db      	mvns	r3, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035ac:	4a0f      	ldr	r2, [pc, #60]	@ (80035ec <HAL_GPIO_Init+0x304>)
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	3301      	adds	r3, #1
 80035b6:	61fb      	str	r3, [r7, #28]
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	2b0f      	cmp	r3, #15
 80035bc:	f67f aea2 	bls.w	8003304 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035c0:	bf00      	nop
 80035c2:	bf00      	nop
 80035c4:	3724      	adds	r7, #36	@ 0x24
 80035c6:	46bd      	mov	sp, r7
 80035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40023800 	.word	0x40023800
 80035d4:	40013800 	.word	0x40013800
 80035d8:	40020000 	.word	0x40020000
 80035dc:	40020400 	.word	0x40020400
 80035e0:	40020800 	.word	0x40020800
 80035e4:	40020c00 	.word	0x40020c00
 80035e8:	40021000 	.word	0x40021000
 80035ec:	40013c00 	.word	0x40013c00

080035f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	887b      	ldrh	r3, [r7, #2]
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003608:	2301      	movs	r3, #1
 800360a:	73fb      	strb	r3, [r7, #15]
 800360c:	e001      	b.n	8003612 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800360e:	2300      	movs	r3, #0
 8003610:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003612:	7bfb      	ldrb	r3, [r7, #15]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	807b      	strh	r3, [r7, #2]
 800362c:	4613      	mov	r3, r2
 800362e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003630:	787b      	ldrb	r3, [r7, #1]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003636:	887a      	ldrh	r2, [r7, #2]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800363c:	e003      	b.n	8003646 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800363e:	887b      	ldrh	r3, [r7, #2]
 8003640:	041a      	lsls	r2, r3, #16
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	619a      	str	r2, [r3, #24]
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
	...

08003654 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e12b      	b.n	80038be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fd f8b2 	bl	80007e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2224      	movs	r2, #36	@ 0x24
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0201 	bic.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036b8:	f002 faec 	bl	8005c94 <HAL_RCC_GetPCLK1Freq>
 80036bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4a81      	ldr	r2, [pc, #516]	@ (80038c8 <HAL_I2C_Init+0x274>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d807      	bhi.n	80036d8 <HAL_I2C_Init+0x84>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4a80      	ldr	r2, [pc, #512]	@ (80038cc <HAL_I2C_Init+0x278>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	bf94      	ite	ls
 80036d0:	2301      	movls	r3, #1
 80036d2:	2300      	movhi	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	e006      	b.n	80036e6 <HAL_I2C_Init+0x92>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4a7d      	ldr	r2, [pc, #500]	@ (80038d0 <HAL_I2C_Init+0x27c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	bf94      	ite	ls
 80036e0:	2301      	movls	r3, #1
 80036e2:	2300      	movhi	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e0e7      	b.n	80038be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4a78      	ldr	r2, [pc, #480]	@ (80038d4 <HAL_I2C_Init+0x280>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	0c9b      	lsrs	r3, r3, #18
 80036f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	430a      	orrs	r2, r1
 800370c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	4a6a      	ldr	r2, [pc, #424]	@ (80038c8 <HAL_I2C_Init+0x274>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d802      	bhi.n	8003728 <HAL_I2C_Init+0xd4>
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3301      	adds	r3, #1
 8003726:	e009      	b.n	800373c <HAL_I2C_Init+0xe8>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800372e:	fb02 f303 	mul.w	r3, r2, r3
 8003732:	4a69      	ldr	r2, [pc, #420]	@ (80038d8 <HAL_I2C_Init+0x284>)
 8003734:	fba2 2303 	umull	r2, r3, r2, r3
 8003738:	099b      	lsrs	r3, r3, #6
 800373a:	3301      	adds	r3, #1
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	430b      	orrs	r3, r1
 8003742:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	69db      	ldr	r3, [r3, #28]
 800374a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800374e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	495c      	ldr	r1, [pc, #368]	@ (80038c8 <HAL_I2C_Init+0x274>)
 8003758:	428b      	cmp	r3, r1
 800375a:	d819      	bhi.n	8003790 <HAL_I2C_Init+0x13c>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1e59      	subs	r1, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	fbb1 f3f3 	udiv	r3, r1, r3
 800376a:	1c59      	adds	r1, r3, #1
 800376c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003770:	400b      	ands	r3, r1
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00a      	beq.n	800378c <HAL_I2C_Init+0x138>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	1e59      	subs	r1, r3, #1
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	fbb1 f3f3 	udiv	r3, r1, r3
 8003784:	3301      	adds	r3, #1
 8003786:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800378a:	e051      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 800378c:	2304      	movs	r3, #4
 800378e:	e04f      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d111      	bne.n	80037bc <HAL_I2C_Init+0x168>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e58      	subs	r0, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6859      	ldr	r1, [r3, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	440b      	add	r3, r1
 80037a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037aa:	3301      	adds	r3, #1
 80037ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	e012      	b.n	80037e2 <HAL_I2C_Init+0x18e>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	1e58      	subs	r0, r3, #1
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6859      	ldr	r1, [r3, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	0099      	lsls	r1, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80037d2:	3301      	adds	r3, #1
 80037d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037d8:	2b00      	cmp	r3, #0
 80037da:	bf0c      	ite	eq
 80037dc:	2301      	moveq	r3, #1
 80037de:	2300      	movne	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_I2C_Init+0x196>
 80037e6:	2301      	movs	r3, #1
 80037e8:	e022      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10e      	bne.n	8003810 <HAL_I2C_Init+0x1bc>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1e58      	subs	r0, r3, #1
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6859      	ldr	r1, [r3, #4]
 80037fa:	460b      	mov	r3, r1
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	440b      	add	r3, r1
 8003800:	fbb0 f3f3 	udiv	r3, r0, r3
 8003804:	3301      	adds	r3, #1
 8003806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800380a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800380e:	e00f      	b.n	8003830 <HAL_I2C_Init+0x1dc>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	1e58      	subs	r0, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6859      	ldr	r1, [r3, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	0099      	lsls	r1, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	fbb0 f3f3 	udiv	r3, r0, r3
 8003826:	3301      	adds	r3, #1
 8003828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	6809      	ldr	r1, [r1, #0]
 8003834:	4313      	orrs	r3, r2
 8003836:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69da      	ldr	r2, [r3, #28]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	431a      	orrs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800385e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6911      	ldr	r1, [r2, #16]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	68d2      	ldr	r2, [r2, #12]
 800386a:	4311      	orrs	r1, r2
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	430b      	orrs	r3, r1
 8003872:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695a      	ldr	r2, [r3, #20]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0201 	orr.w	r2, r2, #1
 800389e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	000186a0 	.word	0x000186a0
 80038cc:	001e847f 	.word	0x001e847f
 80038d0:	003d08ff 	.word	0x003d08ff
 80038d4:	431bde83 	.word	0x431bde83
 80038d8:	10624dd3 	.word	0x10624dd3

080038dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af02      	add	r7, sp, #8
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	607a      	str	r2, [r7, #4]
 80038e6:	461a      	mov	r2, r3
 80038e8:	460b      	mov	r3, r1
 80038ea:	817b      	strh	r3, [r7, #10]
 80038ec:	4613      	mov	r3, r2
 80038ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038f0:	f7fe ff44 	bl	800277c <HAL_GetTick>
 80038f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b20      	cmp	r3, #32
 8003900:	f040 80e0 	bne.w	8003ac4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	2319      	movs	r3, #25
 800390a:	2201      	movs	r2, #1
 800390c:	4970      	ldr	r1, [pc, #448]	@ (8003ad0 <HAL_I2C_Master_Transmit+0x1f4>)
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 f964 	bl	8003bdc <I2C_WaitOnFlagUntilTimeout>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d001      	beq.n	800391e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800391a:	2302      	movs	r3, #2
 800391c:	e0d3      	b.n	8003ac6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_I2C_Master_Transmit+0x50>
 8003928:	2302      	movs	r3, #2
 800392a:	e0cc      	b.n	8003ac6 <HAL_I2C_Master_Transmit+0x1ea>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b01      	cmp	r3, #1
 8003940:	d007      	beq.n	8003952 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 0201 	orr.w	r2, r2, #1
 8003950:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003960:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2221      	movs	r2, #33	@ 0x21
 8003966:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2210      	movs	r2, #16
 800396e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	893a      	ldrh	r2, [r7, #8]
 8003982:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003988:	b29a      	uxth	r2, r3
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	4a50      	ldr	r2, [pc, #320]	@ (8003ad4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003992:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003994:	8979      	ldrh	r1, [r7, #10]
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	6a3a      	ldr	r2, [r7, #32]
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f000 f89c 	bl	8003ad8 <I2C_MasterRequestWrite>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d001      	beq.n	80039aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e08d      	b.n	8003ac6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039aa:	2300      	movs	r3, #0
 80039ac:	613b      	str	r3, [r7, #16]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	695b      	ldr	r3, [r3, #20]
 80039b4:	613b      	str	r3, [r7, #16]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	613b      	str	r3, [r7, #16]
 80039be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80039c0:	e066      	b.n	8003a90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	6a39      	ldr	r1, [r7, #32]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 fa22 	bl	8003e10 <I2C_WaitOnTXEFlagUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00d      	beq.n	80039ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d107      	bne.n	80039ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e06b      	b.n	8003ac6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f2:	781a      	ldrb	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	3b01      	subs	r3, #1
 8003a0c:	b29a      	uxth	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d11b      	bne.n	8003a64 <HAL_I2C_Master_Transmit+0x188>
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d017      	beq.n	8003a64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a38:	781a      	ldrb	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a44:	1c5a      	adds	r2, r3, #1
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	3b01      	subs	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	6a39      	ldr	r1, [r7, #32]
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 fa19 	bl	8003ea0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00d      	beq.n	8003a90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a78:	2b04      	cmp	r3, #4
 8003a7a:	d107      	bne.n	8003a8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e01a      	b.n	8003ac6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d194      	bne.n	80039c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	e000      	b.n	8003ac6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003ac4:	2302      	movs	r3, #2
  }
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	00100002 	.word	0x00100002
 8003ad4:	ffff0000 	.word	0xffff0000

08003ad8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af02      	add	r7, sp, #8
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	607a      	str	r2, [r7, #4]
 8003ae2:	603b      	str	r3, [r7, #0]
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2b08      	cmp	r3, #8
 8003af2:	d006      	beq.n	8003b02 <I2C_MasterRequestWrite+0x2a>
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d003      	beq.n	8003b02 <I2C_MasterRequestWrite+0x2a>
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b00:	d108      	bne.n	8003b14 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	e00b      	b.n	8003b2c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b18:	2b12      	cmp	r3, #18
 8003b1a:	d107      	bne.n	8003b2c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b2a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f84f 	bl	8003bdc <I2C_WaitOnFlagUntilTimeout>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d00d      	beq.n	8003b60 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b52:	d103      	bne.n	8003b5c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e035      	b.n	8003bcc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b68:	d108      	bne.n	8003b7c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b6a:	897b      	ldrh	r3, [r7, #10]
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	461a      	mov	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b78:	611a      	str	r2, [r3, #16]
 8003b7a:	e01b      	b.n	8003bb4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b7c:	897b      	ldrh	r3, [r7, #10]
 8003b7e:	11db      	asrs	r3, r3, #7
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	f003 0306 	and.w	r3, r3, #6
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	f063 030f 	orn	r3, r3, #15
 8003b8c:	b2da      	uxtb	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	490e      	ldr	r1, [pc, #56]	@ (8003bd4 <I2C_MasterRequestWrite+0xfc>)
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f898 	bl	8003cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e010      	b.n	8003bcc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003baa:	897b      	ldrh	r3, [r7, #10]
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	4907      	ldr	r1, [pc, #28]	@ (8003bd8 <I2C_MasterRequestWrite+0x100>)
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f888 	bl	8003cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	00010008 	.word	0x00010008
 8003bd8:	00010002 	.word	0x00010002

08003bdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	4613      	mov	r3, r2
 8003bea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bec:	e048      	b.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bf4:	d044      	beq.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf6:	f7fe fdc1 	bl	800277c <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d302      	bcc.n	8003c0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d139      	bne.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	0c1b      	lsrs	r3, r3, #16
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d10d      	bne.n	8003c32 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	43da      	mvns	r2, r3
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	4013      	ands	r3, r2
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	bf0c      	ite	eq
 8003c28:	2301      	moveq	r3, #1
 8003c2a:	2300      	movne	r3, #0
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	461a      	mov	r2, r3
 8003c30:	e00c      	b.n	8003c4c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf0c      	ite	eq
 8003c44:	2301      	moveq	r3, #1
 8003c46:	2300      	movne	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d116      	bne.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6c:	f043 0220 	orr.w	r2, r3, #32
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e023      	b.n	8003cc8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	0c1b      	lsrs	r3, r3, #16
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d10d      	bne.n	8003ca6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	43da      	mvns	r2, r3
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	4013      	ands	r3, r2
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	bf0c      	ite	eq
 8003c9c:	2301      	moveq	r3, #1
 8003c9e:	2300      	movne	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	e00c      	b.n	8003cc0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	43da      	mvns	r2, r3
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	bf0c      	ite	eq
 8003cb8:	2301      	moveq	r3, #1
 8003cba:	2300      	movne	r3, #0
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	79fb      	ldrb	r3, [r7, #7]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d093      	beq.n	8003bee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
 8003cdc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cde:	e071      	b.n	8003dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cee:	d123      	bne.n	8003d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cfe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2220      	movs	r2, #32
 8003d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d24:	f043 0204 	orr.w	r2, r3, #4
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e067      	b.n	8003e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d3e:	d041      	beq.n	8003dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d40:	f7fe fd1c 	bl	800277c <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d302      	bcc.n	8003d56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d136      	bne.n	8003dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	0c1b      	lsrs	r3, r3, #16
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d10c      	bne.n	8003d7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	43da      	mvns	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	bf14      	ite	ne
 8003d72:	2301      	movne	r3, #1
 8003d74:	2300      	moveq	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	e00b      	b.n	8003d92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	43da      	mvns	r2, r3
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	4013      	ands	r3, r2
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	bf14      	ite	ne
 8003d8c:	2301      	movne	r3, #1
 8003d8e:	2300      	moveq	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d016      	beq.n	8003dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db0:	f043 0220 	orr.w	r2, r3, #32
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e021      	b.n	8003e08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	0c1b      	lsrs	r3, r3, #16
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d10c      	bne.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	43da      	mvns	r2, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	bf14      	ite	ne
 8003de0:	2301      	movne	r3, #1
 8003de2:	2300      	moveq	r3, #0
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	e00b      	b.n	8003e00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	43da      	mvns	r2, r3
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	4013      	ands	r3, r2
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	bf14      	ite	ne
 8003dfa:	2301      	movne	r3, #1
 8003dfc:	2300      	moveq	r3, #0
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f47f af6d 	bne.w	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e1c:	e034      	b.n	8003e88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f886 	bl	8003f30 <I2C_IsAcknowledgeFailed>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e034      	b.n	8003e98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e34:	d028      	beq.n	8003e88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e36:	f7fe fca1 	bl	800277c <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d302      	bcc.n	8003e4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d11d      	bne.n	8003e88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e56:	2b80      	cmp	r3, #128	@ 0x80
 8003e58:	d016      	beq.n	8003e88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e74:	f043 0220 	orr.w	r2, r3, #32
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e007      	b.n	8003e98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e92:	2b80      	cmp	r3, #128	@ 0x80
 8003e94:	d1c3      	bne.n	8003e1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003eac:	e034      	b.n	8003f18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 f83e 	bl	8003f30 <I2C_IsAcknowledgeFailed>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e034      	b.n	8003f28 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ec4:	d028      	beq.n	8003f18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ec6:	f7fe fc59 	bl	800277c <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d302      	bcc.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d11d      	bne.n	8003f18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d016      	beq.n	8003f18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f04:	f043 0220 	orr.w	r2, r3, #32
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e007      	b.n	8003f28 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	f003 0304 	and.w	r3, r3, #4
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	d1c3      	bne.n	8003eae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f46:	d11b      	bne.n	8003f80 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f50:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	f043 0204 	orr.w	r2, r3, #4
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e000      	b.n	8003f82 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b086      	sub	sp, #24
 8003f92:	af02      	add	r7, sp, #8
 8003f94:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e101      	b.n	80041a4 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f006 fbec 	bl	800a798 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2203      	movs	r2, #3
 8003fc4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fce:	d102      	bne.n	8003fd6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f002 ffb1 	bl	8006f42 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	7c1a      	ldrb	r2, [r3, #16]
 8003fe8:	f88d 2000 	strb.w	r2, [sp]
 8003fec:	3304      	adds	r3, #4
 8003fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ff0:	f002 fe90 	bl	8006d14 <USB_CoreInit>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d005      	beq.n	8004006 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e0ce      	b.n	80041a4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2100      	movs	r1, #0
 800400c:	4618      	mov	r0, r3
 800400e:	f002 ffa9 	bl	8006f64 <USB_SetCurrentMode>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d005      	beq.n	8004024 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2202      	movs	r2, #2
 800401c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e0bf      	b.n	80041a4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004024:	2300      	movs	r3, #0
 8004026:	73fb      	strb	r3, [r7, #15]
 8004028:	e04a      	b.n	80040c0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800402a:	7bfa      	ldrb	r2, [r7, #15]
 800402c:	6879      	ldr	r1, [r7, #4]
 800402e:	4613      	mov	r3, r2
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4413      	add	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	440b      	add	r3, r1
 8004038:	3315      	adds	r3, #21
 800403a:	2201      	movs	r2, #1
 800403c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800403e:	7bfa      	ldrb	r2, [r7, #15]
 8004040:	6879      	ldr	r1, [r7, #4]
 8004042:	4613      	mov	r3, r2
 8004044:	00db      	lsls	r3, r3, #3
 8004046:	4413      	add	r3, r2
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	440b      	add	r3, r1
 800404c:	3314      	adds	r3, #20
 800404e:	7bfa      	ldrb	r2, [r7, #15]
 8004050:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004052:	7bfa      	ldrb	r2, [r7, #15]
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	b298      	uxth	r0, r3
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	4613      	mov	r3, r2
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	4413      	add	r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	440b      	add	r3, r1
 8004064:	332e      	adds	r3, #46	@ 0x2e
 8004066:	4602      	mov	r2, r0
 8004068:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800406a:	7bfa      	ldrb	r2, [r7, #15]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	3318      	adds	r3, #24
 800407a:	2200      	movs	r2, #0
 800407c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800407e:	7bfa      	ldrb	r2, [r7, #15]
 8004080:	6879      	ldr	r1, [r7, #4]
 8004082:	4613      	mov	r3, r2
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	4413      	add	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	331c      	adds	r3, #28
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004092:	7bfa      	ldrb	r2, [r7, #15]
 8004094:	6879      	ldr	r1, [r7, #4]
 8004096:	4613      	mov	r3, r2
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	3320      	adds	r3, #32
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040a6:	7bfa      	ldrb	r2, [r7, #15]
 80040a8:	6879      	ldr	r1, [r7, #4]
 80040aa:	4613      	mov	r3, r2
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	4413      	add	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	440b      	add	r3, r1
 80040b4:	3324      	adds	r3, #36	@ 0x24
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
 80040bc:	3301      	adds	r3, #1
 80040be:	73fb      	strb	r3, [r7, #15]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	791b      	ldrb	r3, [r3, #4]
 80040c4:	7bfa      	ldrb	r2, [r7, #15]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d3af      	bcc.n	800402a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040ca:	2300      	movs	r3, #0
 80040cc:	73fb      	strb	r3, [r7, #15]
 80040ce:	e044      	b.n	800415a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80040d0:	7bfa      	ldrb	r2, [r7, #15]
 80040d2:	6879      	ldr	r1, [r7, #4]
 80040d4:	4613      	mov	r3, r2
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	4413      	add	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	440b      	add	r3, r1
 80040de:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80040e2:	2200      	movs	r2, #0
 80040e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80040e6:	7bfa      	ldrb	r2, [r7, #15]
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	4613      	mov	r3, r2
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80040f8:	7bfa      	ldrb	r2, [r7, #15]
 80040fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80040fc:	7bfa      	ldrb	r2, [r7, #15]
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	00db      	lsls	r3, r3, #3
 8004104:	4413      	add	r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004112:	7bfa      	ldrb	r2, [r7, #15]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004128:	7bfa      	ldrb	r2, [r7, #15]
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	4613      	mov	r3, r2
 800412e:	00db      	lsls	r3, r3, #3
 8004130:	4413      	add	r3, r2
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	440b      	add	r3, r1
 8004136:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800413e:	7bfa      	ldrb	r2, [r7, #15]
 8004140:	6879      	ldr	r1, [r7, #4]
 8004142:	4613      	mov	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	440b      	add	r3, r1
 800414c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004154:	7bfb      	ldrb	r3, [r7, #15]
 8004156:	3301      	adds	r3, #1
 8004158:	73fb      	strb	r3, [r7, #15]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	791b      	ldrb	r3, [r3, #4]
 800415e:	7bfa      	ldrb	r2, [r7, #15]
 8004160:	429a      	cmp	r2, r3
 8004162:	d3b5      	bcc.n	80040d0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	7c1a      	ldrb	r2, [r3, #16]
 800416c:	f88d 2000 	strb.w	r2, [sp]
 8004170:	3304      	adds	r3, #4
 8004172:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004174:	f002 ff42 	bl	8006ffc <USB_DevInit>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2202      	movs	r2, #2
 8004182:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e00c      	b.n	80041a4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f003 ff8c 	bl	80080ba <USB_DevDisconnect>

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_PCD_Start+0x1c>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e022      	b.n	800420e <HAL_PCD_Start+0x62>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d009      	beq.n	80041f0 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d105      	bne.n	80041f0 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4618      	mov	r0, r3
 80041f6:	f002 fe93 	bl	8006f20 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f003 ff3a 	bl	8008078 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004216:	b590      	push	{r4, r7, lr}
 8004218:	b08d      	sub	sp, #52	@ 0x34
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004224:	6a3b      	ldr	r3, [r7, #32]
 8004226:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f003 fff8 	bl	8008222 <USB_GetMode>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	f040 848c 	bne.w	8004b52 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f003 ff5c 	bl	80080fc <USB_ReadInterrupts>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	f000 8482 	beq.w	8004b50 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	0a1b      	lsrs	r3, r3, #8
 8004256:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f003 ff49 	bl	80080fc <USB_ReadInterrupts>
 800426a:	4603      	mov	r3, r0
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b02      	cmp	r3, #2
 8004272:	d107      	bne.n	8004284 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	695a      	ldr	r2, [r3, #20]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f002 0202 	and.w	r2, r2, #2
 8004282:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f003 ff37 	bl	80080fc <USB_ReadInterrupts>
 800428e:	4603      	mov	r3, r0
 8004290:	f003 0310 	and.w	r3, r3, #16
 8004294:	2b10      	cmp	r3, #16
 8004296:	d161      	bne.n	800435c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	699a      	ldr	r2, [r3, #24]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0210 	bic.w	r2, r2, #16
 80042a6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	6a1b      	ldr	r3, [r3, #32]
 80042ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	f003 020f 	and.w	r2, r3, #15
 80042b4:	4613      	mov	r3, r2
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	4413      	add	r3, r2
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	4413      	add	r3, r2
 80042c4:	3304      	adds	r3, #4
 80042c6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	0c5b      	lsrs	r3, r3, #17
 80042cc:	f003 030f 	and.w	r3, r3, #15
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d124      	bne.n	800431e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80042da:	4013      	ands	r3, r2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d035      	beq.n	800434c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	091b      	lsrs	r3, r3, #4
 80042e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80042ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	461a      	mov	r2, r3
 80042f2:	6a38      	ldr	r0, [r7, #32]
 80042f4:	f003 fd6e 	bl	8007dd4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	091b      	lsrs	r3, r3, #4
 8004300:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004304:	441a      	add	r2, r3
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	695a      	ldr	r2, [r3, #20]
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004316:	441a      	add	r2, r3
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	615a      	str	r2, [r3, #20]
 800431c:	e016      	b.n	800434c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	0c5b      	lsrs	r3, r3, #17
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	2b06      	cmp	r3, #6
 8004328:	d110      	bne.n	800434c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004330:	2208      	movs	r2, #8
 8004332:	4619      	mov	r1, r3
 8004334:	6a38      	ldr	r0, [r7, #32]
 8004336:	f003 fd4d 	bl	8007dd4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	695a      	ldr	r2, [r3, #20]
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	091b      	lsrs	r3, r3, #4
 8004342:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004346:	441a      	add	r2, r3
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699a      	ldr	r2, [r3, #24]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0210 	orr.w	r2, r2, #16
 800435a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4618      	mov	r0, r3
 8004362:	f003 fecb 	bl	80080fc <USB_ReadInterrupts>
 8004366:	4603      	mov	r3, r0
 8004368:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800436c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004370:	f040 80a7 	bne.w	80044c2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f003 fed0 	bl	8008122 <USB_ReadDevAllOutEpInterrupt>
 8004382:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004384:	e099      	b.n	80044ba <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 808e 	beq.w	80044ae <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004398:	b2d2      	uxtb	r2, r2
 800439a:	4611      	mov	r1, r2
 800439c:	4618      	mov	r0, r3
 800439e:	f003 fef4 	bl	800818a <USB_ReadDevOutEPInterrupt>
 80043a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00c      	beq.n	80043c8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	015a      	lsls	r2, r3, #5
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043ba:	461a      	mov	r2, r3
 80043bc:	2301      	movs	r3, #1
 80043be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80043c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fea4 	bl	8005110 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00c      	beq.n	80043ec <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80043d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d4:	015a      	lsls	r2, r3, #5
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	4413      	add	r3, r2
 80043da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043de:	461a      	mov	r2, r3
 80043e0:	2308      	movs	r3, #8
 80043e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80043e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 ff7a 	bl	80052e0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	f003 0310 	and.w	r3, r3, #16
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d008      	beq.n	8004408 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80043f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f8:	015a      	lsls	r2, r3, #5
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	4413      	add	r3, r2
 80043fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004402:	461a      	mov	r2, r3
 8004404:	2310      	movs	r3, #16
 8004406:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d030      	beq.n	8004474 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004412:	6a3b      	ldr	r3, [r7, #32]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b80      	cmp	r3, #128	@ 0x80
 800441c:	d109      	bne.n	8004432 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	69fa      	ldr	r2, [r7, #28]
 8004428:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800442c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004430:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004434:	4613      	mov	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	4413      	add	r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	4413      	add	r3, r2
 8004444:	3304      	adds	r3, #4
 8004446:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	78db      	ldrb	r3, [r3, #3]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d108      	bne.n	8004462 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2200      	movs	r2, #0
 8004454:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004458:	b2db      	uxtb	r3, r3
 800445a:	4619      	mov	r1, r3
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f006 faa1 	bl	800a9a4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004464:	015a      	lsls	r2, r3, #5
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	4413      	add	r3, r2
 800446a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800446e:	461a      	mov	r2, r3
 8004470:	2302      	movs	r3, #2
 8004472:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f003 0320 	and.w	r3, r3, #32
 800447a:	2b00      	cmp	r3, #0
 800447c:	d008      	beq.n	8004490 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004480:	015a      	lsls	r2, r3, #5
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	4413      	add	r3, r2
 8004486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800448a:	461a      	mov	r2, r3
 800448c:	2320      	movs	r3, #32
 800448e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d009      	beq.n	80044ae <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	015a      	lsls	r2, r3, #5
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	4413      	add	r3, r2
 80044a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044a6:	461a      	mov	r2, r3
 80044a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80044ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80044ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b0:	3301      	adds	r3, #1
 80044b2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80044b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b6:	085b      	lsrs	r3, r3, #1
 80044b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80044ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044bc:	2b00      	cmp	r3, #0
 80044be:	f47f af62 	bne.w	8004386 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f003 fe18 	bl	80080fc <USB_ReadInterrupts>
 80044cc:	4603      	mov	r3, r0
 80044ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044d6:	f040 80db 	bne.w	8004690 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f003 fe39 	bl	8008156 <USB_ReadDevAllInEpInterrupt>
 80044e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80044ea:	e0cd      	b.n	8004688 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80044ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 80c2 	beq.w	800467c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044fe:	b2d2      	uxtb	r2, r2
 8004500:	4611      	mov	r1, r2
 8004502:	4618      	mov	r0, r3
 8004504:	f003 fe5f 	bl	80081c6 <USB_ReadDevInEPInterrupt>
 8004508:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f003 0301 	and.w	r3, r3, #1
 8004510:	2b00      	cmp	r3, #0
 8004512:	d057      	beq.n	80045c4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	2201      	movs	r2, #1
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004528:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	43db      	mvns	r3, r3
 800452e:	69f9      	ldr	r1, [r7, #28]
 8004530:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004534:	4013      	ands	r3, r2
 8004536:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	015a      	lsls	r2, r3, #5
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	4413      	add	r3, r2
 8004540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004544:	461a      	mov	r2, r3
 8004546:	2301      	movs	r3, #1
 8004548:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	799b      	ldrb	r3, [r3, #6]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d132      	bne.n	80045b8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004556:	4613      	mov	r3, r2
 8004558:	00db      	lsls	r3, r3, #3
 800455a:	4413      	add	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	3320      	adds	r3, #32
 8004562:	6819      	ldr	r1, [r3, #0]
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004568:	4613      	mov	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	4413      	add	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	4403      	add	r3, r0
 8004572:	331c      	adds	r3, #28
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4419      	add	r1, r3
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457c:	4613      	mov	r3, r2
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	4413      	add	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	4403      	add	r3, r0
 8004586:	3320      	adds	r3, #32
 8004588:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800458a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458c:	2b00      	cmp	r3, #0
 800458e:	d113      	bne.n	80045b8 <HAL_PCD_IRQHandler+0x3a2>
 8004590:	6879      	ldr	r1, [r7, #4]
 8004592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004594:	4613      	mov	r3, r2
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	4413      	add	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	3324      	adds	r3, #36	@ 0x24
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d108      	bne.n	80045b8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80045b0:	461a      	mov	r2, r3
 80045b2:	2101      	movs	r1, #1
 80045b4:	f003 fe66 	bl	8008284 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80045b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	4619      	mov	r1, r3
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f006 f96b 	bl	800a89a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d008      	beq.n	80045e0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80045ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045da:	461a      	mov	r2, r3
 80045dc:	2308      	movs	r3, #8
 80045de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	f003 0310 	and.w	r3, r3, #16
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d008      	beq.n	80045fc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	015a      	lsls	r2, r3, #5
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	4413      	add	r3, r2
 80045f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045f6:	461a      	mov	r2, r3
 80045f8:	2310      	movs	r3, #16
 80045fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004602:	2b00      	cmp	r3, #0
 8004604:	d008      	beq.n	8004618 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	4413      	add	r3, r2
 800460e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004612:	461a      	mov	r2, r3
 8004614:	2340      	movs	r3, #64	@ 0x40
 8004616:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d023      	beq.n	800466a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004622:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004624:	6a38      	ldr	r0, [r7, #32]
 8004626:	f002 fe4d 	bl	80072c4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800462a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800462c:	4613      	mov	r3, r2
 800462e:	00db      	lsls	r3, r3, #3
 8004630:	4413      	add	r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	3310      	adds	r3, #16
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	4413      	add	r3, r2
 800463a:	3304      	adds	r3, #4
 800463c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	78db      	ldrb	r3, [r3, #3]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d108      	bne.n	8004658 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	2200      	movs	r2, #0
 800464a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800464c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464e:	b2db      	uxtb	r3, r3
 8004650:	4619      	mov	r1, r3
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f006 f9b8 	bl	800a9c8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	015a      	lsls	r2, r3, #5
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	4413      	add	r3, r2
 8004660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004664:	461a      	mov	r2, r3
 8004666:	2302      	movs	r3, #2
 8004668:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004674:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fcbd 	bl	8004ff6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800467c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467e:	3301      	adds	r3, #1
 8004680:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004684:	085b      	lsrs	r3, r3, #1
 8004686:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800468a:	2b00      	cmp	r3, #0
 800468c:	f47f af2e 	bne.w	80044ec <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f003 fd31 	bl	80080fc <USB_ReadInterrupts>
 800469a:	4603      	mov	r3, r0
 800469c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046a4:	d122      	bne.n	80046ec <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	69fa      	ldr	r2, [r7, #28]
 80046b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046b4:	f023 0301 	bic.w	r3, r3, #1
 80046b8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d108      	bne.n	80046d6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80046cc:	2100      	movs	r1, #0
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fea4 	bl	800541c <HAL_PCDEx_LPM_Callback>
 80046d4:	e002      	b.n	80046dc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f006 f956 	bl	800a988 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	695a      	ldr	r2, [r3, #20]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80046ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f003 fd03 	bl	80080fc <USB_ReadInterrupts>
 80046f6:	4603      	mov	r3, r0
 80046f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004700:	d112      	bne.n	8004728 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b01      	cmp	r3, #1
 8004710:	d102      	bne.n	8004718 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f006 f912 	bl	800a93c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	695a      	ldr	r2, [r3, #20]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004726:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4618      	mov	r0, r3
 800472e:	f003 fce5 	bl	80080fc <USB_ReadInterrupts>
 8004732:	4603      	mov	r3, r0
 8004734:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800473c:	f040 80b7 	bne.w	80048ae <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	69fa      	ldr	r2, [r7, #28]
 800474a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800474e:	f023 0301 	bic.w	r3, r3, #1
 8004752:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2110      	movs	r1, #16
 800475a:	4618      	mov	r0, r3
 800475c:	f002 fdb2 	bl	80072c4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004760:	2300      	movs	r3, #0
 8004762:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004764:	e046      	b.n	80047f4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004768:	015a      	lsls	r2, r3, #5
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	4413      	add	r3, r2
 800476e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004772:	461a      	mov	r2, r3
 8004774:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004778:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800477a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800478a:	0151      	lsls	r1, r2, #5
 800478c:	69fa      	ldr	r2, [r7, #28]
 800478e:	440a      	add	r2, r1
 8004790:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004794:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004798:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800479a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047a6:	461a      	mov	r2, r3
 80047a8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80047ac:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80047ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b0:	015a      	lsls	r2, r3, #5
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	4413      	add	r3, r2
 80047b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047be:	0151      	lsls	r1, r2, #5
 80047c0:	69fa      	ldr	r2, [r7, #28]
 80047c2:	440a      	add	r2, r1
 80047c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047c8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80047cc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80047ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047de:	0151      	lsls	r1, r2, #5
 80047e0:	69fa      	ldr	r2, [r7, #28]
 80047e2:	440a      	add	r2, r1
 80047e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80047e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80047ec:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f0:	3301      	adds	r3, #1
 80047f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	791b      	ldrb	r3, [r3, #4]
 80047f8:	461a      	mov	r2, r3
 80047fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d3b2      	bcc.n	8004766 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	69fa      	ldr	r2, [r7, #28]
 800480a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800480e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004812:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	7bdb      	ldrb	r3, [r3, #15]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d016      	beq.n	800484a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004826:	69fa      	ldr	r2, [r7, #28]
 8004828:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800482c:	f043 030b 	orr.w	r3, r3, #11
 8004830:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800483a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004842:	f043 030b 	orr.w	r3, r3, #11
 8004846:	6453      	str	r3, [r2, #68]	@ 0x44
 8004848:	e015      	b.n	8004876 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004858:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800485c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004860:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004870:	f043 030b 	orr.w	r3, r3, #11
 8004874:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	69fa      	ldr	r2, [r7, #28]
 8004880:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004884:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004888:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6818      	ldr	r0, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004898:	461a      	mov	r2, r3
 800489a:	f003 fcf3 	bl	8008284 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695a      	ldr	r2, [r3, #20]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80048ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f003 fc22 	bl	80080fc <USB_ReadInterrupts>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048c2:	d123      	bne.n	800490c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4618      	mov	r0, r3
 80048ca:	f003 fcb8 	bl	800823e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f002 fd6f 	bl	80073b6 <USB_GetDevSpeed>
 80048d8:	4603      	mov	r3, r0
 80048da:	461a      	mov	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681c      	ldr	r4, [r3, #0]
 80048e4:	f001 f9ca 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 80048e8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80048ee:	461a      	mov	r2, r3
 80048f0:	4620      	mov	r0, r4
 80048f2:	f002 fa73 	bl	8006ddc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f005 fff7 	bl	800a8ea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695a      	ldr	r2, [r3, #20]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800490a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4618      	mov	r0, r3
 8004912:	f003 fbf3 	bl	80080fc <USB_ReadInterrupts>
 8004916:	4603      	mov	r3, r0
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b08      	cmp	r3, #8
 800491e:	d10a      	bne.n	8004936 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f005 ffd4 	bl	800a8ce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	695a      	ldr	r2, [r3, #20]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f002 0208 	and.w	r2, r2, #8
 8004934:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4618      	mov	r0, r3
 800493c:	f003 fbde 	bl	80080fc <USB_ReadInterrupts>
 8004940:	4603      	mov	r3, r0
 8004942:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004946:	2b80      	cmp	r3, #128	@ 0x80
 8004948:	d123      	bne.n	8004992 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004956:	2301      	movs	r3, #1
 8004958:	627b      	str	r3, [r7, #36]	@ 0x24
 800495a:	e014      	b.n	8004986 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004960:	4613      	mov	r3, r2
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	4413      	add	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	440b      	add	r3, r1
 800496a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d105      	bne.n	8004980 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	b2db      	uxtb	r3, r3
 8004978:	4619      	mov	r1, r3
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fb0a 	bl	8004f94 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004982:	3301      	adds	r3, #1
 8004984:	627b      	str	r3, [r7, #36]	@ 0x24
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	791b      	ldrb	r3, [r3, #4]
 800498a:	461a      	mov	r2, r3
 800498c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498e:	4293      	cmp	r3, r2
 8004990:	d3e4      	bcc.n	800495c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f003 fbb0 	bl	80080fc <USB_ReadInterrupts>
 800499c:	4603      	mov	r3, r0
 800499e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049a6:	d13c      	bne.n	8004a22 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049a8:	2301      	movs	r3, #1
 80049aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ac:	e02b      	b.n	8004a06 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80049ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b0:	015a      	lsls	r2, r3, #5
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	4413      	add	r3, r2
 80049b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80049be:	6879      	ldr	r1, [r7, #4]
 80049c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c2:	4613      	mov	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	4413      	add	r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	3318      	adds	r3, #24
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d115      	bne.n	8004a00 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80049d4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	da12      	bge.n	8004a00 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80049da:	6879      	ldr	r1, [r7, #4]
 80049dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049de:	4613      	mov	r3, r2
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	440b      	add	r3, r1
 80049e8:	3317      	adds	r3, #23
 80049ea:	2201      	movs	r2, #1
 80049ec:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	4619      	mov	r1, r3
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 faca 	bl	8004f94 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a02:	3301      	adds	r3, #1
 8004a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	791b      	ldrb	r3, [r3, #4]
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d3cd      	bcc.n	80049ae <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	695a      	ldr	r2, [r3, #20]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004a20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4618      	mov	r0, r3
 8004a28:	f003 fb68 	bl	80080fc <USB_ReadInterrupts>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a36:	d156      	bne.n	8004ae6 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a38:	2301      	movs	r3, #1
 8004a3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a3c:	e045      	b.n	8004aca <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	015a      	lsls	r2, r3, #5
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	4413      	add	r3, r2
 8004a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a4e:	6879      	ldr	r1, [r7, #4]
 8004a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a52:	4613      	mov	r3, r2
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d12e      	bne.n	8004ac4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004a66:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	da2b      	bge.n	8004ac4 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	0c1a      	lsrs	r2, r3, #16
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004a76:	4053      	eors	r3, r2
 8004a78:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d121      	bne.n	8004ac4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a84:	4613      	mov	r3, r2
 8004a86:	00db      	lsls	r3, r3, #3
 8004a88:	4413      	add	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	440b      	add	r3, r1
 8004a8e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004a92:	2201      	movs	r2, #1
 8004a94:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10a      	bne.n	8004ac4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	69fa      	ldr	r2, [r7, #28]
 8004ab8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004abc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ac0:	6053      	str	r3, [r2, #4]
            break;
 8004ac2:	e008      	b.n	8004ad6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	791b      	ldrb	r3, [r3, #4]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d3b3      	bcc.n	8004a3e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	695a      	ldr	r2, [r3, #20]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004ae4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f003 fb06 	bl	80080fc <USB_ReadInterrupts>
 8004af0:	4603      	mov	r3, r0
 8004af2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004af6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004afa:	d10a      	bne.n	8004b12 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f005 ff75 	bl	800a9ec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695a      	ldr	r2, [r3, #20]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004b10:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f003 faf0 	bl	80080fc <USB_ReadInterrupts>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d115      	bne.n	8004b52 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	f003 0304 	and.w	r3, r3, #4
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d002      	beq.n	8004b3e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f005 ff65 	bl	800aa08 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6859      	ldr	r1, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	605a      	str	r2, [r3, #4]
 8004b4e:	e000      	b.n	8004b52 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004b50:	bf00      	nop
    }
  }
}
 8004b52:	3734      	adds	r7, #52	@ 0x34
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd90      	pop	{r4, r7, pc}

08004b58 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d101      	bne.n	8004b72 <HAL_PCD_SetAddress+0x1a>
 8004b6e:	2302      	movs	r3, #2
 8004b70:	e012      	b.n	8004b98 <HAL_PCD_SetAddress+0x40>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	78fa      	ldrb	r2, [r7, #3]
 8004b7e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	78fa      	ldrb	r2, [r7, #3]
 8004b86:	4611      	mov	r1, r2
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f003 fa4f 	bl	800802c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	4608      	mov	r0, r1
 8004baa:	4611      	mov	r1, r2
 8004bac:	461a      	mov	r2, r3
 8004bae:	4603      	mov	r3, r0
 8004bb0:	70fb      	strb	r3, [r7, #3]
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	803b      	strh	r3, [r7, #0]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004bbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	da0f      	bge.n	8004be6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bc6:	78fb      	ldrb	r3, [r7, #3]
 8004bc8:	f003 020f 	and.w	r2, r3, #15
 8004bcc:	4613      	mov	r3, r2
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	4413      	add	r3, r2
 8004bd2:	009b      	lsls	r3, r3, #2
 8004bd4:	3310      	adds	r3, #16
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	4413      	add	r3, r2
 8004bda:	3304      	adds	r3, #4
 8004bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2201      	movs	r2, #1
 8004be2:	705a      	strb	r2, [r3, #1]
 8004be4:	e00f      	b.n	8004c06 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004be6:	78fb      	ldrb	r3, [r7, #3]
 8004be8:	f003 020f 	and.w	r2, r3, #15
 8004bec:	4613      	mov	r3, r2
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	4413      	add	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	3304      	adds	r3, #4
 8004bfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004c06:	78fb      	ldrb	r3, [r7, #3]
 8004c08:	f003 030f 	and.w	r3, r3, #15
 8004c0c:	b2da      	uxtb	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004c12:	883b      	ldrh	r3, [r7, #0]
 8004c14:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	78ba      	ldrb	r2, [r7, #2]
 8004c20:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	785b      	ldrb	r3, [r3, #1]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d004      	beq.n	8004c34 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	461a      	mov	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004c34:	78bb      	ldrb	r3, [r7, #2]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d102      	bne.n	8004c40 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_PCD_EP_Open+0xae>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e00e      	b.n	8004c6c <HAL_PCD_EP_Open+0xcc>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68f9      	ldr	r1, [r7, #12]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f002 fbcf 	bl	8007400 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004c6a:	7afb      	ldrb	r3, [r7, #11]
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	3710      	adds	r7, #16
 8004c70:	46bd      	mov	sp, r7
 8004c72:	bd80      	pop	{r7, pc}

08004c74 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	da0f      	bge.n	8004ca8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c88:	78fb      	ldrb	r3, [r7, #3]
 8004c8a:	f003 020f 	and.w	r2, r3, #15
 8004c8e:	4613      	mov	r3, r2
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	4413      	add	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	3310      	adds	r3, #16
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	705a      	strb	r2, [r3, #1]
 8004ca6:	e00f      	b.n	8004cc8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ca8:	78fb      	ldrb	r3, [r7, #3]
 8004caa:	f003 020f 	and.w	r2, r3, #15
 8004cae:	4613      	mov	r3, r2
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4413      	add	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	3304      	adds	r3, #4
 8004cc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cc8:	78fb      	ldrb	r3, [r7, #3]
 8004cca:	f003 030f 	and.w	r3, r3, #15
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d101      	bne.n	8004ce2 <HAL_PCD_EP_Close+0x6e>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	e00e      	b.n	8004d00 <HAL_PCD_EP_Close+0x8c>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	68f9      	ldr	r1, [r7, #12]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f002 fc0d 	bl	8007510 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	607a      	str	r2, [r7, #4]
 8004d12:	603b      	str	r3, [r7, #0]
 8004d14:	460b      	mov	r3, r1
 8004d16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d18:	7afb      	ldrb	r3, [r7, #11]
 8004d1a:	f003 020f 	and.w	r2, r3, #15
 8004d1e:	4613      	mov	r3, r2
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	4413      	add	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d2a:	68fa      	ldr	r2, [r7, #12]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	3304      	adds	r3, #4
 8004d30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2200      	movs	r2, #0
 8004d42:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	2200      	movs	r2, #0
 8004d48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d4a:	7afb      	ldrb	r3, [r7, #11]
 8004d4c:	f003 030f 	and.w	r3, r3, #15
 8004d50:	b2da      	uxtb	r2, r3
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	799b      	ldrb	r3, [r3, #6]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d102      	bne.n	8004d64 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6818      	ldr	r0, [r3, #0]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	799b      	ldrb	r3, [r3, #6]
 8004d6c:	461a      	mov	r2, r3
 8004d6e:	6979      	ldr	r1, [r7, #20]
 8004d70:	f002 fcaa 	bl	80076c8 <USB_EPStartXfer>

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3718      	adds	r7, #24
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	460b      	mov	r3, r1
 8004d88:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004d8a:	78fb      	ldrb	r3, [r7, #3]
 8004d8c:	f003 020f 	and.w	r2, r3, #15
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	4613      	mov	r3, r2
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	4413      	add	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	440b      	add	r3, r1
 8004d9c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004da0:	681b      	ldr	r3, [r3, #0]
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b086      	sub	sp, #24
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	607a      	str	r2, [r7, #4]
 8004db8:	603b      	str	r3, [r7, #0]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dbe:	7afb      	ldrb	r3, [r7, #11]
 8004dc0:	f003 020f 	and.w	r2, r3, #15
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	4413      	add	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	3310      	adds	r3, #16
 8004dce:	68fa      	ldr	r2, [r7, #12]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	2200      	movs	r2, #0
 8004de6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2201      	movs	r2, #1
 8004dec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dee:	7afb      	ldrb	r3, [r7, #11]
 8004df0:	f003 030f 	and.w	r3, r3, #15
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	799b      	ldrb	r3, [r3, #6]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d102      	bne.n	8004e08 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6818      	ldr	r0, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	799b      	ldrb	r3, [r3, #6]
 8004e10:	461a      	mov	r2, r3
 8004e12:	6979      	ldr	r1, [r7, #20]
 8004e14:	f002 fc58 	bl	80076c8 <USB_EPStartXfer>

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004e2e:	78fb      	ldrb	r3, [r7, #3]
 8004e30:	f003 030f 	and.w	r3, r3, #15
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	7912      	ldrb	r2, [r2, #4]
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d901      	bls.n	8004e40 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e04f      	b.n	8004ee0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	da0f      	bge.n	8004e68 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e48:	78fb      	ldrb	r3, [r7, #3]
 8004e4a:	f003 020f 	and.w	r2, r3, #15
 8004e4e:	4613      	mov	r3, r2
 8004e50:	00db      	lsls	r3, r3, #3
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	3310      	adds	r3, #16
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	3304      	adds	r3, #4
 8004e5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2201      	movs	r2, #1
 8004e64:	705a      	strb	r2, [r3, #1]
 8004e66:	e00d      	b.n	8004e84 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004e68:	78fa      	ldrb	r2, [r7, #3]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	4413      	add	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	4413      	add	r3, r2
 8004e7a:	3304      	adds	r3, #4
 8004e7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2201      	movs	r2, #1
 8004e88:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	f003 030f 	and.w	r3, r3, #15
 8004e90:	b2da      	uxtb	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_PCD_EP_SetStall+0x82>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e01d      	b.n	8004ee0 <HAL_PCD_EP_SetStall+0xbe>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68f9      	ldr	r1, [r7, #12]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f002 ffe6 	bl	8007e84 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004eb8:	78fb      	ldrb	r3, [r7, #3]
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d109      	bne.n	8004ed6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6818      	ldr	r0, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	7999      	ldrb	r1, [r3, #6]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	f003 f9d7 	bl	8008284 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3710      	adds	r7, #16
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004ef4:	78fb      	ldrb	r3, [r7, #3]
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	7912      	ldrb	r2, [r2, #4]
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d901      	bls.n	8004f06 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e042      	b.n	8004f8c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	da0f      	bge.n	8004f2e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f0e:	78fb      	ldrb	r3, [r7, #3]
 8004f10:	f003 020f 	and.w	r2, r3, #15
 8004f14:	4613      	mov	r3, r2
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	4413      	add	r3, r2
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	3310      	adds	r3, #16
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	4413      	add	r3, r2
 8004f22:	3304      	adds	r3, #4
 8004f24:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	705a      	strb	r2, [r3, #1]
 8004f2c:	e00f      	b.n	8004f4e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f2e:	78fb      	ldrb	r3, [r7, #3]
 8004f30:	f003 020f 	and.w	r2, r3, #15
 8004f34:	4613      	mov	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	4413      	add	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	4413      	add	r3, r2
 8004f44:	3304      	adds	r3, #4
 8004f46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f54:	78fb      	ldrb	r3, [r7, #3]
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_PCD_EP_ClrStall+0x86>
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	e00e      	b.n	8004f8c <HAL_PCD_EP_ClrStall+0xa4>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68f9      	ldr	r1, [r7, #12]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f002 ffef 	bl	8007f60 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004fa0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	da0c      	bge.n	8004fc2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fa8:	78fb      	ldrb	r3, [r7, #3]
 8004faa:	f003 020f 	and.w	r2, r3, #15
 8004fae:	4613      	mov	r3, r2
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	3310      	adds	r3, #16
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	4413      	add	r3, r2
 8004fbc:	3304      	adds	r3, #4
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	e00c      	b.n	8004fdc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004fc2:	78fb      	ldrb	r3, [r7, #3]
 8004fc4:	f003 020f 	and.w	r2, r3, #15
 8004fc8:	4613      	mov	r3, r2
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4413      	add	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	4413      	add	r3, r2
 8004fd8:	3304      	adds	r3, #4
 8004fda:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68f9      	ldr	r1, [r7, #12]
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f002 fe0e 	bl	8007c04 <USB_EPStopXfer>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004fec:	7afb      	ldrb	r3, [r7, #11]
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}

08004ff6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b08a      	sub	sp, #40	@ 0x28
 8004ffa:	af02      	add	r7, sp, #8
 8004ffc:	6078      	str	r0, [r7, #4]
 8004ffe:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	4613      	mov	r3, r2
 800500e:	00db      	lsls	r3, r3, #3
 8005010:	4413      	add	r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	3310      	adds	r3, #16
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	4413      	add	r3, r2
 800501a:	3304      	adds	r3, #4
 800501c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	695a      	ldr	r2, [r3, #20]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	429a      	cmp	r2, r3
 8005028:	d901      	bls.n	800502e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e06b      	b.n	8005106 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	691a      	ldr	r2, [r3, #16]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	69fa      	ldr	r2, [r7, #28]
 8005040:	429a      	cmp	r2, r3
 8005042:	d902      	bls.n	800504a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	3303      	adds	r3, #3
 800504e:	089b      	lsrs	r3, r3, #2
 8005050:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005052:	e02a      	b.n	80050aa <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	691a      	ldr	r2, [r3, #16]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	695b      	ldr	r3, [r3, #20]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	429a      	cmp	r2, r3
 8005068:	d902      	bls.n	8005070 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	3303      	adds	r3, #3
 8005074:	089b      	lsrs	r3, r3, #2
 8005076:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	68d9      	ldr	r1, [r3, #12]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	b2da      	uxtb	r2, r3
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	4603      	mov	r3, r0
 800508c:	6978      	ldr	r0, [r7, #20]
 800508e:	f002 fe63 	bl	8007d58 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	68da      	ldr	r2, [r3, #12]
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	441a      	add	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	695a      	ldr	r2, [r3, #20]
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	441a      	add	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	015a      	lsls	r2, r3, #5
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	4413      	add	r3, r2
 80050b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d809      	bhi.n	80050d4 <PCD_WriteEmptyTxFifo+0xde>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	695a      	ldr	r2, [r3, #20]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d203      	bcs.n	80050d4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1bf      	bne.n	8005054 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	691a      	ldr	r2, [r3, #16]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d811      	bhi.n	8005104 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	f003 030f 	and.w	r3, r3, #15
 80050e6:	2201      	movs	r2, #1
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	43db      	mvns	r3, r3
 80050fa:	6939      	ldr	r1, [r7, #16]
 80050fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005100:	4013      	ands	r3, r2
 8005102:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b088      	sub	sp, #32
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	333c      	adds	r3, #60	@ 0x3c
 8005128:	3304      	adds	r3, #4
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	015a      	lsls	r2, r3, #5
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	4413      	add	r3, r2
 8005136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	799b      	ldrb	r3, [r3, #6]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d17b      	bne.n	800523e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f003 0308 	and.w	r3, r3, #8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d015      	beq.n	800517c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	4a61      	ldr	r2, [pc, #388]	@ (80052d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005154:	4293      	cmp	r3, r2
 8005156:	f240 80b9 	bls.w	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80b3 	beq.w	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	015a      	lsls	r2, r3, #5
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	4413      	add	r3, r2
 800516e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005172:	461a      	mov	r2, r3
 8005174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005178:	6093      	str	r3, [r2, #8]
 800517a:	e0a7      	b.n	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f003 0320 	and.w	r3, r3, #32
 8005182:	2b00      	cmp	r3, #0
 8005184:	d009      	beq.n	800519a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	015a      	lsls	r2, r3, #5
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	4413      	add	r3, r2
 800518e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005192:	461a      	mov	r2, r3
 8005194:	2320      	movs	r3, #32
 8005196:	6093      	str	r3, [r2, #8]
 8005198:	e098      	b.n	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f040 8093 	bne.w	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	4a4b      	ldr	r2, [pc, #300]	@ (80052d8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d90f      	bls.n	80051ce <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d00a      	beq.n	80051ce <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	015a      	lsls	r2, r3, #5
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	4413      	add	r3, r2
 80051c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c4:	461a      	mov	r2, r3
 80051c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ca:	6093      	str	r3, [r2, #8]
 80051cc:	e07e      	b.n	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	4613      	mov	r3, r2
 80051d2:	00db      	lsls	r3, r3, #3
 80051d4:	4413      	add	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	4413      	add	r3, r2
 80051e0:	3304      	adds	r3, #4
 80051e2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a1a      	ldr	r2, [r3, #32]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	0159      	lsls	r1, r3, #5
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	440b      	add	r3, r1
 80051f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051fa:	1ad2      	subs	r2, r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d114      	bne.n	8005230 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d109      	bne.n	8005222 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6818      	ldr	r0, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005218:	461a      	mov	r2, r3
 800521a:	2101      	movs	r1, #1
 800521c:	f003 f832 	bl	8008284 <USB_EP0_OutStart>
 8005220:	e006      	b.n	8005230 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	68da      	ldr	r2, [r3, #12]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	441a      	add	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	b2db      	uxtb	r3, r3
 8005234:	4619      	mov	r1, r3
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f005 fb14 	bl	800a864 <HAL_PCD_DataOutStageCallback>
 800523c:	e046      	b.n	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	4a26      	ldr	r2, [pc, #152]	@ (80052dc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d124      	bne.n	8005290 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00a      	beq.n	8005266 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	015a      	lsls	r2, r3, #5
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	4413      	add	r3, r2
 8005258:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800525c:	461a      	mov	r2, r3
 800525e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005262:	6093      	str	r3, [r2, #8]
 8005264:	e032      	b.n	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	f003 0320 	and.w	r3, r3, #32
 800526c:	2b00      	cmp	r3, #0
 800526e:	d008      	beq.n	8005282 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	4413      	add	r3, r2
 8005278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527c:	461a      	mov	r2, r3
 800527e:	2320      	movs	r3, #32
 8005280:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	b2db      	uxtb	r3, r3
 8005286:	4619      	mov	r1, r3
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f005 faeb 	bl	800a864 <HAL_PCD_DataOutStageCallback>
 800528e:	e01d      	b.n	80052cc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d114      	bne.n	80052c0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005296:	6879      	ldr	r1, [r7, #4]
 8005298:	683a      	ldr	r2, [r7, #0]
 800529a:	4613      	mov	r3, r2
 800529c:	00db      	lsls	r3, r3, #3
 800529e:	4413      	add	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	440b      	add	r3, r1
 80052a4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d108      	bne.n	80052c0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6818      	ldr	r0, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052b8:	461a      	mov	r2, r3
 80052ba:	2100      	movs	r1, #0
 80052bc:	f002 ffe2 	bl	8008284 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	4619      	mov	r1, r3
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f005 facc 	bl	800a864 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3720      	adds	r7, #32
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	4f54300a 	.word	0x4f54300a
 80052dc:	4f54310a 	.word	0x4f54310a

080052e0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	333c      	adds	r3, #60	@ 0x3c
 80052f8:	3304      	adds	r3, #4
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	015a      	lsls	r2, r3, #5
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	4413      	add	r3, r2
 8005306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	4a15      	ldr	r2, [pc, #84]	@ (8005368 <PCD_EP_OutSetupPacket_int+0x88>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d90e      	bls.n	8005334 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800531c:	2b00      	cmp	r3, #0
 800531e:	d009      	beq.n	8005334 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	4413      	add	r3, r2
 8005328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800532c:	461a      	mov	r2, r3
 800532e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005332:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f005 fa83 	bl	800a840 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	4a0a      	ldr	r2, [pc, #40]	@ (8005368 <PCD_EP_OutSetupPacket_int+0x88>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d90c      	bls.n	800535c <PCD_EP_OutSetupPacket_int+0x7c>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	799b      	ldrb	r3, [r3, #6]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d108      	bne.n	800535c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6818      	ldr	r0, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005354:	461a      	mov	r2, r3
 8005356:	2101      	movs	r1, #1
 8005358:	f002 ff94 	bl	8008284 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3718      	adds	r7, #24
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	4f54300a 	.word	0x4f54300a

0800536c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	460b      	mov	r3, r1
 8005376:	70fb      	strb	r3, [r7, #3]
 8005378:	4613      	mov	r3, r2
 800537a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005382:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005384:	78fb      	ldrb	r3, [r7, #3]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d107      	bne.n	800539a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800538a:	883b      	ldrh	r3, [r7, #0]
 800538c:	0419      	lsls	r1, r3, #16
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	430a      	orrs	r2, r1
 8005396:	629a      	str	r2, [r3, #40]	@ 0x28
 8005398:	e028      	b.n	80053ec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a0:	0c1b      	lsrs	r3, r3, #16
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	4413      	add	r3, r2
 80053a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80053a8:	2300      	movs	r3, #0
 80053aa:	73fb      	strb	r3, [r7, #15]
 80053ac:	e00d      	b.n	80053ca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
 80053b4:	3340      	adds	r3, #64	@ 0x40
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	4413      	add	r3, r2
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	0c1b      	lsrs	r3, r3, #16
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	4413      	add	r3, r2
 80053c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	3301      	adds	r3, #1
 80053c8:	73fb      	strb	r3, [r7, #15]
 80053ca:	7bfa      	ldrb	r2, [r7, #15]
 80053cc:	78fb      	ldrb	r3, [r7, #3]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d3ec      	bcc.n	80053ae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80053d4:	883b      	ldrh	r3, [r7, #0]
 80053d6:	0418      	lsls	r0, r3, #16
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6819      	ldr	r1, [r3, #0]
 80053dc:	78fb      	ldrb	r3, [r7, #3]
 80053de:	3b01      	subs	r3, #1
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	4302      	orrs	r2, r0
 80053e4:	3340      	adds	r3, #64	@ 0x40
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3714      	adds	r7, #20
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr

080053fa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b083      	sub	sp, #12
 80053fe:	af00      	add	r7, sp, #0
 8005400:	6078      	str	r0, [r7, #4]
 8005402:	460b      	mov	r3, r1
 8005404:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	887a      	ldrh	r2, [r7, #2]
 800540c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	460b      	mov	r3, r1
 8005426:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e267      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d075      	beq.n	800553e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005452:	4b88      	ldr	r3, [pc, #544]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 030c 	and.w	r3, r3, #12
 800545a:	2b04      	cmp	r3, #4
 800545c:	d00c      	beq.n	8005478 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800545e:	4b85      	ldr	r3, [pc, #532]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005466:	2b08      	cmp	r3, #8
 8005468:	d112      	bne.n	8005490 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800546a:	4b82      	ldr	r3, [pc, #520]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005476:	d10b      	bne.n	8005490 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005478:	4b7e      	ldr	r3, [pc, #504]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d05b      	beq.n	800553c <HAL_RCC_OscConfig+0x108>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d157      	bne.n	800553c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e242      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005498:	d106      	bne.n	80054a8 <HAL_RCC_OscConfig+0x74>
 800549a:	4b76      	ldr	r3, [pc, #472]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a75      	ldr	r2, [pc, #468]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054a4:	6013      	str	r3, [r2, #0]
 80054a6:	e01d      	b.n	80054e4 <HAL_RCC_OscConfig+0xb0>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054b0:	d10c      	bne.n	80054cc <HAL_RCC_OscConfig+0x98>
 80054b2:	4b70      	ldr	r3, [pc, #448]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a6f      	ldr	r2, [pc, #444]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	4b6d      	ldr	r3, [pc, #436]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a6c      	ldr	r2, [pc, #432]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054c8:	6013      	str	r3, [r2, #0]
 80054ca:	e00b      	b.n	80054e4 <HAL_RCC_OscConfig+0xb0>
 80054cc:	4b69      	ldr	r3, [pc, #420]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a68      	ldr	r2, [pc, #416]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054d6:	6013      	str	r3, [r2, #0]
 80054d8:	4b66      	ldr	r3, [pc, #408]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a65      	ldr	r2, [pc, #404]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80054de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d013      	beq.n	8005514 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ec:	f7fd f946 	bl	800277c <HAL_GetTick>
 80054f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054f2:	e008      	b.n	8005506 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054f4:	f7fd f942 	bl	800277c <HAL_GetTick>
 80054f8:	4602      	mov	r2, r0
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	2b64      	cmp	r3, #100	@ 0x64
 8005500:	d901      	bls.n	8005506 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e207      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005506:	4b5b      	ldr	r3, [pc, #364]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d0f0      	beq.n	80054f4 <HAL_RCC_OscConfig+0xc0>
 8005512:	e014      	b.n	800553e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005514:	f7fd f932 	bl	800277c <HAL_GetTick>
 8005518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800551a:	e008      	b.n	800552e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800551c:	f7fd f92e 	bl	800277c <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	2b64      	cmp	r3, #100	@ 0x64
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e1f3      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800552e:	4b51      	ldr	r3, [pc, #324]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1f0      	bne.n	800551c <HAL_RCC_OscConfig+0xe8>
 800553a:	e000      	b.n	800553e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800553c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d063      	beq.n	8005612 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800554a:	4b4a      	ldr	r3, [pc, #296]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 030c 	and.w	r3, r3, #12
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00b      	beq.n	800556e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005556:	4b47      	ldr	r3, [pc, #284]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800555e:	2b08      	cmp	r3, #8
 8005560:	d11c      	bne.n	800559c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005562:	4b44      	ldr	r3, [pc, #272]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d116      	bne.n	800559c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800556e:	4b41      	ldr	r3, [pc, #260]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d005      	beq.n	8005586 <HAL_RCC_OscConfig+0x152>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d001      	beq.n	8005586 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e1c7      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005586:	4b3b      	ldr	r3, [pc, #236]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4937      	ldr	r1, [pc, #220]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005596:	4313      	orrs	r3, r2
 8005598:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800559a:	e03a      	b.n	8005612 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d020      	beq.n	80055e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055a4:	4b34      	ldr	r3, [pc, #208]	@ (8005678 <HAL_RCC_OscConfig+0x244>)
 80055a6:	2201      	movs	r2, #1
 80055a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055aa:	f7fd f8e7 	bl	800277c <HAL_GetTick>
 80055ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055b0:	e008      	b.n	80055c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055b2:	f7fd f8e3 	bl	800277c <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d901      	bls.n	80055c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e1a8      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055c4:	4b2b      	ldr	r3, [pc, #172]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d0f0      	beq.n	80055b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d0:	4b28      	ldr	r3, [pc, #160]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	4925      	ldr	r1, [pc, #148]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	600b      	str	r3, [r1, #0]
 80055e4:	e015      	b.n	8005612 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055e6:	4b24      	ldr	r3, [pc, #144]	@ (8005678 <HAL_RCC_OscConfig+0x244>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ec:	f7fd f8c6 	bl	800277c <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055f4:	f7fd f8c2 	bl	800277c <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e187      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005606:	4b1b      	ldr	r3, [pc, #108]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1f0      	bne.n	80055f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0308 	and.w	r3, r3, #8
 800561a:	2b00      	cmp	r3, #0
 800561c:	d036      	beq.n	800568c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d016      	beq.n	8005654 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005626:	4b15      	ldr	r3, [pc, #84]	@ (800567c <HAL_RCC_OscConfig+0x248>)
 8005628:	2201      	movs	r2, #1
 800562a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800562c:	f7fd f8a6 	bl	800277c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005634:	f7fd f8a2 	bl	800277c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e167      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005646:	4b0b      	ldr	r3, [pc, #44]	@ (8005674 <HAL_RCC_OscConfig+0x240>)
 8005648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d0f0      	beq.n	8005634 <HAL_RCC_OscConfig+0x200>
 8005652:	e01b      	b.n	800568c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005654:	4b09      	ldr	r3, [pc, #36]	@ (800567c <HAL_RCC_OscConfig+0x248>)
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800565a:	f7fd f88f 	bl	800277c <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005660:	e00e      	b.n	8005680 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005662:	f7fd f88b 	bl	800277c <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d907      	bls.n	8005680 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e150      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
 8005674:	40023800 	.word	0x40023800
 8005678:	42470000 	.word	0x42470000
 800567c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005680:	4b88      	ldr	r3, [pc, #544]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005682:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1ea      	bne.n	8005662 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0304 	and.w	r3, r3, #4
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 8097 	beq.w	80057c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800569a:	2300      	movs	r3, #0
 800569c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800569e:	4b81      	ldr	r3, [pc, #516]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10f      	bne.n	80056ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056aa:	2300      	movs	r3, #0
 80056ac:	60bb      	str	r3, [r7, #8]
 80056ae:	4b7d      	ldr	r3, [pc, #500]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	4a7c      	ldr	r2, [pc, #496]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80056ba:	4b7a      	ldr	r3, [pc, #488]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056c2:	60bb      	str	r3, [r7, #8]
 80056c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056c6:	2301      	movs	r3, #1
 80056c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056ca:	4b77      	ldr	r3, [pc, #476]	@ (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d118      	bne.n	8005708 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80056d6:	4b74      	ldr	r3, [pc, #464]	@ (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a73      	ldr	r2, [pc, #460]	@ (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056e2:	f7fd f84b 	bl	800277c <HAL_GetTick>
 80056e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056e8:	e008      	b.n	80056fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056ea:	f7fd f847 	bl	800277c <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d901      	bls.n	80056fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e10c      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056fc:	4b6a      	ldr	r3, [pc, #424]	@ (80058a8 <HAL_RCC_OscConfig+0x474>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0f0      	beq.n	80056ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b01      	cmp	r3, #1
 800570e:	d106      	bne.n	800571e <HAL_RCC_OscConfig+0x2ea>
 8005710:	4b64      	ldr	r3, [pc, #400]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005714:	4a63      	ldr	r2, [pc, #396]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005716:	f043 0301 	orr.w	r3, r3, #1
 800571a:	6713      	str	r3, [r2, #112]	@ 0x70
 800571c:	e01c      	b.n	8005758 <HAL_RCC_OscConfig+0x324>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2b05      	cmp	r3, #5
 8005724:	d10c      	bne.n	8005740 <HAL_RCC_OscConfig+0x30c>
 8005726:	4b5f      	ldr	r3, [pc, #380]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800572a:	4a5e      	ldr	r2, [pc, #376]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 800572c:	f043 0304 	orr.w	r3, r3, #4
 8005730:	6713      	str	r3, [r2, #112]	@ 0x70
 8005732:	4b5c      	ldr	r3, [pc, #368]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005736:	4a5b      	ldr	r2, [pc, #364]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005738:	f043 0301 	orr.w	r3, r3, #1
 800573c:	6713      	str	r3, [r2, #112]	@ 0x70
 800573e:	e00b      	b.n	8005758 <HAL_RCC_OscConfig+0x324>
 8005740:	4b58      	ldr	r3, [pc, #352]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005744:	4a57      	ldr	r2, [pc, #348]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005746:	f023 0301 	bic.w	r3, r3, #1
 800574a:	6713      	str	r3, [r2, #112]	@ 0x70
 800574c:	4b55      	ldr	r3, [pc, #340]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 800574e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005750:	4a54      	ldr	r2, [pc, #336]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005752:	f023 0304 	bic.w	r3, r3, #4
 8005756:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d015      	beq.n	800578c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005760:	f7fd f80c 	bl	800277c <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005766:	e00a      	b.n	800577e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005768:	f7fd f808 	bl	800277c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005776:	4293      	cmp	r3, r2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e0cb      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800577e:	4b49      	ldr	r3, [pc, #292]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d0ee      	beq.n	8005768 <HAL_RCC_OscConfig+0x334>
 800578a:	e014      	b.n	80057b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800578c:	f7fc fff6 	bl	800277c <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005792:	e00a      	b.n	80057aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005794:	f7fc fff2 	bl	800277c <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e0b5      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057aa:	4b3e      	ldr	r3, [pc, #248]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1ee      	bne.n	8005794 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057b6:	7dfb      	ldrb	r3, [r7, #23]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d105      	bne.n	80057c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057bc:	4b39      	ldr	r3, [pc, #228]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c0:	4a38      	ldr	r2, [pc, #224]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 80a1 	beq.w	8005914 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057d2:	4b34      	ldr	r3, [pc, #208]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 030c 	and.w	r3, r3, #12
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d05c      	beq.n	8005898 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d141      	bne.n	800586a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e6:	4b31      	ldr	r3, [pc, #196]	@ (80058ac <HAL_RCC_OscConfig+0x478>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ec:	f7fc ffc6 	bl	800277c <HAL_GetTick>
 80057f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f4:	f7fc ffc2 	bl	800277c <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e087      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005806:	4b27      	ldr	r3, [pc, #156]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1f0      	bne.n	80057f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69da      	ldr	r2, [r3, #28]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005820:	019b      	lsls	r3, r3, #6
 8005822:	431a      	orrs	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	085b      	lsrs	r3, r3, #1
 800582a:	3b01      	subs	r3, #1
 800582c:	041b      	lsls	r3, r3, #16
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005834:	061b      	lsls	r3, r3, #24
 8005836:	491b      	ldr	r1, [pc, #108]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 8005838:	4313      	orrs	r3, r2
 800583a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800583c:	4b1b      	ldr	r3, [pc, #108]	@ (80058ac <HAL_RCC_OscConfig+0x478>)
 800583e:	2201      	movs	r2, #1
 8005840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005842:	f7fc ff9b 	bl	800277c <HAL_GetTick>
 8005846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005848:	e008      	b.n	800585c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800584a:	f7fc ff97 	bl	800277c <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e05c      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800585c:	4b11      	ldr	r3, [pc, #68]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d0f0      	beq.n	800584a <HAL_RCC_OscConfig+0x416>
 8005868:	e054      	b.n	8005914 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800586a:	4b10      	ldr	r3, [pc, #64]	@ (80058ac <HAL_RCC_OscConfig+0x478>)
 800586c:	2200      	movs	r2, #0
 800586e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005870:	f7fc ff84 	bl	800277c <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005878:	f7fc ff80 	bl	800277c <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e045      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588a:	4b06      	ldr	r3, [pc, #24]	@ (80058a4 <HAL_RCC_OscConfig+0x470>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f0      	bne.n	8005878 <HAL_RCC_OscConfig+0x444>
 8005896:	e03d      	b.n	8005914 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d107      	bne.n	80058b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e038      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
 80058a4:	40023800 	.word	0x40023800
 80058a8:	40007000 	.word	0x40007000
 80058ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80058b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005920 <HAL_RCC_OscConfig+0x4ec>)
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d028      	beq.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d121      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d11a      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80058e0:	4013      	ands	r3, r2
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d111      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f6:	085b      	lsrs	r3, r3, #1
 80058f8:	3b01      	subs	r3, #1
 80058fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d107      	bne.n	8005910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800590c:	429a      	cmp	r2, r3
 800590e:	d001      	beq.n	8005914 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e000      	b.n	8005916 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40023800 	.word	0x40023800

08005924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d101      	bne.n	8005938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e0cc      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005938:	4b68      	ldr	r3, [pc, #416]	@ (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	683a      	ldr	r2, [r7, #0]
 8005942:	429a      	cmp	r2, r3
 8005944:	d90c      	bls.n	8005960 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005946:	4b65      	ldr	r3, [pc, #404]	@ (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005948:	683a      	ldr	r2, [r7, #0]
 800594a:	b2d2      	uxtb	r2, r2
 800594c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800594e:	4b63      	ldr	r3, [pc, #396]	@ (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	683a      	ldr	r2, [r7, #0]
 8005958:	429a      	cmp	r2, r3
 800595a:	d001      	beq.n	8005960 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e0b8      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d020      	beq.n	80059ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0304 	and.w	r3, r3, #4
 8005974:	2b00      	cmp	r3, #0
 8005976:	d005      	beq.n	8005984 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005978:	4b59      	ldr	r3, [pc, #356]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	4a58      	ldr	r2, [pc, #352]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800597e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005982:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b00      	cmp	r3, #0
 800598e:	d005      	beq.n	800599c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005990:	4b53      	ldr	r3, [pc, #332]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	4a52      	ldr	r2, [pc, #328]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005996:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800599a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800599c:	4b50      	ldr	r3, [pc, #320]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	494d      	ldr	r1, [pc, #308]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0301 	and.w	r3, r3, #1
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d044      	beq.n	8005a44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d107      	bne.n	80059d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c2:	4b47      	ldr	r3, [pc, #284]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d119      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	e07f      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d003      	beq.n	80059e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80059de:	2b03      	cmp	r3, #3
 80059e0:	d107      	bne.n	80059f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059e2:	4b3f      	ldr	r3, [pc, #252]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e06f      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059f2:	4b3b      	ldr	r3, [pc, #236]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d101      	bne.n	8005a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e067      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a02:	4b37      	ldr	r3, [pc, #220]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f023 0203 	bic.w	r2, r3, #3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	4934      	ldr	r1, [pc, #208]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a14:	f7fc feb2 	bl	800277c <HAL_GetTick>
 8005a18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a1a:	e00a      	b.n	8005a32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a1c:	f7fc feae 	bl	800277c <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e04f      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a32:	4b2b      	ldr	r3, [pc, #172]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 020c 	and.w	r2, r3, #12
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d1eb      	bne.n	8005a1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a44:	4b25      	ldr	r3, [pc, #148]	@ (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d20c      	bcs.n	8005a6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a52:	4b22      	ldr	r3, [pc, #136]	@ (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	b2d2      	uxtb	r2, r2
 8005a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a5a:	4b20      	ldr	r3, [pc, #128]	@ (8005adc <HAL_RCC_ClockConfig+0x1b8>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0307 	and.w	r3, r3, #7
 8005a62:	683a      	ldr	r2, [r7, #0]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d001      	beq.n	8005a6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e032      	b.n	8005ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a78:	4b19      	ldr	r3, [pc, #100]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	4916      	ldr	r1, [pc, #88]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d009      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a96:	4b12      	ldr	r3, [pc, #72]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	00db      	lsls	r3, r3, #3
 8005aa4:	490e      	ldr	r1, [pc, #56]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005aaa:	f000 f821 	bl	8005af0 <HAL_RCC_GetSysClockFreq>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	091b      	lsrs	r3, r3, #4
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	490a      	ldr	r1, [pc, #40]	@ (8005ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8005abc:	5ccb      	ldrb	r3, [r1, r3]
 8005abe:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac2:	4a09      	ldr	r2, [pc, #36]	@ (8005ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005ac6:	4b09      	ldr	r3, [pc, #36]	@ (8005aec <HAL_RCC_ClockConfig+0x1c8>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fc fe12 	bl	80026f4 <HAL_InitTick>

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40023c00 	.word	0x40023c00
 8005ae0:	40023800 	.word	0x40023800
 8005ae4:	0800ca88 	.word	0x0800ca88
 8005ae8:	20000000 	.word	0x20000000
 8005aec:	20000004 	.word	0x20000004

08005af0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005af4:	b090      	sub	sp, #64	@ 0x40
 8005af6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005b00:	2300      	movs	r3, #0
 8005b02:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b08:	4b59      	ldr	r3, [pc, #356]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f003 030c 	and.w	r3, r3, #12
 8005b10:	2b08      	cmp	r3, #8
 8005b12:	d00d      	beq.n	8005b30 <HAL_RCC_GetSysClockFreq+0x40>
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	f200 80a1 	bhi.w	8005c5c <HAL_RCC_GetSysClockFreq+0x16c>
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_RCC_GetSysClockFreq+0x34>
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	d003      	beq.n	8005b2a <HAL_RCC_GetSysClockFreq+0x3a>
 8005b22:	e09b      	b.n	8005c5c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b24:	4b53      	ldr	r3, [pc, #332]	@ (8005c74 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b28:	e09b      	b.n	8005c62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b2a:	4b53      	ldr	r3, [pc, #332]	@ (8005c78 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b2e:	e098      	b.n	8005c62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b30:	4b4f      	ldr	r3, [pc, #316]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d028      	beq.n	8005b98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b46:	4b4a      	ldr	r3, [pc, #296]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	099b      	lsrs	r3, r3, #6
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	623b      	str	r3, [r7, #32]
 8005b50:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b52:	6a3b      	ldr	r3, [r7, #32]
 8005b54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005b58:	2100      	movs	r1, #0
 8005b5a:	4b47      	ldr	r3, [pc, #284]	@ (8005c78 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b5c:	fb03 f201 	mul.w	r2, r3, r1
 8005b60:	2300      	movs	r3, #0
 8005b62:	fb00 f303 	mul.w	r3, r0, r3
 8005b66:	4413      	add	r3, r2
 8005b68:	4a43      	ldr	r2, [pc, #268]	@ (8005c78 <HAL_RCC_GetSysClockFreq+0x188>)
 8005b6a:	fba0 1202 	umull	r1, r2, r0, r2
 8005b6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b70:	460a      	mov	r2, r1
 8005b72:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b76:	4413      	add	r3, r2
 8005b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	61bb      	str	r3, [r7, #24]
 8005b80:	61fa      	str	r2, [r7, #28]
 8005b82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005b8a:	f7fa fb81 	bl	8000290 <__aeabi_uldivmod>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	460b      	mov	r3, r1
 8005b92:	4613      	mov	r3, r2
 8005b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b96:	e053      	b.n	8005c40 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b98:	4b35      	ldr	r3, [pc, #212]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	099b      	lsrs	r3, r3, #6
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	613b      	str	r3, [r7, #16]
 8005ba2:	617a      	str	r2, [r7, #20]
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005baa:	f04f 0b00 	mov.w	fp, #0
 8005bae:	4652      	mov	r2, sl
 8005bb0:	465b      	mov	r3, fp
 8005bb2:	f04f 0000 	mov.w	r0, #0
 8005bb6:	f04f 0100 	mov.w	r1, #0
 8005bba:	0159      	lsls	r1, r3, #5
 8005bbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bc0:	0150      	lsls	r0, r2, #5
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	ebb2 080a 	subs.w	r8, r2, sl
 8005bca:	eb63 090b 	sbc.w	r9, r3, fp
 8005bce:	f04f 0200 	mov.w	r2, #0
 8005bd2:	f04f 0300 	mov.w	r3, #0
 8005bd6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005bda:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005bde:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005be2:	ebb2 0408 	subs.w	r4, r2, r8
 8005be6:	eb63 0509 	sbc.w	r5, r3, r9
 8005bea:	f04f 0200 	mov.w	r2, #0
 8005bee:	f04f 0300 	mov.w	r3, #0
 8005bf2:	00eb      	lsls	r3, r5, #3
 8005bf4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bf8:	00e2      	lsls	r2, r4, #3
 8005bfa:	4614      	mov	r4, r2
 8005bfc:	461d      	mov	r5, r3
 8005bfe:	eb14 030a 	adds.w	r3, r4, sl
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	eb45 030b 	adc.w	r3, r5, fp
 8005c08:	607b      	str	r3, [r7, #4]
 8005c0a:	f04f 0200 	mov.w	r2, #0
 8005c0e:	f04f 0300 	mov.w	r3, #0
 8005c12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c16:	4629      	mov	r1, r5
 8005c18:	028b      	lsls	r3, r1, #10
 8005c1a:	4621      	mov	r1, r4
 8005c1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c20:	4621      	mov	r1, r4
 8005c22:	028a      	lsls	r2, r1, #10
 8005c24:	4610      	mov	r0, r2
 8005c26:	4619      	mov	r1, r3
 8005c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	60bb      	str	r3, [r7, #8]
 8005c2e:	60fa      	str	r2, [r7, #12]
 8005c30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c34:	f7fa fb2c 	bl	8000290 <__aeabi_uldivmod>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005c40:	4b0b      	ldr	r3, [pc, #44]	@ (8005c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	0c1b      	lsrs	r3, r3, #16
 8005c46:	f003 0303 	and.w	r3, r3, #3
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	005b      	lsls	r3, r3, #1
 8005c4e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005c50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c5a:	e002      	b.n	8005c62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c5c:	4b05      	ldr	r3, [pc, #20]	@ (8005c74 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3740      	adds	r7, #64	@ 0x40
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c6e:	bf00      	nop
 8005c70:	40023800 	.word	0x40023800
 8005c74:	00f42400 	.word	0x00f42400
 8005c78:	017d7840 	.word	0x017d7840

08005c7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c80:	4b03      	ldr	r3, [pc, #12]	@ (8005c90 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c82:	681b      	ldr	r3, [r3, #0]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	20000000 	.word	0x20000000

08005c94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c98:	f7ff fff0 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	4b05      	ldr	r3, [pc, #20]	@ (8005cb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	0a9b      	lsrs	r3, r3, #10
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	4903      	ldr	r1, [pc, #12]	@ (8005cb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005caa:	5ccb      	ldrb	r3, [r1, r3]
 8005cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	40023800 	.word	0x40023800
 8005cb8:	0800ca98 	.word	0x0800ca98

08005cbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cc0:	f7ff ffdc 	bl	8005c7c <HAL_RCC_GetHCLKFreq>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	4b05      	ldr	r3, [pc, #20]	@ (8005cdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	0b5b      	lsrs	r3, r3, #13
 8005ccc:	f003 0307 	and.w	r3, r3, #7
 8005cd0:	4903      	ldr	r1, [pc, #12]	@ (8005ce0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cd2:	5ccb      	ldrb	r3, [r1, r3]
 8005cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	40023800 	.word	0x40023800
 8005ce0:	0800ca98 	.word	0x0800ca98

08005ce4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e042      	b.n	8005d7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d106      	bne.n	8005d10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7fc fb72 	bl	80023f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2224      	movs	r2, #36	@ 0x24
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68da      	ldr	r2, [r3, #12]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 fd7f 	bl	800682c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	691a      	ldr	r2, [r3, #16]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	695a      	ldr	r2, [r3, #20]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68da      	ldr	r2, [r3, #12]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2220      	movs	r2, #32
 8005d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3708      	adds	r7, #8
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b08a      	sub	sp, #40	@ 0x28
 8005d88:	af02      	add	r7, sp, #8
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	603b      	str	r3, [r7, #0]
 8005d90:	4613      	mov	r3, r2
 8005d92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b20      	cmp	r3, #32
 8005da2:	d175      	bne.n	8005e90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d002      	beq.n	8005db0 <HAL_UART_Transmit+0x2c>
 8005daa:	88fb      	ldrh	r3, [r7, #6]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e06e      	b.n	8005e92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2221      	movs	r2, #33	@ 0x21
 8005dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dc2:	f7fc fcdb 	bl	800277c <HAL_GetTick>
 8005dc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	88fa      	ldrh	r2, [r7, #6]
 8005dcc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	88fa      	ldrh	r2, [r7, #6]
 8005dd2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ddc:	d108      	bne.n	8005df0 <HAL_UART_Transmit+0x6c>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	691b      	ldr	r3, [r3, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005de6:	2300      	movs	r3, #0
 8005de8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	61bb      	str	r3, [r7, #24]
 8005dee:	e003      	b.n	8005df8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005df4:	2300      	movs	r3, #0
 8005df6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005df8:	e02e      	b.n	8005e58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2200      	movs	r2, #0
 8005e02:	2180      	movs	r1, #128	@ 0x80
 8005e04:	68f8      	ldr	r0, [r7, #12]
 8005e06:	f000 fb1d 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d005      	beq.n	8005e1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2220      	movs	r2, #32
 8005e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	e03a      	b.n	8005e92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10b      	bne.n	8005e3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	461a      	mov	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	3302      	adds	r3, #2
 8005e36:	61bb      	str	r3, [r7, #24]
 8005e38:	e007      	b.n	8005e4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	781a      	ldrb	r2, [r3, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	3301      	adds	r3, #1
 8005e48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1cb      	bne.n	8005dfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	2140      	movs	r1, #64	@ 0x40
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 fae9 	bl	8006444 <UART_WaitOnFlagUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d005      	beq.n	8005e84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2220      	movs	r2, #32
 8005e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e006      	b.n	8005e92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2220      	movs	r2, #32
 8005e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	e000      	b.n	8005e92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e90:	2302      	movs	r3, #2
  }
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3720      	adds	r7, #32
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
	...

08005e9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b0ba      	sub	sp, #232	@ 0xe8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ed2:	f003 030f 	and.w	r3, r3, #15
 8005ed6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005eda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d10f      	bne.n	8005f02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ee6:	f003 0320 	and.w	r3, r3, #32
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d009      	beq.n	8005f02 <HAL_UART_IRQHandler+0x66>
 8005eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d003      	beq.n	8005f02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fbd7 	bl	80066ae <UART_Receive_IT>
      return;
 8005f00:	e273      	b.n	80063ea <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f000 80de 	beq.w	80060c8 <HAL_UART_IRQHandler+0x22c>
 8005f0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d106      	bne.n	8005f26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f1c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f000 80d1 	beq.w	80060c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00b      	beq.n	8005f4a <HAL_UART_IRQHandler+0xae>
 8005f32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d005      	beq.n	8005f4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f42:	f043 0201 	orr.w	r2, r3, #1
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f4e:	f003 0304 	and.w	r3, r3, #4
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00b      	beq.n	8005f6e <HAL_UART_IRQHandler+0xd2>
 8005f56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d005      	beq.n	8005f6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f66:	f043 0202 	orr.w	r2, r3, #2
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f72:	f003 0302 	and.w	r3, r3, #2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00b      	beq.n	8005f92 <HAL_UART_IRQHandler+0xf6>
 8005f7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d005      	beq.n	8005f92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8a:	f043 0204 	orr.w	r2, r3, #4
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f96:	f003 0308 	and.w	r3, r3, #8
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d011      	beq.n	8005fc2 <HAL_UART_IRQHandler+0x126>
 8005f9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fa2:	f003 0320 	and.w	r3, r3, #32
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d105      	bne.n	8005fb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005faa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d005      	beq.n	8005fc2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fba:	f043 0208 	orr.w	r2, r3, #8
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f000 820a 	beq.w	80063e0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fd0:	f003 0320 	and.w	r3, r3, #32
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d008      	beq.n	8005fea <HAL_UART_IRQHandler+0x14e>
 8005fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fdc:	f003 0320 	and.w	r3, r3, #32
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 fb62 	bl	80066ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ff4:	2b40      	cmp	r3, #64	@ 0x40
 8005ff6:	bf0c      	ite	eq
 8005ff8:	2301      	moveq	r3, #1
 8005ffa:	2300      	movne	r3, #0
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006006:	f003 0308 	and.w	r3, r3, #8
 800600a:	2b00      	cmp	r3, #0
 800600c:	d103      	bne.n	8006016 <HAL_UART_IRQHandler+0x17a>
 800600e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006012:	2b00      	cmp	r3, #0
 8006014:	d04f      	beq.n	80060b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 fa6d 	bl	80064f6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006026:	2b40      	cmp	r3, #64	@ 0x40
 8006028:	d141      	bne.n	80060ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3314      	adds	r3, #20
 8006030:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006034:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006038:	e853 3f00 	ldrex	r3, [r3]
 800603c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006040:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006044:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006048:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	3314      	adds	r3, #20
 8006052:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006056:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800605a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006062:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800606e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1d9      	bne.n	800602a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800607a:	2b00      	cmp	r3, #0
 800607c:	d013      	beq.n	80060a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006082:	4a8a      	ldr	r2, [pc, #552]	@ (80062ac <HAL_UART_IRQHandler+0x410>)
 8006084:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800608a:	4618      	mov	r0, r3
 800608c:	f7fd f909 	bl	80032a2 <HAL_DMA_Abort_IT>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d016      	beq.n	80060c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800609a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060a0:	4610      	mov	r0, r2
 80060a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060a4:	e00e      	b.n	80060c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f9b6 	bl	8006418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060ac:	e00a      	b.n	80060c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f9b2 	bl	8006418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060b4:	e006      	b.n	80060c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f9ae 	bl	8006418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80060c2:	e18d      	b.n	80063e0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060c4:	bf00      	nop
    return;
 80060c6:	e18b      	b.n	80063e0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	f040 8167 	bne.w	80063a0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80060d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060d6:	f003 0310 	and.w	r3, r3, #16
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 8160 	beq.w	80063a0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80060e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060e4:	f003 0310 	and.w	r3, r3, #16
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	f000 8159 	beq.w	80063a0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060ee:	2300      	movs	r3, #0
 80060f0:	60bb      	str	r3, [r7, #8]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60bb      	str	r3, [r7, #8]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	60bb      	str	r3, [r7, #8]
 8006102:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610e:	2b40      	cmp	r3, #64	@ 0x40
 8006110:	f040 80ce 	bne.w	80062b0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006120:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 80a9 	beq.w	800627c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800612e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006132:	429a      	cmp	r2, r3
 8006134:	f080 80a2 	bcs.w	800627c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800613e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006144:	69db      	ldr	r3, [r3, #28]
 8006146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800614a:	f000 8088 	beq.w	800625e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	330c      	adds	r3, #12
 8006154:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006158:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800615c:	e853 3f00 	ldrex	r3, [r3]
 8006160:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006164:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800616c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	330c      	adds	r3, #12
 8006176:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800617a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800617e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006182:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006186:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800618a:	e841 2300 	strex	r3, r2, [r1]
 800618e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006192:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1d9      	bne.n	800614e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	3314      	adds	r3, #20
 80061a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80061a4:	e853 3f00 	ldrex	r3, [r3]
 80061a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80061aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80061ac:	f023 0301 	bic.w	r3, r3, #1
 80061b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3314      	adds	r3, #20
 80061ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80061be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80061c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80061c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80061ca:	e841 2300 	strex	r3, r2, [r1]
 80061ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80061d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1e1      	bne.n	800619a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3314      	adds	r3, #20
 80061dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061e0:	e853 3f00 	ldrex	r3, [r3]
 80061e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80061e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3314      	adds	r3, #20
 80061f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80061fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006200:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006202:	e841 2300 	strex	r3, r2, [r1]
 8006206:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1e3      	bne.n	80061d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2220      	movs	r2, #32
 8006212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	330c      	adds	r3, #12
 8006222:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006226:	e853 3f00 	ldrex	r3, [r3]
 800622a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800622c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800622e:	f023 0310 	bic.w	r3, r3, #16
 8006232:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	330c      	adds	r3, #12
 800623c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006240:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006242:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006244:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006246:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006248:	e841 2300 	strex	r3, r2, [r1]
 800624c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800624e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1e3      	bne.n	800621c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006258:	4618      	mov	r0, r3
 800625a:	f7fc ffb2 	bl	80031c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2202      	movs	r2, #2
 8006262:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800626c:	b29b      	uxth	r3, r3
 800626e:	1ad3      	subs	r3, r2, r3
 8006270:	b29b      	uxth	r3, r3
 8006272:	4619      	mov	r1, r3
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 f8d9 	bl	800642c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800627a:	e0b3      	b.n	80063e4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006280:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006284:	429a      	cmp	r2, r3
 8006286:	f040 80ad 	bne.w	80063e4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800628e:	69db      	ldr	r3, [r3, #28]
 8006290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006294:	f040 80a6 	bne.w	80063e4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2202      	movs	r2, #2
 800629c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80062a2:	4619      	mov	r1, r3
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f8c1 	bl	800642c <HAL_UARTEx_RxEventCallback>
      return;
 80062aa:	e09b      	b.n	80063e4 <HAL_UART_IRQHandler+0x548>
 80062ac:	080065bd 	.word	0x080065bd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	1ad3      	subs	r3, r2, r3
 80062bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	f000 808e 	beq.w	80063e8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80062cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 8089 	beq.w	80063e8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	330c      	adds	r3, #12
 80062dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e0:	e853 3f00 	ldrex	r3, [r3]
 80062e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	330c      	adds	r3, #12
 80062f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80062fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80062fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006300:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006302:	e841 2300 	strex	r3, r2, [r1]
 8006306:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1e3      	bne.n	80062d6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3314      	adds	r3, #20
 8006314:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	e853 3f00 	ldrex	r3, [r3]
 800631c:	623b      	str	r3, [r7, #32]
   return(result);
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	f023 0301 	bic.w	r3, r3, #1
 8006324:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3314      	adds	r3, #20
 800632e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006332:	633a      	str	r2, [r7, #48]	@ 0x30
 8006334:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006336:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006338:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800633a:	e841 2300 	strex	r3, r2, [r1]
 800633e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1e3      	bne.n	800630e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2220      	movs	r2, #32
 800634a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	330c      	adds	r3, #12
 800635a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	e853 3f00 	ldrex	r3, [r3]
 8006362:	60fb      	str	r3, [r7, #12]
   return(result);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0310 	bic.w	r3, r3, #16
 800636a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	330c      	adds	r3, #12
 8006374:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006378:	61fa      	str	r2, [r7, #28]
 800637a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637c:	69b9      	ldr	r1, [r7, #24]
 800637e:	69fa      	ldr	r2, [r7, #28]
 8006380:	e841 2300 	strex	r3, r2, [r1]
 8006384:	617b      	str	r3, [r7, #20]
   return(result);
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1e3      	bne.n	8006354 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2202      	movs	r2, #2
 8006390:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006392:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006396:	4619      	mov	r1, r3
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f847 	bl	800642c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800639e:	e023      	b.n	80063e8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d009      	beq.n	80063c0 <HAL_UART_IRQHandler+0x524>
 80063ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 f910 	bl	80065de <UART_Transmit_IT>
    return;
 80063be:	e014      	b.n	80063ea <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00e      	beq.n	80063ea <HAL_UART_IRQHandler+0x54e>
 80063cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d008      	beq.n	80063ea <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f950 	bl	800667e <UART_EndTransmit_IT>
    return;
 80063de:	e004      	b.n	80063ea <HAL_UART_IRQHandler+0x54e>
    return;
 80063e0:	bf00      	nop
 80063e2:	e002      	b.n	80063ea <HAL_UART_IRQHandler+0x54e>
      return;
 80063e4:	bf00      	nop
 80063e6:	e000      	b.n	80063ea <HAL_UART_IRQHandler+0x54e>
      return;
 80063e8:	bf00      	nop
  }
}
 80063ea:	37e8      	adds	r7, #232	@ 0xe8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	460b      	mov	r3, r1
 8006436:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	603b      	str	r3, [r7, #0]
 8006450:	4613      	mov	r3, r2
 8006452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006454:	e03b      	b.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800645c:	d037      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800645e:	f7fc f98d 	bl	800277c <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	6a3a      	ldr	r2, [r7, #32]
 800646a:	429a      	cmp	r2, r3
 800646c:	d302      	bcc.n	8006474 <UART_WaitOnFlagUntilTimeout+0x30>
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e03a      	b.n	80064ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	f003 0304 	and.w	r3, r3, #4
 8006482:	2b00      	cmp	r3, #0
 8006484:	d023      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	2b80      	cmp	r3, #128	@ 0x80
 800648a:	d020      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	2b40      	cmp	r3, #64	@ 0x40
 8006490:	d01d      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0308 	and.w	r3, r3, #8
 800649c:	2b08      	cmp	r3, #8
 800649e:	d116      	bne.n	80064ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80064a0:	2300      	movs	r3, #0
 80064a2:	617b      	str	r3, [r7, #20]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	617b      	str	r3, [r7, #20]
 80064b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064b6:	68f8      	ldr	r0, [r7, #12]
 80064b8:	f000 f81d 	bl	80064f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2208      	movs	r2, #8
 80064c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e00f      	b.n	80064ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	4013      	ands	r3, r2
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	429a      	cmp	r2, r3
 80064dc:	bf0c      	ite	eq
 80064de:	2301      	moveq	r3, #1
 80064e0:	2300      	movne	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	79fb      	ldrb	r3, [r7, #7]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d0b4      	beq.n	8006456 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b095      	sub	sp, #84	@ 0x54
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	330c      	adds	r3, #12
 8006504:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006508:	e853 3f00 	ldrex	r3, [r3]
 800650c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800650e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006510:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006514:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	330c      	adds	r3, #12
 800651c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800651e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006520:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006522:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006524:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006526:	e841 2300 	strex	r3, r2, [r1]
 800652a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800652c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1e5      	bne.n	80064fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	3314      	adds	r3, #20
 8006538:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	6a3b      	ldr	r3, [r7, #32]
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	61fb      	str	r3, [r7, #28]
   return(result);
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	f023 0301 	bic.w	r3, r3, #1
 8006548:	64bb      	str	r3, [r7, #72]	@ 0x48
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3314      	adds	r3, #20
 8006550:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006552:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006554:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006556:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006558:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800655a:	e841 2300 	strex	r3, r2, [r1]
 800655e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1e5      	bne.n	8006532 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800656a:	2b01      	cmp	r3, #1
 800656c:	d119      	bne.n	80065a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	330c      	adds	r3, #12
 8006574:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	e853 3f00 	ldrex	r3, [r3]
 800657c:	60bb      	str	r3, [r7, #8]
   return(result);
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f023 0310 	bic.w	r3, r3, #16
 8006584:	647b      	str	r3, [r7, #68]	@ 0x44
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	330c      	adds	r3, #12
 800658c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800658e:	61ba      	str	r2, [r7, #24]
 8006590:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006592:	6979      	ldr	r1, [r7, #20]
 8006594:	69ba      	ldr	r2, [r7, #24]
 8006596:	e841 2300 	strex	r3, r2, [r1]
 800659a:	613b      	str	r3, [r7, #16]
   return(result);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1e5      	bne.n	800656e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2220      	movs	r2, #32
 80065a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80065b0:	bf00      	nop
 80065b2:	3754      	adds	r7, #84	@ 0x54
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f7ff ff21 	bl	8006418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065d6:	bf00      	nop
 80065d8:	3710      	adds	r7, #16
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}

080065de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065de:	b480      	push	{r7}
 80065e0:	b085      	sub	sp, #20
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b21      	cmp	r3, #33	@ 0x21
 80065f0:	d13e      	bne.n	8006670 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065fa:	d114      	bne.n	8006626 <UART_Transmit_IT+0x48>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d110      	bne.n	8006626 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a1b      	ldr	r3, [r3, #32]
 8006608:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	461a      	mov	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006618:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	1c9a      	adds	r2, r3, #2
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	621a      	str	r2, [r3, #32]
 8006624:	e008      	b.n	8006638 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	1c59      	adds	r1, r3, #1
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	6211      	str	r1, [r2, #32]
 8006630:	781a      	ldrb	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800663c:	b29b      	uxth	r3, r3
 800663e:	3b01      	subs	r3, #1
 8006640:	b29b      	uxth	r3, r3
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	4619      	mov	r1, r3
 8006646:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10f      	bne.n	800666c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800665a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68da      	ldr	r2, [r3, #12]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800666a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800666c:	2300      	movs	r3, #0
 800666e:	e000      	b.n	8006672 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006670:	2302      	movs	r3, #2
  }
}
 8006672:	4618      	mov	r0, r3
 8006674:	3714      	adds	r7, #20
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b082      	sub	sp, #8
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68da      	ldr	r2, [r3, #12]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006694:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2220      	movs	r2, #32
 800669a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7ff fea6 	bl	80063f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3708      	adds	r7, #8
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}

080066ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b08c      	sub	sp, #48	@ 0x30
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80066ba:	2300      	movs	r3, #0
 80066bc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b22      	cmp	r3, #34	@ 0x22
 80066c8:	f040 80aa 	bne.w	8006820 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d4:	d115      	bne.n	8006702 <UART_Receive_IT+0x54>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d111      	bne.n	8006702 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066f0:	b29a      	uxth	r2, r3
 80066f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fa:	1c9a      	adds	r2, r3, #2
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006700:	e024      	b.n	800674c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006706:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006710:	d007      	beq.n	8006722 <UART_Receive_IT+0x74>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10a      	bne.n	8006730 <UART_Receive_IT+0x82>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	691b      	ldr	r3, [r3, #16]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d106      	bne.n	8006730 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	b2da      	uxtb	r2, r3
 800672a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800672c:	701a      	strb	r2, [r3, #0]
 800672e:	e008      	b.n	8006742 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	b2db      	uxtb	r3, r3
 8006738:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800673c:	b2da      	uxtb	r2, r3
 800673e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006740:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006750:	b29b      	uxth	r3, r3
 8006752:	3b01      	subs	r3, #1
 8006754:	b29b      	uxth	r3, r3
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	4619      	mov	r1, r3
 800675a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800675c:	2b00      	cmp	r3, #0
 800675e:	d15d      	bne.n	800681c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f022 0220 	bic.w	r2, r2, #32
 800676e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800677e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	695a      	ldr	r2, [r3, #20]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f022 0201 	bic.w	r2, r2, #1
 800678e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2220      	movs	r2, #32
 8006794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d135      	bne.n	8006812 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	330c      	adds	r3, #12
 80067b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	e853 3f00 	ldrex	r3, [r3]
 80067ba:	613b      	str	r3, [r7, #16]
   return(result);
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	f023 0310 	bic.w	r3, r3, #16
 80067c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	330c      	adds	r3, #12
 80067ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067cc:	623a      	str	r2, [r7, #32]
 80067ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d0:	69f9      	ldr	r1, [r7, #28]
 80067d2:	6a3a      	ldr	r2, [r7, #32]
 80067d4:	e841 2300 	strex	r3, r2, [r1]
 80067d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d1e5      	bne.n	80067ac <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0310 	and.w	r3, r3, #16
 80067ea:	2b10      	cmp	r3, #16
 80067ec:	d10a      	bne.n	8006804 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80067ee:	2300      	movs	r3, #0
 80067f0:	60fb      	str	r3, [r7, #12]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	60fb      	str	r3, [r7, #12]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	60fb      	str	r3, [r7, #12]
 8006802:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006808:	4619      	mov	r1, r3
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f7ff fe0e 	bl	800642c <HAL_UARTEx_RxEventCallback>
 8006810:	e002      	b.n	8006818 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff fdf6 	bl	8006404 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006818:	2300      	movs	r3, #0
 800681a:	e002      	b.n	8006822 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800681c:	2300      	movs	r3, #0
 800681e:	e000      	b.n	8006822 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006820:	2302      	movs	r3, #2
  }
}
 8006822:	4618      	mov	r0, r3
 8006824:	3730      	adds	r7, #48	@ 0x30
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
	...

0800682c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800682c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006830:	b0c0      	sub	sp, #256	@ 0x100
 8006832:	af00      	add	r7, sp, #0
 8006834:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006848:	68d9      	ldr	r1, [r3, #12]
 800684a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	ea40 0301 	orr.w	r3, r0, r1
 8006854:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800685a:	689a      	ldr	r2, [r3, #8]
 800685c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	431a      	orrs	r2, r3
 8006864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	431a      	orrs	r2, r3
 800686c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	4313      	orrs	r3, r2
 8006874:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006884:	f021 010c 	bic.w	r1, r1, #12
 8006888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006892:	430b      	orrs	r3, r1
 8006894:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80068a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a6:	6999      	ldr	r1, [r3, #24]
 80068a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ac:	681a      	ldr	r2, [r3, #0]
 80068ae:	ea40 0301 	orr.w	r3, r0, r1
 80068b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80068b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	4b8f      	ldr	r3, [pc, #572]	@ (8006af8 <UART_SetConfig+0x2cc>)
 80068bc:	429a      	cmp	r2, r3
 80068be:	d005      	beq.n	80068cc <UART_SetConfig+0xa0>
 80068c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	4b8d      	ldr	r3, [pc, #564]	@ (8006afc <UART_SetConfig+0x2d0>)
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d104      	bne.n	80068d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80068cc:	f7ff f9f6 	bl	8005cbc <HAL_RCC_GetPCLK2Freq>
 80068d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80068d4:	e003      	b.n	80068de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80068d6:	f7ff f9dd 	bl	8005c94 <HAL_RCC_GetPCLK1Freq>
 80068da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068e2:	69db      	ldr	r3, [r3, #28]
 80068e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068e8:	f040 810c 	bne.w	8006b04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068f0:	2200      	movs	r2, #0
 80068f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80068f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80068fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80068fe:	4622      	mov	r2, r4
 8006900:	462b      	mov	r3, r5
 8006902:	1891      	adds	r1, r2, r2
 8006904:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006906:	415b      	adcs	r3, r3
 8006908:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800690a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800690e:	4621      	mov	r1, r4
 8006910:	eb12 0801 	adds.w	r8, r2, r1
 8006914:	4629      	mov	r1, r5
 8006916:	eb43 0901 	adc.w	r9, r3, r1
 800691a:	f04f 0200 	mov.w	r2, #0
 800691e:	f04f 0300 	mov.w	r3, #0
 8006922:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006926:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800692a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800692e:	4690      	mov	r8, r2
 8006930:	4699      	mov	r9, r3
 8006932:	4623      	mov	r3, r4
 8006934:	eb18 0303 	adds.w	r3, r8, r3
 8006938:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800693c:	462b      	mov	r3, r5
 800693e:	eb49 0303 	adc.w	r3, r9, r3
 8006942:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006952:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006956:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800695a:	460b      	mov	r3, r1
 800695c:	18db      	adds	r3, r3, r3
 800695e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006960:	4613      	mov	r3, r2
 8006962:	eb42 0303 	adc.w	r3, r2, r3
 8006966:	657b      	str	r3, [r7, #84]	@ 0x54
 8006968:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800696c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006970:	f7f9 fc8e 	bl	8000290 <__aeabi_uldivmod>
 8006974:	4602      	mov	r2, r0
 8006976:	460b      	mov	r3, r1
 8006978:	4b61      	ldr	r3, [pc, #388]	@ (8006b00 <UART_SetConfig+0x2d4>)
 800697a:	fba3 2302 	umull	r2, r3, r3, r2
 800697e:	095b      	lsrs	r3, r3, #5
 8006980:	011c      	lsls	r4, r3, #4
 8006982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006986:	2200      	movs	r2, #0
 8006988:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800698c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006990:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006994:	4642      	mov	r2, r8
 8006996:	464b      	mov	r3, r9
 8006998:	1891      	adds	r1, r2, r2
 800699a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800699c:	415b      	adcs	r3, r3
 800699e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80069a4:	4641      	mov	r1, r8
 80069a6:	eb12 0a01 	adds.w	sl, r2, r1
 80069aa:	4649      	mov	r1, r9
 80069ac:	eb43 0b01 	adc.w	fp, r3, r1
 80069b0:	f04f 0200 	mov.w	r2, #0
 80069b4:	f04f 0300 	mov.w	r3, #0
 80069b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80069bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80069c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80069c4:	4692      	mov	sl, r2
 80069c6:	469b      	mov	fp, r3
 80069c8:	4643      	mov	r3, r8
 80069ca:	eb1a 0303 	adds.w	r3, sl, r3
 80069ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80069d2:	464b      	mov	r3, r9
 80069d4:	eb4b 0303 	adc.w	r3, fp, r3
 80069d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80069dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80069ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80069f0:	460b      	mov	r3, r1
 80069f2:	18db      	adds	r3, r3, r3
 80069f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80069f6:	4613      	mov	r3, r2
 80069f8:	eb42 0303 	adc.w	r3, r2, r3
 80069fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80069fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006a02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006a06:	f7f9 fc43 	bl	8000290 <__aeabi_uldivmod>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	4611      	mov	r1, r2
 8006a10:	4b3b      	ldr	r3, [pc, #236]	@ (8006b00 <UART_SetConfig+0x2d4>)
 8006a12:	fba3 2301 	umull	r2, r3, r3, r1
 8006a16:	095b      	lsrs	r3, r3, #5
 8006a18:	2264      	movs	r2, #100	@ 0x64
 8006a1a:	fb02 f303 	mul.w	r3, r2, r3
 8006a1e:	1acb      	subs	r3, r1, r3
 8006a20:	00db      	lsls	r3, r3, #3
 8006a22:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006a26:	4b36      	ldr	r3, [pc, #216]	@ (8006b00 <UART_SetConfig+0x2d4>)
 8006a28:	fba3 2302 	umull	r2, r3, r3, r2
 8006a2c:	095b      	lsrs	r3, r3, #5
 8006a2e:	005b      	lsls	r3, r3, #1
 8006a30:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006a34:	441c      	add	r4, r3
 8006a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a40:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006a44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006a48:	4642      	mov	r2, r8
 8006a4a:	464b      	mov	r3, r9
 8006a4c:	1891      	adds	r1, r2, r2
 8006a4e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006a50:	415b      	adcs	r3, r3
 8006a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006a58:	4641      	mov	r1, r8
 8006a5a:	1851      	adds	r1, r2, r1
 8006a5c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006a5e:	4649      	mov	r1, r9
 8006a60:	414b      	adcs	r3, r1
 8006a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a64:	f04f 0200 	mov.w	r2, #0
 8006a68:	f04f 0300 	mov.w	r3, #0
 8006a6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006a70:	4659      	mov	r1, fp
 8006a72:	00cb      	lsls	r3, r1, #3
 8006a74:	4651      	mov	r1, sl
 8006a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a7a:	4651      	mov	r1, sl
 8006a7c:	00ca      	lsls	r2, r1, #3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	4619      	mov	r1, r3
 8006a82:	4603      	mov	r3, r0
 8006a84:	4642      	mov	r2, r8
 8006a86:	189b      	adds	r3, r3, r2
 8006a88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a8c:	464b      	mov	r3, r9
 8006a8e:	460a      	mov	r2, r1
 8006a90:	eb42 0303 	adc.w	r3, r2, r3
 8006a94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006aa4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006aa8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006aac:	460b      	mov	r3, r1
 8006aae:	18db      	adds	r3, r3, r3
 8006ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	eb42 0303 	adc.w	r3, r2, r3
 8006ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006aba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006abe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006ac2:	f7f9 fbe5 	bl	8000290 <__aeabi_uldivmod>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	460b      	mov	r3, r1
 8006aca:	4b0d      	ldr	r3, [pc, #52]	@ (8006b00 <UART_SetConfig+0x2d4>)
 8006acc:	fba3 1302 	umull	r1, r3, r3, r2
 8006ad0:	095b      	lsrs	r3, r3, #5
 8006ad2:	2164      	movs	r1, #100	@ 0x64
 8006ad4:	fb01 f303 	mul.w	r3, r1, r3
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	00db      	lsls	r3, r3, #3
 8006adc:	3332      	adds	r3, #50	@ 0x32
 8006ade:	4a08      	ldr	r2, [pc, #32]	@ (8006b00 <UART_SetConfig+0x2d4>)
 8006ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae4:	095b      	lsrs	r3, r3, #5
 8006ae6:	f003 0207 	and.w	r2, r3, #7
 8006aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4422      	add	r2, r4
 8006af2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006af4:	e106      	b.n	8006d04 <UART_SetConfig+0x4d8>
 8006af6:	bf00      	nop
 8006af8:	40011000 	.word	0x40011000
 8006afc:	40011400 	.word	0x40011400
 8006b00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006b0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006b12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006b16:	4642      	mov	r2, r8
 8006b18:	464b      	mov	r3, r9
 8006b1a:	1891      	adds	r1, r2, r2
 8006b1c:	6239      	str	r1, [r7, #32]
 8006b1e:	415b      	adcs	r3, r3
 8006b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006b26:	4641      	mov	r1, r8
 8006b28:	1854      	adds	r4, r2, r1
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	eb43 0501 	adc.w	r5, r3, r1
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	f04f 0300 	mov.w	r3, #0
 8006b38:	00eb      	lsls	r3, r5, #3
 8006b3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b3e:	00e2      	lsls	r2, r4, #3
 8006b40:	4614      	mov	r4, r2
 8006b42:	461d      	mov	r5, r3
 8006b44:	4643      	mov	r3, r8
 8006b46:	18e3      	adds	r3, r4, r3
 8006b48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b4c:	464b      	mov	r3, r9
 8006b4e:	eb45 0303 	adc.w	r3, r5, r3
 8006b52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006b62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006b66:	f04f 0200 	mov.w	r2, #0
 8006b6a:	f04f 0300 	mov.w	r3, #0
 8006b6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006b72:	4629      	mov	r1, r5
 8006b74:	008b      	lsls	r3, r1, #2
 8006b76:	4621      	mov	r1, r4
 8006b78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	008a      	lsls	r2, r1, #2
 8006b80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006b84:	f7f9 fb84 	bl	8000290 <__aeabi_uldivmod>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4b60      	ldr	r3, [pc, #384]	@ (8006d10 <UART_SetConfig+0x4e4>)
 8006b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8006b92:	095b      	lsrs	r3, r3, #5
 8006b94:	011c      	lsls	r4, r3, #4
 8006b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ba0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006ba4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ba8:	4642      	mov	r2, r8
 8006baa:	464b      	mov	r3, r9
 8006bac:	1891      	adds	r1, r2, r2
 8006bae:	61b9      	str	r1, [r7, #24]
 8006bb0:	415b      	adcs	r3, r3
 8006bb2:	61fb      	str	r3, [r7, #28]
 8006bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bb8:	4641      	mov	r1, r8
 8006bba:	1851      	adds	r1, r2, r1
 8006bbc:	6139      	str	r1, [r7, #16]
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	414b      	adcs	r3, r1
 8006bc2:	617b      	str	r3, [r7, #20]
 8006bc4:	f04f 0200 	mov.w	r2, #0
 8006bc8:	f04f 0300 	mov.w	r3, #0
 8006bcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006bd0:	4659      	mov	r1, fp
 8006bd2:	00cb      	lsls	r3, r1, #3
 8006bd4:	4651      	mov	r1, sl
 8006bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bda:	4651      	mov	r1, sl
 8006bdc:	00ca      	lsls	r2, r1, #3
 8006bde:	4610      	mov	r0, r2
 8006be0:	4619      	mov	r1, r3
 8006be2:	4603      	mov	r3, r0
 8006be4:	4642      	mov	r2, r8
 8006be6:	189b      	adds	r3, r3, r2
 8006be8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006bec:	464b      	mov	r3, r9
 8006bee:	460a      	mov	r2, r1
 8006bf0:	eb42 0303 	adc.w	r3, r2, r3
 8006bf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006c04:	f04f 0200 	mov.w	r2, #0
 8006c08:	f04f 0300 	mov.w	r3, #0
 8006c0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006c10:	4649      	mov	r1, r9
 8006c12:	008b      	lsls	r3, r1, #2
 8006c14:	4641      	mov	r1, r8
 8006c16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c1a:	4641      	mov	r1, r8
 8006c1c:	008a      	lsls	r2, r1, #2
 8006c1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006c22:	f7f9 fb35 	bl	8000290 <__aeabi_uldivmod>
 8006c26:	4602      	mov	r2, r0
 8006c28:	460b      	mov	r3, r1
 8006c2a:	4611      	mov	r1, r2
 8006c2c:	4b38      	ldr	r3, [pc, #224]	@ (8006d10 <UART_SetConfig+0x4e4>)
 8006c2e:	fba3 2301 	umull	r2, r3, r3, r1
 8006c32:	095b      	lsrs	r3, r3, #5
 8006c34:	2264      	movs	r2, #100	@ 0x64
 8006c36:	fb02 f303 	mul.w	r3, r2, r3
 8006c3a:	1acb      	subs	r3, r1, r3
 8006c3c:	011b      	lsls	r3, r3, #4
 8006c3e:	3332      	adds	r3, #50	@ 0x32
 8006c40:	4a33      	ldr	r2, [pc, #204]	@ (8006d10 <UART_SetConfig+0x4e4>)
 8006c42:	fba2 2303 	umull	r2, r3, r2, r3
 8006c46:	095b      	lsrs	r3, r3, #5
 8006c48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c4c:	441c      	add	r4, r3
 8006c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c52:	2200      	movs	r2, #0
 8006c54:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c56:	677a      	str	r2, [r7, #116]	@ 0x74
 8006c58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006c5c:	4642      	mov	r2, r8
 8006c5e:	464b      	mov	r3, r9
 8006c60:	1891      	adds	r1, r2, r2
 8006c62:	60b9      	str	r1, [r7, #8]
 8006c64:	415b      	adcs	r3, r3
 8006c66:	60fb      	str	r3, [r7, #12]
 8006c68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006c6c:	4641      	mov	r1, r8
 8006c6e:	1851      	adds	r1, r2, r1
 8006c70:	6039      	str	r1, [r7, #0]
 8006c72:	4649      	mov	r1, r9
 8006c74:	414b      	adcs	r3, r1
 8006c76:	607b      	str	r3, [r7, #4]
 8006c78:	f04f 0200 	mov.w	r2, #0
 8006c7c:	f04f 0300 	mov.w	r3, #0
 8006c80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c84:	4659      	mov	r1, fp
 8006c86:	00cb      	lsls	r3, r1, #3
 8006c88:	4651      	mov	r1, sl
 8006c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c8e:	4651      	mov	r1, sl
 8006c90:	00ca      	lsls	r2, r1, #3
 8006c92:	4610      	mov	r0, r2
 8006c94:	4619      	mov	r1, r3
 8006c96:	4603      	mov	r3, r0
 8006c98:	4642      	mov	r2, r8
 8006c9a:	189b      	adds	r3, r3, r2
 8006c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	460a      	mov	r2, r1
 8006ca2:	eb42 0303 	adc.w	r3, r2, r3
 8006ca6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8006cb4:	f04f 0200 	mov.w	r2, #0
 8006cb8:	f04f 0300 	mov.w	r3, #0
 8006cbc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006cc0:	4649      	mov	r1, r9
 8006cc2:	008b      	lsls	r3, r1, #2
 8006cc4:	4641      	mov	r1, r8
 8006cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cca:	4641      	mov	r1, r8
 8006ccc:	008a      	lsls	r2, r1, #2
 8006cce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006cd2:	f7f9 fadd 	bl	8000290 <__aeabi_uldivmod>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	4b0d      	ldr	r3, [pc, #52]	@ (8006d10 <UART_SetConfig+0x4e4>)
 8006cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8006ce0:	095b      	lsrs	r3, r3, #5
 8006ce2:	2164      	movs	r1, #100	@ 0x64
 8006ce4:	fb01 f303 	mul.w	r3, r1, r3
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	011b      	lsls	r3, r3, #4
 8006cec:	3332      	adds	r3, #50	@ 0x32
 8006cee:	4a08      	ldr	r2, [pc, #32]	@ (8006d10 <UART_SetConfig+0x4e4>)
 8006cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf4:	095b      	lsrs	r3, r3, #5
 8006cf6:	f003 020f 	and.w	r2, r3, #15
 8006cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4422      	add	r2, r4
 8006d02:	609a      	str	r2, [r3, #8]
}
 8006d04:	bf00      	nop
 8006d06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d10:	51eb851f 	.word	0x51eb851f

08006d14 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d14:	b084      	sub	sp, #16
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b084      	sub	sp, #16
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
 8006d1e:	f107 001c 	add.w	r0, r7, #28
 8006d22:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d26:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d123      	bne.n	8006d76 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d32:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006d42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006d56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d105      	bne.n	8006d6a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f001 fae8 	bl	8008340 <USB_CoreReset>
 8006d70:	4603      	mov	r3, r0
 8006d72:	73fb      	strb	r3, [r7, #15]
 8006d74:	e01b      	b.n	8006dae <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f001 fadc 	bl	8008340 <USB_CoreReset>
 8006d88:	4603      	mov	r3, r0
 8006d8a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006d8c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d106      	bne.n	8006da2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d98:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006da0:	e005      	b.n	8006dae <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006dae:	7fbb      	ldrb	r3, [r7, #30]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d10b      	bne.n	8006dcc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f043 0206 	orr.w	r2, r3, #6
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f043 0220 	orr.w	r2, r3, #32
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006dd8:	b004      	add	sp, #16
 8006dda:	4770      	bx	lr

08006ddc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b087      	sub	sp, #28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	60f8      	str	r0, [r7, #12]
 8006de4:	60b9      	str	r1, [r7, #8]
 8006de6:	4613      	mov	r3, r2
 8006de8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006dea:	79fb      	ldrb	r3, [r7, #7]
 8006dec:	2b02      	cmp	r3, #2
 8006dee:	d165      	bne.n	8006ebc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	4a41      	ldr	r2, [pc, #260]	@ (8006ef8 <USB_SetTurnaroundTime+0x11c>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d906      	bls.n	8006e06 <USB_SetTurnaroundTime+0x2a>
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	4a40      	ldr	r2, [pc, #256]	@ (8006efc <USB_SetTurnaroundTime+0x120>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d202      	bcs.n	8006e06 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006e00:	230f      	movs	r3, #15
 8006e02:	617b      	str	r3, [r7, #20]
 8006e04:	e062      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	4a3c      	ldr	r2, [pc, #240]	@ (8006efc <USB_SetTurnaroundTime+0x120>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d306      	bcc.n	8006e1c <USB_SetTurnaroundTime+0x40>
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	4a3b      	ldr	r2, [pc, #236]	@ (8006f00 <USB_SetTurnaroundTime+0x124>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d202      	bcs.n	8006e1c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006e16:	230e      	movs	r3, #14
 8006e18:	617b      	str	r3, [r7, #20]
 8006e1a:	e057      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	4a38      	ldr	r2, [pc, #224]	@ (8006f00 <USB_SetTurnaroundTime+0x124>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d306      	bcc.n	8006e32 <USB_SetTurnaroundTime+0x56>
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	4a37      	ldr	r2, [pc, #220]	@ (8006f04 <USB_SetTurnaroundTime+0x128>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d202      	bcs.n	8006e32 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006e2c:	230d      	movs	r3, #13
 8006e2e:	617b      	str	r3, [r7, #20]
 8006e30:	e04c      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	4a33      	ldr	r2, [pc, #204]	@ (8006f04 <USB_SetTurnaroundTime+0x128>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d306      	bcc.n	8006e48 <USB_SetTurnaroundTime+0x6c>
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	4a32      	ldr	r2, [pc, #200]	@ (8006f08 <USB_SetTurnaroundTime+0x12c>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d802      	bhi.n	8006e48 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006e42:	230c      	movs	r3, #12
 8006e44:	617b      	str	r3, [r7, #20]
 8006e46:	e041      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	4a2f      	ldr	r2, [pc, #188]	@ (8006f08 <USB_SetTurnaroundTime+0x12c>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d906      	bls.n	8006e5e <USB_SetTurnaroundTime+0x82>
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4a2e      	ldr	r2, [pc, #184]	@ (8006f0c <USB_SetTurnaroundTime+0x130>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d802      	bhi.n	8006e5e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006e58:	230b      	movs	r3, #11
 8006e5a:	617b      	str	r3, [r7, #20]
 8006e5c:	e036      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	4a2a      	ldr	r2, [pc, #168]	@ (8006f0c <USB_SetTurnaroundTime+0x130>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d906      	bls.n	8006e74 <USB_SetTurnaroundTime+0x98>
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	4a29      	ldr	r2, [pc, #164]	@ (8006f10 <USB_SetTurnaroundTime+0x134>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d802      	bhi.n	8006e74 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006e6e:	230a      	movs	r3, #10
 8006e70:	617b      	str	r3, [r7, #20]
 8006e72:	e02b      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	4a26      	ldr	r2, [pc, #152]	@ (8006f10 <USB_SetTurnaroundTime+0x134>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d906      	bls.n	8006e8a <USB_SetTurnaroundTime+0xae>
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	4a25      	ldr	r2, [pc, #148]	@ (8006f14 <USB_SetTurnaroundTime+0x138>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d202      	bcs.n	8006e8a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006e84:	2309      	movs	r3, #9
 8006e86:	617b      	str	r3, [r7, #20]
 8006e88:	e020      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	4a21      	ldr	r2, [pc, #132]	@ (8006f14 <USB_SetTurnaroundTime+0x138>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d306      	bcc.n	8006ea0 <USB_SetTurnaroundTime+0xc4>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	4a20      	ldr	r2, [pc, #128]	@ (8006f18 <USB_SetTurnaroundTime+0x13c>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d802      	bhi.n	8006ea0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006e9a:	2308      	movs	r3, #8
 8006e9c:	617b      	str	r3, [r7, #20]
 8006e9e:	e015      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8006f18 <USB_SetTurnaroundTime+0x13c>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d906      	bls.n	8006eb6 <USB_SetTurnaroundTime+0xda>
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	4a1c      	ldr	r2, [pc, #112]	@ (8006f1c <USB_SetTurnaroundTime+0x140>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d202      	bcs.n	8006eb6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006eb0:	2307      	movs	r3, #7
 8006eb2:	617b      	str	r3, [r7, #20]
 8006eb4:	e00a      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006eb6:	2306      	movs	r3, #6
 8006eb8:	617b      	str	r3, [r7, #20]
 8006eba:	e007      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ebc:	79fb      	ldrb	r3, [r7, #7]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d102      	bne.n	8006ec8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006ec2:	2309      	movs	r3, #9
 8006ec4:	617b      	str	r3, [r7, #20]
 8006ec6:	e001      	b.n	8006ecc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006ec8:	2309      	movs	r3, #9
 8006eca:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	68da      	ldr	r2, [r3, #12]
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	029b      	lsls	r3, r3, #10
 8006ee0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	371c      	adds	r7, #28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr
 8006ef8:	00d8acbf 	.word	0x00d8acbf
 8006efc:	00e4e1c0 	.word	0x00e4e1c0
 8006f00:	00f42400 	.word	0x00f42400
 8006f04:	01067380 	.word	0x01067380
 8006f08:	011a499f 	.word	0x011a499f
 8006f0c:	01312cff 	.word	0x01312cff
 8006f10:	014ca43f 	.word	0x014ca43f
 8006f14:	016e3600 	.word	0x016e3600
 8006f18:	01a6ab1f 	.word	0x01a6ab1f
 8006f1c:	01e84800 	.word	0x01e84800

08006f20 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	f043 0201 	orr.w	r2, r3, #1
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	370c      	adds	r7, #12
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f42:	b480      	push	{r7}
 8006f44:	b083      	sub	sp, #12
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f023 0201 	bic.w	r2, r3, #1
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b084      	sub	sp, #16
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006f70:	2300      	movs	r3, #0
 8006f72:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f80:	78fb      	ldrb	r3, [r7, #3]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d115      	bne.n	8006fb2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f92:	200a      	movs	r0, #10
 8006f94:	f7fb fbfe 	bl	8002794 <HAL_Delay>
      ms += 10U;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	330a      	adds	r3, #10
 8006f9c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f001 f93f 	bl	8008222 <USB_GetMode>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d01e      	beq.n	8006fe8 <USB_SetCurrentMode+0x84>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2bc7      	cmp	r3, #199	@ 0xc7
 8006fae:	d9f0      	bls.n	8006f92 <USB_SetCurrentMode+0x2e>
 8006fb0:	e01a      	b.n	8006fe8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006fb2:	78fb      	ldrb	r3, [r7, #3]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d115      	bne.n	8006fe4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006fc4:	200a      	movs	r0, #10
 8006fc6:	f7fb fbe5 	bl	8002794 <HAL_Delay>
      ms += 10U;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	330a      	adds	r3, #10
 8006fce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f001 f926 	bl	8008222 <USB_GetMode>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <USB_SetCurrentMode+0x84>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2bc7      	cmp	r3, #199	@ 0xc7
 8006fe0:	d9f0      	bls.n	8006fc4 <USB_SetCurrentMode+0x60>
 8006fe2:	e001      	b.n	8006fe8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e005      	b.n	8006ff4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fec:	d101      	bne.n	8006ff2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e000      	b.n	8006ff4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3710      	adds	r7, #16
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006ffc:	b084      	sub	sp, #16
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b086      	sub	sp, #24
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
 8007006:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800700a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800700e:	2300      	movs	r3, #0
 8007010:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007016:	2300      	movs	r3, #0
 8007018:	613b      	str	r3, [r7, #16]
 800701a:	e009      	b.n	8007030 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	3340      	adds	r3, #64	@ 0x40
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4413      	add	r3, r2
 8007026:	2200      	movs	r2, #0
 8007028:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	3301      	adds	r3, #1
 800702e:	613b      	str	r3, [r7, #16]
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	2b0e      	cmp	r3, #14
 8007034:	d9f2      	bls.n	800701c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007036:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800703a:	2b00      	cmp	r3, #0
 800703c:	d11c      	bne.n	8007078 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800704c:	f043 0302 	orr.w	r3, r3, #2
 8007050:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007056:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007062:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800706e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	639a      	str	r2, [r3, #56]	@ 0x38
 8007076:	e00b      	b.n	8007090 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007088:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007096:	461a      	mov	r2, r3
 8007098:	2300      	movs	r3, #0
 800709a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800709c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d10d      	bne.n	80070c0 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80070a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d104      	bne.n	80070b6 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80070ac:	2100      	movs	r1, #0
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 f968 	bl	8007384 <USB_SetDevSpeed>
 80070b4:	e008      	b.n	80070c8 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80070b6:	2101      	movs	r1, #1
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f963 	bl	8007384 <USB_SetDevSpeed>
 80070be:	e003      	b.n	80070c8 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80070c0:	2103      	movs	r1, #3
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f95e 	bl	8007384 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80070c8:	2110      	movs	r1, #16
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f8fa 	bl	80072c4 <USB_FlushTxFifo>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f924 	bl	8007328 <USB_FlushRxFifo>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070f0:	461a      	mov	r2, r3
 80070f2:	2300      	movs	r3, #0
 80070f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070fc:	461a      	mov	r2, r3
 80070fe:	2300      	movs	r3, #0
 8007100:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007108:	461a      	mov	r2, r3
 800710a:	2300      	movs	r3, #0
 800710c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800710e:	2300      	movs	r3, #0
 8007110:	613b      	str	r3, [r7, #16]
 8007112:	e043      	b.n	800719c <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4413      	add	r3, r2
 800711c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007126:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800712a:	d118      	bne.n	800715e <USB_DevInit+0x162>
    {
      if (i == 0U)
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10a      	bne.n	8007148 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	4413      	add	r3, r2
 800713a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800713e:	461a      	mov	r2, r3
 8007140:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007144:	6013      	str	r3, [r2, #0]
 8007146:	e013      	b.n	8007170 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	015a      	lsls	r2, r3, #5
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	4413      	add	r3, r2
 8007150:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007154:	461a      	mov	r2, r3
 8007156:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800715a:	6013      	str	r3, [r2, #0]
 800715c:	e008      	b.n	8007170 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	015a      	lsls	r2, r3, #5
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	4413      	add	r3, r2
 8007166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800716a:	461a      	mov	r2, r3
 800716c:	2300      	movs	r3, #0
 800716e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	015a      	lsls	r2, r3, #5
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	4413      	add	r3, r2
 8007178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800717c:	461a      	mov	r2, r3
 800717e:	2300      	movs	r3, #0
 8007180:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	015a      	lsls	r2, r3, #5
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	4413      	add	r3, r2
 800718a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800718e:	461a      	mov	r2, r3
 8007190:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007194:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	3301      	adds	r3, #1
 800719a:	613b      	str	r3, [r7, #16]
 800719c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80071a0:	461a      	mov	r2, r3
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d3b5      	bcc.n	8007114 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071a8:	2300      	movs	r3, #0
 80071aa:	613b      	str	r3, [r7, #16]
 80071ac:	e043      	b.n	8007236 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	015a      	lsls	r2, r3, #5
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	4413      	add	r3, r2
 80071b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071c4:	d118      	bne.n	80071f8 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10a      	bne.n	80071e2 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	015a      	lsls	r2, r3, #5
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	4413      	add	r3, r2
 80071d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d8:	461a      	mov	r2, r3
 80071da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80071de:	6013      	str	r3, [r2, #0]
 80071e0:	e013      	b.n	800720a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	015a      	lsls	r2, r3, #5
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	4413      	add	r3, r2
 80071ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ee:	461a      	mov	r2, r3
 80071f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80071f4:	6013      	str	r3, [r2, #0]
 80071f6:	e008      	b.n	800720a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	015a      	lsls	r2, r3, #5
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	4413      	add	r3, r2
 8007200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007204:	461a      	mov	r2, r3
 8007206:	2300      	movs	r3, #0
 8007208:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007216:	461a      	mov	r2, r3
 8007218:	2300      	movs	r3, #0
 800721a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	015a      	lsls	r2, r3, #5
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	4413      	add	r3, r2
 8007224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007228:	461a      	mov	r2, r3
 800722a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800722e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	3301      	adds	r3, #1
 8007234:	613b      	str	r3, [r7, #16]
 8007236:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800723a:	461a      	mov	r2, r3
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	4293      	cmp	r3, r2
 8007240:	d3b5      	bcc.n	80071ae <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	68fa      	ldr	r2, [r7, #12]
 800724c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007250:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007254:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007262:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007264:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007268:	2b00      	cmp	r3, #0
 800726a:	d105      	bne.n	8007278 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	f043 0210 	orr.w	r2, r3, #16
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	699a      	ldr	r2, [r3, #24]
 800727c:	4b10      	ldr	r3, [pc, #64]	@ (80072c0 <USB_DevInit+0x2c4>)
 800727e:	4313      	orrs	r3, r2
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007284:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007288:	2b00      	cmp	r3, #0
 800728a:	d005      	beq.n	8007298 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	f043 0208 	orr.w	r2, r3, #8
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007298:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800729c:	2b01      	cmp	r3, #1
 800729e:	d107      	bne.n	80072b0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	699b      	ldr	r3, [r3, #24]
 80072a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072a8:	f043 0304 	orr.w	r3, r3, #4
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80072b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3718      	adds	r7, #24
 80072b6:	46bd      	mov	sp, r7
 80072b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072bc:	b004      	add	sp, #16
 80072be:	4770      	bx	lr
 80072c0:	803c3800 	.word	0x803c3800

080072c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80072ce:	2300      	movs	r3, #0
 80072d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	3301      	adds	r3, #1
 80072d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072de:	d901      	bls.n	80072e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e01b      	b.n	800731c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	daf2      	bge.n	80072d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	019b      	lsls	r3, r3, #6
 80072f4:	f043 0220 	orr.w	r2, r3, #32
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	3301      	adds	r3, #1
 8007300:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007308:	d901      	bls.n	800730e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e006      	b.n	800731c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0320 	and.w	r3, r3, #32
 8007316:	2b20      	cmp	r3, #32
 8007318:	d0f0      	beq.n	80072fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800731a:	2300      	movs	r3, #0
}
 800731c:	4618      	mov	r0, r3
 800731e:	3714      	adds	r7, #20
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007330:	2300      	movs	r3, #0
 8007332:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	3301      	adds	r3, #1
 8007338:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007340:	d901      	bls.n	8007346 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e018      	b.n	8007378 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	691b      	ldr	r3, [r3, #16]
 800734a:	2b00      	cmp	r3, #0
 800734c:	daf2      	bge.n	8007334 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800734e:	2300      	movs	r3, #0
 8007350:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2210      	movs	r2, #16
 8007356:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	3301      	adds	r3, #1
 800735c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007364:	d901      	bls.n	800736a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e006      	b.n	8007378 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	2b10      	cmp	r3, #16
 8007374:	d0f0      	beq.n	8007358 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	4618      	mov	r0, r3
 800737a:	3714      	adds	r7, #20
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	460b      	mov	r3, r1
 800738e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	78fb      	ldrb	r3, [r7, #3]
 800739e:	68f9      	ldr	r1, [r7, #12]
 80073a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073a4:	4313      	orrs	r3, r2
 80073a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3714      	adds	r7, #20
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr

080073b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80073b6:	b480      	push	{r7}
 80073b8:	b087      	sub	sp, #28
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f003 0306 	and.w	r3, r3, #6
 80073ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d102      	bne.n	80073dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80073d6:	2300      	movs	r3, #0
 80073d8:	75fb      	strb	r3, [r7, #23]
 80073da:	e00a      	b.n	80073f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d002      	beq.n	80073e8 <USB_GetDevSpeed+0x32>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2b06      	cmp	r3, #6
 80073e6:	d102      	bne.n	80073ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80073e8:	2302      	movs	r3, #2
 80073ea:	75fb      	strb	r3, [r7, #23]
 80073ec:	e001      	b.n	80073f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80073ee:	230f      	movs	r3, #15
 80073f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80073f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	371c      	adds	r7, #28
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	785b      	ldrb	r3, [r3, #1]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d13a      	bne.n	8007492 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007422:	69da      	ldr	r2, [r3, #28]
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	781b      	ldrb	r3, [r3, #0]
 8007428:	f003 030f 	and.w	r3, r3, #15
 800742c:	2101      	movs	r1, #1
 800742e:	fa01 f303 	lsl.w	r3, r1, r3
 8007432:	b29b      	uxth	r3, r3
 8007434:	68f9      	ldr	r1, [r7, #12]
 8007436:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800743a:	4313      	orrs	r3, r2
 800743c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	015a      	lsls	r2, r3, #5
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4413      	add	r3, r2
 8007446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007450:	2b00      	cmp	r3, #0
 8007452:	d155      	bne.n	8007500 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4413      	add	r3, r2
 800745c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	791b      	ldrb	r3, [r3, #4]
 800746e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007470:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	059b      	lsls	r3, r3, #22
 8007476:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007478:	4313      	orrs	r3, r2
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	0151      	lsls	r1, r2, #5
 800747e:	68fa      	ldr	r2, [r7, #12]
 8007480:	440a      	add	r2, r1
 8007482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800748a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800748e:	6013      	str	r3, [r2, #0]
 8007490:	e036      	b.n	8007500 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007498:	69da      	ldr	r2, [r3, #28]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	f003 030f 	and.w	r3, r3, #15
 80074a2:	2101      	movs	r1, #1
 80074a4:	fa01 f303 	lsl.w	r3, r1, r3
 80074a8:	041b      	lsls	r3, r3, #16
 80074aa:	68f9      	ldr	r1, [r7, #12]
 80074ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074b0:	4313      	orrs	r3, r2
 80074b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d11a      	bne.n	8007500 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	015a      	lsls	r2, r3, #5
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	4413      	add	r3, r2
 80074d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	791b      	ldrb	r3, [r3, #4]
 80074e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80074e6:	430b      	orrs	r3, r1
 80074e8:	4313      	orrs	r3, r2
 80074ea:	68ba      	ldr	r2, [r7, #8]
 80074ec:	0151      	lsls	r1, r2, #5
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	440a      	add	r2, r1
 80074f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3714      	adds	r7, #20
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr
	...

08007510 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	785b      	ldrb	r3, [r3, #1]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d161      	bne.n	80075f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4413      	add	r3, r2
 8007534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800753e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007542:	d11f      	bne.n	8007584 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	015a      	lsls	r2, r3, #5
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	4413      	add	r3, r2
 800754c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	0151      	lsls	r1, r2, #5
 8007556:	68fa      	ldr	r2, [r7, #12]
 8007558:	440a      	add	r2, r1
 800755a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800755e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007562:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	015a      	lsls	r2, r3, #5
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	4413      	add	r3, r2
 800756c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	0151      	lsls	r1, r2, #5
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	440a      	add	r2, r1
 800757a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800757e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007582:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800758a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	f003 030f 	and.w	r3, r3, #15
 8007594:	2101      	movs	r1, #1
 8007596:	fa01 f303 	lsl.w	r3, r1, r3
 800759a:	b29b      	uxth	r3, r3
 800759c:	43db      	mvns	r3, r3
 800759e:	68f9      	ldr	r1, [r7, #12]
 80075a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075a4:	4013      	ands	r3, r2
 80075a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ae:	69da      	ldr	r2, [r3, #28]
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	f003 030f 	and.w	r3, r3, #15
 80075b8:	2101      	movs	r1, #1
 80075ba:	fa01 f303 	lsl.w	r3, r1, r3
 80075be:	b29b      	uxth	r3, r3
 80075c0:	43db      	mvns	r3, r3
 80075c2:	68f9      	ldr	r1, [r7, #12]
 80075c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075c8:	4013      	ands	r3, r2
 80075ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	015a      	lsls	r2, r3, #5
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	0159      	lsls	r1, r3, #5
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	440b      	add	r3, r1
 80075e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e6:	4619      	mov	r1, r3
 80075e8:	4b35      	ldr	r3, [pc, #212]	@ (80076c0 <USB_DeactivateEndpoint+0x1b0>)
 80075ea:	4013      	ands	r3, r2
 80075ec:	600b      	str	r3, [r1, #0]
 80075ee:	e060      	b.n	80076b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007602:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007606:	d11f      	bne.n	8007648 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	015a      	lsls	r2, r3, #5
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	4413      	add	r3, r2
 8007610:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	0151      	lsls	r1, r2, #5
 800761a:	68fa      	ldr	r2, [r7, #12]
 800761c:	440a      	add	r2, r1
 800761e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007622:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007626:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	4413      	add	r3, r2
 8007630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	0151      	lsls	r1, r2, #5
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	440a      	add	r2, r1
 800763e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007642:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007646:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800764e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	f003 030f 	and.w	r3, r3, #15
 8007658:	2101      	movs	r1, #1
 800765a:	fa01 f303 	lsl.w	r3, r1, r3
 800765e:	041b      	lsls	r3, r3, #16
 8007660:	43db      	mvns	r3, r3
 8007662:	68f9      	ldr	r1, [r7, #12]
 8007664:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007668:	4013      	ands	r3, r2
 800766a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007672:	69da      	ldr	r2, [r3, #28]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	f003 030f 	and.w	r3, r3, #15
 800767c:	2101      	movs	r1, #1
 800767e:	fa01 f303 	lsl.w	r3, r1, r3
 8007682:	041b      	lsls	r3, r3, #16
 8007684:	43db      	mvns	r3, r3
 8007686:	68f9      	ldr	r1, [r7, #12]
 8007688:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800768c:	4013      	ands	r3, r2
 800768e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4413      	add	r3, r2
 8007698:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	0159      	lsls	r1, r3, #5
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	440b      	add	r3, r1
 80076a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076aa:	4619      	mov	r1, r3
 80076ac:	4b05      	ldr	r3, [pc, #20]	@ (80076c4 <USB_DeactivateEndpoint+0x1b4>)
 80076ae:	4013      	ands	r3, r2
 80076b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3714      	adds	r7, #20
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr
 80076c0:	ec337800 	.word	0xec337800
 80076c4:	eff37800 	.word	0xeff37800

080076c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08a      	sub	sp, #40	@ 0x28
 80076cc:	af02      	add	r7, sp, #8
 80076ce:	60f8      	str	r0, [r7, #12]
 80076d0:	60b9      	str	r1, [r7, #8]
 80076d2:	4613      	mov	r3, r2
 80076d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	785b      	ldrb	r3, [r3, #1]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	f040 817f 	bne.w	80079e8 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d132      	bne.n	8007758 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	015a      	lsls	r2, r3, #5
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	4413      	add	r3, r2
 80076fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	69ba      	ldr	r2, [r7, #24]
 8007702:	0151      	lsls	r1, r2, #5
 8007704:	69fa      	ldr	r2, [r7, #28]
 8007706:	440a      	add	r2, r1
 8007708:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800770c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007710:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007714:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	015a      	lsls	r2, r3, #5
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	4413      	add	r3, r2
 800771e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	69ba      	ldr	r2, [r7, #24]
 8007726:	0151      	lsls	r1, r2, #5
 8007728:	69fa      	ldr	r2, [r7, #28]
 800772a:	440a      	add	r2, r1
 800772c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007730:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007734:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	4413      	add	r3, r2
 800773e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	69ba      	ldr	r2, [r7, #24]
 8007746:	0151      	lsls	r1, r2, #5
 8007748:	69fa      	ldr	r2, [r7, #28]
 800774a:	440a      	add	r2, r1
 800774c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007750:	0cdb      	lsrs	r3, r3, #19
 8007752:	04db      	lsls	r3, r3, #19
 8007754:	6113      	str	r3, [r2, #16]
 8007756:	e097      	b.n	8007888 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	015a      	lsls	r2, r3, #5
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	4413      	add	r3, r2
 8007760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	0151      	lsls	r1, r2, #5
 800776a:	69fa      	ldr	r2, [r7, #28]
 800776c:	440a      	add	r2, r1
 800776e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007772:	0cdb      	lsrs	r3, r3, #19
 8007774:	04db      	lsls	r3, r3, #19
 8007776:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	015a      	lsls	r2, r3, #5
 800777c:	69fb      	ldr	r3, [r7, #28]
 800777e:	4413      	add	r3, r2
 8007780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	69ba      	ldr	r2, [r7, #24]
 8007788:	0151      	lsls	r1, r2, #5
 800778a:	69fa      	ldr	r2, [r7, #28]
 800778c:	440a      	add	r2, r1
 800778e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007792:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007796:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800779a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d11a      	bne.n	80077d8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	691a      	ldr	r2, [r3, #16]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d903      	bls.n	80077b6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	689a      	ldr	r2, [r3, #8]
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	015a      	lsls	r2, r3, #5
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	4413      	add	r3, r2
 80077be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077c2:	691b      	ldr	r3, [r3, #16]
 80077c4:	69ba      	ldr	r2, [r7, #24]
 80077c6:	0151      	lsls	r1, r2, #5
 80077c8:	69fa      	ldr	r2, [r7, #28]
 80077ca:	440a      	add	r2, r1
 80077cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077d4:	6113      	str	r3, [r2, #16]
 80077d6:	e044      	b.n	8007862 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	691a      	ldr	r2, [r3, #16]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	4413      	add	r3, r2
 80077e2:	1e5a      	subs	r2, r3, #1
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ec:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80077ee:	69bb      	ldr	r3, [r7, #24]
 80077f0:	015a      	lsls	r2, r3, #5
 80077f2:	69fb      	ldr	r3, [r7, #28]
 80077f4:	4413      	add	r3, r2
 80077f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077fa:	691a      	ldr	r2, [r3, #16]
 80077fc:	8afb      	ldrh	r3, [r7, #22]
 80077fe:	04d9      	lsls	r1, r3, #19
 8007800:	4ba4      	ldr	r3, [pc, #656]	@ (8007a94 <USB_EPStartXfer+0x3cc>)
 8007802:	400b      	ands	r3, r1
 8007804:	69b9      	ldr	r1, [r7, #24]
 8007806:	0148      	lsls	r0, r1, #5
 8007808:	69f9      	ldr	r1, [r7, #28]
 800780a:	4401      	add	r1, r0
 800780c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007810:	4313      	orrs	r3, r2
 8007812:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	791b      	ldrb	r3, [r3, #4]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d122      	bne.n	8007862 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	0151      	lsls	r1, r2, #5
 800782e:	69fa      	ldr	r2, [r7, #28]
 8007830:	440a      	add	r2, r1
 8007832:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007836:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800783a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	4413      	add	r3, r2
 8007844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007848:	691a      	ldr	r2, [r3, #16]
 800784a:	8afb      	ldrh	r3, [r7, #22]
 800784c:	075b      	lsls	r3, r3, #29
 800784e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007852:	69b9      	ldr	r1, [r7, #24]
 8007854:	0148      	lsls	r0, r1, #5
 8007856:	69f9      	ldr	r1, [r7, #28]
 8007858:	4401      	add	r1, r0
 800785a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800785e:	4313      	orrs	r3, r2
 8007860:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	015a      	lsls	r2, r3, #5
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	4413      	add	r3, r2
 800786a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800786e:	691a      	ldr	r2, [r3, #16]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007878:	69b9      	ldr	r1, [r7, #24]
 800787a:	0148      	lsls	r0, r1, #5
 800787c:	69f9      	ldr	r1, [r7, #28]
 800787e:	4401      	add	r1, r0
 8007880:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007884:	4313      	orrs	r3, r2
 8007886:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007888:	79fb      	ldrb	r3, [r7, #7]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d14b      	bne.n	8007926 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	69db      	ldr	r3, [r3, #28]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d009      	beq.n	80078aa <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	015a      	lsls	r2, r3, #5
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	4413      	add	r3, r2
 800789e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a2:	461a      	mov	r2, r3
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	69db      	ldr	r3, [r3, #28]
 80078a8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	791b      	ldrb	r3, [r3, #4]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d128      	bne.n	8007904 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d110      	bne.n	80078e4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	015a      	lsls	r2, r3, #5
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	4413      	add	r3, r2
 80078ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	69ba      	ldr	r2, [r7, #24]
 80078d2:	0151      	lsls	r1, r2, #5
 80078d4:	69fa      	ldr	r2, [r7, #28]
 80078d6:	440a      	add	r2, r1
 80078d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80078e0:	6013      	str	r3, [r2, #0]
 80078e2:	e00f      	b.n	8007904 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	015a      	lsls	r2, r3, #5
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	4413      	add	r3, r2
 80078ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	69ba      	ldr	r2, [r7, #24]
 80078f4:	0151      	lsls	r1, r2, #5
 80078f6:	69fa      	ldr	r2, [r7, #28]
 80078f8:	440a      	add	r2, r1
 80078fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007902:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	015a      	lsls	r2, r3, #5
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	4413      	add	r3, r2
 800790c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69ba      	ldr	r2, [r7, #24]
 8007914:	0151      	lsls	r1, r2, #5
 8007916:	69fa      	ldr	r2, [r7, #28]
 8007918:	440a      	add	r2, r1
 800791a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800791e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007922:	6013      	str	r3, [r2, #0]
 8007924:	e166      	b.n	8007bf4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	69ba      	ldr	r2, [r7, #24]
 8007936:	0151      	lsls	r1, r2, #5
 8007938:	69fa      	ldr	r2, [r7, #28]
 800793a:	440a      	add	r2, r1
 800793c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007940:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007944:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	791b      	ldrb	r3, [r3, #4]
 800794a:	2b01      	cmp	r3, #1
 800794c:	d015      	beq.n	800797a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	2b00      	cmp	r3, #0
 8007954:	f000 814e 	beq.w	8007bf4 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800795e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	781b      	ldrb	r3, [r3, #0]
 8007964:	f003 030f 	and.w	r3, r3, #15
 8007968:	2101      	movs	r1, #1
 800796a:	fa01 f303 	lsl.w	r3, r1, r3
 800796e:	69f9      	ldr	r1, [r7, #28]
 8007970:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007974:	4313      	orrs	r3, r2
 8007976:	634b      	str	r3, [r1, #52]	@ 0x34
 8007978:	e13c      	b.n	8007bf4 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800797a:	69fb      	ldr	r3, [r7, #28]
 800797c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007986:	2b00      	cmp	r3, #0
 8007988:	d110      	bne.n	80079ac <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	015a      	lsls	r2, r3, #5
 800798e:	69fb      	ldr	r3, [r7, #28]
 8007990:	4413      	add	r3, r2
 8007992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	69ba      	ldr	r2, [r7, #24]
 800799a:	0151      	lsls	r1, r2, #5
 800799c:	69fa      	ldr	r2, [r7, #28]
 800799e:	440a      	add	r2, r1
 80079a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079a4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079a8:	6013      	str	r3, [r2, #0]
 80079aa:	e00f      	b.n	80079cc <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	69fb      	ldr	r3, [r7, #28]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	69ba      	ldr	r2, [r7, #24]
 80079bc:	0151      	lsls	r1, r2, #5
 80079be:	69fa      	ldr	r2, [r7, #28]
 80079c0:	440a      	add	r2, r1
 80079c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ca:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	68d9      	ldr	r1, [r3, #12]
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	781a      	ldrb	r2, [r3, #0]
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	691b      	ldr	r3, [r3, #16]
 80079d8:	b298      	uxth	r0, r3
 80079da:	79fb      	ldrb	r3, [r7, #7]
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	4603      	mov	r3, r0
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f000 f9b9 	bl	8007d58 <USB_WritePacket>
 80079e6:	e105      	b.n	8007bf4 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	015a      	lsls	r2, r3, #5
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	4413      	add	r3, r2
 80079f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	69ba      	ldr	r2, [r7, #24]
 80079f8:	0151      	lsls	r1, r2, #5
 80079fa:	69fa      	ldr	r2, [r7, #28]
 80079fc:	440a      	add	r2, r1
 80079fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a02:	0cdb      	lsrs	r3, r3, #19
 8007a04:	04db      	lsls	r3, r3, #19
 8007a06:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	015a      	lsls	r2, r3, #5
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	0151      	lsls	r1, r2, #5
 8007a1a:	69fa      	ldr	r2, [r7, #28]
 8007a1c:	440a      	add	r2, r1
 8007a1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a22:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007a26:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007a2a:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d132      	bne.n	8007a98 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d003      	beq.n	8007a42 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	689a      	ldr	r2, [r3, #8]
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	689a      	ldr	r2, [r3, #8]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007a4a:	69bb      	ldr	r3, [r7, #24]
 8007a4c:	015a      	lsls	r2, r3, #5
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	4413      	add	r3, r2
 8007a52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a56:	691a      	ldr	r2, [r3, #16]
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	6a1b      	ldr	r3, [r3, #32]
 8007a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a60:	69b9      	ldr	r1, [r7, #24]
 8007a62:	0148      	lsls	r0, r1, #5
 8007a64:	69f9      	ldr	r1, [r7, #28]
 8007a66:	4401      	add	r1, r0
 8007a68:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a7c:	691b      	ldr	r3, [r3, #16]
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	0151      	lsls	r1, r2, #5
 8007a82:	69fa      	ldr	r2, [r7, #28]
 8007a84:	440a      	add	r2, r1
 8007a86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a8e:	6113      	str	r3, [r2, #16]
 8007a90:	e062      	b.n	8007b58 <USB_EPStartXfer+0x490>
 8007a92:	bf00      	nop
 8007a94:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d123      	bne.n	8007ae8 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	015a      	lsls	r2, r3, #5
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aac:	691a      	ldr	r2, [r3, #16]
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ab6:	69b9      	ldr	r1, [r7, #24]
 8007ab8:	0148      	lsls	r0, r1, #5
 8007aba:	69f9      	ldr	r1, [r7, #28]
 8007abc:	4401      	add	r1, r0
 8007abe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	69ba      	ldr	r2, [r7, #24]
 8007ad6:	0151      	lsls	r1, r2, #5
 8007ad8:	69fa      	ldr	r2, [r7, #28]
 8007ada:	440a      	add	r2, r1
 8007adc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ae0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ae4:	6113      	str	r3, [r2, #16]
 8007ae6:	e037      	b.n	8007b58 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	691a      	ldr	r2, [r3, #16]
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	4413      	add	r3, r2
 8007af2:	1e5a      	subs	r2, r3, #1
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007afc:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	8afa      	ldrh	r2, [r7, #22]
 8007b04:	fb03 f202 	mul.w	r2, r3, r2
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b18:	691a      	ldr	r2, [r3, #16]
 8007b1a:	8afb      	ldrh	r3, [r7, #22]
 8007b1c:	04d9      	lsls	r1, r3, #19
 8007b1e:	4b38      	ldr	r3, [pc, #224]	@ (8007c00 <USB_EPStartXfer+0x538>)
 8007b20:	400b      	ands	r3, r1
 8007b22:	69b9      	ldr	r1, [r7, #24]
 8007b24:	0148      	lsls	r0, r1, #5
 8007b26:	69f9      	ldr	r1, [r7, #28]
 8007b28:	4401      	add	r1, r0
 8007b2a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	015a      	lsls	r2, r3, #5
 8007b36:	69fb      	ldr	r3, [r7, #28]
 8007b38:	4413      	add	r3, r2
 8007b3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b3e:	691a      	ldr	r2, [r3, #16]
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	6a1b      	ldr	r3, [r3, #32]
 8007b44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b48:	69b9      	ldr	r1, [r7, #24]
 8007b4a:	0148      	lsls	r0, r1, #5
 8007b4c:	69f9      	ldr	r1, [r7, #28]
 8007b4e:	4401      	add	r1, r0
 8007b50:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007b54:	4313      	orrs	r3, r2
 8007b56:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007b58:	79fb      	ldrb	r3, [r7, #7]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d10d      	bne.n	8007b7a <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007b5e:	68bb      	ldr	r3, [r7, #8]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d009      	beq.n	8007b7a <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	68d9      	ldr	r1, [r3, #12]
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	015a      	lsls	r2, r3, #5
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	4413      	add	r3, r2
 8007b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b76:	460a      	mov	r2, r1
 8007b78:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	791b      	ldrb	r3, [r3, #4]
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d128      	bne.n	8007bd4 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d110      	bne.n	8007bb4 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	015a      	lsls	r2, r3, #5
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	4413      	add	r3, r2
 8007b9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	0151      	lsls	r1, r2, #5
 8007ba4:	69fa      	ldr	r2, [r7, #28]
 8007ba6:	440a      	add	r2, r1
 8007ba8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007bb0:	6013      	str	r3, [r2, #0]
 8007bb2:	e00f      	b.n	8007bd4 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	015a      	lsls	r2, r3, #5
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	69ba      	ldr	r2, [r7, #24]
 8007bc4:	0151      	lsls	r1, r2, #5
 8007bc6:	69fa      	ldr	r2, [r7, #28]
 8007bc8:	440a      	add	r2, r1
 8007bca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bd2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	015a      	lsls	r2, r3, #5
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	4413      	add	r3, r2
 8007bdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	69ba      	ldr	r2, [r7, #24]
 8007be4:	0151      	lsls	r1, r2, #5
 8007be6:	69fa      	ldr	r2, [r7, #28]
 8007be8:	440a      	add	r2, r1
 8007bea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007bf2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3720      	adds	r7, #32
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	1ff80000 	.word	0x1ff80000

08007c04 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	785b      	ldrb	r3, [r3, #1]
 8007c1e:	2b01      	cmp	r3, #1
 8007c20:	d14a      	bne.n	8007cb8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	015a      	lsls	r2, r3, #5
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c3a:	f040 8086 	bne.w	8007d4a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	015a      	lsls	r2, r3, #5
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	4413      	add	r3, r2
 8007c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	683a      	ldr	r2, [r7, #0]
 8007c50:	7812      	ldrb	r2, [r2, #0]
 8007c52:	0151      	lsls	r1, r2, #5
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	440a      	add	r2, r1
 8007c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007c60:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	015a      	lsls	r2, r3, #5
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	7812      	ldrb	r2, [r2, #0]
 8007c76:	0151      	lsls	r1, r2, #5
 8007c78:	693a      	ldr	r2, [r7, #16]
 8007c7a:	440a      	add	r2, r1
 8007c7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c84:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d902      	bls.n	8007c9c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	75fb      	strb	r3, [r7, #23]
          break;
 8007c9a:	e056      	b.n	8007d4a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	015a      	lsls	r2, r3, #5
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cb4:	d0e7      	beq.n	8007c86 <USB_EPStopXfer+0x82>
 8007cb6:	e048      	b.n	8007d4a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	781b      	ldrb	r3, [r3, #0]
 8007cbc:	015a      	lsls	r2, r3, #5
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ccc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cd0:	d13b      	bne.n	8007d4a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	015a      	lsls	r2, r3, #5
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	4413      	add	r3, r2
 8007cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	683a      	ldr	r2, [r7, #0]
 8007ce4:	7812      	ldrb	r2, [r2, #0]
 8007ce6:	0151      	lsls	r1, r2, #5
 8007ce8:	693a      	ldr	r2, [r7, #16]
 8007cea:	440a      	add	r2, r1
 8007cec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cf0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007cf4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	781b      	ldrb	r3, [r3, #0]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	683a      	ldr	r2, [r7, #0]
 8007d08:	7812      	ldrb	r2, [r2, #0]
 8007d0a:	0151      	lsls	r1, r2, #5
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	440a      	add	r2, r1
 8007d10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d18:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d902      	bls.n	8007d30 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	75fb      	strb	r3, [r7, #23]
          break;
 8007d2e:	e00c      	b.n	8007d4a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	015a      	lsls	r2, r3, #5
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	4413      	add	r3, r2
 8007d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d48:	d0e7      	beq.n	8007d1a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	371c      	adds	r7, #28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr

08007d58 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b089      	sub	sp, #36	@ 0x24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	4611      	mov	r1, r2
 8007d64:	461a      	mov	r2, r3
 8007d66:	460b      	mov	r3, r1
 8007d68:	71fb      	strb	r3, [r7, #7]
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007d76:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d123      	bne.n	8007dc6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007d7e:	88bb      	ldrh	r3, [r7, #4]
 8007d80:	3303      	adds	r3, #3
 8007d82:	089b      	lsrs	r3, r3, #2
 8007d84:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007d86:	2300      	movs	r3, #0
 8007d88:	61bb      	str	r3, [r7, #24]
 8007d8a:	e018      	b.n	8007dbe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007d8c:	79fb      	ldrb	r3, [r7, #7]
 8007d8e:	031a      	lsls	r2, r3, #12
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	4413      	add	r3, r2
 8007d94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d98:	461a      	mov	r2, r3
 8007d9a:	69fb      	ldr	r3, [r7, #28]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	3301      	adds	r3, #1
 8007da4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	3301      	adds	r3, #1
 8007daa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	3301      	adds	r3, #1
 8007db0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	3301      	adds	r3, #1
 8007db6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	61bb      	str	r3, [r7, #24]
 8007dbe:	69ba      	ldr	r2, [r7, #24]
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d3e2      	bcc.n	8007d8c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007dc6:	2300      	movs	r3, #0
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3724      	adds	r7, #36	@ 0x24
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd2:	4770      	bx	lr

08007dd4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b08b      	sub	sp, #44	@ 0x2c
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	4613      	mov	r3, r2
 8007de0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007dea:	88fb      	ldrh	r3, [r7, #6]
 8007dec:	089b      	lsrs	r3, r3, #2
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007df2:	88fb      	ldrh	r3, [r7, #6]
 8007df4:	f003 0303 	and.w	r3, r3, #3
 8007df8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	623b      	str	r3, [r7, #32]
 8007dfe:	e014      	b.n	8007e2a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0e:	3301      	adds	r3, #1
 8007e10:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e14:	3301      	adds	r3, #1
 8007e16:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1a:	3301      	adds	r3, #1
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e20:	3301      	adds	r3, #1
 8007e22:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	3301      	adds	r3, #1
 8007e28:	623b      	str	r3, [r7, #32]
 8007e2a:	6a3a      	ldr	r2, [r7, #32]
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d3e6      	bcc.n	8007e00 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007e32:	8bfb      	ldrh	r3, [r7, #30]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01e      	beq.n	8007e76 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007e3c:	69bb      	ldr	r3, [r7, #24]
 8007e3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e42:	461a      	mov	r2, r3
 8007e44:	f107 0310 	add.w	r3, r7, #16
 8007e48:	6812      	ldr	r2, [r2, #0]
 8007e4a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	6a3b      	ldr	r3, [r7, #32]
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	00db      	lsls	r3, r3, #3
 8007e54:	fa22 f303 	lsr.w	r3, r2, r3
 8007e58:	b2da      	uxtb	r2, r3
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5c:	701a      	strb	r2, [r3, #0]
      i++;
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	3301      	adds	r3, #1
 8007e62:	623b      	str	r3, [r7, #32]
      pDest++;
 8007e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e66:	3301      	adds	r3, #1
 8007e68:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007e6a:	8bfb      	ldrh	r3, [r7, #30]
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007e70:	8bfb      	ldrh	r3, [r7, #30]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1ea      	bne.n	8007e4c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	372c      	adds	r7, #44	@ 0x2c
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e82:	4770      	bx	lr

08007e84 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	785b      	ldrb	r3, [r3, #1]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d12c      	bne.n	8007efa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	db12      	blt.n	8007ed8 <USB_EPSetStall+0x54>
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00f      	beq.n	8007ed8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	0151      	lsls	r1, r2, #5
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	440a      	add	r2, r1
 8007ece:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ed2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ed6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	015a      	lsls	r2, r3, #5
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68ba      	ldr	r2, [r7, #8]
 8007ee8:	0151      	lsls	r1, r2, #5
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	440a      	add	r2, r1
 8007eee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ef2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ef6:	6013      	str	r3, [r2, #0]
 8007ef8:	e02b      	b.n	8007f52 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	db12      	blt.n	8007f32 <USB_EPSetStall+0xae>
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00f      	beq.n	8007f32 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	015a      	lsls	r2, r3, #5
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	4413      	add	r3, r2
 8007f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	0151      	lsls	r1, r2, #5
 8007f24:	68fa      	ldr	r2, [r7, #12]
 8007f26:	440a      	add	r2, r1
 8007f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f2c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007f30:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68ba      	ldr	r2, [r7, #8]
 8007f42:	0151      	lsls	r1, r2, #5
 8007f44:	68fa      	ldr	r2, [r7, #12]
 8007f46:	440a      	add	r2, r1
 8007f48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007f50:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3714      	adds	r7, #20
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5e:	4770      	bx	lr

08007f60 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b085      	sub	sp, #20
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	785b      	ldrb	r3, [r3, #1]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d128      	bne.n	8007fce <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	0151      	lsls	r1, r2, #5
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	440a      	add	r2, r1
 8007f92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f9a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	791b      	ldrb	r3, [r3, #4]
 8007fa0:	2b03      	cmp	r3, #3
 8007fa2:	d003      	beq.n	8007fac <USB_EPClearStall+0x4c>
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	791b      	ldrb	r3, [r3, #4]
 8007fa8:	2b02      	cmp	r3, #2
 8007faa:	d138      	bne.n	800801e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	015a      	lsls	r2, r3, #5
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	68ba      	ldr	r2, [r7, #8]
 8007fbc:	0151      	lsls	r1, r2, #5
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	440a      	add	r2, r1
 8007fc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fca:	6013      	str	r3, [r2, #0]
 8007fcc:	e027      	b.n	800801e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	015a      	lsls	r2, r3, #5
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	0151      	lsls	r1, r2, #5
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	440a      	add	r2, r1
 8007fe4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fe8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007fec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	791b      	ldrb	r3, [r3, #4]
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d003      	beq.n	8007ffe <USB_EPClearStall+0x9e>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	791b      	ldrb	r3, [r3, #4]
 8007ffa:	2b02      	cmp	r3, #2
 8007ffc:	d10f      	bne.n	800801e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	4413      	add	r3, r2
 8008006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	68ba      	ldr	r2, [r7, #8]
 800800e:	0151      	lsls	r1, r2, #5
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	440a      	add	r2, r1
 8008014:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800801c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800802c:	b480      	push	{r7}
 800802e:	b085      	sub	sp, #20
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	460b      	mov	r3, r1
 8008036:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68fa      	ldr	r2, [r7, #12]
 8008046:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800804a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800804e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	78fb      	ldrb	r3, [r7, #3]
 800805a:	011b      	lsls	r3, r3, #4
 800805c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008060:	68f9      	ldr	r1, [r7, #12]
 8008062:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008066:	4313      	orrs	r3, r2
 8008068:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3714      	adds	r7, #20
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008092:	f023 0303 	bic.w	r3, r3, #3
 8008096:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080a6:	f023 0302 	bic.w	r3, r3, #2
 80080aa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3714      	adds	r7, #20
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80080ba:	b480      	push	{r7}
 80080bc:	b085      	sub	sp, #20
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80080d4:	f023 0303 	bic.w	r3, r3, #3
 80080d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	68fa      	ldr	r2, [r7, #12]
 80080e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080e8:	f043 0302 	orr.w	r3, r3, #2
 80080ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3714      	adds	r7, #20
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	695b      	ldr	r3, [r3, #20]
 8008108:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	68fa      	ldr	r2, [r7, #12]
 8008110:	4013      	ands	r3, r2
 8008112:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008114:	68fb      	ldr	r3, [r7, #12]
}
 8008116:	4618      	mov	r0, r3
 8008118:	3714      	adds	r7, #20
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr

08008122 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008122:	b480      	push	{r7}
 8008124:	b085      	sub	sp, #20
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800813e:	69db      	ldr	r3, [r3, #28]
 8008140:	68ba      	ldr	r2, [r7, #8]
 8008142:	4013      	ands	r3, r2
 8008144:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	0c1b      	lsrs	r3, r3, #16
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008156:	b480      	push	{r7}
 8008158:	b085      	sub	sp, #20
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008168:	699b      	ldr	r3, [r3, #24]
 800816a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008172:	69db      	ldr	r3, [r3, #28]
 8008174:	68ba      	ldr	r2, [r7, #8]
 8008176:	4013      	ands	r3, r2
 8008178:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	b29b      	uxth	r3, r3
}
 800817e:	4618      	mov	r0, r3
 8008180:	3714      	adds	r7, #20
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr

0800818a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800818a:	b480      	push	{r7}
 800818c:	b085      	sub	sp, #20
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	460b      	mov	r3, r1
 8008194:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800819a:	78fb      	ldrb	r3, [r7, #3]
 800819c:	015a      	lsls	r2, r3, #5
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	4413      	add	r3, r2
 80081a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b0:	695b      	ldr	r3, [r3, #20]
 80081b2:	68ba      	ldr	r2, [r7, #8]
 80081b4:	4013      	ands	r3, r2
 80081b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80081b8:	68bb      	ldr	r3, [r7, #8]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3714      	adds	r7, #20
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80081c6:	b480      	push	{r7}
 80081c8:	b087      	sub	sp, #28
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
 80081ce:	460b      	mov	r3, r1
 80081d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081dc:	691b      	ldr	r3, [r3, #16]
 80081de:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081e8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80081ea:	78fb      	ldrb	r3, [r7, #3]
 80081ec:	f003 030f 	and.w	r3, r3, #15
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	fa22 f303 	lsr.w	r3, r2, r3
 80081f6:	01db      	lsls	r3, r3, #7
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	4313      	orrs	r3, r2
 80081fe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008200:	78fb      	ldrb	r3, [r7, #3]
 8008202:	015a      	lsls	r2, r3, #5
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	4413      	add	r3, r2
 8008208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	693a      	ldr	r2, [r7, #16]
 8008210:	4013      	ands	r3, r2
 8008212:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008214:	68bb      	ldr	r3, [r7, #8]
}
 8008216:	4618      	mov	r0, r3
 8008218:	371c      	adds	r7, #28
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr

08008222 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008222:	b480      	push	{r7}
 8008224:	b083      	sub	sp, #12
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	f003 0301 	and.w	r3, r3, #1
}
 8008232:	4618      	mov	r0, r3
 8008234:	370c      	adds	r7, #12
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr

0800823e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800823e:	b480      	push	{r7}
 8008240:	b085      	sub	sp, #20
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	68fa      	ldr	r2, [r7, #12]
 8008254:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008258:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800825c:	f023 0307 	bic.w	r3, r3, #7
 8008260:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008274:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008284:	b480      	push	{r7}
 8008286:	b087      	sub	sp, #28
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	460b      	mov	r3, r1
 800828e:	607a      	str	r2, [r7, #4]
 8008290:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	333c      	adds	r3, #60	@ 0x3c
 800829a:	3304      	adds	r3, #4
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	4a26      	ldr	r2, [pc, #152]	@ (800833c <USB_EP0_OutStart+0xb8>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d90a      	bls.n	80082be <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082b8:	d101      	bne.n	80082be <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80082ba:	2300      	movs	r3, #0
 80082bc:	e037      	b.n	800832e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082c4:	461a      	mov	r2, r3
 80082c6:	2300      	movs	r3, #0
 80082c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80082dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	697a      	ldr	r2, [r7, #20]
 80082e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082ec:	f043 0318 	orr.w	r3, r3, #24
 80082f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008300:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008304:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008306:	7afb      	ldrb	r3, [r7, #11]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d10f      	bne.n	800832c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008312:	461a      	mov	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008326:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800832a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	371c      	adds	r7, #28
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop
 800833c:	4f54300a 	.word	0x4f54300a

08008340 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008340:	b480      	push	{r7}
 8008342:	b085      	sub	sp, #20
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008348:	2300      	movs	r3, #0
 800834a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	3301      	adds	r3, #1
 8008350:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008358:	d901      	bls.n	800835e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e022      	b.n	80083a4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	691b      	ldr	r3, [r3, #16]
 8008362:	2b00      	cmp	r3, #0
 8008364:	daf2      	bge.n	800834c <USB_CoreReset+0xc>

  count = 10U;
 8008366:	230a      	movs	r3, #10
 8008368:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800836a:	e002      	b.n	8008372 <USB_CoreReset+0x32>
  {
    count--;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	3b01      	subs	r3, #1
 8008370:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1f9      	bne.n	800836c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	f043 0201 	orr.w	r2, r3, #1
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	3301      	adds	r3, #1
 8008388:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008390:	d901      	bls.n	8008396 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008392:	2303      	movs	r3, #3
 8008394:	e006      	b.n	80083a4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	f003 0301 	and.w	r3, r3, #1
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d0f0      	beq.n	8008384 <USB_CoreReset+0x44>

  return HAL_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3714      	adds	r7, #20
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	460b      	mov	r3, r1
 80083ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80083bc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80083c0:	f002 fcba 	bl	800ad38 <USBD_static_malloc>
 80083c4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d109      	bne.n	80083e0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	32b0      	adds	r2, #176	@ 0xb0
 80083d6:	2100      	movs	r1, #0
 80083d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80083dc:	2302      	movs	r3, #2
 80083de:	e0d4      	b.n	800858a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80083e0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80083e4:	2100      	movs	r1, #0
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f002 fd1e 	bl	800ae28 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	32b0      	adds	r2, #176	@ 0xb0
 80083f6:	68f9      	ldr	r1, [r7, #12]
 80083f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	32b0      	adds	r2, #176	@ 0xb0
 8008406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	7c1b      	ldrb	r3, [r3, #16]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d138      	bne.n	800848a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008418:	4b5e      	ldr	r3, [pc, #376]	@ (8008594 <USBD_CDC_Init+0x1e4>)
 800841a:	7819      	ldrb	r1, [r3, #0]
 800841c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008420:	2202      	movs	r2, #2
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f002 fb65 	bl	800aaf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008428:	4b5a      	ldr	r3, [pc, #360]	@ (8008594 <USBD_CDC_Init+0x1e4>)
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	f003 020f 	and.w	r2, r3, #15
 8008430:	6879      	ldr	r1, [r7, #4]
 8008432:	4613      	mov	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	4413      	add	r3, r2
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	440b      	add	r3, r1
 800843c:	3323      	adds	r3, #35	@ 0x23
 800843e:	2201      	movs	r2, #1
 8008440:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008442:	4b55      	ldr	r3, [pc, #340]	@ (8008598 <USBD_CDC_Init+0x1e8>)
 8008444:	7819      	ldrb	r1, [r3, #0]
 8008446:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800844a:	2202      	movs	r2, #2
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f002 fb50 	bl	800aaf2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008452:	4b51      	ldr	r3, [pc, #324]	@ (8008598 <USBD_CDC_Init+0x1e8>)
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	f003 020f 	and.w	r2, r3, #15
 800845a:	6879      	ldr	r1, [r7, #4]
 800845c:	4613      	mov	r3, r2
 800845e:	009b      	lsls	r3, r3, #2
 8008460:	4413      	add	r3, r2
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	440b      	add	r3, r1
 8008466:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800846a:	2201      	movs	r2, #1
 800846c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800846e:	4b4b      	ldr	r3, [pc, #300]	@ (800859c <USBD_CDC_Init+0x1ec>)
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	f003 020f 	and.w	r2, r3, #15
 8008476:	6879      	ldr	r1, [r7, #4]
 8008478:	4613      	mov	r3, r2
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	4413      	add	r3, r2
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	440b      	add	r3, r1
 8008482:	331c      	adds	r3, #28
 8008484:	2210      	movs	r2, #16
 8008486:	601a      	str	r2, [r3, #0]
 8008488:	e035      	b.n	80084f6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800848a:	4b42      	ldr	r3, [pc, #264]	@ (8008594 <USBD_CDC_Init+0x1e4>)
 800848c:	7819      	ldrb	r1, [r3, #0]
 800848e:	2340      	movs	r3, #64	@ 0x40
 8008490:	2202      	movs	r2, #2
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f002 fb2d 	bl	800aaf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008498:	4b3e      	ldr	r3, [pc, #248]	@ (8008594 <USBD_CDC_Init+0x1e4>)
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	f003 020f 	and.w	r2, r3, #15
 80084a0:	6879      	ldr	r1, [r7, #4]
 80084a2:	4613      	mov	r3, r2
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	4413      	add	r3, r2
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	440b      	add	r3, r1
 80084ac:	3323      	adds	r3, #35	@ 0x23
 80084ae:	2201      	movs	r2, #1
 80084b0:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80084b2:	4b39      	ldr	r3, [pc, #228]	@ (8008598 <USBD_CDC_Init+0x1e8>)
 80084b4:	7819      	ldrb	r1, [r3, #0]
 80084b6:	2340      	movs	r3, #64	@ 0x40
 80084b8:	2202      	movs	r2, #2
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f002 fb19 	bl	800aaf2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80084c0:	4b35      	ldr	r3, [pc, #212]	@ (8008598 <USBD_CDC_Init+0x1e8>)
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	f003 020f 	and.w	r2, r3, #15
 80084c8:	6879      	ldr	r1, [r7, #4]
 80084ca:	4613      	mov	r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	4413      	add	r3, r2
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	440b      	add	r3, r1
 80084d4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80084d8:	2201      	movs	r2, #1
 80084da:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80084dc:	4b2f      	ldr	r3, [pc, #188]	@ (800859c <USBD_CDC_Init+0x1ec>)
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	f003 020f 	and.w	r2, r3, #15
 80084e4:	6879      	ldr	r1, [r7, #4]
 80084e6:	4613      	mov	r3, r2
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	4413      	add	r3, r2
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	440b      	add	r3, r1
 80084f0:	331c      	adds	r3, #28
 80084f2:	2210      	movs	r2, #16
 80084f4:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80084f6:	4b29      	ldr	r3, [pc, #164]	@ (800859c <USBD_CDC_Init+0x1ec>)
 80084f8:	7819      	ldrb	r1, [r3, #0]
 80084fa:	2308      	movs	r3, #8
 80084fc:	2203      	movs	r2, #3
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f002 faf7 	bl	800aaf2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008504:	4b25      	ldr	r3, [pc, #148]	@ (800859c <USBD_CDC_Init+0x1ec>)
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	f003 020f 	and.w	r2, r3, #15
 800850c:	6879      	ldr	r1, [r7, #4]
 800850e:	4613      	mov	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4413      	add	r3, r2
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	440b      	add	r3, r1
 8008518:	3323      	adds	r3, #35	@ 0x23
 800851a:	2201      	movs	r2, #1
 800851c:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800852c:	687a      	ldr	r2, [r7, #4]
 800852e:	33b0      	adds	r3, #176	@ 0xb0
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2200      	movs	r2, #0
 800853e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2200      	movs	r2, #0
 8008546:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008550:	2b00      	cmp	r3, #0
 8008552:	d101      	bne.n	8008558 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008554:	2302      	movs	r3, #2
 8008556:	e018      	b.n	800858a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	7c1b      	ldrb	r3, [r3, #16]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d10a      	bne.n	8008576 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008560:	4b0d      	ldr	r3, [pc, #52]	@ (8008598 <USBD_CDC_Init+0x1e8>)
 8008562:	7819      	ldrb	r1, [r3, #0]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800856a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f002 fbae 	bl	800acd0 <USBD_LL_PrepareReceive>
 8008574:	e008      	b.n	8008588 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008576:	4b08      	ldr	r3, [pc, #32]	@ (8008598 <USBD_CDC_Init+0x1e8>)
 8008578:	7819      	ldrb	r1, [r3, #0]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008580:	2340      	movs	r3, #64	@ 0x40
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f002 fba4 	bl	800acd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008588:	2300      	movs	r3, #0
}
 800858a:	4618      	mov	r0, r3
 800858c:	3710      	adds	r7, #16
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
 8008592:	bf00      	nop
 8008594:	20000093 	.word	0x20000093
 8008598:	20000094 	.word	0x20000094
 800859c:	20000095 	.word	0x20000095

080085a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	460b      	mov	r3, r1
 80085aa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80085ac:	4b3a      	ldr	r3, [pc, #232]	@ (8008698 <USBD_CDC_DeInit+0xf8>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	4619      	mov	r1, r3
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f002 fac3 	bl	800ab3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80085b8:	4b37      	ldr	r3, [pc, #220]	@ (8008698 <USBD_CDC_DeInit+0xf8>)
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	f003 020f 	and.w	r2, r3, #15
 80085c0:	6879      	ldr	r1, [r7, #4]
 80085c2:	4613      	mov	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4413      	add	r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	440b      	add	r3, r1
 80085cc:	3323      	adds	r3, #35	@ 0x23
 80085ce:	2200      	movs	r2, #0
 80085d0:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80085d2:	4b32      	ldr	r3, [pc, #200]	@ (800869c <USBD_CDC_DeInit+0xfc>)
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	4619      	mov	r1, r3
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f002 fab0 	bl	800ab3e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80085de:	4b2f      	ldr	r3, [pc, #188]	@ (800869c <USBD_CDC_DeInit+0xfc>)
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	f003 020f 	and.w	r2, r3, #15
 80085e6:	6879      	ldr	r1, [r7, #4]
 80085e8:	4613      	mov	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	440b      	add	r3, r1
 80085f2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80085f6:	2200      	movs	r2, #0
 80085f8:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80085fa:	4b29      	ldr	r3, [pc, #164]	@ (80086a0 <USBD_CDC_DeInit+0x100>)
 80085fc:	781b      	ldrb	r3, [r3, #0]
 80085fe:	4619      	mov	r1, r3
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f002 fa9c 	bl	800ab3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008606:	4b26      	ldr	r3, [pc, #152]	@ (80086a0 <USBD_CDC_DeInit+0x100>)
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	f003 020f 	and.w	r2, r3, #15
 800860e:	6879      	ldr	r1, [r7, #4]
 8008610:	4613      	mov	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	440b      	add	r3, r1
 800861a:	3323      	adds	r3, #35	@ 0x23
 800861c:	2200      	movs	r2, #0
 800861e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008620:	4b1f      	ldr	r3, [pc, #124]	@ (80086a0 <USBD_CDC_DeInit+0x100>)
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	f003 020f 	and.w	r2, r3, #15
 8008628:	6879      	ldr	r1, [r7, #4]
 800862a:	4613      	mov	r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	4413      	add	r3, r2
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	440b      	add	r3, r1
 8008634:	331c      	adds	r3, #28
 8008636:	2200      	movs	r2, #0
 8008638:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	32b0      	adds	r2, #176	@ 0xb0
 8008644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01f      	beq.n	800868c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008652:	687a      	ldr	r2, [r7, #4]
 8008654:	33b0      	adds	r3, #176	@ 0xb0
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	4413      	add	r3, r2
 800865a:	685b      	ldr	r3, [r3, #4]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	32b0      	adds	r2, #176	@ 0xb0
 800866a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800866e:	4618      	mov	r0, r3
 8008670:	f002 fb70 	bl	800ad54 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	32b0      	adds	r2, #176	@ 0xb0
 800867e:	2100      	movs	r1, #0
 8008680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	3708      	adds	r7, #8
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}
 8008696:	bf00      	nop
 8008698:	20000093 	.word	0x20000093
 800869c:	20000094 	.word	0x20000094
 80086a0:	20000095 	.word	0x20000095

080086a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b086      	sub	sp, #24
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	32b0      	adds	r2, #176	@ 0xb0
 80086b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80086be:	2300      	movs	r3, #0
 80086c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80086c2:	2300      	movs	r3, #0
 80086c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80086c6:	2300      	movs	r3, #0
 80086c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80086d0:	2303      	movs	r3, #3
 80086d2:	e0bf      	b.n	8008854 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d050      	beq.n	8008782 <USBD_CDC_Setup+0xde>
 80086e0:	2b20      	cmp	r3, #32
 80086e2:	f040 80af 	bne.w	8008844 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	88db      	ldrh	r3, [r3, #6]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d03a      	beq.n	8008764 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	b25b      	sxtb	r3, r3
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	da1b      	bge.n	8008730 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	33b0      	adds	r3, #176	@ 0xb0
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4413      	add	r3, r2
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	683a      	ldr	r2, [r7, #0]
 800870c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800870e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008710:	683a      	ldr	r2, [r7, #0]
 8008712:	88d2      	ldrh	r2, [r2, #6]
 8008714:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	88db      	ldrh	r3, [r3, #6]
 800871a:	2b07      	cmp	r3, #7
 800871c:	bf28      	it	cs
 800871e:	2307      	movcs	r3, #7
 8008720:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	89fa      	ldrh	r2, [r7, #14]
 8008726:	4619      	mov	r1, r3
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f001 fda7 	bl	800a27c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800872e:	e090      	b.n	8008852 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	785a      	ldrb	r2, [r3, #1]
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	88db      	ldrh	r3, [r3, #6]
 800873e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008740:	d803      	bhi.n	800874a <USBD_CDC_Setup+0xa6>
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	88db      	ldrh	r3, [r3, #6]
 8008746:	b2da      	uxtb	r2, r3
 8008748:	e000      	b.n	800874c <USBD_CDC_Setup+0xa8>
 800874a:	2240      	movs	r2, #64	@ 0x40
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008752:	6939      	ldr	r1, [r7, #16]
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800875a:	461a      	mov	r2, r3
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f001 fdbc 	bl	800a2da <USBD_CtlPrepareRx>
      break;
 8008762:	e076      	b.n	8008852 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	33b0      	adds	r3, #176	@ 0xb0
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	683a      	ldr	r2, [r7, #0]
 8008778:	7850      	ldrb	r0, [r2, #1]
 800877a:	2200      	movs	r2, #0
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	4798      	blx	r3
      break;
 8008780:	e067      	b.n	8008852 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	785b      	ldrb	r3, [r3, #1]
 8008786:	2b0b      	cmp	r3, #11
 8008788:	d851      	bhi.n	800882e <USBD_CDC_Setup+0x18a>
 800878a:	a201      	add	r2, pc, #4	@ (adr r2, 8008790 <USBD_CDC_Setup+0xec>)
 800878c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008790:	080087c1 	.word	0x080087c1
 8008794:	0800883d 	.word	0x0800883d
 8008798:	0800882f 	.word	0x0800882f
 800879c:	0800882f 	.word	0x0800882f
 80087a0:	0800882f 	.word	0x0800882f
 80087a4:	0800882f 	.word	0x0800882f
 80087a8:	0800882f 	.word	0x0800882f
 80087ac:	0800882f 	.word	0x0800882f
 80087b0:	0800882f 	.word	0x0800882f
 80087b4:	0800882f 	.word	0x0800882f
 80087b8:	080087eb 	.word	0x080087eb
 80087bc:	08008815 	.word	0x08008815
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	2b03      	cmp	r3, #3
 80087ca:	d107      	bne.n	80087dc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80087cc:	f107 030a 	add.w	r3, r7, #10
 80087d0:	2202      	movs	r2, #2
 80087d2:	4619      	mov	r1, r3
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f001 fd51 	bl	800a27c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80087da:	e032      	b.n	8008842 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80087dc:	6839      	ldr	r1, [r7, #0]
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f001 fccf 	bl	800a182 <USBD_CtlError>
            ret = USBD_FAIL;
 80087e4:	2303      	movs	r3, #3
 80087e6:	75fb      	strb	r3, [r7, #23]
          break;
 80087e8:	e02b      	b.n	8008842 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087f0:	b2db      	uxtb	r3, r3
 80087f2:	2b03      	cmp	r3, #3
 80087f4:	d107      	bne.n	8008806 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80087f6:	f107 030d 	add.w	r3, r7, #13
 80087fa:	2201      	movs	r2, #1
 80087fc:	4619      	mov	r1, r3
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f001 fd3c 	bl	800a27c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008804:	e01d      	b.n	8008842 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008806:	6839      	ldr	r1, [r7, #0]
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f001 fcba 	bl	800a182 <USBD_CtlError>
            ret = USBD_FAIL;
 800880e:	2303      	movs	r3, #3
 8008810:	75fb      	strb	r3, [r7, #23]
          break;
 8008812:	e016      	b.n	8008842 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b03      	cmp	r3, #3
 800881e:	d00f      	beq.n	8008840 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008820:	6839      	ldr	r1, [r7, #0]
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f001 fcad 	bl	800a182 <USBD_CtlError>
            ret = USBD_FAIL;
 8008828:	2303      	movs	r3, #3
 800882a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800882c:	e008      	b.n	8008840 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800882e:	6839      	ldr	r1, [r7, #0]
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f001 fca6 	bl	800a182 <USBD_CtlError>
          ret = USBD_FAIL;
 8008836:	2303      	movs	r3, #3
 8008838:	75fb      	strb	r3, [r7, #23]
          break;
 800883a:	e002      	b.n	8008842 <USBD_CDC_Setup+0x19e>
          break;
 800883c:	bf00      	nop
 800883e:	e008      	b.n	8008852 <USBD_CDC_Setup+0x1ae>
          break;
 8008840:	bf00      	nop
      }
      break;
 8008842:	e006      	b.n	8008852 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008844:	6839      	ldr	r1, [r7, #0]
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f001 fc9b 	bl	800a182 <USBD_CtlError>
      ret = USBD_FAIL;
 800884c:	2303      	movs	r3, #3
 800884e:	75fb      	strb	r3, [r7, #23]
      break;
 8008850:	bf00      	nop
  }

  return (uint8_t)ret;
 8008852:	7dfb      	ldrb	r3, [r7, #23]
}
 8008854:	4618      	mov	r0, r3
 8008856:	3718      	adds	r7, #24
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800886e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	32b0      	adds	r2, #176	@ 0xb0
 800887a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008882:	2303      	movs	r3, #3
 8008884:	e065      	b.n	8008952 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	32b0      	adds	r2, #176	@ 0xb0
 8008890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008894:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008896:	78fb      	ldrb	r3, [r7, #3]
 8008898:	f003 020f 	and.w	r2, r3, #15
 800889c:	6879      	ldr	r1, [r7, #4]
 800889e:	4613      	mov	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	4413      	add	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	440b      	add	r3, r1
 80088a8:	3314      	adds	r3, #20
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d02f      	beq.n	8008910 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	f003 020f 	and.w	r2, r3, #15
 80088b6:	6879      	ldr	r1, [r7, #4]
 80088b8:	4613      	mov	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	440b      	add	r3, r1
 80088c2:	3314      	adds	r3, #20
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	78fb      	ldrb	r3, [r7, #3]
 80088c8:	f003 010f 	and.w	r1, r3, #15
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	460b      	mov	r3, r1
 80088d0:	00db      	lsls	r3, r3, #3
 80088d2:	440b      	add	r3, r1
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4403      	add	r3, r0
 80088d8:	331c      	adds	r3, #28
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	fbb2 f1f3 	udiv	r1, r2, r3
 80088e0:	fb01 f303 	mul.w	r3, r1, r3
 80088e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d112      	bne.n	8008910 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80088ea:	78fb      	ldrb	r3, [r7, #3]
 80088ec:	f003 020f 	and.w	r2, r3, #15
 80088f0:	6879      	ldr	r1, [r7, #4]
 80088f2:	4613      	mov	r3, r2
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	4413      	add	r3, r2
 80088f8:	009b      	lsls	r3, r3, #2
 80088fa:	440b      	add	r3, r1
 80088fc:	3314      	adds	r3, #20
 80088fe:	2200      	movs	r2, #0
 8008900:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008902:	78f9      	ldrb	r1, [r7, #3]
 8008904:	2300      	movs	r3, #0
 8008906:	2200      	movs	r2, #0
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f002 f9c0 	bl	800ac8e <USBD_LL_Transmit>
 800890e:	e01f      	b.n	8008950 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	2200      	movs	r2, #0
 8008914:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800891e:	687a      	ldr	r2, [r7, #4]
 8008920:	33b0      	adds	r3, #176	@ 0xb0
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	4413      	add	r3, r2
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d010      	beq.n	8008950 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	33b0      	adds	r3, #176	@ 0xb0
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	4413      	add	r3, r2
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	68ba      	ldr	r2, [r7, #8]
 8008942:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008946:	68ba      	ldr	r2, [r7, #8]
 8008948:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800894c:	78fa      	ldrb	r2, [r7, #3]
 800894e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008950:	2300      	movs	r3, #0
}
 8008952:	4618      	mov	r0, r3
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b084      	sub	sp, #16
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	460b      	mov	r3, r1
 8008964:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	32b0      	adds	r2, #176	@ 0xb0
 8008970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008974:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	32b0      	adds	r2, #176	@ 0xb0
 8008980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d101      	bne.n	800898c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008988:	2303      	movs	r3, #3
 800898a:	e01a      	b.n	80089c2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800898c:	78fb      	ldrb	r3, [r7, #3]
 800898e:	4619      	mov	r1, r3
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f002 f9be 	bl	800ad12 <USBD_LL_GetRxDataSize>
 8008996:	4602      	mov	r2, r0
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	33b0      	adds	r3, #176	@ 0xb0
 80089a8:	009b      	lsls	r3, r3, #2
 80089aa:	4413      	add	r3, r2
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	68fa      	ldr	r2, [r7, #12]
 80089b2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80089bc:	4611      	mov	r1, r2
 80089be:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b084      	sub	sp, #16
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	32b0      	adds	r2, #176	@ 0xb0
 80089dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089e0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e024      	b.n	8008a36 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	33b0      	adds	r3, #176	@ 0xb0
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	4413      	add	r3, r2
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d019      	beq.n	8008a34 <USBD_CDC_EP0_RxReady+0x6a>
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008a06:	2bff      	cmp	r3, #255	@ 0xff
 8008a08:	d014      	beq.n	8008a34 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a10:	687a      	ldr	r2, [r7, #4]
 8008a12:	33b0      	adds	r3, #176	@ 0xb0
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008a22:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008a2a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	22ff      	movs	r2, #255	@ 0xff
 8008a30:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008a34:	2300      	movs	r3, #0
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3710      	adds	r7, #16
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
	...

08008a40 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b086      	sub	sp, #24
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008a48:	2182      	movs	r1, #130	@ 0x82
 8008a4a:	4818      	ldr	r0, [pc, #96]	@ (8008aac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008a4c:	f000 fd62 	bl	8009514 <USBD_GetEpDesc>
 8008a50:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008a52:	2101      	movs	r1, #1
 8008a54:	4815      	ldr	r0, [pc, #84]	@ (8008aac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008a56:	f000 fd5d 	bl	8009514 <USBD_GetEpDesc>
 8008a5a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008a5c:	2181      	movs	r1, #129	@ 0x81
 8008a5e:	4813      	ldr	r0, [pc, #76]	@ (8008aac <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008a60:	f000 fd58 	bl	8009514 <USBD_GetEpDesc>
 8008a64:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	2210      	movs	r2, #16
 8008a70:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d006      	beq.n	8008a86 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a80:	711a      	strb	r2, [r3, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d006      	beq.n	8008a9a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2200      	movs	r2, #0
 8008a90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a94:	711a      	strb	r2, [r3, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2243      	movs	r2, #67	@ 0x43
 8008a9e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008aa0:	4b02      	ldr	r3, [pc, #8]	@ (8008aac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3718      	adds	r7, #24
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	20000050 	.word	0x20000050

08008ab0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008ab8:	2182      	movs	r1, #130	@ 0x82
 8008aba:	4818      	ldr	r0, [pc, #96]	@ (8008b1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008abc:	f000 fd2a 	bl	8009514 <USBD_GetEpDesc>
 8008ac0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008ac2:	2101      	movs	r1, #1
 8008ac4:	4815      	ldr	r0, [pc, #84]	@ (8008b1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008ac6:	f000 fd25 	bl	8009514 <USBD_GetEpDesc>
 8008aca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008acc:	2181      	movs	r1, #129	@ 0x81
 8008ace:	4813      	ldr	r0, [pc, #76]	@ (8008b1c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008ad0:	f000 fd20 	bl	8009514 <USBD_GetEpDesc>
 8008ad4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d002      	beq.n	8008ae2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	2210      	movs	r2, #16
 8008ae0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d006      	beq.n	8008af6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	2200      	movs	r2, #0
 8008aec:	711a      	strb	r2, [r3, #4]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f042 0202 	orr.w	r2, r2, #2
 8008af4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d006      	beq.n	8008b0a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	711a      	strb	r2, [r3, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	f042 0202 	orr.w	r2, r2, #2
 8008b08:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2243      	movs	r2, #67	@ 0x43
 8008b0e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008b10:	4b02      	ldr	r3, [pc, #8]	@ (8008b1c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3718      	adds	r7, #24
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	20000050 	.word	0x20000050

08008b20 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b086      	sub	sp, #24
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008b28:	2182      	movs	r1, #130	@ 0x82
 8008b2a:	4818      	ldr	r0, [pc, #96]	@ (8008b8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008b2c:	f000 fcf2 	bl	8009514 <USBD_GetEpDesc>
 8008b30:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008b32:	2101      	movs	r1, #1
 8008b34:	4815      	ldr	r0, [pc, #84]	@ (8008b8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008b36:	f000 fced 	bl	8009514 <USBD_GetEpDesc>
 8008b3a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008b3c:	2181      	movs	r1, #129	@ 0x81
 8008b3e:	4813      	ldr	r0, [pc, #76]	@ (8008b8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008b40:	f000 fce8 	bl	8009514 <USBD_GetEpDesc>
 8008b44:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d002      	beq.n	8008b52 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	2210      	movs	r2, #16
 8008b50:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d006      	beq.n	8008b66 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b60:	711a      	strb	r2, [r3, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d006      	beq.n	8008b7a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b74:	711a      	strb	r2, [r3, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2243      	movs	r2, #67	@ 0x43
 8008b7e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008b80:	4b02      	ldr	r3, [pc, #8]	@ (8008b8c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3718      	adds	r7, #24
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	20000050 	.word	0x20000050

08008b90 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	220a      	movs	r2, #10
 8008b9c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008b9e:	4b03      	ldr	r3, [pc, #12]	@ (8008bac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr
 8008bac:	2000000c 	.word	0x2000000c

08008bb0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008bc0:	2303      	movs	r3, #3
 8008bc2:	e009      	b.n	8008bd8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	33b0      	adds	r3, #176	@ 0xb0
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	683a      	ldr	r2, [r7, #0]
 8008bd4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b087      	sub	sp, #28
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	32b0      	adds	r2, #176	@ 0xb0
 8008bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bfe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d101      	bne.n	8008c0a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008c06:	2303      	movs	r3, #3
 8008c08:	e008      	b.n	8008c1c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	371c      	adds	r7, #28
 8008c20:	46bd      	mov	sp, r7
 8008c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b085      	sub	sp, #20
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	32b0      	adds	r2, #176	@ 0xb0
 8008c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c40:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d101      	bne.n	8008c4c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008c48:	2303      	movs	r3, #3
 8008c4a:	e004      	b.n	8008c56 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	683a      	ldr	r2, [r7, #0]
 8008c50:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008c54:	2300      	movs	r3, #0
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3714      	adds	r7, #20
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr
	...

08008c64 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	32b0      	adds	r2, #176	@ 0xb0
 8008c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c7a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d101      	bne.n	8008c8a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008c86:	2303      	movs	r3, #3
 8008c88:	e025      	b.n	8008cd6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d11f      	bne.n	8008cd4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008c9c:	4b10      	ldr	r3, [pc, #64]	@ (8008ce0 <USBD_CDC_TransmitPacket+0x7c>)
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	f003 020f 	and.w	r2, r3, #15
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	4613      	mov	r3, r2
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	4413      	add	r3, r2
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	4403      	add	r3, r0
 8008cb6:	3314      	adds	r3, #20
 8008cb8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008cba:	4b09      	ldr	r3, [pc, #36]	@ (8008ce0 <USBD_CDC_TransmitPacket+0x7c>)
 8008cbc:	7819      	ldrb	r1, [r3, #0]
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f001 ffdf 	bl	800ac8e <USBD_LL_Transmit>

    ret = USBD_OK;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	20000093 	.word	0x20000093

08008ce4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b084      	sub	sp, #16
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	32b0      	adds	r2, #176	@ 0xb0
 8008cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cfa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	32b0      	adds	r2, #176	@ 0xb0
 8008d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d101      	bne.n	8008d12 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e018      	b.n	8008d44 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	7c1b      	ldrb	r3, [r3, #16]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d10a      	bne.n	8008d30 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d4c <USBD_CDC_ReceivePacket+0x68>)
 8008d1c:	7819      	ldrb	r1, [r3, #0]
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f001 ffd1 	bl	800acd0 <USBD_LL_PrepareReceive>
 8008d2e:	e008      	b.n	8008d42 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d30:	4b06      	ldr	r3, [pc, #24]	@ (8008d4c <USBD_CDC_ReceivePacket+0x68>)
 8008d32:	7819      	ldrb	r1, [r3, #0]
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d3a:	2340      	movs	r3, #64	@ 0x40
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f001 ffc7 	bl	800acd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008d42:	2300      	movs	r3, #0
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3710      	adds	r7, #16
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	20000094 	.word	0x20000094

08008d50 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b086      	sub	sp, #24
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d101      	bne.n	8008d68 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008d64:	2303      	movs	r3, #3
 8008d66:	e01f      	b.n	8008da8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d003      	beq.n	8008d8e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	68ba      	ldr	r2, [r7, #8]
 8008d8a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	79fa      	ldrb	r2, [r7, #7]
 8008d9a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008d9c:	68f8      	ldr	r0, [r7, #12]
 8008d9e:	f001 fe41 	bl	800aa24 <USBD_LL_Init>
 8008da2:	4603      	mov	r3, r0
 8008da4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3718      	adds	r7, #24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d101      	bne.n	8008dc8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008dc4:	2303      	movs	r3, #3
 8008dc6:	e025      	b.n	8008e14 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	683a      	ldr	r2, [r7, #0]
 8008dcc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	32ae      	adds	r2, #174	@ 0xae
 8008dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00f      	beq.n	8008e04 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	32ae      	adds	r2, #174	@ 0xae
 8008dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df4:	f107 020e 	add.w	r2, r7, #14
 8008df8:	4610      	mov	r0, r2
 8008dfa:	4798      	blx	r3
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f001 fe49 	bl	800aabc <USBD_LL_Start>
 8008e2a:	4603      	mov	r3, r0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3708      	adds	r7, #8
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008e3c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	370c      	adds	r7, #12
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e4a:	b580      	push	{r7, lr}
 8008e4c:	b084      	sub	sp, #16
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
 8008e52:	460b      	mov	r3, r1
 8008e54:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e56:	2300      	movs	r3, #0
 8008e58:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d009      	beq.n	8008e78 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	78fa      	ldrb	r2, [r7, #3]
 8008e6e:	4611      	mov	r1, r2
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	4798      	blx	r3
 8008e74:	4603      	mov	r3, r0
 8008e76:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b084      	sub	sp, #16
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	460b      	mov	r3, r1
 8008e8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	78fa      	ldrb	r2, [r7, #3]
 8008e9c:	4611      	mov	r1, r2
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	4798      	blx	r3
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d001      	beq.n	8008eac <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008ea8:	2303      	movs	r3, #3
 8008eaa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b084      	sub	sp, #16
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
 8008ebe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008ec6:	6839      	ldr	r1, [r7, #0]
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f001 f920 	bl	800a10e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008edc:	461a      	mov	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008eea:	f003 031f 	and.w	r3, r3, #31
 8008eee:	2b02      	cmp	r3, #2
 8008ef0:	d01a      	beq.n	8008f28 <USBD_LL_SetupStage+0x72>
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d822      	bhi.n	8008f3c <USBD_LL_SetupStage+0x86>
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d002      	beq.n	8008f00 <USBD_LL_SetupStage+0x4a>
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	d00a      	beq.n	8008f14 <USBD_LL_SetupStage+0x5e>
 8008efe:	e01d      	b.n	8008f3c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 fb75 	bl	80095f8 <USBD_StdDevReq>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	73fb      	strb	r3, [r7, #15]
      break;
 8008f12:	e020      	b.n	8008f56 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 fbdd 	bl	80096dc <USBD_StdItfReq>
 8008f22:	4603      	mov	r3, r0
 8008f24:	73fb      	strb	r3, [r7, #15]
      break;
 8008f26:	e016      	b.n	8008f56 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f2e:	4619      	mov	r1, r3
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fc3f 	bl	80097b4 <USBD_StdEPReq>
 8008f36:	4603      	mov	r3, r0
 8008f38:	73fb      	strb	r3, [r7, #15]
      break;
 8008f3a:	e00c      	b.n	8008f56 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f42:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	4619      	mov	r1, r3
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f001 fe16 	bl	800ab7c <USBD_LL_StallEP>
 8008f50:	4603      	mov	r3, r0
 8008f52:	73fb      	strb	r3, [r7, #15]
      break;
 8008f54:	bf00      	nop
  }

  return ret;
 8008f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b086      	sub	sp, #24
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	460b      	mov	r3, r1
 8008f6a:	607a      	str	r2, [r7, #4]
 8008f6c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008f72:	7afb      	ldrb	r3, [r7, #11]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d177      	bne.n	8009068 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008f7e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f86:	2b03      	cmp	r3, #3
 8008f88:	f040 80a1 	bne.w	80090ce <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	8992      	ldrh	r2, [r2, #12]
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d91c      	bls.n	8008fd2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	693a      	ldr	r2, [r7, #16]
 8008f9e:	8992      	ldrh	r2, [r2, #12]
 8008fa0:	1a9a      	subs	r2, r3, r2
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	691b      	ldr	r3, [r3, #16]
 8008faa:	693a      	ldr	r2, [r7, #16]
 8008fac:	8992      	ldrh	r2, [r2, #12]
 8008fae:	441a      	add	r2, r3
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	6919      	ldr	r1, [r3, #16]
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	899b      	ldrh	r3, [r3, #12]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	bf38      	it	cc
 8008fc6:	4613      	movcc	r3, r2
 8008fc8:	461a      	mov	r2, r3
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f001 f9a6 	bl	800a31c <USBD_CtlContinueRx>
 8008fd0:	e07d      	b.n	80090ce <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008fd8:	f003 031f 	and.w	r3, r3, #31
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	d014      	beq.n	800900a <USBD_LL_DataOutStage+0xaa>
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d81d      	bhi.n	8009020 <USBD_LL_DataOutStage+0xc0>
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d002      	beq.n	8008fee <USBD_LL_DataOutStage+0x8e>
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d003      	beq.n	8008ff4 <USBD_LL_DataOutStage+0x94>
 8008fec:	e018      	b.n	8009020 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	75bb      	strb	r3, [r7, #22]
            break;
 8008ff2:	e018      	b.n	8009026 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008ffa:	b2db      	uxtb	r3, r3
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f000 fa6e 	bl	80094e0 <USBD_CoreFindIF>
 8009004:	4603      	mov	r3, r0
 8009006:	75bb      	strb	r3, [r7, #22]
            break;
 8009008:	e00d      	b.n	8009026 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009010:	b2db      	uxtb	r3, r3
 8009012:	4619      	mov	r1, r3
 8009014:	68f8      	ldr	r0, [r7, #12]
 8009016:	f000 fa70 	bl	80094fa <USBD_CoreFindEP>
 800901a:	4603      	mov	r3, r0
 800901c:	75bb      	strb	r3, [r7, #22]
            break;
 800901e:	e002      	b.n	8009026 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009020:	2300      	movs	r3, #0
 8009022:	75bb      	strb	r3, [r7, #22]
            break;
 8009024:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009026:	7dbb      	ldrb	r3, [r7, #22]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d119      	bne.n	8009060 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009032:	b2db      	uxtb	r3, r3
 8009034:	2b03      	cmp	r3, #3
 8009036:	d113      	bne.n	8009060 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009038:	7dba      	ldrb	r2, [r7, #22]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	32ae      	adds	r2, #174	@ 0xae
 800903e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009042:	691b      	ldr	r3, [r3, #16]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d00b      	beq.n	8009060 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009048:	7dba      	ldrb	r2, [r7, #22]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009050:	7dba      	ldrb	r2, [r7, #22]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	32ae      	adds	r2, #174	@ 0xae
 8009056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800905a:	691b      	ldr	r3, [r3, #16]
 800905c:	68f8      	ldr	r0, [r7, #12]
 800905e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f001 f96c 	bl	800a33e <USBD_CtlSendStatus>
 8009066:	e032      	b.n	80090ce <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009068:	7afb      	ldrb	r3, [r7, #11]
 800906a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800906e:	b2db      	uxtb	r3, r3
 8009070:	4619      	mov	r1, r3
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f000 fa41 	bl	80094fa <USBD_CoreFindEP>
 8009078:	4603      	mov	r3, r0
 800907a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800907c:	7dbb      	ldrb	r3, [r7, #22]
 800907e:	2bff      	cmp	r3, #255	@ 0xff
 8009080:	d025      	beq.n	80090ce <USBD_LL_DataOutStage+0x16e>
 8009082:	7dbb      	ldrb	r3, [r7, #22]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d122      	bne.n	80090ce <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800908e:	b2db      	uxtb	r3, r3
 8009090:	2b03      	cmp	r3, #3
 8009092:	d117      	bne.n	80090c4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009094:	7dba      	ldrb	r2, [r7, #22]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	32ae      	adds	r2, #174	@ 0xae
 800909a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800909e:	699b      	ldr	r3, [r3, #24]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d00f      	beq.n	80090c4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80090a4:	7dba      	ldrb	r2, [r7, #22]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80090ac:	7dba      	ldrb	r2, [r7, #22]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	32ae      	adds	r2, #174	@ 0xae
 80090b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b6:	699b      	ldr	r3, [r3, #24]
 80090b8:	7afa      	ldrb	r2, [r7, #11]
 80090ba:	4611      	mov	r1, r2
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	4798      	blx	r3
 80090c0:	4603      	mov	r3, r0
 80090c2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80090c4:	7dfb      	ldrb	r3, [r7, #23]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d001      	beq.n	80090ce <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80090ca:	7dfb      	ldrb	r3, [r7, #23]
 80090cc:	e000      	b.n	80090d0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3718      	adds	r7, #24
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b086      	sub	sp, #24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	460b      	mov	r3, r1
 80090e2:	607a      	str	r2, [r7, #4]
 80090e4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80090e6:	7afb      	ldrb	r3, [r7, #11]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d178      	bne.n	80091de <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	3314      	adds	r3, #20
 80090f0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80090f8:	2b02      	cmp	r3, #2
 80090fa:	d163      	bne.n	80091c4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	693a      	ldr	r2, [r7, #16]
 8009102:	8992      	ldrh	r2, [r2, #12]
 8009104:	4293      	cmp	r3, r2
 8009106:	d91c      	bls.n	8009142 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	693a      	ldr	r2, [r7, #16]
 800910e:	8992      	ldrh	r2, [r2, #12]
 8009110:	1a9a      	subs	r2, r3, r2
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	693a      	ldr	r2, [r7, #16]
 800911c:	8992      	ldrh	r2, [r2, #12]
 800911e:	441a      	add	r2, r3
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	6919      	ldr	r1, [r3, #16]
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	461a      	mov	r2, r3
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	f001 f8c2 	bl	800a2b8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009134:	2300      	movs	r3, #0
 8009136:	2200      	movs	r2, #0
 8009138:	2100      	movs	r1, #0
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f001 fdc8 	bl	800acd0 <USBD_LL_PrepareReceive>
 8009140:	e040      	b.n	80091c4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	899b      	ldrh	r3, [r3, #12]
 8009146:	461a      	mov	r2, r3
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	429a      	cmp	r2, r3
 800914e:	d11c      	bne.n	800918a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	693a      	ldr	r2, [r7, #16]
 8009156:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009158:	4293      	cmp	r3, r2
 800915a:	d316      	bcc.n	800918a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009166:	429a      	cmp	r2, r3
 8009168:	d20f      	bcs.n	800918a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800916a:	2200      	movs	r2, #0
 800916c:	2100      	movs	r1, #0
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f001 f8a2 	bl	800a2b8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2200      	movs	r2, #0
 8009178:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800917c:	2300      	movs	r3, #0
 800917e:	2200      	movs	r2, #0
 8009180:	2100      	movs	r1, #0
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f001 fda4 	bl	800acd0 <USBD_LL_PrepareReceive>
 8009188:	e01c      	b.n	80091c4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009190:	b2db      	uxtb	r3, r3
 8009192:	2b03      	cmp	r3, #3
 8009194:	d10f      	bne.n	80091b6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d009      	beq.n	80091b6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	68f8      	ldr	r0, [r7, #12]
 80091b4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80091b6:	2180      	movs	r1, #128	@ 0x80
 80091b8:	68f8      	ldr	r0, [r7, #12]
 80091ba:	f001 fcdf 	bl	800ab7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80091be:	68f8      	ldr	r0, [r7, #12]
 80091c0:	f001 f8d0 	bl	800a364 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d03a      	beq.n	8009244 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f7ff fe30 	bl	8008e34 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80091dc:	e032      	b.n	8009244 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80091de:	7afb      	ldrb	r3, [r7, #11]
 80091e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	4619      	mov	r1, r3
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f000 f986 	bl	80094fa <USBD_CoreFindEP>
 80091ee:	4603      	mov	r3, r0
 80091f0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80091f2:	7dfb      	ldrb	r3, [r7, #23]
 80091f4:	2bff      	cmp	r3, #255	@ 0xff
 80091f6:	d025      	beq.n	8009244 <USBD_LL_DataInStage+0x16c>
 80091f8:	7dfb      	ldrb	r3, [r7, #23]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d122      	bne.n	8009244 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009204:	b2db      	uxtb	r3, r3
 8009206:	2b03      	cmp	r3, #3
 8009208:	d11c      	bne.n	8009244 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800920a:	7dfa      	ldrb	r2, [r7, #23]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	32ae      	adds	r2, #174	@ 0xae
 8009210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d014      	beq.n	8009244 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800921a:	7dfa      	ldrb	r2, [r7, #23]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009222:	7dfa      	ldrb	r2, [r7, #23]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	32ae      	adds	r2, #174	@ 0xae
 8009228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	7afa      	ldrb	r2, [r7, #11]
 8009230:	4611      	mov	r1, r2
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	4798      	blx	r3
 8009236:	4603      	mov	r3, r0
 8009238:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800923a:	7dbb      	ldrb	r3, [r7, #22]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d001      	beq.n	8009244 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009240:	7dbb      	ldrb	r3, [r7, #22]
 8009242:	e000      	b.n	8009246 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3718      	adds	r7, #24
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b084      	sub	sp, #16
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2201      	movs	r2, #1
 800925e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2200      	movs	r2, #0
 800926e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009286:	2b00      	cmp	r3, #0
 8009288:	d014      	beq.n	80092b4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00e      	beq.n	80092b4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	687a      	ldr	r2, [r7, #4]
 80092a0:	6852      	ldr	r2, [r2, #4]
 80092a2:	b2d2      	uxtb	r2, r2
 80092a4:	4611      	mov	r1, r2
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	4798      	blx	r3
 80092aa:	4603      	mov	r3, r0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d001      	beq.n	80092b4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80092b0:	2303      	movs	r3, #3
 80092b2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80092b4:	2340      	movs	r3, #64	@ 0x40
 80092b6:	2200      	movs	r2, #0
 80092b8:	2100      	movs	r1, #0
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 fc19 	bl	800aaf2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2240      	movs	r2, #64	@ 0x40
 80092cc:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80092d0:	2340      	movs	r3, #64	@ 0x40
 80092d2:	2200      	movs	r2, #0
 80092d4:	2180      	movs	r1, #128	@ 0x80
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f001 fc0b 	bl	800aaf2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2240      	movs	r2, #64	@ 0x40
 80092e8:	841a      	strh	r2, [r3, #32]

  return ret;
 80092ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	460b      	mov	r3, r1
 80092fe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	78fa      	ldrb	r2, [r7, #3]
 8009304:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b04      	cmp	r3, #4
 8009326:	d006      	beq.n	8009336 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800932e:	b2da      	uxtb	r2, r3
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2204      	movs	r2, #4
 800933a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800935a:	b2db      	uxtb	r3, r3
 800935c:	2b04      	cmp	r3, #4
 800935e:	d106      	bne.n	800936e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009366:	b2da      	uxtb	r2, r3
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800938a:	b2db      	uxtb	r3, r3
 800938c:	2b03      	cmp	r3, #3
 800938e:	d110      	bne.n	80093b2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009396:	2b00      	cmp	r3, #0
 8009398:	d00b      	beq.n	80093b2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093a0:	69db      	ldr	r3, [r3, #28]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d005      	beq.n	80093b2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ac:	69db      	ldr	r3, [r3, #28]
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	460b      	mov	r3, r1
 80093c6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	32ae      	adds	r2, #174	@ 0xae
 80093d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d101      	bne.n	80093de <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80093da:	2303      	movs	r3, #3
 80093dc:	e01c      	b.n	8009418 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093e4:	b2db      	uxtb	r3, r3
 80093e6:	2b03      	cmp	r3, #3
 80093e8:	d115      	bne.n	8009416 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	32ae      	adds	r2, #174	@ 0xae
 80093f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00b      	beq.n	8009416 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	32ae      	adds	r2, #174	@ 0xae
 8009408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800940c:	6a1b      	ldr	r3, [r3, #32]
 800940e:	78fa      	ldrb	r2, [r7, #3]
 8009410:	4611      	mov	r1, r2
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009416:	2300      	movs	r3, #0
}
 8009418:	4618      	mov	r0, r3
 800941a:	3708      	adds	r7, #8
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	460b      	mov	r3, r1
 800942a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	32ae      	adds	r2, #174	@ 0xae
 8009436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d101      	bne.n	8009442 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800943e:	2303      	movs	r3, #3
 8009440:	e01c      	b.n	800947c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009448:	b2db      	uxtb	r3, r3
 800944a:	2b03      	cmp	r3, #3
 800944c:	d115      	bne.n	800947a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	32ae      	adds	r2, #174	@ 0xae
 8009458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800945c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945e:	2b00      	cmp	r3, #0
 8009460:	d00b      	beq.n	800947a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	32ae      	adds	r2, #174	@ 0xae
 800946c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	4611      	mov	r1, r2
 8009476:	6878      	ldr	r0, [r7, #4]
 8009478:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	3708      	adds	r7, #8
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}

08009484 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	370c      	adds	r7, #12
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr

0800949a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800949a:	b580      	push	{r7, lr}
 800949c:	b084      	sub	sp, #16
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80094a2:	2300      	movs	r3, #0
 80094a4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2201      	movs	r2, #1
 80094aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d00e      	beq.n	80094d6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	6852      	ldr	r2, [r2, #4]
 80094c4:	b2d2      	uxtb	r2, r2
 80094c6:	4611      	mov	r1, r2
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	4798      	blx	r3
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d001      	beq.n	80094d6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80094d2:	2303      	movs	r3, #3
 80094d4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80094d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	460b      	mov	r3, r1
 80094ea:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80094ec:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	370c      	adds	r7, #12
 80094f2:	46bd      	mov	sp, r7
 80094f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f8:	4770      	bx	lr

080094fa <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80094fa:	b480      	push	{r7}
 80094fc:	b083      	sub	sp, #12
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	460b      	mov	r3, r1
 8009504:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009506:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009508:	4618      	mov	r0, r3
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b086      	sub	sp, #24
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	460b      	mov	r3, r1
 800951e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009528:	2300      	movs	r3, #0
 800952a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	885b      	ldrh	r3, [r3, #2]
 8009530:	b29b      	uxth	r3, r3
 8009532:	68fa      	ldr	r2, [r7, #12]
 8009534:	7812      	ldrb	r2, [r2, #0]
 8009536:	4293      	cmp	r3, r2
 8009538:	d91f      	bls.n	800957a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	781b      	ldrb	r3, [r3, #0]
 800953e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009540:	e013      	b.n	800956a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009542:	f107 030a 	add.w	r3, r7, #10
 8009546:	4619      	mov	r1, r3
 8009548:	6978      	ldr	r0, [r7, #20]
 800954a:	f000 f81b 	bl	8009584 <USBD_GetNextDesc>
 800954e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	785b      	ldrb	r3, [r3, #1]
 8009554:	2b05      	cmp	r3, #5
 8009556:	d108      	bne.n	800956a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	789b      	ldrb	r3, [r3, #2]
 8009560:	78fa      	ldrb	r2, [r7, #3]
 8009562:	429a      	cmp	r2, r3
 8009564:	d008      	beq.n	8009578 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009566:	2300      	movs	r3, #0
 8009568:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	885b      	ldrh	r3, [r3, #2]
 800956e:	b29a      	uxth	r2, r3
 8009570:	897b      	ldrh	r3, [r7, #10]
 8009572:	429a      	cmp	r2, r3
 8009574:	d8e5      	bhi.n	8009542 <USBD_GetEpDesc+0x2e>
 8009576:	e000      	b.n	800957a <USBD_GetEpDesc+0x66>
          break;
 8009578:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800957a:	693b      	ldr	r3, [r7, #16]
}
 800957c:	4618      	mov	r0, r3
 800957e:	3718      	adds	r7, #24
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009584:	b480      	push	{r7}
 8009586:	b085      	sub	sp, #20
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	881b      	ldrh	r3, [r3, #0]
 8009596:	68fa      	ldr	r2, [r7, #12]
 8009598:	7812      	ldrb	r2, [r2, #0]
 800959a:	4413      	add	r3, r2
 800959c:	b29a      	uxth	r2, r3
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4413      	add	r3, r2
 80095ac:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80095ae:	68fb      	ldr	r3, [r7, #12]
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	3714      	adds	r7, #20
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80095bc:	b480      	push	{r7}
 80095be:	b087      	sub	sp, #28
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	3301      	adds	r3, #1
 80095d2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80095da:	8a3b      	ldrh	r3, [r7, #16]
 80095dc:	021b      	lsls	r3, r3, #8
 80095de:	b21a      	sxth	r2, r3
 80095e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	b21b      	sxth	r3, r3
 80095e8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80095ea:	89fb      	ldrh	r3, [r7, #14]
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	371c      	adds	r7, #28
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009602:	2300      	movs	r3, #0
 8009604:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800960e:	2b40      	cmp	r3, #64	@ 0x40
 8009610:	d005      	beq.n	800961e <USBD_StdDevReq+0x26>
 8009612:	2b40      	cmp	r3, #64	@ 0x40
 8009614:	d857      	bhi.n	80096c6 <USBD_StdDevReq+0xce>
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00f      	beq.n	800963a <USBD_StdDevReq+0x42>
 800961a:	2b20      	cmp	r3, #32
 800961c:	d153      	bne.n	80096c6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	32ae      	adds	r2, #174	@ 0xae
 8009628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	6839      	ldr	r1, [r7, #0]
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	4798      	blx	r3
 8009634:	4603      	mov	r3, r0
 8009636:	73fb      	strb	r3, [r7, #15]
      break;
 8009638:	e04a      	b.n	80096d0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	785b      	ldrb	r3, [r3, #1]
 800963e:	2b09      	cmp	r3, #9
 8009640:	d83b      	bhi.n	80096ba <USBD_StdDevReq+0xc2>
 8009642:	a201      	add	r2, pc, #4	@ (adr r2, 8009648 <USBD_StdDevReq+0x50>)
 8009644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009648:	0800969d 	.word	0x0800969d
 800964c:	080096b1 	.word	0x080096b1
 8009650:	080096bb 	.word	0x080096bb
 8009654:	080096a7 	.word	0x080096a7
 8009658:	080096bb 	.word	0x080096bb
 800965c:	0800967b 	.word	0x0800967b
 8009660:	08009671 	.word	0x08009671
 8009664:	080096bb 	.word	0x080096bb
 8009668:	08009693 	.word	0x08009693
 800966c:	08009685 	.word	0x08009685
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009670:	6839      	ldr	r1, [r7, #0]
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 fa3e 	bl	8009af4 <USBD_GetDescriptor>
          break;
 8009678:	e024      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800967a:	6839      	ldr	r1, [r7, #0]
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 fba3 	bl	8009dc8 <USBD_SetAddress>
          break;
 8009682:	e01f      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009684:	6839      	ldr	r1, [r7, #0]
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 fbe2 	bl	8009e50 <USBD_SetConfig>
 800968c:	4603      	mov	r3, r0
 800968e:	73fb      	strb	r3, [r7, #15]
          break;
 8009690:	e018      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009692:	6839      	ldr	r1, [r7, #0]
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 fc85 	bl	8009fa4 <USBD_GetConfig>
          break;
 800969a:	e013      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800969c:	6839      	ldr	r1, [r7, #0]
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 fcb6 	bl	800a010 <USBD_GetStatus>
          break;
 80096a4:	e00e      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80096a6:	6839      	ldr	r1, [r7, #0]
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 fce5 	bl	800a078 <USBD_SetFeature>
          break;
 80096ae:	e009      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80096b0:	6839      	ldr	r1, [r7, #0]
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 fd09 	bl	800a0ca <USBD_ClrFeature>
          break;
 80096b8:	e004      	b.n	80096c4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80096ba:	6839      	ldr	r1, [r7, #0]
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 fd60 	bl	800a182 <USBD_CtlError>
          break;
 80096c2:	bf00      	nop
      }
      break;
 80096c4:	e004      	b.n	80096d0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80096c6:	6839      	ldr	r1, [r7, #0]
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 fd5a 	bl	800a182 <USBD_CtlError>
      break;
 80096ce:	bf00      	nop
  }

  return ret;
 80096d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3710      	adds	r7, #16
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop

080096dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096e6:	2300      	movs	r3, #0
 80096e8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	781b      	ldrb	r3, [r3, #0]
 80096ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096f2:	2b40      	cmp	r3, #64	@ 0x40
 80096f4:	d005      	beq.n	8009702 <USBD_StdItfReq+0x26>
 80096f6:	2b40      	cmp	r3, #64	@ 0x40
 80096f8:	d852      	bhi.n	80097a0 <USBD_StdItfReq+0xc4>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d001      	beq.n	8009702 <USBD_StdItfReq+0x26>
 80096fe:	2b20      	cmp	r3, #32
 8009700:	d14e      	bne.n	80097a0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009708:	b2db      	uxtb	r3, r3
 800970a:	3b01      	subs	r3, #1
 800970c:	2b02      	cmp	r3, #2
 800970e:	d840      	bhi.n	8009792 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	889b      	ldrh	r3, [r3, #4]
 8009714:	b2db      	uxtb	r3, r3
 8009716:	2b01      	cmp	r3, #1
 8009718:	d836      	bhi.n	8009788 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	889b      	ldrh	r3, [r3, #4]
 800971e:	b2db      	uxtb	r3, r3
 8009720:	4619      	mov	r1, r3
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f7ff fedc 	bl	80094e0 <USBD_CoreFindIF>
 8009728:	4603      	mov	r3, r0
 800972a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800972c:	7bbb      	ldrb	r3, [r7, #14]
 800972e:	2bff      	cmp	r3, #255	@ 0xff
 8009730:	d01d      	beq.n	800976e <USBD_StdItfReq+0x92>
 8009732:	7bbb      	ldrb	r3, [r7, #14]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d11a      	bne.n	800976e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009738:	7bba      	ldrb	r2, [r7, #14]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	32ae      	adds	r2, #174	@ 0xae
 800973e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d00f      	beq.n	8009768 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009748:	7bba      	ldrb	r2, [r7, #14]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009750:	7bba      	ldrb	r2, [r7, #14]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	32ae      	adds	r2, #174	@ 0xae
 8009756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	4798      	blx	r3
 8009762:	4603      	mov	r3, r0
 8009764:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009766:	e004      	b.n	8009772 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009768:	2303      	movs	r3, #3
 800976a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800976c:	e001      	b.n	8009772 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800976e:	2303      	movs	r3, #3
 8009770:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	88db      	ldrh	r3, [r3, #6]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d110      	bne.n	800979c <USBD_StdItfReq+0xc0>
 800977a:	7bfb      	ldrb	r3, [r7, #15]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10d      	bne.n	800979c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 fddc 	bl	800a33e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009786:	e009      	b.n	800979c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009788:	6839      	ldr	r1, [r7, #0]
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 fcf9 	bl	800a182 <USBD_CtlError>
          break;
 8009790:	e004      	b.n	800979c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009792:	6839      	ldr	r1, [r7, #0]
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fcf4 	bl	800a182 <USBD_CtlError>
          break;
 800979a:	e000      	b.n	800979e <USBD_StdItfReq+0xc2>
          break;
 800979c:	bf00      	nop
      }
      break;
 800979e:	e004      	b.n	80097aa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80097a0:	6839      	ldr	r1, [r7, #0]
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 fced 	bl	800a182 <USBD_CtlError>
      break;
 80097a8:	bf00      	nop
  }

  return ret;
 80097aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3710      	adds	r7, #16
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80097be:	2300      	movs	r3, #0
 80097c0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	889b      	ldrh	r3, [r3, #4]
 80097c6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80097d0:	2b40      	cmp	r3, #64	@ 0x40
 80097d2:	d007      	beq.n	80097e4 <USBD_StdEPReq+0x30>
 80097d4:	2b40      	cmp	r3, #64	@ 0x40
 80097d6:	f200 8181 	bhi.w	8009adc <USBD_StdEPReq+0x328>
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d02a      	beq.n	8009834 <USBD_StdEPReq+0x80>
 80097de:	2b20      	cmp	r3, #32
 80097e0:	f040 817c 	bne.w	8009adc <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80097e4:	7bbb      	ldrb	r3, [r7, #14]
 80097e6:	4619      	mov	r1, r3
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f7ff fe86 	bl	80094fa <USBD_CoreFindEP>
 80097ee:	4603      	mov	r3, r0
 80097f0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80097f2:	7b7b      	ldrb	r3, [r7, #13]
 80097f4:	2bff      	cmp	r3, #255	@ 0xff
 80097f6:	f000 8176 	beq.w	8009ae6 <USBD_StdEPReq+0x332>
 80097fa:	7b7b      	ldrb	r3, [r7, #13]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f040 8172 	bne.w	8009ae6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009802:	7b7a      	ldrb	r2, [r7, #13]
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800980a:	7b7a      	ldrb	r2, [r7, #13]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	32ae      	adds	r2, #174	@ 0xae
 8009810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	2b00      	cmp	r3, #0
 8009818:	f000 8165 	beq.w	8009ae6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800981c:	7b7a      	ldrb	r2, [r7, #13]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	32ae      	adds	r2, #174	@ 0xae
 8009822:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	6839      	ldr	r1, [r7, #0]
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	4798      	blx	r3
 800982e:	4603      	mov	r3, r0
 8009830:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009832:	e158      	b.n	8009ae6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	785b      	ldrb	r3, [r3, #1]
 8009838:	2b03      	cmp	r3, #3
 800983a:	d008      	beq.n	800984e <USBD_StdEPReq+0x9a>
 800983c:	2b03      	cmp	r3, #3
 800983e:	f300 8147 	bgt.w	8009ad0 <USBD_StdEPReq+0x31c>
 8009842:	2b00      	cmp	r3, #0
 8009844:	f000 809b 	beq.w	800997e <USBD_StdEPReq+0x1ca>
 8009848:	2b01      	cmp	r3, #1
 800984a:	d03c      	beq.n	80098c6 <USBD_StdEPReq+0x112>
 800984c:	e140      	b.n	8009ad0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009854:	b2db      	uxtb	r3, r3
 8009856:	2b02      	cmp	r3, #2
 8009858:	d002      	beq.n	8009860 <USBD_StdEPReq+0xac>
 800985a:	2b03      	cmp	r3, #3
 800985c:	d016      	beq.n	800988c <USBD_StdEPReq+0xd8>
 800985e:	e02c      	b.n	80098ba <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009860:	7bbb      	ldrb	r3, [r7, #14]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00d      	beq.n	8009882 <USBD_StdEPReq+0xce>
 8009866:	7bbb      	ldrb	r3, [r7, #14]
 8009868:	2b80      	cmp	r3, #128	@ 0x80
 800986a:	d00a      	beq.n	8009882 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800986c:	7bbb      	ldrb	r3, [r7, #14]
 800986e:	4619      	mov	r1, r3
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f001 f983 	bl	800ab7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009876:	2180      	movs	r1, #128	@ 0x80
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f001 f97f 	bl	800ab7c <USBD_LL_StallEP>
 800987e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009880:	e020      	b.n	80098c4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009882:	6839      	ldr	r1, [r7, #0]
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 fc7c 	bl	800a182 <USBD_CtlError>
              break;
 800988a:	e01b      	b.n	80098c4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	885b      	ldrh	r3, [r3, #2]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d10e      	bne.n	80098b2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009894:	7bbb      	ldrb	r3, [r7, #14]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d00b      	beq.n	80098b2 <USBD_StdEPReq+0xfe>
 800989a:	7bbb      	ldrb	r3, [r7, #14]
 800989c:	2b80      	cmp	r3, #128	@ 0x80
 800989e:	d008      	beq.n	80098b2 <USBD_StdEPReq+0xfe>
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	88db      	ldrh	r3, [r3, #6]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d104      	bne.n	80098b2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80098a8:	7bbb      	ldrb	r3, [r7, #14]
 80098aa:	4619      	mov	r1, r3
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f001 f965 	bl	800ab7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fd43 	bl	800a33e <USBD_CtlSendStatus>

              break;
 80098b8:	e004      	b.n	80098c4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80098ba:	6839      	ldr	r1, [r7, #0]
 80098bc:	6878      	ldr	r0, [r7, #4]
 80098be:	f000 fc60 	bl	800a182 <USBD_CtlError>
              break;
 80098c2:	bf00      	nop
          }
          break;
 80098c4:	e109      	b.n	8009ada <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d002      	beq.n	80098d8 <USBD_StdEPReq+0x124>
 80098d2:	2b03      	cmp	r3, #3
 80098d4:	d016      	beq.n	8009904 <USBD_StdEPReq+0x150>
 80098d6:	e04b      	b.n	8009970 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098d8:	7bbb      	ldrb	r3, [r7, #14]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d00d      	beq.n	80098fa <USBD_StdEPReq+0x146>
 80098de:	7bbb      	ldrb	r3, [r7, #14]
 80098e0:	2b80      	cmp	r3, #128	@ 0x80
 80098e2:	d00a      	beq.n	80098fa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80098e4:	7bbb      	ldrb	r3, [r7, #14]
 80098e6:	4619      	mov	r1, r3
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f001 f947 	bl	800ab7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80098ee:	2180      	movs	r1, #128	@ 0x80
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f001 f943 	bl	800ab7c <USBD_LL_StallEP>
 80098f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80098f8:	e040      	b.n	800997c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80098fa:	6839      	ldr	r1, [r7, #0]
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 fc40 	bl	800a182 <USBD_CtlError>
              break;
 8009902:	e03b      	b.n	800997c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	885b      	ldrh	r3, [r3, #2]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d136      	bne.n	800997a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800990c:	7bbb      	ldrb	r3, [r7, #14]
 800990e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009912:	2b00      	cmp	r3, #0
 8009914:	d004      	beq.n	8009920 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009916:	7bbb      	ldrb	r3, [r7, #14]
 8009918:	4619      	mov	r1, r3
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f001 f94d 	bl	800abba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f000 fd0c 	bl	800a33e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009926:	7bbb      	ldrb	r3, [r7, #14]
 8009928:	4619      	mov	r1, r3
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f7ff fde5 	bl	80094fa <USBD_CoreFindEP>
 8009930:	4603      	mov	r3, r0
 8009932:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009934:	7b7b      	ldrb	r3, [r7, #13]
 8009936:	2bff      	cmp	r3, #255	@ 0xff
 8009938:	d01f      	beq.n	800997a <USBD_StdEPReq+0x1c6>
 800993a:	7b7b      	ldrb	r3, [r7, #13]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d11c      	bne.n	800997a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009940:	7b7a      	ldrb	r2, [r7, #13]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009948:	7b7a      	ldrb	r2, [r7, #13]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	32ae      	adds	r2, #174	@ 0xae
 800994e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d010      	beq.n	800997a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009958:	7b7a      	ldrb	r2, [r7, #13]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	32ae      	adds	r2, #174	@ 0xae
 800995e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	6839      	ldr	r1, [r7, #0]
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	4798      	blx	r3
 800996a:	4603      	mov	r3, r0
 800996c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800996e:	e004      	b.n	800997a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009970:	6839      	ldr	r1, [r7, #0]
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 fc05 	bl	800a182 <USBD_CtlError>
              break;
 8009978:	e000      	b.n	800997c <USBD_StdEPReq+0x1c8>
              break;
 800997a:	bf00      	nop
          }
          break;
 800997c:	e0ad      	b.n	8009ada <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b02      	cmp	r3, #2
 8009988:	d002      	beq.n	8009990 <USBD_StdEPReq+0x1dc>
 800998a:	2b03      	cmp	r3, #3
 800998c:	d033      	beq.n	80099f6 <USBD_StdEPReq+0x242>
 800998e:	e099      	b.n	8009ac4 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009990:	7bbb      	ldrb	r3, [r7, #14]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d007      	beq.n	80099a6 <USBD_StdEPReq+0x1f2>
 8009996:	7bbb      	ldrb	r3, [r7, #14]
 8009998:	2b80      	cmp	r3, #128	@ 0x80
 800999a:	d004      	beq.n	80099a6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fbef 	bl	800a182 <USBD_CtlError>
                break;
 80099a4:	e093      	b.n	8009ace <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	da0b      	bge.n	80099c6 <USBD_StdEPReq+0x212>
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80099b4:	4613      	mov	r3, r2
 80099b6:	009b      	lsls	r3, r3, #2
 80099b8:	4413      	add	r3, r2
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	3310      	adds	r3, #16
 80099be:	687a      	ldr	r2, [r7, #4]
 80099c0:	4413      	add	r3, r2
 80099c2:	3304      	adds	r3, #4
 80099c4:	e00b      	b.n	80099de <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80099c6:	7bbb      	ldrb	r3, [r7, #14]
 80099c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099cc:	4613      	mov	r3, r2
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	4413      	add	r3, r2
 80099d2:	009b      	lsls	r3, r3, #2
 80099d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80099d8:	687a      	ldr	r2, [r7, #4]
 80099da:	4413      	add	r3, r2
 80099dc:	3304      	adds	r3, #4
 80099de:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	2200      	movs	r2, #0
 80099e4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	330e      	adds	r3, #14
 80099ea:	2202      	movs	r2, #2
 80099ec:	4619      	mov	r1, r3
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 fc44 	bl	800a27c <USBD_CtlSendData>
              break;
 80099f4:	e06b      	b.n	8009ace <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80099f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	da11      	bge.n	8009a22 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80099fe:	7bbb      	ldrb	r3, [r7, #14]
 8009a00:	f003 020f 	and.w	r2, r3, #15
 8009a04:	6879      	ldr	r1, [r7, #4]
 8009a06:	4613      	mov	r3, r2
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	4413      	add	r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	440b      	add	r3, r1
 8009a10:	3323      	adds	r3, #35	@ 0x23
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d117      	bne.n	8009a48 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 fbb1 	bl	800a182 <USBD_CtlError>
                  break;
 8009a20:	e055      	b.n	8009ace <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009a22:	7bbb      	ldrb	r3, [r7, #14]
 8009a24:	f003 020f 	and.w	r2, r3, #15
 8009a28:	6879      	ldr	r1, [r7, #4]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	440b      	add	r3, r1
 8009a34:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009a38:	781b      	ldrb	r3, [r3, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d104      	bne.n	8009a48 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009a3e:	6839      	ldr	r1, [r7, #0]
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f000 fb9e 	bl	800a182 <USBD_CtlError>
                  break;
 8009a46:	e042      	b.n	8009ace <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	da0b      	bge.n	8009a68 <USBD_StdEPReq+0x2b4>
 8009a50:	7bbb      	ldrb	r3, [r7, #14]
 8009a52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a56:	4613      	mov	r3, r2
 8009a58:	009b      	lsls	r3, r3, #2
 8009a5a:	4413      	add	r3, r2
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	3310      	adds	r3, #16
 8009a60:	687a      	ldr	r2, [r7, #4]
 8009a62:	4413      	add	r3, r2
 8009a64:	3304      	adds	r3, #4
 8009a66:	e00b      	b.n	8009a80 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a68:	7bbb      	ldrb	r3, [r7, #14]
 8009a6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a6e:	4613      	mov	r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4413      	add	r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	3304      	adds	r3, #4
 8009a80:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009a82:	7bbb      	ldrb	r3, [r7, #14]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d002      	beq.n	8009a8e <USBD_StdEPReq+0x2da>
 8009a88:	7bbb      	ldrb	r3, [r7, #14]
 8009a8a:	2b80      	cmp	r3, #128	@ 0x80
 8009a8c:	d103      	bne.n	8009a96 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	2200      	movs	r2, #0
 8009a92:	739a      	strb	r2, [r3, #14]
 8009a94:	e00e      	b.n	8009ab4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009a96:	7bbb      	ldrb	r3, [r7, #14]
 8009a98:	4619      	mov	r1, r3
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f001 f8ac 	bl	800abf8 <USBD_LL_IsStallEP>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d003      	beq.n	8009aae <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	739a      	strb	r2, [r3, #14]
 8009aac:	e002      	b.n	8009ab4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	330e      	adds	r3, #14
 8009ab8:	2202      	movs	r2, #2
 8009aba:	4619      	mov	r1, r3
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fbdd 	bl	800a27c <USBD_CtlSendData>
              break;
 8009ac2:	e004      	b.n	8009ace <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009ac4:	6839      	ldr	r1, [r7, #0]
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f000 fb5b 	bl	800a182 <USBD_CtlError>
              break;
 8009acc:	bf00      	nop
          }
          break;
 8009ace:	e004      	b.n	8009ada <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009ad0:	6839      	ldr	r1, [r7, #0]
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fb55 	bl	800a182 <USBD_CtlError>
          break;
 8009ad8:	bf00      	nop
      }
      break;
 8009ada:	e005      	b.n	8009ae8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009adc:	6839      	ldr	r1, [r7, #0]
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 fb4f 	bl	800a182 <USBD_CtlError>
      break;
 8009ae4:	e000      	b.n	8009ae8 <USBD_StdEPReq+0x334>
      break;
 8009ae6:	bf00      	nop
  }

  return ret;
 8009ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3710      	adds	r7, #16
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
	...

08009af4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b084      	sub	sp, #16
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009afe:	2300      	movs	r3, #0
 8009b00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009b02:	2300      	movs	r3, #0
 8009b04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009b06:	2300      	movs	r3, #0
 8009b08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	885b      	ldrh	r3, [r3, #2]
 8009b0e:	0a1b      	lsrs	r3, r3, #8
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	3b01      	subs	r3, #1
 8009b14:	2b06      	cmp	r3, #6
 8009b16:	f200 8128 	bhi.w	8009d6a <USBD_GetDescriptor+0x276>
 8009b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b20 <USBD_GetDescriptor+0x2c>)
 8009b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b20:	08009b3d 	.word	0x08009b3d
 8009b24:	08009b55 	.word	0x08009b55
 8009b28:	08009b95 	.word	0x08009b95
 8009b2c:	08009d6b 	.word	0x08009d6b
 8009b30:	08009d6b 	.word	0x08009d6b
 8009b34:	08009d0b 	.word	0x08009d0b
 8009b38:	08009d37 	.word	0x08009d37
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	7c12      	ldrb	r2, [r2, #16]
 8009b48:	f107 0108 	add.w	r1, r7, #8
 8009b4c:	4610      	mov	r0, r2
 8009b4e:	4798      	blx	r3
 8009b50:	60f8      	str	r0, [r7, #12]
      break;
 8009b52:	e112      	b.n	8009d7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	7c1b      	ldrb	r3, [r3, #16]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d10d      	bne.n	8009b78 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b64:	f107 0208 	add.w	r2, r7, #8
 8009b68:	4610      	mov	r0, r2
 8009b6a:	4798      	blx	r3
 8009b6c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	3301      	adds	r3, #1
 8009b72:	2202      	movs	r2, #2
 8009b74:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009b76:	e100      	b.n	8009d7a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b80:	f107 0208 	add.w	r2, r7, #8
 8009b84:	4610      	mov	r0, r2
 8009b86:	4798      	blx	r3
 8009b88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	2202      	movs	r2, #2
 8009b90:	701a      	strb	r2, [r3, #0]
      break;
 8009b92:	e0f2      	b.n	8009d7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	885b      	ldrh	r3, [r3, #2]
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	2b05      	cmp	r3, #5
 8009b9c:	f200 80ac 	bhi.w	8009cf8 <USBD_GetDescriptor+0x204>
 8009ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ba8 <USBD_GetDescriptor+0xb4>)
 8009ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ba6:	bf00      	nop
 8009ba8:	08009bc1 	.word	0x08009bc1
 8009bac:	08009bf5 	.word	0x08009bf5
 8009bb0:	08009c29 	.word	0x08009c29
 8009bb4:	08009c5d 	.word	0x08009c5d
 8009bb8:	08009c91 	.word	0x08009c91
 8009bbc:	08009cc5 	.word	0x08009cc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d00b      	beq.n	8009be4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	7c12      	ldrb	r2, [r2, #16]
 8009bd8:	f107 0108 	add.w	r1, r7, #8
 8009bdc:	4610      	mov	r0, r2
 8009bde:	4798      	blx	r3
 8009be0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009be2:	e091      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009be4:	6839      	ldr	r1, [r7, #0]
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 facb 	bl	800a182 <USBD_CtlError>
            err++;
 8009bec:	7afb      	ldrb	r3, [r7, #11]
 8009bee:	3301      	adds	r3, #1
 8009bf0:	72fb      	strb	r3, [r7, #11]
          break;
 8009bf2:	e089      	b.n	8009d08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d00b      	beq.n	8009c18 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	7c12      	ldrb	r2, [r2, #16]
 8009c0c:	f107 0108 	add.w	r1, r7, #8
 8009c10:	4610      	mov	r0, r2
 8009c12:	4798      	blx	r3
 8009c14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c16:	e077      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fab1 	bl	800a182 <USBD_CtlError>
            err++;
 8009c20:	7afb      	ldrb	r3, [r7, #11]
 8009c22:	3301      	adds	r3, #1
 8009c24:	72fb      	strb	r3, [r7, #11]
          break;
 8009c26:	e06f      	b.n	8009d08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00b      	beq.n	8009c4c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c3a:	68db      	ldr	r3, [r3, #12]
 8009c3c:	687a      	ldr	r2, [r7, #4]
 8009c3e:	7c12      	ldrb	r2, [r2, #16]
 8009c40:	f107 0108 	add.w	r1, r7, #8
 8009c44:	4610      	mov	r0, r2
 8009c46:	4798      	blx	r3
 8009c48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c4a:	e05d      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c4c:	6839      	ldr	r1, [r7, #0]
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 fa97 	bl	800a182 <USBD_CtlError>
            err++;
 8009c54:	7afb      	ldrb	r3, [r7, #11]
 8009c56:	3301      	adds	r3, #1
 8009c58:	72fb      	strb	r3, [r7, #11]
          break;
 8009c5a:	e055      	b.n	8009d08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c62:	691b      	ldr	r3, [r3, #16]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d00b      	beq.n	8009c80 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	687a      	ldr	r2, [r7, #4]
 8009c72:	7c12      	ldrb	r2, [r2, #16]
 8009c74:	f107 0108 	add.w	r1, r7, #8
 8009c78:	4610      	mov	r0, r2
 8009c7a:	4798      	blx	r3
 8009c7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c7e:	e043      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c80:	6839      	ldr	r1, [r7, #0]
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 fa7d 	bl	800a182 <USBD_CtlError>
            err++;
 8009c88:	7afb      	ldrb	r3, [r7, #11]
 8009c8a:	3301      	adds	r3, #1
 8009c8c:	72fb      	strb	r3, [r7, #11]
          break;
 8009c8e:	e03b      	b.n	8009d08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c96:	695b      	ldr	r3, [r3, #20]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00b      	beq.n	8009cb4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ca2:	695b      	ldr	r3, [r3, #20]
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	7c12      	ldrb	r2, [r2, #16]
 8009ca8:	f107 0108 	add.w	r1, r7, #8
 8009cac:	4610      	mov	r0, r2
 8009cae:	4798      	blx	r3
 8009cb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cb2:	e029      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cb4:	6839      	ldr	r1, [r7, #0]
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f000 fa63 	bl	800a182 <USBD_CtlError>
            err++;
 8009cbc:	7afb      	ldrb	r3, [r7, #11]
 8009cbe:	3301      	adds	r3, #1
 8009cc0:	72fb      	strb	r3, [r7, #11]
          break;
 8009cc2:	e021      	b.n	8009d08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cca:	699b      	ldr	r3, [r3, #24]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00b      	beq.n	8009ce8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cd6:	699b      	ldr	r3, [r3, #24]
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	7c12      	ldrb	r2, [r2, #16]
 8009cdc:	f107 0108 	add.w	r1, r7, #8
 8009ce0:	4610      	mov	r0, r2
 8009ce2:	4798      	blx	r3
 8009ce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ce6:	e00f      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ce8:	6839      	ldr	r1, [r7, #0]
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 fa49 	bl	800a182 <USBD_CtlError>
            err++;
 8009cf0:	7afb      	ldrb	r3, [r7, #11]
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	72fb      	strb	r3, [r7, #11]
          break;
 8009cf6:	e007      	b.n	8009d08 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009cf8:	6839      	ldr	r1, [r7, #0]
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f000 fa41 	bl	800a182 <USBD_CtlError>
          err++;
 8009d00:	7afb      	ldrb	r3, [r7, #11]
 8009d02:	3301      	adds	r3, #1
 8009d04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009d06:	bf00      	nop
      }
      break;
 8009d08:	e037      	b.n	8009d7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	7c1b      	ldrb	r3, [r3, #16]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d1a:	f107 0208 	add.w	r2, r7, #8
 8009d1e:	4610      	mov	r0, r2
 8009d20:	4798      	blx	r3
 8009d22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d24:	e029      	b.n	8009d7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d26:	6839      	ldr	r1, [r7, #0]
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 fa2a 	bl	800a182 <USBD_CtlError>
        err++;
 8009d2e:	7afb      	ldrb	r3, [r7, #11]
 8009d30:	3301      	adds	r3, #1
 8009d32:	72fb      	strb	r3, [r7, #11]
      break;
 8009d34:	e021      	b.n	8009d7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	7c1b      	ldrb	r3, [r3, #16]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d10d      	bne.n	8009d5a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d46:	f107 0208 	add.w	r2, r7, #8
 8009d4a:	4610      	mov	r0, r2
 8009d4c:	4798      	blx	r3
 8009d4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	3301      	adds	r3, #1
 8009d54:	2207      	movs	r2, #7
 8009d56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d58:	e00f      	b.n	8009d7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 fa10 	bl	800a182 <USBD_CtlError>
        err++;
 8009d62:	7afb      	ldrb	r3, [r7, #11]
 8009d64:	3301      	adds	r3, #1
 8009d66:	72fb      	strb	r3, [r7, #11]
      break;
 8009d68:	e007      	b.n	8009d7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009d6a:	6839      	ldr	r1, [r7, #0]
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 fa08 	bl	800a182 <USBD_CtlError>
      err++;
 8009d72:	7afb      	ldrb	r3, [r7, #11]
 8009d74:	3301      	adds	r3, #1
 8009d76:	72fb      	strb	r3, [r7, #11]
      break;
 8009d78:	bf00      	nop
  }

  if (err != 0U)
 8009d7a:	7afb      	ldrb	r3, [r7, #11]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d11e      	bne.n	8009dbe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	88db      	ldrh	r3, [r3, #6]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d016      	beq.n	8009db6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009d88:	893b      	ldrh	r3, [r7, #8]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d00e      	beq.n	8009dac <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	88da      	ldrh	r2, [r3, #6]
 8009d92:	893b      	ldrh	r3, [r7, #8]
 8009d94:	4293      	cmp	r3, r2
 8009d96:	bf28      	it	cs
 8009d98:	4613      	movcs	r3, r2
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009d9e:	893b      	ldrh	r3, [r7, #8]
 8009da0:	461a      	mov	r2, r3
 8009da2:	68f9      	ldr	r1, [r7, #12]
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 fa69 	bl	800a27c <USBD_CtlSendData>
 8009daa:	e009      	b.n	8009dc0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009dac:	6839      	ldr	r1, [r7, #0]
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 f9e7 	bl	800a182 <USBD_CtlError>
 8009db4:	e004      	b.n	8009dc0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 fac1 	bl	800a33e <USBD_CtlSendStatus>
 8009dbc:	e000      	b.n	8009dc0 <USBD_GetDescriptor+0x2cc>
    return;
 8009dbe:	bf00      	nop
  }
}
 8009dc0:	3710      	adds	r7, #16
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop

08009dc8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b084      	sub	sp, #16
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	889b      	ldrh	r3, [r3, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d131      	bne.n	8009e3e <USBD_SetAddress+0x76>
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	88db      	ldrh	r3, [r3, #6]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d12d      	bne.n	8009e3e <USBD_SetAddress+0x76>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	885b      	ldrh	r3, [r3, #2]
 8009de6:	2b7f      	cmp	r3, #127	@ 0x7f
 8009de8:	d829      	bhi.n	8009e3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	885b      	ldrh	r3, [r3, #2]
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009df4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dfc:	b2db      	uxtb	r3, r3
 8009dfe:	2b03      	cmp	r3, #3
 8009e00:	d104      	bne.n	8009e0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009e02:	6839      	ldr	r1, [r7, #0]
 8009e04:	6878      	ldr	r0, [r7, #4]
 8009e06:	f000 f9bc 	bl	800a182 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e0a:	e01d      	b.n	8009e48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	7bfa      	ldrb	r2, [r7, #15]
 8009e10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009e14:	7bfb      	ldrb	r3, [r7, #15]
 8009e16:	4619      	mov	r1, r3
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 ff19 	bl	800ac50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fa8d 	bl	800a33e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009e24:	7bfb      	ldrb	r3, [r7, #15]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d004      	beq.n	8009e34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2202      	movs	r2, #2
 8009e2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e32:	e009      	b.n	8009e48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e3c:	e004      	b.n	8009e48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009e3e:	6839      	ldr	r1, [r7, #0]
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 f99e 	bl	800a182 <USBD_CtlError>
  }
}
 8009e46:	bf00      	nop
 8009e48:	bf00      	nop
 8009e4a:	3710      	adds	r7, #16
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	885b      	ldrh	r3, [r3, #2]
 8009e62:	b2da      	uxtb	r2, r3
 8009e64:	4b4e      	ldr	r3, [pc, #312]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009e66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009e68:	4b4d      	ldr	r3, [pc, #308]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009e6a:	781b      	ldrb	r3, [r3, #0]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d905      	bls.n	8009e7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009e70:	6839      	ldr	r1, [r7, #0]
 8009e72:	6878      	ldr	r0, [r7, #4]
 8009e74:	f000 f985 	bl	800a182 <USBD_CtlError>
    return USBD_FAIL;
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e08c      	b.n	8009f96 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d002      	beq.n	8009e8e <USBD_SetConfig+0x3e>
 8009e88:	2b03      	cmp	r3, #3
 8009e8a:	d029      	beq.n	8009ee0 <USBD_SetConfig+0x90>
 8009e8c:	e075      	b.n	8009f7a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009e8e:	4b44      	ldr	r3, [pc, #272]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009e90:	781b      	ldrb	r3, [r3, #0]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d020      	beq.n	8009ed8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009e96:	4b42      	ldr	r3, [pc, #264]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009ea0:	4b3f      	ldr	r3, [pc, #252]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f7fe ffcf 	bl	8008e4a <USBD_SetClassConfig>
 8009eac:	4603      	mov	r3, r0
 8009eae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009eb0:	7bfb      	ldrb	r3, [r7, #15]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d008      	beq.n	8009ec8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 f962 	bl	800a182 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2202      	movs	r2, #2
 8009ec2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009ec6:	e065      	b.n	8009f94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f000 fa38 	bl	800a33e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2203      	movs	r2, #3
 8009ed2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009ed6:	e05d      	b.n	8009f94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 fa30 	bl	800a33e <USBD_CtlSendStatus>
      break;
 8009ede:	e059      	b.n	8009f94 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009ee0:	4b2f      	ldr	r3, [pc, #188]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009ee2:	781b      	ldrb	r3, [r3, #0]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d112      	bne.n	8009f0e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2202      	movs	r2, #2
 8009eec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009efa:	4b29      	ldr	r3, [pc, #164]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009efc:	781b      	ldrb	r3, [r3, #0]
 8009efe:	4619      	mov	r1, r3
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7fe ffbe 	bl	8008e82 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f000 fa19 	bl	800a33e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009f0c:	e042      	b.n	8009f94 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009f0e:	4b24      	ldr	r3, [pc, #144]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	461a      	mov	r2, r3
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d02a      	beq.n	8009f72 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	4619      	mov	r1, r3
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f7fe ffac 	bl	8008e82 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	461a      	mov	r2, r3
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009f34:	4b1a      	ldr	r3, [pc, #104]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f7fe ff85 	bl	8008e4a <USBD_SetClassConfig>
 8009f40:	4603      	mov	r3, r0
 8009f42:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009f44:	7bfb      	ldrb	r3, [r7, #15]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00f      	beq.n	8009f6a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009f4a:	6839      	ldr	r1, [r7, #0]
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 f918 	bl	800a182 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	4619      	mov	r1, r3
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f7fe ff91 	bl	8008e82 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2202      	movs	r2, #2
 8009f64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009f68:	e014      	b.n	8009f94 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 f9e7 	bl	800a33e <USBD_CtlSendStatus>
      break;
 8009f70:	e010      	b.n	8009f94 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 f9e3 	bl	800a33e <USBD_CtlSendStatus>
      break;
 8009f78:	e00c      	b.n	8009f94 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009f7a:	6839      	ldr	r1, [r7, #0]
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f000 f900 	bl	800a182 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009f82:	4b07      	ldr	r3, [pc, #28]	@ (8009fa0 <USBD_SetConfig+0x150>)
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	4619      	mov	r1, r3
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f7fe ff7a 	bl	8008e82 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009f8e:	2303      	movs	r3, #3
 8009f90:	73fb      	strb	r3, [r7, #15]
      break;
 8009f92:	bf00      	nop
  }

  return ret;
 8009f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3710      	adds	r7, #16
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	20000a7c 	.word	0x20000a7c

08009fa4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	88db      	ldrh	r3, [r3, #6]
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d004      	beq.n	8009fc0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009fb6:	6839      	ldr	r1, [r7, #0]
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 f8e2 	bl	800a182 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009fbe:	e023      	b.n	800a008 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fc6:	b2db      	uxtb	r3, r3
 8009fc8:	2b02      	cmp	r3, #2
 8009fca:	dc02      	bgt.n	8009fd2 <USBD_GetConfig+0x2e>
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	dc03      	bgt.n	8009fd8 <USBD_GetConfig+0x34>
 8009fd0:	e015      	b.n	8009ffe <USBD_GetConfig+0x5a>
 8009fd2:	2b03      	cmp	r3, #3
 8009fd4:	d00b      	beq.n	8009fee <USBD_GetConfig+0x4a>
 8009fd6:	e012      	b.n	8009ffe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	3308      	adds	r3, #8
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 f948 	bl	800a27c <USBD_CtlSendData>
        break;
 8009fec:	e00c      	b.n	800a008 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	3304      	adds	r3, #4
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f000 f940 	bl	800a27c <USBD_CtlSendData>
        break;
 8009ffc:	e004      	b.n	800a008 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009ffe:	6839      	ldr	r1, [r7, #0]
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 f8be 	bl	800a182 <USBD_CtlError>
        break;
 800a006:	bf00      	nop
}
 800a008:	bf00      	nop
 800a00a:	3708      	adds	r7, #8
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a020:	b2db      	uxtb	r3, r3
 800a022:	3b01      	subs	r3, #1
 800a024:	2b02      	cmp	r3, #2
 800a026:	d81e      	bhi.n	800a066 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	88db      	ldrh	r3, [r3, #6]
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d004      	beq.n	800a03a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f8a5 	bl	800a182 <USBD_CtlError>
        break;
 800a038:	e01a      	b.n	800a070 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2201      	movs	r2, #1
 800a03e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a046:	2b00      	cmp	r3, #0
 800a048:	d005      	beq.n	800a056 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68db      	ldr	r3, [r3, #12]
 800a04e:	f043 0202 	orr.w	r2, r3, #2
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	330c      	adds	r3, #12
 800a05a:	2202      	movs	r2, #2
 800a05c:	4619      	mov	r1, r3
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 f90c 	bl	800a27c <USBD_CtlSendData>
      break;
 800a064:	e004      	b.n	800a070 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f88a 	bl	800a182 <USBD_CtlError>
      break;
 800a06e:	bf00      	nop
  }
}
 800a070:	bf00      	nop
 800a072:	3708      	adds	r7, #8
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	885b      	ldrh	r3, [r3, #2]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d107      	bne.n	800a09a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f953 	bl	800a33e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a098:	e013      	b.n	800a0c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	885b      	ldrh	r3, [r3, #2]
 800a09e:	2b02      	cmp	r3, #2
 800a0a0:	d10b      	bne.n	800a0ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	889b      	ldrh	r3, [r3, #4]
 800a0a6:	0a1b      	lsrs	r3, r3, #8
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	b2da      	uxtb	r2, r3
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 f943 	bl	800a33e <USBD_CtlSendStatus>
}
 800a0b8:	e003      	b.n	800a0c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a0ba:	6839      	ldr	r1, [r7, #0]
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 f860 	bl	800a182 <USBD_CtlError>
}
 800a0c2:	bf00      	nop
 800a0c4:	3708      	adds	r7, #8
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bd80      	pop	{r7, pc}

0800a0ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0ca:	b580      	push	{r7, lr}
 800a0cc:	b082      	sub	sp, #8
 800a0ce:	af00      	add	r7, sp, #0
 800a0d0:	6078      	str	r0, [r7, #4]
 800a0d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	3b01      	subs	r3, #1
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	d80b      	bhi.n	800a0fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	885b      	ldrh	r3, [r3, #2]
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	d10c      	bne.n	800a104 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f000 f923 	bl	800a33e <USBD_CtlSendStatus>
      }
      break;
 800a0f8:	e004      	b.n	800a104 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a0fa:	6839      	ldr	r1, [r7, #0]
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 f840 	bl	800a182 <USBD_CtlError>
      break;
 800a102:	e000      	b.n	800a106 <USBD_ClrFeature+0x3c>
      break;
 800a104:	bf00      	nop
  }
}
 800a106:	bf00      	nop
 800a108:	3708      	adds	r7, #8
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b084      	sub	sp, #16
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	781a      	ldrb	r2, [r3, #0]
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	3301      	adds	r3, #1
 800a128:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	781a      	ldrb	r2, [r3, #0]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	3301      	adds	r3, #1
 800a136:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f7ff fa3f 	bl	80095bc <SWAPBYTE>
 800a13e:	4603      	mov	r3, r0
 800a140:	461a      	mov	r2, r3
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	3301      	adds	r3, #1
 800a14a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	3301      	adds	r3, #1
 800a150:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	f7ff fa32 	bl	80095bc <SWAPBYTE>
 800a158:	4603      	mov	r3, r0
 800a15a:	461a      	mov	r2, r3
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	3301      	adds	r3, #1
 800a164:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	3301      	adds	r3, #1
 800a16a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f7ff fa25 	bl	80095bc <SWAPBYTE>
 800a172:	4603      	mov	r3, r0
 800a174:	461a      	mov	r2, r3
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	80da      	strh	r2, [r3, #6]
}
 800a17a:	bf00      	nop
 800a17c:	3710      	adds	r7, #16
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}

0800a182 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a182:	b580      	push	{r7, lr}
 800a184:	b082      	sub	sp, #8
 800a186:	af00      	add	r7, sp, #0
 800a188:	6078      	str	r0, [r7, #4]
 800a18a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a18c:	2180      	movs	r1, #128	@ 0x80
 800a18e:	6878      	ldr	r0, [r7, #4]
 800a190:	f000 fcf4 	bl	800ab7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a194:	2100      	movs	r1, #0
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fcf0 	bl	800ab7c <USBD_LL_StallEP>
}
 800a19c:	bf00      	nop
 800a19e:	3708      	adds	r7, #8
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b086      	sub	sp, #24
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	60b9      	str	r1, [r7, #8]
 800a1ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d042      	beq.n	800a240 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a1be:	6938      	ldr	r0, [r7, #16]
 800a1c0:	f000 f842 	bl	800a248 <USBD_GetLen>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	005b      	lsls	r3, r3, #1
 800a1ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1ce:	d808      	bhi.n	800a1e2 <USBD_GetString+0x3e>
 800a1d0:	6938      	ldr	r0, [r7, #16]
 800a1d2:	f000 f839 	bl	800a248 <USBD_GetLen>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	3301      	adds	r3, #1
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	005b      	lsls	r3, r3, #1
 800a1de:	b29a      	uxth	r2, r3
 800a1e0:	e001      	b.n	800a1e6 <USBD_GetString+0x42>
 800a1e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a1ea:	7dfb      	ldrb	r3, [r7, #23]
 800a1ec:	68ba      	ldr	r2, [r7, #8]
 800a1ee:	4413      	add	r3, r2
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	7812      	ldrb	r2, [r2, #0]
 800a1f4:	701a      	strb	r2, [r3, #0]
  idx++;
 800a1f6:	7dfb      	ldrb	r3, [r7, #23]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a1fc:	7dfb      	ldrb	r3, [r7, #23]
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	4413      	add	r3, r2
 800a202:	2203      	movs	r2, #3
 800a204:	701a      	strb	r2, [r3, #0]
  idx++;
 800a206:	7dfb      	ldrb	r3, [r7, #23]
 800a208:	3301      	adds	r3, #1
 800a20a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a20c:	e013      	b.n	800a236 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a20e:	7dfb      	ldrb	r3, [r7, #23]
 800a210:	68ba      	ldr	r2, [r7, #8]
 800a212:	4413      	add	r3, r2
 800a214:	693a      	ldr	r2, [r7, #16]
 800a216:	7812      	ldrb	r2, [r2, #0]
 800a218:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	3301      	adds	r3, #1
 800a21e:	613b      	str	r3, [r7, #16]
    idx++;
 800a220:	7dfb      	ldrb	r3, [r7, #23]
 800a222:	3301      	adds	r3, #1
 800a224:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a226:	7dfb      	ldrb	r3, [r7, #23]
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	4413      	add	r3, r2
 800a22c:	2200      	movs	r2, #0
 800a22e:	701a      	strb	r2, [r3, #0]
    idx++;
 800a230:	7dfb      	ldrb	r3, [r7, #23]
 800a232:	3301      	adds	r3, #1
 800a234:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	781b      	ldrb	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d1e7      	bne.n	800a20e <USBD_GetString+0x6a>
 800a23e:	e000      	b.n	800a242 <USBD_GetString+0x9e>
    return;
 800a240:	bf00      	nop
  }
}
 800a242:	3718      	adds	r7, #24
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a248:	b480      	push	{r7}
 800a24a:	b085      	sub	sp, #20
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a250:	2300      	movs	r3, #0
 800a252:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a258:	e005      	b.n	800a266 <USBD_GetLen+0x1e>
  {
    len++;
 800a25a:	7bfb      	ldrb	r3, [r7, #15]
 800a25c:	3301      	adds	r3, #1
 800a25e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	3301      	adds	r3, #1
 800a264:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d1f5      	bne.n	800a25a <USBD_GetLen+0x12>
  }

  return len;
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2202      	movs	r2, #2
 800a28c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	68ba      	ldr	r2, [r7, #8]
 800a29a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	68ba      	ldr	r2, [r7, #8]
 800a2a6:	2100      	movs	r1, #0
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f000 fcf0 	bl	800ac8e <USBD_LL_Transmit>

  return USBD_OK;
 800a2ae:	2300      	movs	r3, #0
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	60f8      	str	r0, [r7, #12]
 800a2c0:	60b9      	str	r1, [r7, #8]
 800a2c2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	68ba      	ldr	r2, [r7, #8]
 800a2c8:	2100      	movs	r1, #0
 800a2ca:	68f8      	ldr	r0, [r7, #12]
 800a2cc:	f000 fcdf 	bl	800ac8e <USBD_LL_Transmit>

  return USBD_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3710      	adds	r7, #16
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}

0800a2da <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b084      	sub	sp, #16
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	60f8      	str	r0, [r7, #12]
 800a2e2:	60b9      	str	r1, [r7, #8]
 800a2e4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2203      	movs	r2, #3
 800a2ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	2100      	movs	r1, #0
 800a30c:	68f8      	ldr	r0, [r7, #12]
 800a30e:	f000 fcdf 	bl	800acd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	60f8      	str	r0, [r7, #12]
 800a324:	60b9      	str	r1, [r7, #8]
 800a326:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	68ba      	ldr	r2, [r7, #8]
 800a32c:	2100      	movs	r1, #0
 800a32e:	68f8      	ldr	r0, [r7, #12]
 800a330:	f000 fcce 	bl	800acd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b082      	sub	sp, #8
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2204      	movs	r2, #4
 800a34a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a34e:	2300      	movs	r3, #0
 800a350:	2200      	movs	r2, #0
 800a352:	2100      	movs	r1, #0
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 fc9a 	bl	800ac8e <USBD_LL_Transmit>

  return USBD_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3708      	adds	r7, #8
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b082      	sub	sp, #8
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2205      	movs	r2, #5
 800a370:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a374:	2300      	movs	r3, #0
 800a376:	2200      	movs	r2, #0
 800a378:	2100      	movs	r1, #0
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f000 fca8 	bl	800acd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a380:	2300      	movs	r3, #0
}
 800a382:	4618      	mov	r0, r3
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
	...

0800a38c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a390:	2200      	movs	r2, #0
 800a392:	4912      	ldr	r1, [pc, #72]	@ (800a3dc <MX_USB_DEVICE_Init+0x50>)
 800a394:	4812      	ldr	r0, [pc, #72]	@ (800a3e0 <MX_USB_DEVICE_Init+0x54>)
 800a396:	f7fe fcdb 	bl	8008d50 <USBD_Init>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d001      	beq.n	800a3a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a3a0:	f7f7 f83c 	bl	800141c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a3a4:	490f      	ldr	r1, [pc, #60]	@ (800a3e4 <MX_USB_DEVICE_Init+0x58>)
 800a3a6:	480e      	ldr	r0, [pc, #56]	@ (800a3e0 <MX_USB_DEVICE_Init+0x54>)
 800a3a8:	f7fe fd02 	bl	8008db0 <USBD_RegisterClass>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d001      	beq.n	800a3b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a3b2:	f7f7 f833 	bl	800141c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a3b6:	490c      	ldr	r1, [pc, #48]	@ (800a3e8 <MX_USB_DEVICE_Init+0x5c>)
 800a3b8:	4809      	ldr	r0, [pc, #36]	@ (800a3e0 <MX_USB_DEVICE_Init+0x54>)
 800a3ba:	f7fe fbf9 	bl	8008bb0 <USBD_CDC_RegisterInterface>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a3c4:	f7f7 f82a 	bl	800141c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a3c8:	4805      	ldr	r0, [pc, #20]	@ (800a3e0 <MX_USB_DEVICE_Init+0x54>)
 800a3ca:	f7fe fd27 	bl	8008e1c <USBD_Start>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d001      	beq.n	800a3d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a3d4:	f7f7 f822 	bl	800141c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a3d8:	bf00      	nop
 800a3da:	bd80      	pop	{r7, pc}
 800a3dc:	200000ac 	.word	0x200000ac
 800a3e0:	20000a80 	.word	0x20000a80
 800a3e4:	20000018 	.word	0x20000018
 800a3e8:	20000098 	.word	0x20000098

0800a3ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	4905      	ldr	r1, [pc, #20]	@ (800a408 <CDC_Init_FS+0x1c>)
 800a3f4:	4805      	ldr	r0, [pc, #20]	@ (800a40c <CDC_Init_FS+0x20>)
 800a3f6:	f7fe fbf5 	bl	8008be4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a3fa:	4905      	ldr	r1, [pc, #20]	@ (800a410 <CDC_Init_FS+0x24>)
 800a3fc:	4803      	ldr	r0, [pc, #12]	@ (800a40c <CDC_Init_FS+0x20>)
 800a3fe:	f7fe fc13 	bl	8008c28 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a402:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a404:	4618      	mov	r0, r3
 800a406:	bd80      	pop	{r7, pc}
 800a408:	2000155c 	.word	0x2000155c
 800a40c:	20000a80 	.word	0x20000a80
 800a410:	20000d5c 	.word	0x20000d5c

0800a414 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a414:	b480      	push	{r7}
 800a416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a418:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	4603      	mov	r3, r0
 800a42c:	6039      	str	r1, [r7, #0]
 800a42e:	71fb      	strb	r3, [r7, #7]
 800a430:	4613      	mov	r3, r2
 800a432:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a434:	79fb      	ldrb	r3, [r7, #7]
 800a436:	2b23      	cmp	r3, #35	@ 0x23
 800a438:	d84a      	bhi.n	800a4d0 <CDC_Control_FS+0xac>
 800a43a:	a201      	add	r2, pc, #4	@ (adr r2, 800a440 <CDC_Control_FS+0x1c>)
 800a43c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a440:	0800a4d1 	.word	0x0800a4d1
 800a444:	0800a4d1 	.word	0x0800a4d1
 800a448:	0800a4d1 	.word	0x0800a4d1
 800a44c:	0800a4d1 	.word	0x0800a4d1
 800a450:	0800a4d1 	.word	0x0800a4d1
 800a454:	0800a4d1 	.word	0x0800a4d1
 800a458:	0800a4d1 	.word	0x0800a4d1
 800a45c:	0800a4d1 	.word	0x0800a4d1
 800a460:	0800a4d1 	.word	0x0800a4d1
 800a464:	0800a4d1 	.word	0x0800a4d1
 800a468:	0800a4d1 	.word	0x0800a4d1
 800a46c:	0800a4d1 	.word	0x0800a4d1
 800a470:	0800a4d1 	.word	0x0800a4d1
 800a474:	0800a4d1 	.word	0x0800a4d1
 800a478:	0800a4d1 	.word	0x0800a4d1
 800a47c:	0800a4d1 	.word	0x0800a4d1
 800a480:	0800a4d1 	.word	0x0800a4d1
 800a484:	0800a4d1 	.word	0x0800a4d1
 800a488:	0800a4d1 	.word	0x0800a4d1
 800a48c:	0800a4d1 	.word	0x0800a4d1
 800a490:	0800a4d1 	.word	0x0800a4d1
 800a494:	0800a4d1 	.word	0x0800a4d1
 800a498:	0800a4d1 	.word	0x0800a4d1
 800a49c:	0800a4d1 	.word	0x0800a4d1
 800a4a0:	0800a4d1 	.word	0x0800a4d1
 800a4a4:	0800a4d1 	.word	0x0800a4d1
 800a4a8:	0800a4d1 	.word	0x0800a4d1
 800a4ac:	0800a4d1 	.word	0x0800a4d1
 800a4b0:	0800a4d1 	.word	0x0800a4d1
 800a4b4:	0800a4d1 	.word	0x0800a4d1
 800a4b8:	0800a4d1 	.word	0x0800a4d1
 800a4bc:	0800a4d1 	.word	0x0800a4d1
 800a4c0:	0800a4d1 	.word	0x0800a4d1
 800a4c4:	0800a4d1 	.word	0x0800a4d1
 800a4c8:	0800a4d1 	.word	0x0800a4d1
 800a4cc:	0800a4d1 	.word	0x0800a4d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a4d0:	bf00      	nop
  }

  return (USBD_OK);
 800a4d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	370c      	adds	r7, #12
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr

0800a4e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a4ea:	6879      	ldr	r1, [r7, #4]
 800a4ec:	4805      	ldr	r0, [pc, #20]	@ (800a504 <CDC_Receive_FS+0x24>)
 800a4ee:	f7fe fb9b 	bl	8008c28 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a4f2:	4804      	ldr	r0, [pc, #16]	@ (800a504 <CDC_Receive_FS+0x24>)
 800a4f4:	f7fe fbf6 	bl	8008ce4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a4f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20000a80 	.word	0x20000a80

0800a508 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b084      	sub	sp, #16
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
 800a510:	460b      	mov	r3, r1
 800a512:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a514:	2300      	movs	r3, #0
 800a516:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a518:	4b0d      	ldr	r3, [pc, #52]	@ (800a550 <CDC_Transmit_FS+0x48>)
 800a51a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a51e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a526:	2b00      	cmp	r3, #0
 800a528:	d001      	beq.n	800a52e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a52a:	2301      	movs	r3, #1
 800a52c:	e00b      	b.n	800a546 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a52e:	887b      	ldrh	r3, [r7, #2]
 800a530:	461a      	mov	r2, r3
 800a532:	6879      	ldr	r1, [r7, #4]
 800a534:	4806      	ldr	r0, [pc, #24]	@ (800a550 <CDC_Transmit_FS+0x48>)
 800a536:	f7fe fb55 	bl	8008be4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a53a:	4805      	ldr	r0, [pc, #20]	@ (800a550 <CDC_Transmit_FS+0x48>)
 800a53c:	f7fe fb92 	bl	8008c64 <USBD_CDC_TransmitPacket>
 800a540:	4603      	mov	r3, r0
 800a542:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a544:	7bfb      	ldrb	r3, [r7, #15]
}
 800a546:	4618      	mov	r0, r3
 800a548:	3710      	adds	r7, #16
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	20000a80 	.word	0x20000a80

0800a554 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a554:	b480      	push	{r7}
 800a556:	b087      	sub	sp, #28
 800a558:	af00      	add	r7, sp, #0
 800a55a:	60f8      	str	r0, [r7, #12]
 800a55c:	60b9      	str	r1, [r7, #8]
 800a55e:	4613      	mov	r3, r2
 800a560:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a562:	2300      	movs	r3, #0
 800a564:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a566:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a56a:	4618      	mov	r0, r3
 800a56c:	371c      	adds	r7, #28
 800a56e:	46bd      	mov	sp, r7
 800a570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a574:	4770      	bx	lr
	...

0800a578 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	4603      	mov	r3, r0
 800a580:	6039      	str	r1, [r7, #0]
 800a582:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	2212      	movs	r2, #18
 800a588:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a58a:	4b03      	ldr	r3, [pc, #12]	@ (800a598 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	370c      	adds	r7, #12
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr
 800a598:	200000c8 	.word	0x200000c8

0800a59c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a59c:	b480      	push	{r7}
 800a59e:	b083      	sub	sp, #12
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	6039      	str	r1, [r7, #0]
 800a5a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	2204      	movs	r2, #4
 800a5ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a5ae:	4b03      	ldr	r3, [pc, #12]	@ (800a5bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	370c      	adds	r7, #12
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr
 800a5bc:	200000dc 	.word	0x200000dc

0800a5c0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	6039      	str	r1, [r7, #0]
 800a5ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a5cc:	79fb      	ldrb	r3, [r7, #7]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d105      	bne.n	800a5de <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a5d2:	683a      	ldr	r2, [r7, #0]
 800a5d4:	4907      	ldr	r1, [pc, #28]	@ (800a5f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a5d6:	4808      	ldr	r0, [pc, #32]	@ (800a5f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a5d8:	f7ff fde4 	bl	800a1a4 <USBD_GetString>
 800a5dc:	e004      	b.n	800a5e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a5de:	683a      	ldr	r2, [r7, #0]
 800a5e0:	4904      	ldr	r1, [pc, #16]	@ (800a5f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a5e2:	4805      	ldr	r0, [pc, #20]	@ (800a5f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a5e4:	f7ff fdde 	bl	800a1a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5e8:	4b02      	ldr	r3, [pc, #8]	@ (800a5f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3708      	adds	r7, #8
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	20001d5c 	.word	0x20001d5c
 800a5f8:	0800bc78 	.word	0x0800bc78

0800a5fc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b082      	sub	sp, #8
 800a600:	af00      	add	r7, sp, #0
 800a602:	4603      	mov	r3, r0
 800a604:	6039      	str	r1, [r7, #0]
 800a606:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a608:	683a      	ldr	r2, [r7, #0]
 800a60a:	4904      	ldr	r1, [pc, #16]	@ (800a61c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a60c:	4804      	ldr	r0, [pc, #16]	@ (800a620 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a60e:	f7ff fdc9 	bl	800a1a4 <USBD_GetString>
  return USBD_StrDesc;
 800a612:	4b02      	ldr	r3, [pc, #8]	@ (800a61c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a614:	4618      	mov	r0, r3
 800a616:	3708      	adds	r7, #8
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}
 800a61c:	20001d5c 	.word	0x20001d5c
 800a620:	0800bc90 	.word	0x0800bc90

0800a624 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b082      	sub	sp, #8
 800a628:	af00      	add	r7, sp, #0
 800a62a:	4603      	mov	r3, r0
 800a62c:	6039      	str	r1, [r7, #0]
 800a62e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	221a      	movs	r2, #26
 800a634:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a636:	f000 f843 	bl	800a6c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a63a:	4b02      	ldr	r3, [pc, #8]	@ (800a644 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3708      	adds	r7, #8
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}
 800a644:	200000e0 	.word	0x200000e0

0800a648 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	4603      	mov	r3, r0
 800a650:	6039      	str	r1, [r7, #0]
 800a652:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a654:	79fb      	ldrb	r3, [r7, #7]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d105      	bne.n	800a666 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a65a:	683a      	ldr	r2, [r7, #0]
 800a65c:	4907      	ldr	r1, [pc, #28]	@ (800a67c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a65e:	4808      	ldr	r0, [pc, #32]	@ (800a680 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a660:	f7ff fda0 	bl	800a1a4 <USBD_GetString>
 800a664:	e004      	b.n	800a670 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a666:	683a      	ldr	r2, [r7, #0]
 800a668:	4904      	ldr	r1, [pc, #16]	@ (800a67c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a66a:	4805      	ldr	r0, [pc, #20]	@ (800a680 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a66c:	f7ff fd9a 	bl	800a1a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a670:	4b02      	ldr	r3, [pc, #8]	@ (800a67c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a672:	4618      	mov	r0, r3
 800a674:	3708      	adds	r7, #8
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop
 800a67c:	20001d5c 	.word	0x20001d5c
 800a680:	0800bca4 	.word	0x0800bca4

0800a684 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b082      	sub	sp, #8
 800a688:	af00      	add	r7, sp, #0
 800a68a:	4603      	mov	r3, r0
 800a68c:	6039      	str	r1, [r7, #0]
 800a68e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a690:	79fb      	ldrb	r3, [r7, #7]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d105      	bne.n	800a6a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a696:	683a      	ldr	r2, [r7, #0]
 800a698:	4907      	ldr	r1, [pc, #28]	@ (800a6b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a69a:	4808      	ldr	r0, [pc, #32]	@ (800a6bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a69c:	f7ff fd82 	bl	800a1a4 <USBD_GetString>
 800a6a0:	e004      	b.n	800a6ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	4904      	ldr	r1, [pc, #16]	@ (800a6b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a6a6:	4805      	ldr	r0, [pc, #20]	@ (800a6bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a6a8:	f7ff fd7c 	bl	800a1a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a6ac:	4b02      	ldr	r3, [pc, #8]	@ (800a6b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3708      	adds	r7, #8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20001d5c 	.word	0x20001d5c
 800a6bc:	0800bcb0 	.word	0x0800bcb0

0800a6c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b084      	sub	sp, #16
 800a6c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a6c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a704 <Get_SerialNum+0x44>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a6cc:	4b0e      	ldr	r3, [pc, #56]	@ (800a708 <Get_SerialNum+0x48>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a6d2:	4b0e      	ldr	r3, [pc, #56]	@ (800a70c <Get_SerialNum+0x4c>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	4413      	add	r3, r2
 800a6de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d009      	beq.n	800a6fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a6e6:	2208      	movs	r2, #8
 800a6e8:	4909      	ldr	r1, [pc, #36]	@ (800a710 <Get_SerialNum+0x50>)
 800a6ea:	68f8      	ldr	r0, [r7, #12]
 800a6ec:	f000 f814 	bl	800a718 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a6f0:	2204      	movs	r2, #4
 800a6f2:	4908      	ldr	r1, [pc, #32]	@ (800a714 <Get_SerialNum+0x54>)
 800a6f4:	68b8      	ldr	r0, [r7, #8]
 800a6f6:	f000 f80f 	bl	800a718 <IntToUnicode>
  }
}
 800a6fa:	bf00      	nop
 800a6fc:	3710      	adds	r7, #16
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	1fff7a10 	.word	0x1fff7a10
 800a708:	1fff7a14 	.word	0x1fff7a14
 800a70c:	1fff7a18 	.word	0x1fff7a18
 800a710:	200000e2 	.word	0x200000e2
 800a714:	200000f2 	.word	0x200000f2

0800a718 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a718:	b480      	push	{r7}
 800a71a:	b087      	sub	sp, #28
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	60f8      	str	r0, [r7, #12]
 800a720:	60b9      	str	r1, [r7, #8]
 800a722:	4613      	mov	r3, r2
 800a724:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a726:	2300      	movs	r3, #0
 800a728:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a72a:	2300      	movs	r3, #0
 800a72c:	75fb      	strb	r3, [r7, #23]
 800a72e:	e027      	b.n	800a780 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	0f1b      	lsrs	r3, r3, #28
 800a734:	2b09      	cmp	r3, #9
 800a736:	d80b      	bhi.n	800a750 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	0f1b      	lsrs	r3, r3, #28
 800a73c:	b2da      	uxtb	r2, r3
 800a73e:	7dfb      	ldrb	r3, [r7, #23]
 800a740:	005b      	lsls	r3, r3, #1
 800a742:	4619      	mov	r1, r3
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	440b      	add	r3, r1
 800a748:	3230      	adds	r2, #48	@ 0x30
 800a74a:	b2d2      	uxtb	r2, r2
 800a74c:	701a      	strb	r2, [r3, #0]
 800a74e:	e00a      	b.n	800a766 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	0f1b      	lsrs	r3, r3, #28
 800a754:	b2da      	uxtb	r2, r3
 800a756:	7dfb      	ldrb	r3, [r7, #23]
 800a758:	005b      	lsls	r3, r3, #1
 800a75a:	4619      	mov	r1, r3
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	440b      	add	r3, r1
 800a760:	3237      	adds	r2, #55	@ 0x37
 800a762:	b2d2      	uxtb	r2, r2
 800a764:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	011b      	lsls	r3, r3, #4
 800a76a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a76c:	7dfb      	ldrb	r3, [r7, #23]
 800a76e:	005b      	lsls	r3, r3, #1
 800a770:	3301      	adds	r3, #1
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	4413      	add	r3, r2
 800a776:	2200      	movs	r2, #0
 800a778:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a77a:	7dfb      	ldrb	r3, [r7, #23]
 800a77c:	3301      	adds	r3, #1
 800a77e:	75fb      	strb	r3, [r7, #23]
 800a780:	7dfa      	ldrb	r2, [r7, #23]
 800a782:	79fb      	ldrb	r3, [r7, #7]
 800a784:	429a      	cmp	r2, r3
 800a786:	d3d3      	bcc.n	800a730 <IntToUnicode+0x18>
  }
}
 800a788:	bf00      	nop
 800a78a:	bf00      	nop
 800a78c:	371c      	adds	r7, #28
 800a78e:	46bd      	mov	sp, r7
 800a790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a794:	4770      	bx	lr
	...

0800a798 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b08a      	sub	sp, #40	@ 0x28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7a0:	f107 0314 	add.w	r3, r7, #20
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	601a      	str	r2, [r3, #0]
 800a7a8:	605a      	str	r2, [r3, #4]
 800a7aa:	609a      	str	r2, [r3, #8]
 800a7ac:	60da      	str	r2, [r3, #12]
 800a7ae:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a7b8:	d13a      	bne.n	800a830 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	613b      	str	r3, [r7, #16]
 800a7be:	4b1e      	ldr	r3, [pc, #120]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a7c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7c2:	4a1d      	ldr	r2, [pc, #116]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a7c4:	f043 0301 	orr.w	r3, r3, #1
 800a7c8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a7ca:	4b1b      	ldr	r3, [pc, #108]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a7cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7ce:	f003 0301 	and.w	r3, r3, #1
 800a7d2:	613b      	str	r3, [r7, #16]
 800a7d4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a7d6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a7da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7dc:	2302      	movs	r3, #2
 800a7de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a7e8:	230a      	movs	r3, #10
 800a7ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7ec:	f107 0314 	add.w	r3, r7, #20
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	4812      	ldr	r0, [pc, #72]	@ (800a83c <HAL_PCD_MspInit+0xa4>)
 800a7f4:	f7f8 fd78 	bl	80032e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a7f8:	4b0f      	ldr	r3, [pc, #60]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a7fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a7fc:	4a0e      	ldr	r2, [pc, #56]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a7fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a802:	6353      	str	r3, [r2, #52]	@ 0x34
 800a804:	2300      	movs	r3, #0
 800a806:	60fb      	str	r3, [r7, #12]
 800a808:	4b0b      	ldr	r3, [pc, #44]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a80a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a80c:	4a0a      	ldr	r2, [pc, #40]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a80e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a812:	6453      	str	r3, [r2, #68]	@ 0x44
 800a814:	4b08      	ldr	r3, [pc, #32]	@ (800a838 <HAL_PCD_MspInit+0xa0>)
 800a816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a818:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a81c:	60fb      	str	r3, [r7, #12]
 800a81e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a820:	2200      	movs	r2, #0
 800a822:	2100      	movs	r1, #0
 800a824:	2043      	movs	r0, #67	@ 0x43
 800a826:	f7f8 fc96 	bl	8003156 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a82a:	2043      	movs	r0, #67	@ 0x43
 800a82c:	f7f8 fcaf 	bl	800318e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a830:	bf00      	nop
 800a832:	3728      	adds	r7, #40	@ 0x28
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}
 800a838:	40023800 	.word	0x40023800
 800a83c:	40020000 	.word	0x40020000

0800a840 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b082      	sub	sp, #8
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a854:	4619      	mov	r1, r3
 800a856:	4610      	mov	r0, r2
 800a858:	f7fe fb2d 	bl	8008eb6 <USBD_LL_SetupStage>
}
 800a85c:	bf00      	nop
 800a85e:	3708      	adds	r7, #8
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b082      	sub	sp, #8
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a876:	78fa      	ldrb	r2, [r7, #3]
 800a878:	6879      	ldr	r1, [r7, #4]
 800a87a:	4613      	mov	r3, r2
 800a87c:	00db      	lsls	r3, r3, #3
 800a87e:	4413      	add	r3, r2
 800a880:	009b      	lsls	r3, r3, #2
 800a882:	440b      	add	r3, r1
 800a884:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	78fb      	ldrb	r3, [r7, #3]
 800a88c:	4619      	mov	r1, r3
 800a88e:	f7fe fb67 	bl	8008f60 <USBD_LL_DataOutStage>
}
 800a892:	bf00      	nop
 800a894:	3708      	adds	r7, #8
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}

0800a89a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b082      	sub	sp, #8
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a8ac:	78fa      	ldrb	r2, [r7, #3]
 800a8ae:	6879      	ldr	r1, [r7, #4]
 800a8b0:	4613      	mov	r3, r2
 800a8b2:	00db      	lsls	r3, r3, #3
 800a8b4:	4413      	add	r3, r2
 800a8b6:	009b      	lsls	r3, r3, #2
 800a8b8:	440b      	add	r3, r1
 800a8ba:	3320      	adds	r3, #32
 800a8bc:	681a      	ldr	r2, [r3, #0]
 800a8be:	78fb      	ldrb	r3, [r7, #3]
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	f7fe fc09 	bl	80090d8 <USBD_LL_DataInStage>
}
 800a8c6:	bf00      	nop
 800a8c8:	3708      	adds	r7, #8
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8ce:	b580      	push	{r7, lr}
 800a8d0:	b082      	sub	sp, #8
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fe fd4d 	bl	800937c <USBD_LL_SOF>
}
 800a8e2:	bf00      	nop
 800a8e4:	3708      	adds	r7, #8
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}

0800a8ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8ea:	b580      	push	{r7, lr}
 800a8ec:	b084      	sub	sp, #16
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	79db      	ldrb	r3, [r3, #7]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d102      	bne.n	800a904 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a8fe:	2300      	movs	r3, #0
 800a900:	73fb      	strb	r3, [r7, #15]
 800a902:	e008      	b.n	800a916 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	79db      	ldrb	r3, [r3, #7]
 800a908:	2b02      	cmp	r3, #2
 800a90a:	d102      	bne.n	800a912 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a90c:	2301      	movs	r3, #1
 800a90e:	73fb      	strb	r3, [r7, #15]
 800a910:	e001      	b.n	800a916 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a912:	f7f6 fd83 	bl	800141c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a91c:	7bfa      	ldrb	r2, [r7, #15]
 800a91e:	4611      	mov	r1, r2
 800a920:	4618      	mov	r0, r3
 800a922:	f7fe fce7 	bl	80092f4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7fe fc8e 	bl	800924e <USBD_LL_Reset>
}
 800a932:	bf00      	nop
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
	...

0800a93c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b082      	sub	sp, #8
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a94a:	4618      	mov	r0, r3
 800a94c:	f7fe fce2 	bl	8009314 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	687a      	ldr	r2, [r7, #4]
 800a95c:	6812      	ldr	r2, [r2, #0]
 800a95e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a962:	f043 0301 	orr.w	r3, r3, #1
 800a966:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	7adb      	ldrb	r3, [r3, #11]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d005      	beq.n	800a97c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a970:	4b04      	ldr	r3, [pc, #16]	@ (800a984 <HAL_PCD_SuspendCallback+0x48>)
 800a972:	691b      	ldr	r3, [r3, #16]
 800a974:	4a03      	ldr	r2, [pc, #12]	@ (800a984 <HAL_PCD_SuspendCallback+0x48>)
 800a976:	f043 0306 	orr.w	r3, r3, #6
 800a97a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a97c:	bf00      	nop
 800a97e:	3708      	adds	r7, #8
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}
 800a984:	e000ed00 	.word	0xe000ed00

0800a988 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a996:	4618      	mov	r0, r3
 800a998:	f7fe fcd8 	bl	800934c <USBD_LL_Resume>
}
 800a99c:	bf00      	nop
 800a99e:	3708      	adds	r7, #8
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a9b6:	78fa      	ldrb	r2, [r7, #3]
 800a9b8:	4611      	mov	r1, r2
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7fe fd30 	bl	8009420 <USBD_LL_IsoOUTIncomplete>
}
 800a9c0:	bf00      	nop
 800a9c2:	3708      	adds	r7, #8
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b082      	sub	sp, #8
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a9da:	78fa      	ldrb	r2, [r7, #3]
 800a9dc:	4611      	mov	r1, r2
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f7fe fcec 	bl	80093bc <USBD_LL_IsoINIncomplete>
}
 800a9e4:	bf00      	nop
 800a9e6:	3708      	adds	r7, #8
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}

0800a9ec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b082      	sub	sp, #8
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f7fe fd42 	bl	8009484 <USBD_LL_DevConnected>
}
 800aa00:	bf00      	nop
 800aa02:	3708      	adds	r7, #8
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}

0800aa08 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b082      	sub	sp, #8
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aa16:	4618      	mov	r0, r3
 800aa18:	f7fe fd3f 	bl	800949a <USBD_LL_DevDisconnected>
}
 800aa1c:	bf00      	nop
 800aa1e:	3708      	adds	r7, #8
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b082      	sub	sp, #8
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d13c      	bne.n	800aaae <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aa34:	4a20      	ldr	r2, [pc, #128]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	4a1e      	ldr	r2, [pc, #120]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa40:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aa44:	4b1c      	ldr	r3, [pc, #112]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa46:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800aa4a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800aa4c:	4b1a      	ldr	r3, [pc, #104]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa4e:	2204      	movs	r2, #4
 800aa50:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aa52:	4b19      	ldr	r3, [pc, #100]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa54:	2202      	movs	r2, #2
 800aa56:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aa58:	4b17      	ldr	r3, [pc, #92]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aa5e:	4b16      	ldr	r3, [pc, #88]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa60:	2202      	movs	r2, #2
 800aa62:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aa64:	4b14      	ldr	r3, [pc, #80]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa66:	2200      	movs	r2, #0
 800aa68:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aa6a:	4b13      	ldr	r3, [pc, #76]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800aa70:	4b11      	ldr	r3, [pc, #68]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa72:	2200      	movs	r2, #0
 800aa74:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800aa76:	4b10      	ldr	r3, [pc, #64]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa78:	2200      	movs	r2, #0
 800aa7a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800aa7c:	4b0e      	ldr	r3, [pc, #56]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa7e:	2200      	movs	r2, #0
 800aa80:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800aa82:	480d      	ldr	r0, [pc, #52]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa84:	f7f9 fa83 	bl	8003f8e <HAL_PCD_Init>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d001      	beq.n	800aa92 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800aa8e:	f7f6 fcc5 	bl	800141c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800aa92:	2180      	movs	r1, #128	@ 0x80
 800aa94:	4808      	ldr	r0, [pc, #32]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aa96:	f7fa fcb0 	bl	80053fa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800aa9a:	2240      	movs	r2, #64	@ 0x40
 800aa9c:	2100      	movs	r1, #0
 800aa9e:	4806      	ldr	r0, [pc, #24]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aaa0:	f7fa fc64 	bl	800536c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800aaa4:	2280      	movs	r2, #128	@ 0x80
 800aaa6:	2101      	movs	r1, #1
 800aaa8:	4803      	ldr	r0, [pc, #12]	@ (800aab8 <USBD_LL_Init+0x94>)
 800aaaa:	f7fa fc5f 	bl	800536c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800aaae:	2300      	movs	r3, #0
}
 800aab0:	4618      	mov	r0, r3
 800aab2:	3708      	adds	r7, #8
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	20001f5c 	.word	0x20001f5c

0800aabc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aac4:	2300      	movs	r3, #0
 800aac6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aac8:	2300      	movs	r3, #0
 800aaca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7f9 fb6a 	bl	80041ac <HAL_PCD_Start>
 800aad8:	4603      	mov	r3, r0
 800aada:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aadc:	7bfb      	ldrb	r3, [r7, #15]
 800aade:	4618      	mov	r0, r3
 800aae0:	f000 f942 	bl	800ad68 <USBD_Get_USB_Status>
 800aae4:	4603      	mov	r3, r0
 800aae6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3710      	adds	r7, #16
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aaf2:	b580      	push	{r7, lr}
 800aaf4:	b084      	sub	sp, #16
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
 800aafa:	4608      	mov	r0, r1
 800aafc:	4611      	mov	r1, r2
 800aafe:	461a      	mov	r2, r3
 800ab00:	4603      	mov	r3, r0
 800ab02:	70fb      	strb	r3, [r7, #3]
 800ab04:	460b      	mov	r3, r1
 800ab06:	70bb      	strb	r3, [r7, #2]
 800ab08:	4613      	mov	r3, r2
 800ab0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab10:	2300      	movs	r3, #0
 800ab12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ab1a:	78bb      	ldrb	r3, [r7, #2]
 800ab1c:	883a      	ldrh	r2, [r7, #0]
 800ab1e:	78f9      	ldrb	r1, [r7, #3]
 800ab20:	f7fa f83e 	bl	8004ba0 <HAL_PCD_EP_Open>
 800ab24:	4603      	mov	r3, r0
 800ab26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab28:	7bfb      	ldrb	r3, [r7, #15]
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f000 f91c 	bl	800ad68 <USBD_Get_USB_Status>
 800ab30:	4603      	mov	r3, r0
 800ab32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab34:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}

0800ab3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab3e:	b580      	push	{r7, lr}
 800ab40:	b084      	sub	sp, #16
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
 800ab46:	460b      	mov	r3, r1
 800ab48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab58:	78fa      	ldrb	r2, [r7, #3]
 800ab5a:	4611      	mov	r1, r2
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7fa f889 	bl	8004c74 <HAL_PCD_EP_Close>
 800ab62:	4603      	mov	r3, r0
 800ab64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab66:	7bfb      	ldrb	r3, [r7, #15]
 800ab68:	4618      	mov	r0, r3
 800ab6a:	f000 f8fd 	bl	800ad68 <USBD_Get_USB_Status>
 800ab6e:	4603      	mov	r3, r0
 800ab70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab72:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3710      	adds	r7, #16
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	460b      	mov	r3, r1
 800ab86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab96:	78fa      	ldrb	r2, [r7, #3]
 800ab98:	4611      	mov	r1, r2
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7fa f941 	bl	8004e22 <HAL_PCD_EP_SetStall>
 800aba0:	4603      	mov	r3, r0
 800aba2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aba4:	7bfb      	ldrb	r3, [r7, #15]
 800aba6:	4618      	mov	r0, r3
 800aba8:	f000 f8de 	bl	800ad68 <USBD_Get_USB_Status>
 800abac:	4603      	mov	r3, r0
 800abae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3710      	adds	r7, #16
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800abba:	b580      	push	{r7, lr}
 800abbc:	b084      	sub	sp, #16
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
 800abc2:	460b      	mov	r3, r1
 800abc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abc6:	2300      	movs	r3, #0
 800abc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abca:	2300      	movs	r3, #0
 800abcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800abd4:	78fa      	ldrb	r2, [r7, #3]
 800abd6:	4611      	mov	r1, r2
 800abd8:	4618      	mov	r0, r3
 800abda:	f7fa f985 	bl	8004ee8 <HAL_PCD_EP_ClrStall>
 800abde:	4603      	mov	r3, r0
 800abe0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
 800abe4:	4618      	mov	r0, r3
 800abe6:	f000 f8bf 	bl	800ad68 <USBD_Get_USB_Status>
 800abea:	4603      	mov	r3, r0
 800abec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abee:	7bbb      	ldrb	r3, [r7, #14]
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3710      	adds	r7, #16
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}

0800abf8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b085      	sub	sp, #20
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	460b      	mov	r3, r1
 800ac02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ac0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	da0b      	bge.n	800ac2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ac14:	78fb      	ldrb	r3, [r7, #3]
 800ac16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac1a:	68f9      	ldr	r1, [r7, #12]
 800ac1c:	4613      	mov	r3, r2
 800ac1e:	00db      	lsls	r3, r3, #3
 800ac20:	4413      	add	r3, r2
 800ac22:	009b      	lsls	r3, r3, #2
 800ac24:	440b      	add	r3, r1
 800ac26:	3316      	adds	r3, #22
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	e00b      	b.n	800ac44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ac2c:	78fb      	ldrb	r3, [r7, #3]
 800ac2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac32:	68f9      	ldr	r1, [r7, #12]
 800ac34:	4613      	mov	r3, r2
 800ac36:	00db      	lsls	r3, r3, #3
 800ac38:	4413      	add	r3, r2
 800ac3a:	009b      	lsls	r3, r3, #2
 800ac3c:	440b      	add	r3, r1
 800ac3e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ac42:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3714      	adds	r7, #20
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4e:	4770      	bx	lr

0800ac50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
 800ac58:	460b      	mov	r3, r1
 800ac5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac60:	2300      	movs	r3, #0
 800ac62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac6a:	78fa      	ldrb	r2, [r7, #3]
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7f9 ff72 	bl	8004b58 <HAL_PCD_SetAddress>
 800ac74:	4603      	mov	r3, r0
 800ac76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f000 f874 	bl	800ad68 <USBD_Get_USB_Status>
 800ac80:	4603      	mov	r3, r0
 800ac82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3710      	adds	r7, #16
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}

0800ac8e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ac8e:	b580      	push	{r7, lr}
 800ac90:	b086      	sub	sp, #24
 800ac92:	af00      	add	r7, sp, #0
 800ac94:	60f8      	str	r0, [r7, #12]
 800ac96:	607a      	str	r2, [r7, #4]
 800ac98:	603b      	str	r3, [r7, #0]
 800ac9a:	460b      	mov	r3, r1
 800ac9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aca2:	2300      	movs	r3, #0
 800aca4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800acac:	7af9      	ldrb	r1, [r7, #11]
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	f7fa f87c 	bl	8004dae <HAL_PCD_EP_Transmit>
 800acb6:	4603      	mov	r3, r0
 800acb8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acba:	7dfb      	ldrb	r3, [r7, #23]
 800acbc:	4618      	mov	r0, r3
 800acbe:	f000 f853 	bl	800ad68 <USBD_Get_USB_Status>
 800acc2:	4603      	mov	r3, r0
 800acc4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800acc6:	7dbb      	ldrb	r3, [r7, #22]
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3718      	adds	r7, #24
 800accc:	46bd      	mov	sp, r7
 800acce:	bd80      	pop	{r7, pc}

0800acd0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b086      	sub	sp, #24
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	607a      	str	r2, [r7, #4]
 800acda:	603b      	str	r3, [r7, #0]
 800acdc:	460b      	mov	r3, r1
 800acde:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ace0:	2300      	movs	r3, #0
 800ace2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ace4:	2300      	movs	r3, #0
 800ace6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800acee:	7af9      	ldrb	r1, [r7, #11]
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	f7fa f808 	bl	8004d08 <HAL_PCD_EP_Receive>
 800acf8:	4603      	mov	r3, r0
 800acfa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acfc:	7dfb      	ldrb	r3, [r7, #23]
 800acfe:	4618      	mov	r0, r3
 800ad00:	f000 f832 	bl	800ad68 <USBD_Get_USB_Status>
 800ad04:	4603      	mov	r3, r0
 800ad06:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad08:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3718      	adds	r7, #24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}

0800ad12 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad12:	b580      	push	{r7, lr}
 800ad14:	b082      	sub	sp, #8
 800ad16:	af00      	add	r7, sp, #0
 800ad18:	6078      	str	r0, [r7, #4]
 800ad1a:	460b      	mov	r3, r1
 800ad1c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad24:	78fa      	ldrb	r2, [r7, #3]
 800ad26:	4611      	mov	r1, r2
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7fa f828 	bl	8004d7e <HAL_PCD_EP_GetRxCount>
 800ad2e:	4603      	mov	r3, r0
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3708      	adds	r7, #8
 800ad34:	46bd      	mov	sp, r7
 800ad36:	bd80      	pop	{r7, pc}

0800ad38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b083      	sub	sp, #12
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ad40:	4b03      	ldr	r3, [pc, #12]	@ (800ad50 <USBD_static_malloc+0x18>)
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	370c      	adds	r7, #12
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr
 800ad4e:	bf00      	nop
 800ad50:	20002440 	.word	0x20002440

0800ad54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b083      	sub	sp, #12
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]

}
 800ad5c:	bf00      	nop
 800ad5e:	370c      	adds	r7, #12
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	4603      	mov	r3, r0
 800ad70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad72:	2300      	movs	r3, #0
 800ad74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ad76:	79fb      	ldrb	r3, [r7, #7]
 800ad78:	2b03      	cmp	r3, #3
 800ad7a:	d817      	bhi.n	800adac <USBD_Get_USB_Status+0x44>
 800ad7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad84 <USBD_Get_USB_Status+0x1c>)
 800ad7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad82:	bf00      	nop
 800ad84:	0800ad95 	.word	0x0800ad95
 800ad88:	0800ad9b 	.word	0x0800ad9b
 800ad8c:	0800ada1 	.word	0x0800ada1
 800ad90:	0800ada7 	.word	0x0800ada7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ad94:	2300      	movs	r3, #0
 800ad96:	73fb      	strb	r3, [r7, #15]
    break;
 800ad98:	e00b      	b.n	800adb2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad9a:	2303      	movs	r3, #3
 800ad9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ad9e:	e008      	b.n	800adb2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ada0:	2301      	movs	r3, #1
 800ada2:	73fb      	strb	r3, [r7, #15]
    break;
 800ada4:	e005      	b.n	800adb2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ada6:	2303      	movs	r3, #3
 800ada8:	73fb      	strb	r3, [r7, #15]
    break;
 800adaa:	e002      	b.n	800adb2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800adac:	2303      	movs	r3, #3
 800adae:	73fb      	strb	r3, [r7, #15]
    break;
 800adb0:	bf00      	nop
  }
  return usb_status;
 800adb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800adb4:	4618      	mov	r0, r3
 800adb6:	3714      	adds	r7, #20
 800adb8:	46bd      	mov	sp, r7
 800adba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbe:	4770      	bx	lr

0800adc0 <sniprintf>:
 800adc0:	b40c      	push	{r2, r3}
 800adc2:	b530      	push	{r4, r5, lr}
 800adc4:	4b17      	ldr	r3, [pc, #92]	@ (800ae24 <sniprintf+0x64>)
 800adc6:	1e0c      	subs	r4, r1, #0
 800adc8:	681d      	ldr	r5, [r3, #0]
 800adca:	b09d      	sub	sp, #116	@ 0x74
 800adcc:	da08      	bge.n	800ade0 <sniprintf+0x20>
 800adce:	238b      	movs	r3, #139	@ 0x8b
 800add0:	602b      	str	r3, [r5, #0]
 800add2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800add6:	b01d      	add	sp, #116	@ 0x74
 800add8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800addc:	b002      	add	sp, #8
 800adde:	4770      	bx	lr
 800ade0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ade4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ade8:	bf14      	ite	ne
 800adea:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800adee:	4623      	moveq	r3, r4
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	9307      	str	r3, [sp, #28]
 800adf4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800adf8:	9002      	str	r0, [sp, #8]
 800adfa:	9006      	str	r0, [sp, #24]
 800adfc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ae00:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ae02:	ab21      	add	r3, sp, #132	@ 0x84
 800ae04:	a902      	add	r1, sp, #8
 800ae06:	4628      	mov	r0, r5
 800ae08:	9301      	str	r3, [sp, #4]
 800ae0a:	f000 f99d 	bl	800b148 <_svfiprintf_r>
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	bfbc      	itt	lt
 800ae12:	238b      	movlt	r3, #139	@ 0x8b
 800ae14:	602b      	strlt	r3, [r5, #0]
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	d0dd      	beq.n	800add6 <sniprintf+0x16>
 800ae1a:	9b02      	ldr	r3, [sp, #8]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	701a      	strb	r2, [r3, #0]
 800ae20:	e7d9      	b.n	800add6 <sniprintf+0x16>
 800ae22:	bf00      	nop
 800ae24:	200000fc 	.word	0x200000fc

0800ae28 <memset>:
 800ae28:	4402      	add	r2, r0
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d100      	bne.n	800ae32 <memset+0xa>
 800ae30:	4770      	bx	lr
 800ae32:	f803 1b01 	strb.w	r1, [r3], #1
 800ae36:	e7f9      	b.n	800ae2c <memset+0x4>

0800ae38 <__libc_init_array>:
 800ae38:	b570      	push	{r4, r5, r6, lr}
 800ae3a:	4d0d      	ldr	r5, [pc, #52]	@ (800ae70 <__libc_init_array+0x38>)
 800ae3c:	4c0d      	ldr	r4, [pc, #52]	@ (800ae74 <__libc_init_array+0x3c>)
 800ae3e:	1b64      	subs	r4, r4, r5
 800ae40:	10a4      	asrs	r4, r4, #2
 800ae42:	2600      	movs	r6, #0
 800ae44:	42a6      	cmp	r6, r4
 800ae46:	d109      	bne.n	800ae5c <__libc_init_array+0x24>
 800ae48:	4d0b      	ldr	r5, [pc, #44]	@ (800ae78 <__libc_init_array+0x40>)
 800ae4a:	4c0c      	ldr	r4, [pc, #48]	@ (800ae7c <__libc_init_array+0x44>)
 800ae4c:	f000 fc74 	bl	800b738 <_init>
 800ae50:	1b64      	subs	r4, r4, r5
 800ae52:	10a4      	asrs	r4, r4, #2
 800ae54:	2600      	movs	r6, #0
 800ae56:	42a6      	cmp	r6, r4
 800ae58:	d105      	bne.n	800ae66 <__libc_init_array+0x2e>
 800ae5a:	bd70      	pop	{r4, r5, r6, pc}
 800ae5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae60:	4798      	blx	r3
 800ae62:	3601      	adds	r6, #1
 800ae64:	e7ee      	b.n	800ae44 <__libc_init_array+0xc>
 800ae66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae6a:	4798      	blx	r3
 800ae6c:	3601      	adds	r6, #1
 800ae6e:	e7f2      	b.n	800ae56 <__libc_init_array+0x1e>
 800ae70:	0800cadc 	.word	0x0800cadc
 800ae74:	0800cadc 	.word	0x0800cadc
 800ae78:	0800cadc 	.word	0x0800cadc
 800ae7c:	0800cae0 	.word	0x0800cae0

0800ae80 <__retarget_lock_acquire_recursive>:
 800ae80:	4770      	bx	lr

0800ae82 <__retarget_lock_release_recursive>:
 800ae82:	4770      	bx	lr

0800ae84 <memcpy>:
 800ae84:	440a      	add	r2, r1
 800ae86:	4291      	cmp	r1, r2
 800ae88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ae8c:	d100      	bne.n	800ae90 <memcpy+0xc>
 800ae8e:	4770      	bx	lr
 800ae90:	b510      	push	{r4, lr}
 800ae92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae9a:	4291      	cmp	r1, r2
 800ae9c:	d1f9      	bne.n	800ae92 <memcpy+0xe>
 800ae9e:	bd10      	pop	{r4, pc}

0800aea0 <_free_r>:
 800aea0:	b538      	push	{r3, r4, r5, lr}
 800aea2:	4605      	mov	r5, r0
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d041      	beq.n	800af2c <_free_r+0x8c>
 800aea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeac:	1f0c      	subs	r4, r1, #4
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	bfb8      	it	lt
 800aeb2:	18e4      	addlt	r4, r4, r3
 800aeb4:	f000 f8e0 	bl	800b078 <__malloc_lock>
 800aeb8:	4a1d      	ldr	r2, [pc, #116]	@ (800af30 <_free_r+0x90>)
 800aeba:	6813      	ldr	r3, [r2, #0]
 800aebc:	b933      	cbnz	r3, 800aecc <_free_r+0x2c>
 800aebe:	6063      	str	r3, [r4, #4]
 800aec0:	6014      	str	r4, [r2, #0]
 800aec2:	4628      	mov	r0, r5
 800aec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aec8:	f000 b8dc 	b.w	800b084 <__malloc_unlock>
 800aecc:	42a3      	cmp	r3, r4
 800aece:	d908      	bls.n	800aee2 <_free_r+0x42>
 800aed0:	6820      	ldr	r0, [r4, #0]
 800aed2:	1821      	adds	r1, r4, r0
 800aed4:	428b      	cmp	r3, r1
 800aed6:	bf01      	itttt	eq
 800aed8:	6819      	ldreq	r1, [r3, #0]
 800aeda:	685b      	ldreq	r3, [r3, #4]
 800aedc:	1809      	addeq	r1, r1, r0
 800aede:	6021      	streq	r1, [r4, #0]
 800aee0:	e7ed      	b.n	800aebe <_free_r+0x1e>
 800aee2:	461a      	mov	r2, r3
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	b10b      	cbz	r3, 800aeec <_free_r+0x4c>
 800aee8:	42a3      	cmp	r3, r4
 800aeea:	d9fa      	bls.n	800aee2 <_free_r+0x42>
 800aeec:	6811      	ldr	r1, [r2, #0]
 800aeee:	1850      	adds	r0, r2, r1
 800aef0:	42a0      	cmp	r0, r4
 800aef2:	d10b      	bne.n	800af0c <_free_r+0x6c>
 800aef4:	6820      	ldr	r0, [r4, #0]
 800aef6:	4401      	add	r1, r0
 800aef8:	1850      	adds	r0, r2, r1
 800aefa:	4283      	cmp	r3, r0
 800aefc:	6011      	str	r1, [r2, #0]
 800aefe:	d1e0      	bne.n	800aec2 <_free_r+0x22>
 800af00:	6818      	ldr	r0, [r3, #0]
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	6053      	str	r3, [r2, #4]
 800af06:	4408      	add	r0, r1
 800af08:	6010      	str	r0, [r2, #0]
 800af0a:	e7da      	b.n	800aec2 <_free_r+0x22>
 800af0c:	d902      	bls.n	800af14 <_free_r+0x74>
 800af0e:	230c      	movs	r3, #12
 800af10:	602b      	str	r3, [r5, #0]
 800af12:	e7d6      	b.n	800aec2 <_free_r+0x22>
 800af14:	6820      	ldr	r0, [r4, #0]
 800af16:	1821      	adds	r1, r4, r0
 800af18:	428b      	cmp	r3, r1
 800af1a:	bf04      	itt	eq
 800af1c:	6819      	ldreq	r1, [r3, #0]
 800af1e:	685b      	ldreq	r3, [r3, #4]
 800af20:	6063      	str	r3, [r4, #4]
 800af22:	bf04      	itt	eq
 800af24:	1809      	addeq	r1, r1, r0
 800af26:	6021      	streq	r1, [r4, #0]
 800af28:	6054      	str	r4, [r2, #4]
 800af2a:	e7ca      	b.n	800aec2 <_free_r+0x22>
 800af2c:	bd38      	pop	{r3, r4, r5, pc}
 800af2e:	bf00      	nop
 800af30:	200027a4 	.word	0x200027a4

0800af34 <sbrk_aligned>:
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	4e0f      	ldr	r6, [pc, #60]	@ (800af74 <sbrk_aligned+0x40>)
 800af38:	460c      	mov	r4, r1
 800af3a:	6831      	ldr	r1, [r6, #0]
 800af3c:	4605      	mov	r5, r0
 800af3e:	b911      	cbnz	r1, 800af46 <sbrk_aligned+0x12>
 800af40:	f000 fba6 	bl	800b690 <_sbrk_r>
 800af44:	6030      	str	r0, [r6, #0]
 800af46:	4621      	mov	r1, r4
 800af48:	4628      	mov	r0, r5
 800af4a:	f000 fba1 	bl	800b690 <_sbrk_r>
 800af4e:	1c43      	adds	r3, r0, #1
 800af50:	d103      	bne.n	800af5a <sbrk_aligned+0x26>
 800af52:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800af56:	4620      	mov	r0, r4
 800af58:	bd70      	pop	{r4, r5, r6, pc}
 800af5a:	1cc4      	adds	r4, r0, #3
 800af5c:	f024 0403 	bic.w	r4, r4, #3
 800af60:	42a0      	cmp	r0, r4
 800af62:	d0f8      	beq.n	800af56 <sbrk_aligned+0x22>
 800af64:	1a21      	subs	r1, r4, r0
 800af66:	4628      	mov	r0, r5
 800af68:	f000 fb92 	bl	800b690 <_sbrk_r>
 800af6c:	3001      	adds	r0, #1
 800af6e:	d1f2      	bne.n	800af56 <sbrk_aligned+0x22>
 800af70:	e7ef      	b.n	800af52 <sbrk_aligned+0x1e>
 800af72:	bf00      	nop
 800af74:	200027a0 	.word	0x200027a0

0800af78 <_malloc_r>:
 800af78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af7c:	1ccd      	adds	r5, r1, #3
 800af7e:	f025 0503 	bic.w	r5, r5, #3
 800af82:	3508      	adds	r5, #8
 800af84:	2d0c      	cmp	r5, #12
 800af86:	bf38      	it	cc
 800af88:	250c      	movcc	r5, #12
 800af8a:	2d00      	cmp	r5, #0
 800af8c:	4606      	mov	r6, r0
 800af8e:	db01      	blt.n	800af94 <_malloc_r+0x1c>
 800af90:	42a9      	cmp	r1, r5
 800af92:	d904      	bls.n	800af9e <_malloc_r+0x26>
 800af94:	230c      	movs	r3, #12
 800af96:	6033      	str	r3, [r6, #0]
 800af98:	2000      	movs	r0, #0
 800af9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b074 <_malloc_r+0xfc>
 800afa2:	f000 f869 	bl	800b078 <__malloc_lock>
 800afa6:	f8d8 3000 	ldr.w	r3, [r8]
 800afaa:	461c      	mov	r4, r3
 800afac:	bb44      	cbnz	r4, 800b000 <_malloc_r+0x88>
 800afae:	4629      	mov	r1, r5
 800afb0:	4630      	mov	r0, r6
 800afb2:	f7ff ffbf 	bl	800af34 <sbrk_aligned>
 800afb6:	1c43      	adds	r3, r0, #1
 800afb8:	4604      	mov	r4, r0
 800afba:	d158      	bne.n	800b06e <_malloc_r+0xf6>
 800afbc:	f8d8 4000 	ldr.w	r4, [r8]
 800afc0:	4627      	mov	r7, r4
 800afc2:	2f00      	cmp	r7, #0
 800afc4:	d143      	bne.n	800b04e <_malloc_r+0xd6>
 800afc6:	2c00      	cmp	r4, #0
 800afc8:	d04b      	beq.n	800b062 <_malloc_r+0xea>
 800afca:	6823      	ldr	r3, [r4, #0]
 800afcc:	4639      	mov	r1, r7
 800afce:	4630      	mov	r0, r6
 800afd0:	eb04 0903 	add.w	r9, r4, r3
 800afd4:	f000 fb5c 	bl	800b690 <_sbrk_r>
 800afd8:	4581      	cmp	r9, r0
 800afda:	d142      	bne.n	800b062 <_malloc_r+0xea>
 800afdc:	6821      	ldr	r1, [r4, #0]
 800afde:	1a6d      	subs	r5, r5, r1
 800afe0:	4629      	mov	r1, r5
 800afe2:	4630      	mov	r0, r6
 800afe4:	f7ff ffa6 	bl	800af34 <sbrk_aligned>
 800afe8:	3001      	adds	r0, #1
 800afea:	d03a      	beq.n	800b062 <_malloc_r+0xea>
 800afec:	6823      	ldr	r3, [r4, #0]
 800afee:	442b      	add	r3, r5
 800aff0:	6023      	str	r3, [r4, #0]
 800aff2:	f8d8 3000 	ldr.w	r3, [r8]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	bb62      	cbnz	r2, 800b054 <_malloc_r+0xdc>
 800affa:	f8c8 7000 	str.w	r7, [r8]
 800affe:	e00f      	b.n	800b020 <_malloc_r+0xa8>
 800b000:	6822      	ldr	r2, [r4, #0]
 800b002:	1b52      	subs	r2, r2, r5
 800b004:	d420      	bmi.n	800b048 <_malloc_r+0xd0>
 800b006:	2a0b      	cmp	r2, #11
 800b008:	d917      	bls.n	800b03a <_malloc_r+0xc2>
 800b00a:	1961      	adds	r1, r4, r5
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	6025      	str	r5, [r4, #0]
 800b010:	bf18      	it	ne
 800b012:	6059      	strne	r1, [r3, #4]
 800b014:	6863      	ldr	r3, [r4, #4]
 800b016:	bf08      	it	eq
 800b018:	f8c8 1000 	streq.w	r1, [r8]
 800b01c:	5162      	str	r2, [r4, r5]
 800b01e:	604b      	str	r3, [r1, #4]
 800b020:	4630      	mov	r0, r6
 800b022:	f000 f82f 	bl	800b084 <__malloc_unlock>
 800b026:	f104 000b 	add.w	r0, r4, #11
 800b02a:	1d23      	adds	r3, r4, #4
 800b02c:	f020 0007 	bic.w	r0, r0, #7
 800b030:	1ac2      	subs	r2, r0, r3
 800b032:	bf1c      	itt	ne
 800b034:	1a1b      	subne	r3, r3, r0
 800b036:	50a3      	strne	r3, [r4, r2]
 800b038:	e7af      	b.n	800af9a <_malloc_r+0x22>
 800b03a:	6862      	ldr	r2, [r4, #4]
 800b03c:	42a3      	cmp	r3, r4
 800b03e:	bf0c      	ite	eq
 800b040:	f8c8 2000 	streq.w	r2, [r8]
 800b044:	605a      	strne	r2, [r3, #4]
 800b046:	e7eb      	b.n	800b020 <_malloc_r+0xa8>
 800b048:	4623      	mov	r3, r4
 800b04a:	6864      	ldr	r4, [r4, #4]
 800b04c:	e7ae      	b.n	800afac <_malloc_r+0x34>
 800b04e:	463c      	mov	r4, r7
 800b050:	687f      	ldr	r7, [r7, #4]
 800b052:	e7b6      	b.n	800afc2 <_malloc_r+0x4a>
 800b054:	461a      	mov	r2, r3
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	42a3      	cmp	r3, r4
 800b05a:	d1fb      	bne.n	800b054 <_malloc_r+0xdc>
 800b05c:	2300      	movs	r3, #0
 800b05e:	6053      	str	r3, [r2, #4]
 800b060:	e7de      	b.n	800b020 <_malloc_r+0xa8>
 800b062:	230c      	movs	r3, #12
 800b064:	6033      	str	r3, [r6, #0]
 800b066:	4630      	mov	r0, r6
 800b068:	f000 f80c 	bl	800b084 <__malloc_unlock>
 800b06c:	e794      	b.n	800af98 <_malloc_r+0x20>
 800b06e:	6005      	str	r5, [r0, #0]
 800b070:	e7d6      	b.n	800b020 <_malloc_r+0xa8>
 800b072:	bf00      	nop
 800b074:	200027a4 	.word	0x200027a4

0800b078 <__malloc_lock>:
 800b078:	4801      	ldr	r0, [pc, #4]	@ (800b080 <__malloc_lock+0x8>)
 800b07a:	f7ff bf01 	b.w	800ae80 <__retarget_lock_acquire_recursive>
 800b07e:	bf00      	nop
 800b080:	2000279c 	.word	0x2000279c

0800b084 <__malloc_unlock>:
 800b084:	4801      	ldr	r0, [pc, #4]	@ (800b08c <__malloc_unlock+0x8>)
 800b086:	f7ff befc 	b.w	800ae82 <__retarget_lock_release_recursive>
 800b08a:	bf00      	nop
 800b08c:	2000279c 	.word	0x2000279c

0800b090 <__ssputs_r>:
 800b090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b094:	688e      	ldr	r6, [r1, #8]
 800b096:	461f      	mov	r7, r3
 800b098:	42be      	cmp	r6, r7
 800b09a:	680b      	ldr	r3, [r1, #0]
 800b09c:	4682      	mov	sl, r0
 800b09e:	460c      	mov	r4, r1
 800b0a0:	4690      	mov	r8, r2
 800b0a2:	d82d      	bhi.n	800b100 <__ssputs_r+0x70>
 800b0a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b0a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b0ac:	d026      	beq.n	800b0fc <__ssputs_r+0x6c>
 800b0ae:	6965      	ldr	r5, [r4, #20]
 800b0b0:	6909      	ldr	r1, [r1, #16]
 800b0b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b0b6:	eba3 0901 	sub.w	r9, r3, r1
 800b0ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0be:	1c7b      	adds	r3, r7, #1
 800b0c0:	444b      	add	r3, r9
 800b0c2:	106d      	asrs	r5, r5, #1
 800b0c4:	429d      	cmp	r5, r3
 800b0c6:	bf38      	it	cc
 800b0c8:	461d      	movcc	r5, r3
 800b0ca:	0553      	lsls	r3, r2, #21
 800b0cc:	d527      	bpl.n	800b11e <__ssputs_r+0x8e>
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	f7ff ff52 	bl	800af78 <_malloc_r>
 800b0d4:	4606      	mov	r6, r0
 800b0d6:	b360      	cbz	r0, 800b132 <__ssputs_r+0xa2>
 800b0d8:	6921      	ldr	r1, [r4, #16]
 800b0da:	464a      	mov	r2, r9
 800b0dc:	f7ff fed2 	bl	800ae84 <memcpy>
 800b0e0:	89a3      	ldrh	r3, [r4, #12]
 800b0e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b0e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0ea:	81a3      	strh	r3, [r4, #12]
 800b0ec:	6126      	str	r6, [r4, #16]
 800b0ee:	6165      	str	r5, [r4, #20]
 800b0f0:	444e      	add	r6, r9
 800b0f2:	eba5 0509 	sub.w	r5, r5, r9
 800b0f6:	6026      	str	r6, [r4, #0]
 800b0f8:	60a5      	str	r5, [r4, #8]
 800b0fa:	463e      	mov	r6, r7
 800b0fc:	42be      	cmp	r6, r7
 800b0fe:	d900      	bls.n	800b102 <__ssputs_r+0x72>
 800b100:	463e      	mov	r6, r7
 800b102:	6820      	ldr	r0, [r4, #0]
 800b104:	4632      	mov	r2, r6
 800b106:	4641      	mov	r1, r8
 800b108:	f000 faa8 	bl	800b65c <memmove>
 800b10c:	68a3      	ldr	r3, [r4, #8]
 800b10e:	1b9b      	subs	r3, r3, r6
 800b110:	60a3      	str	r3, [r4, #8]
 800b112:	6823      	ldr	r3, [r4, #0]
 800b114:	4433      	add	r3, r6
 800b116:	6023      	str	r3, [r4, #0]
 800b118:	2000      	movs	r0, #0
 800b11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b11e:	462a      	mov	r2, r5
 800b120:	f000 fac6 	bl	800b6b0 <_realloc_r>
 800b124:	4606      	mov	r6, r0
 800b126:	2800      	cmp	r0, #0
 800b128:	d1e0      	bne.n	800b0ec <__ssputs_r+0x5c>
 800b12a:	6921      	ldr	r1, [r4, #16]
 800b12c:	4650      	mov	r0, sl
 800b12e:	f7ff feb7 	bl	800aea0 <_free_r>
 800b132:	230c      	movs	r3, #12
 800b134:	f8ca 3000 	str.w	r3, [sl]
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b13e:	81a3      	strh	r3, [r4, #12]
 800b140:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b144:	e7e9      	b.n	800b11a <__ssputs_r+0x8a>
	...

0800b148 <_svfiprintf_r>:
 800b148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b14c:	4698      	mov	r8, r3
 800b14e:	898b      	ldrh	r3, [r1, #12]
 800b150:	061b      	lsls	r3, r3, #24
 800b152:	b09d      	sub	sp, #116	@ 0x74
 800b154:	4607      	mov	r7, r0
 800b156:	460d      	mov	r5, r1
 800b158:	4614      	mov	r4, r2
 800b15a:	d510      	bpl.n	800b17e <_svfiprintf_r+0x36>
 800b15c:	690b      	ldr	r3, [r1, #16]
 800b15e:	b973      	cbnz	r3, 800b17e <_svfiprintf_r+0x36>
 800b160:	2140      	movs	r1, #64	@ 0x40
 800b162:	f7ff ff09 	bl	800af78 <_malloc_r>
 800b166:	6028      	str	r0, [r5, #0]
 800b168:	6128      	str	r0, [r5, #16]
 800b16a:	b930      	cbnz	r0, 800b17a <_svfiprintf_r+0x32>
 800b16c:	230c      	movs	r3, #12
 800b16e:	603b      	str	r3, [r7, #0]
 800b170:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b174:	b01d      	add	sp, #116	@ 0x74
 800b176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b17a:	2340      	movs	r3, #64	@ 0x40
 800b17c:	616b      	str	r3, [r5, #20]
 800b17e:	2300      	movs	r3, #0
 800b180:	9309      	str	r3, [sp, #36]	@ 0x24
 800b182:	2320      	movs	r3, #32
 800b184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b188:	f8cd 800c 	str.w	r8, [sp, #12]
 800b18c:	2330      	movs	r3, #48	@ 0x30
 800b18e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b32c <_svfiprintf_r+0x1e4>
 800b192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b196:	f04f 0901 	mov.w	r9, #1
 800b19a:	4623      	mov	r3, r4
 800b19c:	469a      	mov	sl, r3
 800b19e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1a2:	b10a      	cbz	r2, 800b1a8 <_svfiprintf_r+0x60>
 800b1a4:	2a25      	cmp	r2, #37	@ 0x25
 800b1a6:	d1f9      	bne.n	800b19c <_svfiprintf_r+0x54>
 800b1a8:	ebba 0b04 	subs.w	fp, sl, r4
 800b1ac:	d00b      	beq.n	800b1c6 <_svfiprintf_r+0x7e>
 800b1ae:	465b      	mov	r3, fp
 800b1b0:	4622      	mov	r2, r4
 800b1b2:	4629      	mov	r1, r5
 800b1b4:	4638      	mov	r0, r7
 800b1b6:	f7ff ff6b 	bl	800b090 <__ssputs_r>
 800b1ba:	3001      	adds	r0, #1
 800b1bc:	f000 80a7 	beq.w	800b30e <_svfiprintf_r+0x1c6>
 800b1c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1c2:	445a      	add	r2, fp
 800b1c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	f000 809f 	beq.w	800b30e <_svfiprintf_r+0x1c6>
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1da:	f10a 0a01 	add.w	sl, sl, #1
 800b1de:	9304      	str	r3, [sp, #16]
 800b1e0:	9307      	str	r3, [sp, #28]
 800b1e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1e8:	4654      	mov	r4, sl
 800b1ea:	2205      	movs	r2, #5
 800b1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f0:	484e      	ldr	r0, [pc, #312]	@ (800b32c <_svfiprintf_r+0x1e4>)
 800b1f2:	f7f4 fffd 	bl	80001f0 <memchr>
 800b1f6:	9a04      	ldr	r2, [sp, #16]
 800b1f8:	b9d8      	cbnz	r0, 800b232 <_svfiprintf_r+0xea>
 800b1fa:	06d0      	lsls	r0, r2, #27
 800b1fc:	bf44      	itt	mi
 800b1fe:	2320      	movmi	r3, #32
 800b200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b204:	0711      	lsls	r1, r2, #28
 800b206:	bf44      	itt	mi
 800b208:	232b      	movmi	r3, #43	@ 0x2b
 800b20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b20e:	f89a 3000 	ldrb.w	r3, [sl]
 800b212:	2b2a      	cmp	r3, #42	@ 0x2a
 800b214:	d015      	beq.n	800b242 <_svfiprintf_r+0xfa>
 800b216:	9a07      	ldr	r2, [sp, #28]
 800b218:	4654      	mov	r4, sl
 800b21a:	2000      	movs	r0, #0
 800b21c:	f04f 0c0a 	mov.w	ip, #10
 800b220:	4621      	mov	r1, r4
 800b222:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b226:	3b30      	subs	r3, #48	@ 0x30
 800b228:	2b09      	cmp	r3, #9
 800b22a:	d94b      	bls.n	800b2c4 <_svfiprintf_r+0x17c>
 800b22c:	b1b0      	cbz	r0, 800b25c <_svfiprintf_r+0x114>
 800b22e:	9207      	str	r2, [sp, #28]
 800b230:	e014      	b.n	800b25c <_svfiprintf_r+0x114>
 800b232:	eba0 0308 	sub.w	r3, r0, r8
 800b236:	fa09 f303 	lsl.w	r3, r9, r3
 800b23a:	4313      	orrs	r3, r2
 800b23c:	9304      	str	r3, [sp, #16]
 800b23e:	46a2      	mov	sl, r4
 800b240:	e7d2      	b.n	800b1e8 <_svfiprintf_r+0xa0>
 800b242:	9b03      	ldr	r3, [sp, #12]
 800b244:	1d19      	adds	r1, r3, #4
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	9103      	str	r1, [sp, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	bfbb      	ittet	lt
 800b24e:	425b      	neglt	r3, r3
 800b250:	f042 0202 	orrlt.w	r2, r2, #2
 800b254:	9307      	strge	r3, [sp, #28]
 800b256:	9307      	strlt	r3, [sp, #28]
 800b258:	bfb8      	it	lt
 800b25a:	9204      	strlt	r2, [sp, #16]
 800b25c:	7823      	ldrb	r3, [r4, #0]
 800b25e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b260:	d10a      	bne.n	800b278 <_svfiprintf_r+0x130>
 800b262:	7863      	ldrb	r3, [r4, #1]
 800b264:	2b2a      	cmp	r3, #42	@ 0x2a
 800b266:	d132      	bne.n	800b2ce <_svfiprintf_r+0x186>
 800b268:	9b03      	ldr	r3, [sp, #12]
 800b26a:	1d1a      	adds	r2, r3, #4
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	9203      	str	r2, [sp, #12]
 800b270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b274:	3402      	adds	r4, #2
 800b276:	9305      	str	r3, [sp, #20]
 800b278:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b33c <_svfiprintf_r+0x1f4>
 800b27c:	7821      	ldrb	r1, [r4, #0]
 800b27e:	2203      	movs	r2, #3
 800b280:	4650      	mov	r0, sl
 800b282:	f7f4 ffb5 	bl	80001f0 <memchr>
 800b286:	b138      	cbz	r0, 800b298 <_svfiprintf_r+0x150>
 800b288:	9b04      	ldr	r3, [sp, #16]
 800b28a:	eba0 000a 	sub.w	r0, r0, sl
 800b28e:	2240      	movs	r2, #64	@ 0x40
 800b290:	4082      	lsls	r2, r0
 800b292:	4313      	orrs	r3, r2
 800b294:	3401      	adds	r4, #1
 800b296:	9304      	str	r3, [sp, #16]
 800b298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b29c:	4824      	ldr	r0, [pc, #144]	@ (800b330 <_svfiprintf_r+0x1e8>)
 800b29e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2a2:	2206      	movs	r2, #6
 800b2a4:	f7f4 ffa4 	bl	80001f0 <memchr>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d036      	beq.n	800b31a <_svfiprintf_r+0x1d2>
 800b2ac:	4b21      	ldr	r3, [pc, #132]	@ (800b334 <_svfiprintf_r+0x1ec>)
 800b2ae:	bb1b      	cbnz	r3, 800b2f8 <_svfiprintf_r+0x1b0>
 800b2b0:	9b03      	ldr	r3, [sp, #12]
 800b2b2:	3307      	adds	r3, #7
 800b2b4:	f023 0307 	bic.w	r3, r3, #7
 800b2b8:	3308      	adds	r3, #8
 800b2ba:	9303      	str	r3, [sp, #12]
 800b2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2be:	4433      	add	r3, r6
 800b2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2c2:	e76a      	b.n	800b19a <_svfiprintf_r+0x52>
 800b2c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2c8:	460c      	mov	r4, r1
 800b2ca:	2001      	movs	r0, #1
 800b2cc:	e7a8      	b.n	800b220 <_svfiprintf_r+0xd8>
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	3401      	adds	r4, #1
 800b2d2:	9305      	str	r3, [sp, #20]
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	f04f 0c0a 	mov.w	ip, #10
 800b2da:	4620      	mov	r0, r4
 800b2dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2e0:	3a30      	subs	r2, #48	@ 0x30
 800b2e2:	2a09      	cmp	r2, #9
 800b2e4:	d903      	bls.n	800b2ee <_svfiprintf_r+0x1a6>
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d0c6      	beq.n	800b278 <_svfiprintf_r+0x130>
 800b2ea:	9105      	str	r1, [sp, #20]
 800b2ec:	e7c4      	b.n	800b278 <_svfiprintf_r+0x130>
 800b2ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2f2:	4604      	mov	r4, r0
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	e7f0      	b.n	800b2da <_svfiprintf_r+0x192>
 800b2f8:	ab03      	add	r3, sp, #12
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	462a      	mov	r2, r5
 800b2fe:	4b0e      	ldr	r3, [pc, #56]	@ (800b338 <_svfiprintf_r+0x1f0>)
 800b300:	a904      	add	r1, sp, #16
 800b302:	4638      	mov	r0, r7
 800b304:	f3af 8000 	nop.w
 800b308:	1c42      	adds	r2, r0, #1
 800b30a:	4606      	mov	r6, r0
 800b30c:	d1d6      	bne.n	800b2bc <_svfiprintf_r+0x174>
 800b30e:	89ab      	ldrh	r3, [r5, #12]
 800b310:	065b      	lsls	r3, r3, #25
 800b312:	f53f af2d 	bmi.w	800b170 <_svfiprintf_r+0x28>
 800b316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b318:	e72c      	b.n	800b174 <_svfiprintf_r+0x2c>
 800b31a:	ab03      	add	r3, sp, #12
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	462a      	mov	r2, r5
 800b320:	4b05      	ldr	r3, [pc, #20]	@ (800b338 <_svfiprintf_r+0x1f0>)
 800b322:	a904      	add	r1, sp, #16
 800b324:	4638      	mov	r0, r7
 800b326:	f000 f879 	bl	800b41c <_printf_i>
 800b32a:	e7ed      	b.n	800b308 <_svfiprintf_r+0x1c0>
 800b32c:	0800caa0 	.word	0x0800caa0
 800b330:	0800caaa 	.word	0x0800caaa
 800b334:	00000000 	.word	0x00000000
 800b338:	0800b091 	.word	0x0800b091
 800b33c:	0800caa6 	.word	0x0800caa6

0800b340 <_printf_common>:
 800b340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b344:	4616      	mov	r6, r2
 800b346:	4698      	mov	r8, r3
 800b348:	688a      	ldr	r2, [r1, #8]
 800b34a:	690b      	ldr	r3, [r1, #16]
 800b34c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b350:	4293      	cmp	r3, r2
 800b352:	bfb8      	it	lt
 800b354:	4613      	movlt	r3, r2
 800b356:	6033      	str	r3, [r6, #0]
 800b358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b35c:	4607      	mov	r7, r0
 800b35e:	460c      	mov	r4, r1
 800b360:	b10a      	cbz	r2, 800b366 <_printf_common+0x26>
 800b362:	3301      	adds	r3, #1
 800b364:	6033      	str	r3, [r6, #0]
 800b366:	6823      	ldr	r3, [r4, #0]
 800b368:	0699      	lsls	r1, r3, #26
 800b36a:	bf42      	ittt	mi
 800b36c:	6833      	ldrmi	r3, [r6, #0]
 800b36e:	3302      	addmi	r3, #2
 800b370:	6033      	strmi	r3, [r6, #0]
 800b372:	6825      	ldr	r5, [r4, #0]
 800b374:	f015 0506 	ands.w	r5, r5, #6
 800b378:	d106      	bne.n	800b388 <_printf_common+0x48>
 800b37a:	f104 0a19 	add.w	sl, r4, #25
 800b37e:	68e3      	ldr	r3, [r4, #12]
 800b380:	6832      	ldr	r2, [r6, #0]
 800b382:	1a9b      	subs	r3, r3, r2
 800b384:	42ab      	cmp	r3, r5
 800b386:	dc26      	bgt.n	800b3d6 <_printf_common+0x96>
 800b388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b38c:	6822      	ldr	r2, [r4, #0]
 800b38e:	3b00      	subs	r3, #0
 800b390:	bf18      	it	ne
 800b392:	2301      	movne	r3, #1
 800b394:	0692      	lsls	r2, r2, #26
 800b396:	d42b      	bmi.n	800b3f0 <_printf_common+0xb0>
 800b398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b39c:	4641      	mov	r1, r8
 800b39e:	4638      	mov	r0, r7
 800b3a0:	47c8      	blx	r9
 800b3a2:	3001      	adds	r0, #1
 800b3a4:	d01e      	beq.n	800b3e4 <_printf_common+0xa4>
 800b3a6:	6823      	ldr	r3, [r4, #0]
 800b3a8:	6922      	ldr	r2, [r4, #16]
 800b3aa:	f003 0306 	and.w	r3, r3, #6
 800b3ae:	2b04      	cmp	r3, #4
 800b3b0:	bf02      	ittt	eq
 800b3b2:	68e5      	ldreq	r5, [r4, #12]
 800b3b4:	6833      	ldreq	r3, [r6, #0]
 800b3b6:	1aed      	subeq	r5, r5, r3
 800b3b8:	68a3      	ldr	r3, [r4, #8]
 800b3ba:	bf0c      	ite	eq
 800b3bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3c0:	2500      	movne	r5, #0
 800b3c2:	4293      	cmp	r3, r2
 800b3c4:	bfc4      	itt	gt
 800b3c6:	1a9b      	subgt	r3, r3, r2
 800b3c8:	18ed      	addgt	r5, r5, r3
 800b3ca:	2600      	movs	r6, #0
 800b3cc:	341a      	adds	r4, #26
 800b3ce:	42b5      	cmp	r5, r6
 800b3d0:	d11a      	bne.n	800b408 <_printf_common+0xc8>
 800b3d2:	2000      	movs	r0, #0
 800b3d4:	e008      	b.n	800b3e8 <_printf_common+0xa8>
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	4652      	mov	r2, sl
 800b3da:	4641      	mov	r1, r8
 800b3dc:	4638      	mov	r0, r7
 800b3de:	47c8      	blx	r9
 800b3e0:	3001      	adds	r0, #1
 800b3e2:	d103      	bne.n	800b3ec <_printf_common+0xac>
 800b3e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ec:	3501      	adds	r5, #1
 800b3ee:	e7c6      	b.n	800b37e <_printf_common+0x3e>
 800b3f0:	18e1      	adds	r1, r4, r3
 800b3f2:	1c5a      	adds	r2, r3, #1
 800b3f4:	2030      	movs	r0, #48	@ 0x30
 800b3f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b3fa:	4422      	add	r2, r4
 800b3fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b400:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b404:	3302      	adds	r3, #2
 800b406:	e7c7      	b.n	800b398 <_printf_common+0x58>
 800b408:	2301      	movs	r3, #1
 800b40a:	4622      	mov	r2, r4
 800b40c:	4641      	mov	r1, r8
 800b40e:	4638      	mov	r0, r7
 800b410:	47c8      	blx	r9
 800b412:	3001      	adds	r0, #1
 800b414:	d0e6      	beq.n	800b3e4 <_printf_common+0xa4>
 800b416:	3601      	adds	r6, #1
 800b418:	e7d9      	b.n	800b3ce <_printf_common+0x8e>
	...

0800b41c <_printf_i>:
 800b41c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b420:	7e0f      	ldrb	r7, [r1, #24]
 800b422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b424:	2f78      	cmp	r7, #120	@ 0x78
 800b426:	4691      	mov	r9, r2
 800b428:	4680      	mov	r8, r0
 800b42a:	460c      	mov	r4, r1
 800b42c:	469a      	mov	sl, r3
 800b42e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b432:	d807      	bhi.n	800b444 <_printf_i+0x28>
 800b434:	2f62      	cmp	r7, #98	@ 0x62
 800b436:	d80a      	bhi.n	800b44e <_printf_i+0x32>
 800b438:	2f00      	cmp	r7, #0
 800b43a:	f000 80d2 	beq.w	800b5e2 <_printf_i+0x1c6>
 800b43e:	2f58      	cmp	r7, #88	@ 0x58
 800b440:	f000 80b9 	beq.w	800b5b6 <_printf_i+0x19a>
 800b444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b448:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b44c:	e03a      	b.n	800b4c4 <_printf_i+0xa8>
 800b44e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b452:	2b15      	cmp	r3, #21
 800b454:	d8f6      	bhi.n	800b444 <_printf_i+0x28>
 800b456:	a101      	add	r1, pc, #4	@ (adr r1, 800b45c <_printf_i+0x40>)
 800b458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b45c:	0800b4b5 	.word	0x0800b4b5
 800b460:	0800b4c9 	.word	0x0800b4c9
 800b464:	0800b445 	.word	0x0800b445
 800b468:	0800b445 	.word	0x0800b445
 800b46c:	0800b445 	.word	0x0800b445
 800b470:	0800b445 	.word	0x0800b445
 800b474:	0800b4c9 	.word	0x0800b4c9
 800b478:	0800b445 	.word	0x0800b445
 800b47c:	0800b445 	.word	0x0800b445
 800b480:	0800b445 	.word	0x0800b445
 800b484:	0800b445 	.word	0x0800b445
 800b488:	0800b5c9 	.word	0x0800b5c9
 800b48c:	0800b4f3 	.word	0x0800b4f3
 800b490:	0800b583 	.word	0x0800b583
 800b494:	0800b445 	.word	0x0800b445
 800b498:	0800b445 	.word	0x0800b445
 800b49c:	0800b5eb 	.word	0x0800b5eb
 800b4a0:	0800b445 	.word	0x0800b445
 800b4a4:	0800b4f3 	.word	0x0800b4f3
 800b4a8:	0800b445 	.word	0x0800b445
 800b4ac:	0800b445 	.word	0x0800b445
 800b4b0:	0800b58b 	.word	0x0800b58b
 800b4b4:	6833      	ldr	r3, [r6, #0]
 800b4b6:	1d1a      	adds	r2, r3, #4
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	6032      	str	r2, [r6, #0]
 800b4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	e09d      	b.n	800b604 <_printf_i+0x1e8>
 800b4c8:	6833      	ldr	r3, [r6, #0]
 800b4ca:	6820      	ldr	r0, [r4, #0]
 800b4cc:	1d19      	adds	r1, r3, #4
 800b4ce:	6031      	str	r1, [r6, #0]
 800b4d0:	0606      	lsls	r6, r0, #24
 800b4d2:	d501      	bpl.n	800b4d8 <_printf_i+0xbc>
 800b4d4:	681d      	ldr	r5, [r3, #0]
 800b4d6:	e003      	b.n	800b4e0 <_printf_i+0xc4>
 800b4d8:	0645      	lsls	r5, r0, #25
 800b4da:	d5fb      	bpl.n	800b4d4 <_printf_i+0xb8>
 800b4dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b4e0:	2d00      	cmp	r5, #0
 800b4e2:	da03      	bge.n	800b4ec <_printf_i+0xd0>
 800b4e4:	232d      	movs	r3, #45	@ 0x2d
 800b4e6:	426d      	negs	r5, r5
 800b4e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4ec:	4859      	ldr	r0, [pc, #356]	@ (800b654 <_printf_i+0x238>)
 800b4ee:	230a      	movs	r3, #10
 800b4f0:	e011      	b.n	800b516 <_printf_i+0xfa>
 800b4f2:	6821      	ldr	r1, [r4, #0]
 800b4f4:	6833      	ldr	r3, [r6, #0]
 800b4f6:	0608      	lsls	r0, r1, #24
 800b4f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b4fc:	d402      	bmi.n	800b504 <_printf_i+0xe8>
 800b4fe:	0649      	lsls	r1, r1, #25
 800b500:	bf48      	it	mi
 800b502:	b2ad      	uxthmi	r5, r5
 800b504:	2f6f      	cmp	r7, #111	@ 0x6f
 800b506:	4853      	ldr	r0, [pc, #332]	@ (800b654 <_printf_i+0x238>)
 800b508:	6033      	str	r3, [r6, #0]
 800b50a:	bf14      	ite	ne
 800b50c:	230a      	movne	r3, #10
 800b50e:	2308      	moveq	r3, #8
 800b510:	2100      	movs	r1, #0
 800b512:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b516:	6866      	ldr	r6, [r4, #4]
 800b518:	60a6      	str	r6, [r4, #8]
 800b51a:	2e00      	cmp	r6, #0
 800b51c:	bfa2      	ittt	ge
 800b51e:	6821      	ldrge	r1, [r4, #0]
 800b520:	f021 0104 	bicge.w	r1, r1, #4
 800b524:	6021      	strge	r1, [r4, #0]
 800b526:	b90d      	cbnz	r5, 800b52c <_printf_i+0x110>
 800b528:	2e00      	cmp	r6, #0
 800b52a:	d04b      	beq.n	800b5c4 <_printf_i+0x1a8>
 800b52c:	4616      	mov	r6, r2
 800b52e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b532:	fb03 5711 	mls	r7, r3, r1, r5
 800b536:	5dc7      	ldrb	r7, [r0, r7]
 800b538:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b53c:	462f      	mov	r7, r5
 800b53e:	42bb      	cmp	r3, r7
 800b540:	460d      	mov	r5, r1
 800b542:	d9f4      	bls.n	800b52e <_printf_i+0x112>
 800b544:	2b08      	cmp	r3, #8
 800b546:	d10b      	bne.n	800b560 <_printf_i+0x144>
 800b548:	6823      	ldr	r3, [r4, #0]
 800b54a:	07df      	lsls	r7, r3, #31
 800b54c:	d508      	bpl.n	800b560 <_printf_i+0x144>
 800b54e:	6923      	ldr	r3, [r4, #16]
 800b550:	6861      	ldr	r1, [r4, #4]
 800b552:	4299      	cmp	r1, r3
 800b554:	bfde      	ittt	le
 800b556:	2330      	movle	r3, #48	@ 0x30
 800b558:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b55c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b560:	1b92      	subs	r2, r2, r6
 800b562:	6122      	str	r2, [r4, #16]
 800b564:	f8cd a000 	str.w	sl, [sp]
 800b568:	464b      	mov	r3, r9
 800b56a:	aa03      	add	r2, sp, #12
 800b56c:	4621      	mov	r1, r4
 800b56e:	4640      	mov	r0, r8
 800b570:	f7ff fee6 	bl	800b340 <_printf_common>
 800b574:	3001      	adds	r0, #1
 800b576:	d14a      	bne.n	800b60e <_printf_i+0x1f2>
 800b578:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b57c:	b004      	add	sp, #16
 800b57e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b582:	6823      	ldr	r3, [r4, #0]
 800b584:	f043 0320 	orr.w	r3, r3, #32
 800b588:	6023      	str	r3, [r4, #0]
 800b58a:	4833      	ldr	r0, [pc, #204]	@ (800b658 <_printf_i+0x23c>)
 800b58c:	2778      	movs	r7, #120	@ 0x78
 800b58e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b592:	6823      	ldr	r3, [r4, #0]
 800b594:	6831      	ldr	r1, [r6, #0]
 800b596:	061f      	lsls	r7, r3, #24
 800b598:	f851 5b04 	ldr.w	r5, [r1], #4
 800b59c:	d402      	bmi.n	800b5a4 <_printf_i+0x188>
 800b59e:	065f      	lsls	r7, r3, #25
 800b5a0:	bf48      	it	mi
 800b5a2:	b2ad      	uxthmi	r5, r5
 800b5a4:	6031      	str	r1, [r6, #0]
 800b5a6:	07d9      	lsls	r1, r3, #31
 800b5a8:	bf44      	itt	mi
 800b5aa:	f043 0320 	orrmi.w	r3, r3, #32
 800b5ae:	6023      	strmi	r3, [r4, #0]
 800b5b0:	b11d      	cbz	r5, 800b5ba <_printf_i+0x19e>
 800b5b2:	2310      	movs	r3, #16
 800b5b4:	e7ac      	b.n	800b510 <_printf_i+0xf4>
 800b5b6:	4827      	ldr	r0, [pc, #156]	@ (800b654 <_printf_i+0x238>)
 800b5b8:	e7e9      	b.n	800b58e <_printf_i+0x172>
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	f023 0320 	bic.w	r3, r3, #32
 800b5c0:	6023      	str	r3, [r4, #0]
 800b5c2:	e7f6      	b.n	800b5b2 <_printf_i+0x196>
 800b5c4:	4616      	mov	r6, r2
 800b5c6:	e7bd      	b.n	800b544 <_printf_i+0x128>
 800b5c8:	6833      	ldr	r3, [r6, #0]
 800b5ca:	6825      	ldr	r5, [r4, #0]
 800b5cc:	6961      	ldr	r1, [r4, #20]
 800b5ce:	1d18      	adds	r0, r3, #4
 800b5d0:	6030      	str	r0, [r6, #0]
 800b5d2:	062e      	lsls	r6, r5, #24
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	d501      	bpl.n	800b5dc <_printf_i+0x1c0>
 800b5d8:	6019      	str	r1, [r3, #0]
 800b5da:	e002      	b.n	800b5e2 <_printf_i+0x1c6>
 800b5dc:	0668      	lsls	r0, r5, #25
 800b5de:	d5fb      	bpl.n	800b5d8 <_printf_i+0x1bc>
 800b5e0:	8019      	strh	r1, [r3, #0]
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	6123      	str	r3, [r4, #16]
 800b5e6:	4616      	mov	r6, r2
 800b5e8:	e7bc      	b.n	800b564 <_printf_i+0x148>
 800b5ea:	6833      	ldr	r3, [r6, #0]
 800b5ec:	1d1a      	adds	r2, r3, #4
 800b5ee:	6032      	str	r2, [r6, #0]
 800b5f0:	681e      	ldr	r6, [r3, #0]
 800b5f2:	6862      	ldr	r2, [r4, #4]
 800b5f4:	2100      	movs	r1, #0
 800b5f6:	4630      	mov	r0, r6
 800b5f8:	f7f4 fdfa 	bl	80001f0 <memchr>
 800b5fc:	b108      	cbz	r0, 800b602 <_printf_i+0x1e6>
 800b5fe:	1b80      	subs	r0, r0, r6
 800b600:	6060      	str	r0, [r4, #4]
 800b602:	6863      	ldr	r3, [r4, #4]
 800b604:	6123      	str	r3, [r4, #16]
 800b606:	2300      	movs	r3, #0
 800b608:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b60c:	e7aa      	b.n	800b564 <_printf_i+0x148>
 800b60e:	6923      	ldr	r3, [r4, #16]
 800b610:	4632      	mov	r2, r6
 800b612:	4649      	mov	r1, r9
 800b614:	4640      	mov	r0, r8
 800b616:	47d0      	blx	sl
 800b618:	3001      	adds	r0, #1
 800b61a:	d0ad      	beq.n	800b578 <_printf_i+0x15c>
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	079b      	lsls	r3, r3, #30
 800b620:	d413      	bmi.n	800b64a <_printf_i+0x22e>
 800b622:	68e0      	ldr	r0, [r4, #12]
 800b624:	9b03      	ldr	r3, [sp, #12]
 800b626:	4298      	cmp	r0, r3
 800b628:	bfb8      	it	lt
 800b62a:	4618      	movlt	r0, r3
 800b62c:	e7a6      	b.n	800b57c <_printf_i+0x160>
 800b62e:	2301      	movs	r3, #1
 800b630:	4632      	mov	r2, r6
 800b632:	4649      	mov	r1, r9
 800b634:	4640      	mov	r0, r8
 800b636:	47d0      	blx	sl
 800b638:	3001      	adds	r0, #1
 800b63a:	d09d      	beq.n	800b578 <_printf_i+0x15c>
 800b63c:	3501      	adds	r5, #1
 800b63e:	68e3      	ldr	r3, [r4, #12]
 800b640:	9903      	ldr	r1, [sp, #12]
 800b642:	1a5b      	subs	r3, r3, r1
 800b644:	42ab      	cmp	r3, r5
 800b646:	dcf2      	bgt.n	800b62e <_printf_i+0x212>
 800b648:	e7eb      	b.n	800b622 <_printf_i+0x206>
 800b64a:	2500      	movs	r5, #0
 800b64c:	f104 0619 	add.w	r6, r4, #25
 800b650:	e7f5      	b.n	800b63e <_printf_i+0x222>
 800b652:	bf00      	nop
 800b654:	0800cab1 	.word	0x0800cab1
 800b658:	0800cac2 	.word	0x0800cac2

0800b65c <memmove>:
 800b65c:	4288      	cmp	r0, r1
 800b65e:	b510      	push	{r4, lr}
 800b660:	eb01 0402 	add.w	r4, r1, r2
 800b664:	d902      	bls.n	800b66c <memmove+0x10>
 800b666:	4284      	cmp	r4, r0
 800b668:	4623      	mov	r3, r4
 800b66a:	d807      	bhi.n	800b67c <memmove+0x20>
 800b66c:	1e43      	subs	r3, r0, #1
 800b66e:	42a1      	cmp	r1, r4
 800b670:	d008      	beq.n	800b684 <memmove+0x28>
 800b672:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b676:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b67a:	e7f8      	b.n	800b66e <memmove+0x12>
 800b67c:	4402      	add	r2, r0
 800b67e:	4601      	mov	r1, r0
 800b680:	428a      	cmp	r2, r1
 800b682:	d100      	bne.n	800b686 <memmove+0x2a>
 800b684:	bd10      	pop	{r4, pc}
 800b686:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b68a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b68e:	e7f7      	b.n	800b680 <memmove+0x24>

0800b690 <_sbrk_r>:
 800b690:	b538      	push	{r3, r4, r5, lr}
 800b692:	4d06      	ldr	r5, [pc, #24]	@ (800b6ac <_sbrk_r+0x1c>)
 800b694:	2300      	movs	r3, #0
 800b696:	4604      	mov	r4, r0
 800b698:	4608      	mov	r0, r1
 800b69a:	602b      	str	r3, [r5, #0]
 800b69c:	f000 f83e 	bl	800b71c <_sbrk>
 800b6a0:	1c43      	adds	r3, r0, #1
 800b6a2:	d102      	bne.n	800b6aa <_sbrk_r+0x1a>
 800b6a4:	682b      	ldr	r3, [r5, #0]
 800b6a6:	b103      	cbz	r3, 800b6aa <_sbrk_r+0x1a>
 800b6a8:	6023      	str	r3, [r4, #0]
 800b6aa:	bd38      	pop	{r3, r4, r5, pc}
 800b6ac:	20002798 	.word	0x20002798

0800b6b0 <_realloc_r>:
 800b6b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6b4:	4680      	mov	r8, r0
 800b6b6:	4615      	mov	r5, r2
 800b6b8:	460c      	mov	r4, r1
 800b6ba:	b921      	cbnz	r1, 800b6c6 <_realloc_r+0x16>
 800b6bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6c0:	4611      	mov	r1, r2
 800b6c2:	f7ff bc59 	b.w	800af78 <_malloc_r>
 800b6c6:	b92a      	cbnz	r2, 800b6d4 <_realloc_r+0x24>
 800b6c8:	f7ff fbea 	bl	800aea0 <_free_r>
 800b6cc:	2400      	movs	r4, #0
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6d4:	f000 f81a 	bl	800b70c <_malloc_usable_size_r>
 800b6d8:	4285      	cmp	r5, r0
 800b6da:	4606      	mov	r6, r0
 800b6dc:	d802      	bhi.n	800b6e4 <_realloc_r+0x34>
 800b6de:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b6e2:	d8f4      	bhi.n	800b6ce <_realloc_r+0x1e>
 800b6e4:	4629      	mov	r1, r5
 800b6e6:	4640      	mov	r0, r8
 800b6e8:	f7ff fc46 	bl	800af78 <_malloc_r>
 800b6ec:	4607      	mov	r7, r0
 800b6ee:	2800      	cmp	r0, #0
 800b6f0:	d0ec      	beq.n	800b6cc <_realloc_r+0x1c>
 800b6f2:	42b5      	cmp	r5, r6
 800b6f4:	462a      	mov	r2, r5
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	bf28      	it	cs
 800b6fa:	4632      	movcs	r2, r6
 800b6fc:	f7ff fbc2 	bl	800ae84 <memcpy>
 800b700:	4621      	mov	r1, r4
 800b702:	4640      	mov	r0, r8
 800b704:	f7ff fbcc 	bl	800aea0 <_free_r>
 800b708:	463c      	mov	r4, r7
 800b70a:	e7e0      	b.n	800b6ce <_realloc_r+0x1e>

0800b70c <_malloc_usable_size_r>:
 800b70c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b710:	1f18      	subs	r0, r3, #4
 800b712:	2b00      	cmp	r3, #0
 800b714:	bfbc      	itt	lt
 800b716:	580b      	ldrlt	r3, [r1, r0]
 800b718:	18c0      	addlt	r0, r0, r3
 800b71a:	4770      	bx	lr

0800b71c <_sbrk>:
 800b71c:	4a04      	ldr	r2, [pc, #16]	@ (800b730 <_sbrk+0x14>)
 800b71e:	6811      	ldr	r1, [r2, #0]
 800b720:	4603      	mov	r3, r0
 800b722:	b909      	cbnz	r1, 800b728 <_sbrk+0xc>
 800b724:	4903      	ldr	r1, [pc, #12]	@ (800b734 <_sbrk+0x18>)
 800b726:	6011      	str	r1, [r2, #0]
 800b728:	6810      	ldr	r0, [r2, #0]
 800b72a:	4403      	add	r3, r0
 800b72c:	6013      	str	r3, [r2, #0]
 800b72e:	4770      	bx	lr
 800b730:	200027a8 	.word	0x200027a8
 800b734:	200027b0 	.word	0x200027b0

0800b738 <_init>:
 800b738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b73a:	bf00      	nop
 800b73c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b73e:	bc08      	pop	{r3}
 800b740:	469e      	mov	lr, r3
 800b742:	4770      	bx	lr

0800b744 <_fini>:
 800b744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b746:	bf00      	nop
 800b748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b74a:	bc08      	pop	{r3}
 800b74c:	469e      	mov	lr, r3
 800b74e:	4770      	bx	lr
