/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 * Copyright (c) 2020 XiaoMi, Inc. All rights reserved.
 */

#ifndef _PANEL_N11A_42_02_0A_DSC_VDO_H_
#define _PANEL_N11A_42_02_0A_DSC_VDO_H_

#include <drm/drm_panel.h>
#include <drm/drm_modes.h>
#include <drm/mediatek_drm.h>
#include "mi_panel_ext.h"
#include "mi_dsi_panel_count.h"


#define REGFLAG_CMD			0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE    	0xFFFD
#define REGFLAG_RESET_LOW		0xFFFE
#define REGFLAG_RESET_HIGH		0xFFFF
#define DATA_RATE			1100

#define FRAME_WIDTH			(1220)
#define FRAME_HEIGHT			(2712)

#define DSC_ENABLE                  1
#define DSC_VER                     17
#define DSC_SLICE_MODE              1
#define DSC_RGB_SWAP                0
#define DSC_DSC_CFG                 40
#define DSC_RCT_ON                  1
#define DSC_BIT_PER_CHANNEL         10
#define DSC_DSC_LINE_BUF_DEPTH      11
#define DSC_BP_ENABLE               1
#define DSC_BIT_PER_PIXEL           128
#define DSC_SLICE_HEIGHT            12
#define DSC_SLICE_WIDTH             610
#define DSC_CHUNK_SIZE              610
#define DSC_XMIT_DELAY              512
#define DSC_DEC_DELAY               562
#define DSC_SCALE_VALUE             32
#define DSC_INCREMENT_INTERVAL      305
#define DSC_DECREMENT_INTERVAL      8
#define DSC_LINE_BPG_OFFSET         12
#define DSC_NFL_BPG_OFFSET          2235
#define DSC_SLICE_BPG_OFFSET        1915
#define DSC_INITIAL_OFFSET          6144
#define DSC_FINAL_OFFSET            4336
#define DSC_FLATNESS_MINQP          7
#define DSC_FLATNESS_MAXQP          16
#define DSC_RC_MODEL_SIZE           8192
#define DSC_RC_EDGE_FACTOR          6
#define DSC_RC_QUANT_INCR_LIMIT0    15
#define DSC_RC_QUANT_INCR_LIMIT1    15
#define DSC_RC_TGT_OFFSET_HI        3
#define DSC_RC_TGT_OFFSET_LO        3

#define MAX_BRIGHTNESS_CLONE	16383
#define FACTORY_MAX_BRIGHTNESS	8191
#define NORMAL_HW_BRIGHTNESS	2047

#define PHYSICAL_WIDTH              69540
#define PHYSICAL_HEIGHT             154584

/* Set delay of Vsync */
/* Send VSYNC after the lines following frame done */
#define PREFETCH_TIME          (0)


// Notice start
// when modifying the initial code should modify it.
#define FPS_INIT_INDEX 54
#define TEMP_INDEX 58
// Notice end

#define TEMP_INDEX1_36 0x01
#define TEMP_INDEX2_32 0x20
#define TEMP_INDEX3_28 0x40
#define TEMP_INDEX4_off 0x80


static atomic_t doze_enable = ATOMIC_INIT(0);
static const int panel_id = PANEL_1ST;
static const int doze_hbm_dbv_level = 242;
static const int doze_lbm_dbv_level = 20;
static int current_fps = 120;
static struct lcm *panel_ctx;
static struct drm_panel * this_panel = NULL;
static int normal_max_bl = 2047;
static unsigned int last_non_zero_bl_level = 511;
static int PEAK_HDR_BL_LEVEL = 4094;
static int PEAK_MAX_BL_LEVEL = 4095;
static char oled_wp_cmdline[18] = {0};
static const char *panel_name = "panel_name=dsi_n11a_42_02_0a_dsc_vdo";
static char oled_lhbm_cmdline[80] = {0};
static bool lhbm_w1200_update_flag = true;
static bool lhbm_w200_update_flag = true;
static bool lhbm_g500_update_flag = true;
static bool lhbm_w1200_readbackdone;
static bool lhbm_w200_readbackdone;
static bool lhbm_g500_readbackdone;
struct LHBM_WHITEBUF {
	unsigned char lhbm_1200[6];
	unsigned char lhbm_200[6];
	unsigned char lhbm_500[6];
};
static struct LHBM_WHITEBUF lhbm_whitebuf;

enum lhbm_cmd_type {
	TYPE_WHITE_1200 = 0,
	TYPE_WHITE_200,
	TYPE_GREEN_500,
	TYPE_LHBM_OFF,
	TYPE_HLPM_W1200,
	TYPE_HLPM_W200,
	TYPE_HLPM_G500,
	TYPE_HLPM_OFF,
	TYPE_MAX
};

struct drm_display_mode *get_mode_by_id(struct drm_connector *connector,
	unsigned int mode);

#define lcm_dcs_write_seq(ctx, seq...) \
({\
	const u8 d[] = { seq };\
	BUILD_BUG_ON_MSG(ARRAY_SIZE(d) > 64, "DCS sequence too big for stack");\
	lcm_dcs_write(ctx, d, ARRAY_SIZE(d));\
})

#define lcm_dcs_write_seq_static(ctx, seq...) \
({\
	static const u8 d[] = { seq };\
	lcm_dcs_write(ctx, d, ARRAY_SIZE(d));\
})


#define FHD_FRAME_WIDTH    (1220)
#define FHD_FRAME_HEIGHT   (2712)

#define FHD_HFP_120            (52)
#define FHD_HSA_120            (6)
#define FHD_HBP_120            (6)
#define FHD_HTOTAL_120         (FHD_FRAME_WIDTH + FHD_HFP_120 + FHD_HSA_120 + FHD_HBP_120)

#define FHD_VFP_120            (52)
#define FHD_VSA_120            (4)
#define FHD_VBP_120            (16)
#define FHD_VTOTAL_120         (FHD_FRAME_HEIGHT + FHD_VFP_120 + FHD_VSA_120 + FHD_VBP_120)

#define FHD_HFP_90            (52)
#define FHD_HSA_90            (6)
#define FHD_HBP_90            (6)
#define FHD_HTOTAL_90         (FHD_FRAME_WIDTH + FHD_HFP_90 + FHD_HSA_90 + FHD_HBP_90)

#define FHD_VFP_90            (988)
#define FHD_VSA_90            (4)
#define FHD_VBP_90            (16)
#define FHD_VTOTAL_90         (FHD_FRAME_HEIGHT + FHD_VFP_90 + FHD_VSA_90 + FHD_VBP_90)

#define FHD_HFP_60            (52)
#define FHD_HSA_60            (6)
#define FHD_HBP_60            (6)
#define FHD_HTOTAL_60         (FHD_FRAME_WIDTH + FHD_HFP_60 + FHD_HSA_60 + FHD_HBP_60)

#define FHD_VFP_60            (2836)
#define FHD_VSA_60            (4)
#define FHD_VBP_60            (16)
#define FHD_VTOTAL_60         (FHD_FRAME_HEIGHT + FHD_VFP_60 + FHD_VSA_60 + FHD_VBP_60)

#define FHD_HFP_30            (1700)
#define FHD_HSA_30            (6)
#define FHD_HBP_30            (6)
#define FHD_HTOTAL_30         (FHD_FRAME_WIDTH + FHD_HFP_30 + FHD_HSA_30 + FHD_HBP_30)

#define FHD_VFP_30            (52)
#define FHD_VSA_30            (4)
#define FHD_VBP_30            (16)
#define FHD_VTOTAL_30         (FHD_FRAME_HEIGHT + FHD_VFP_30 + FHD_VSA_30 + FHD_VBP_30)

#define FHD_FRAME_TOTAL_120    (FHD_HTOTAL_120 * FHD_VTOTAL_120)
#define FHD_FRAME_TOTAL_90    (FHD_HTOTAL_90 * FHD_VTOTAL_90)
#define FHD_FRAME_TOTAL_60    (FHD_HTOTAL_60 * FHD_VTOTAL_60)
#define FHD_FRAME_TOTAL_30    (FHD_HTOTAL_30 * FHD_VTOTAL_30)

#define FHD_VREFRESH_120   (120)
#define FHD_VREFRESH_90    (90)
#define FHD_VREFRESH_60    (60)
#define FHD_VREFRESH_30    (30)

#define FHD_CLK_120_X10    ((FHD_FRAME_TOTAL_120 * FHD_VREFRESH_120) / 100)
#define FHD_CLK_90_X10     ((FHD_FRAME_TOTAL_90 * FHD_VREFRESH_90) / 100)
#define FHD_CLK_60_X10     ((FHD_FRAME_TOTAL_60 * FHD_VREFRESH_60) / 100)
#define FHD_CLK_30_X10     ((FHD_FRAME_TOTAL_30 * FHD_VREFRESH_30) / 100)

#define FHD_CLK_120		(((FHD_CLK_120_X10 % 10) != 0) ?             \
			(FHD_CLK_120_X10 / 10 + 1) : (FHD_CLK_120_X10 / 10))
#define FHD_CLK_90		(((FHD_CLK_90_X10 % 10) != 0) ?              \
			(FHD_CLK_90_X10 / 10 + 1) : (FHD_CLK_90_X10 / 10))
#define FHD_CLK_60		(((FHD_CLK_60_X10 % 10) != 0) ?              \
			(FHD_CLK_60_X10 / 10 + 1) : (FHD_CLK_60_X10 / 10))
#define FHD_CLK_30		(((FHD_CLK_30_X10 % 10) != 0) ?              \
			(FHD_CLK_30_X10 / 10 + 1) : (FHD_CLK_30_X10 / 10))

static const struct drm_display_mode mode_120hz = {
	.clock = FHD_CLK_120,
	.hdisplay = FHD_FRAME_WIDTH,
	.hsync_start = FHD_FRAME_WIDTH + FHD_HFP_120,							//HFP
	.hsync_end = FHD_FRAME_WIDTH + FHD_HFP_120 + FHD_HSA_120,					//HSA
	.htotal = FHD_FRAME_WIDTH + FHD_HFP_120 + FHD_HSA_120 + FHD_HBP_120,		//HBP
	.vdisplay = FHD_FRAME_HEIGHT,
	.vsync_start = FHD_FRAME_HEIGHT + FHD_VFP_120,							//VFP
	.vsync_end = FHD_FRAME_HEIGHT + FHD_VFP_120 + FHD_VSA_120,				//VSA
	.vtotal = FHD_FRAME_HEIGHT + FHD_VFP_120 + FHD_VSA_120 + FHD_VBP_120,		//VBP
};

static const struct drm_display_mode mode_90hz = {
	.clock = FHD_CLK_90,
	.hdisplay = FHD_FRAME_WIDTH,
	.hsync_start = FHD_FRAME_WIDTH + FHD_HFP_90,								//HFP
	.hsync_end = FHD_FRAME_WIDTH + FHD_HFP_90 + FHD_HSA_90,						//HSA
	.htotal = FHD_FRAME_WIDTH + FHD_HFP_90 + FHD_HSA_90 + FHD_HBP_90,			//HBP
	.vdisplay = FHD_FRAME_HEIGHT,
	.vsync_start = FHD_FRAME_HEIGHT + FHD_VFP_90,								//VFP
	.vsync_end = FHD_FRAME_HEIGHT + FHD_VFP_90 + FHD_VSA_90,					//VSA
	.vtotal = FHD_FRAME_HEIGHT + FHD_VFP_90 + FHD_VSA_90 + FHD_VBP_90,			//VBP
};

static const struct drm_display_mode mode_60hz = {
	.clock = FHD_CLK_60,
	.hdisplay = FHD_FRAME_WIDTH,
	.hsync_start = FHD_FRAME_WIDTH + FHD_HFP_60,								//HFP
	.hsync_end = FHD_FRAME_WIDTH + FHD_HFP_60 + FHD_HSA_60,						//HSA
	.htotal = FHD_FRAME_WIDTH + FHD_HFP_60 + FHD_HSA_60 + FHD_HBP_60,			//HBP
	.vdisplay = FHD_FRAME_HEIGHT,
	.vsync_start = FHD_FRAME_HEIGHT + FHD_VFP_60,								//VFP
	.vsync_end = FHD_FRAME_HEIGHT + FHD_VFP_60 + FHD_VSA_60,					//VSA
	.vtotal = FHD_FRAME_HEIGHT + FHD_VFP_60 + FHD_VSA_60 + FHD_VBP_60,			//VBP
};

static const struct drm_display_mode mode_30hz = {
	.clock = FHD_CLK_30,
	.hdisplay = FHD_FRAME_WIDTH,
	.hsync_start = FHD_FRAME_WIDTH + FHD_HFP_30,								//HFP
	.hsync_end = FHD_FRAME_WIDTH + FHD_HFP_30 + FHD_HSA_30,						//HSA
	.htotal = FHD_FRAME_WIDTH + FHD_HFP_30 + FHD_HSA_30 + FHD_HBP_30,			//HBP
	.vdisplay = FHD_FRAME_HEIGHT,
	.vsync_start = FHD_FRAME_HEIGHT + FHD_VFP_30,								//VFP
	.vsync_end = FHD_FRAME_HEIGHT + FHD_VFP_30 + FHD_VSA_30,					//VSA
	.vtotal = FHD_FRAME_HEIGHT + FHD_VFP_30 + FHD_VSA_30 + FHD_VBP_30,			//VBP
};

/* Attention
 *  1."FPS_INIT_INDEX" is related to switch frame rate,when modifying the initial code should modify it.
 *  2."TEMP_INDEX"  is related to 3D Lut temperature compensation,when modifying the initial code should modify it.
 *  owner: chenyuan8@xiaomi.com
 *  date: 2023/09/11
 *  changeId: 3341299
 */

static struct LCM_setting_table init_setting_vdo[] = {
	/*cmd2 page 0*/
	{0xF0, 5,  {0x55,0xAA,0x52,0x08,0x00} },
	/*FPR_MODE = 0, */
	{0xDF, 1,  {0x09} },
	{0x6F, 1,  {0x01} },
	{0xDF, 1,  {0x40} },
	{0x6F, 1,  {0x31} },
	/*FPR_GMA_SEL[3:0] = 0, */
	{0xDF, 2,  {0x00,0x1A} },
	{0x6F, 1,  {0x34} },
	/*FPR_ELVSS[7:0] */
	{0xDF, 1,  {0x2F} },
	{0x6F, 1,  {0x2D} },
	/*FR1_Lut_SEL[3:0] */
	{0xC0, 5,  {0x00,0x32,0x00,0x04,0x50} },
	{0x6F, 1,  {0x01} },
	/*FR0_Lut_SEL[3:0]*/
	{0xC7, 1,  {0x01} },
	/*cmd2 page 1*/
	{0xF0, 5,  {0x55,0xAA,0x52,0x08,0x01} },
	{0x6F, 1,  {0x2A} },

	/*FPR_VINITN1_EN = 1*/
	{0xB9, 1,  {0x10} },
	{0x6F, 1,  {0x0C} },
	/*FPR_VINITN1*/
	{0xB9, 1,  {0x1A} },
	/*VINIT1_00~22TA[7:0]*/
	{0x6F, 1,  {0x05} },
	{0xBB, 1,  {0xA2} },
	/*VINIT1_00~22TB[7:0]*/
	{0x6F, 1,  {0x1C} },
	{0xBB, 1,  {0xA2} },
	/*cmd2 page 8*/
	{0xF0, 5,  {0x55,0xAA,0x52,0x08,0x08} },
	{0x6F, 1,  {0xCE} },
	/*dimming on*/
	{0xBC, 1,  {0x01} },
	{0x6F, 1,  {0xCF} },
	/*dimming time*/
	{0xBC, 8,  {0x00,0x88,0x00,0xB6,0x01,0x11,0x00,0x44} },
	/*VDC gamma conversion enable*/
	{0xBE, 1,  {0x03} },
	{0x6F, 1,  {0x0C} },
	/*VDC preset*/
	{0xE9, 8,  {0x1D,0x36,0x0F,0xD6,0x1C,0x51,0x0F,0xAB} },
	/*FPR_ALPHA_DBV_TH*/
	{0x88, 5,  {0x81,0x02,0x61,0x09,0x85} },

	/*cmd3 page 0*/
	{0xFF, 4,  {0xAA,0x55,0xA5,0x80} },
	/*SD Optimize*/
	{0x6F, 1,  {0x2A} },
	{0xF4, 1,  {0x08} },
	{0x6F, 1,  {0x46} },
	{0xF4, 2,  {0x07,0x09} },
	{0x6F, 1,  {0x4A} },
	{0xF4, 2,  {0x08,0x0A} },
	{0x6F, 1,  {0x56} },
	{0xF4, 2,  {0x44,0x44} },
	/*cmd3 page 1*/
	{0xFF, 4,  {0xAA,0x55,0xA5,0x81} },
	/*hs_drop_detect_en = 1, hs_drop_detect_period[2:0] = 4*/
	{0x6F, 1,  {0x3C} },
	{0xF5, 1,  {0x84} },
	{0x17, 1,  {0x03} },
	/*Video mode AOD setting*/
	{0x71, 1,  {0x00} },
	{0x8D, 8,  {0x00,0x00,0x04,0xC3,0x00,0x00,0x0A,0x97} },
	/*colum*/
	{0x2A, 4,  {0x00,0x00,0x04,0xC3} },
	/*Row*/
	{0x2B, 4,  {0x00,0x00,0x0A,0x97} },
	/*Vesa Decode emable*/
	{0x90, 2,  {0x03,0x43} },
	/*Dsc setting*/
	{0x91,18,  {0xAB,0x28,0x00,0x0C,0xC2,0x00,0x02,0x32,0x01,0x31,0x00,0x08,0x08,0xBB,0x07,0x7B,0x10,0xF0} },
	/*VBP&VFP*/
	{0x3B, 12,  {0x00,0x14,0x00,0x34,0x00,0x14,0x03,0xDC,0x00,0x14,0x0B,0x14} },
	{0x6F, 1,  {0x10} },
	/*IDLE VBP & VFP*/
	{0x3B, 4,  {0x00,0x14,0x00,0x34} },
	/*TE on*/
	{0x35, 1,  {0x00} },
	/*Brightness Control*/
	{0x53, 1, {0x20}},
	/*60hz*/
	{0x2F, 1,  {0x02} },
	/*Gir on*/
	{0x5F, 2,  {0x00,0x40} },
	/*Aod mode*/
	{0x6F, 1,  {0x04} },
	{0x51, 2,  {0x00,0x00} },
	/* 3D LUT OFF */
	{0x57, 1, {0x00}},

	/*open esd detect*/
	{0xF0, 5,  {0x55,0xAA,0x52,0x08,0x00} },
	{0xBE, 2,  {0x47,0x45} },
	/*normal high,active low*/
	{0x6F, 1,  {0x05} },
	{0xBE, 1,  {0xA8} },
	{0x6F, 1,  {0x19} },
	{0xBE, 4,  {0x10,0x91,0x00,0xAB} },
	{0x6F, 1,  {0x0D} },
	{0xD8, 1,  {0x02} },

	{0xF0, 5,  {0x55,0xAA,0x52,0x08,0x00} },
	//TIA_FSET0,VBP_FSET0,VFP_FSET0 (120Hz)
	{0x6F, 1,  {0x00} },
	{0xBA, 7,  {0x00,0x51,0x00,0x1D,0xC0,0x2B,0x10} },
	//TIA_FSET1,VBP_FSET1,VFP_FSET1 (90Hz)
	{0x6F, 1,  {0x07} },
	{0xBA, 7,  {0x00,0x51,0x00,0x1D,0x03,0xD3,0x10} },
	//VBP_FSET2,VFP_FSET2(60Hz)
	{0x6F, 1,  {0x10} },
	{0xBA, 4,  {0x00,0x1D,0x00,0x2B} },
	//TIB_IDLE,VBP_IDLE,VFP_IDLE
	{0xBB, 7,  {0x00,0x51,0x00,0x1D,0x00,0x2B,0x70} },
	//EM_DT_00~22_FSET0[13:0]
	{0xB4, 2,  {0x0A,0xE0} },
	//EM_DT_00~22_FSET1[13:0]
	{0x6F, 1,  {0x2E} },
	{0xB4, 2,  {0x0E,0x88} },
	//IDLE_EM_DT_0~4[13:0]
	{0x6F, 1,  {0xB8} },
	{0xB4, 2,  {0x0A,0xE0} },
	//unit_line
	{0x6F, 1,  {0x13} },
	{0xC0, 2,  {0x00,0xAE} },
	//Vtotal_line
	{0x6F, 1,  {0x67} },
	{0xC0, 6,  {0x0A,0xE0,0x0E,0x88,0x15,0xC0} },

	//LVDT ON
	{0xF0, 5,  {0x55,0xAA,0x52,0x08,0x01} },
	{0x6F, 1,  {0x03} },
	{0xC7, 1,  {0xC7} },

    //open tp-hsync & vsync
	{0xF0, 5, {0x55,0xAA,0x52,0x08,0x00} },
	{0x6F, 1,  {0x02} },
	{0xBE, 1,  {0x4C,0x4B} },
	{0xF0, 5, {0x55,0xAA,0x52,0x08,0x01} },
	{0xD1, 3,  {0x07,0x04,0x04} },
	{0x6F, 1,  {0x08} },
	{0xD1, 1,  {0x01} },
	{0x6F, 1,  {0x0B} },
	{0xD1, 1,  {0x01} },

	{0x11, 0,  {} },
	{REGFLAG_DELAY, 85, {} },
	{0x29, 0, {} },

	/*gain*/
	{0xF0, 5, {0x55,0xAA,0x52,0x08,0x04} },
	{0xCB, 1, {0x66}},
	/*dbv0 8h*/
	{0xDD, 5, {0x05,0x08,0x1F,0x3E,0x9B} },
	{0x6F, 1, {0x05}},
	/*dbv1 62h*/
	{0xDD, 5, {0x05,0x08,0x1F,0x3E,0x9B} },
	{0x6F, 1, {0x0A}},
	/*dbv2 147h*/
	{0xDD, 5, {0x05,0x08,0x1F,0x3E,0x9B} },
	{0x6F, 1, {0x0F}},
	/*dbv3 4A3h*/
	{0xDD, 5, {0x05,0x08,0x1F,0x3E,0x9B} },
	{0x6F, 1, {0x14}},
	/*dbv4 7FFh*/
	{0xDD, 5, {0x05,0x08,0x1F,0x3E,0x9B} },
	{0x6F, 1, {0x19}},
	/*dbv5 FFF*/
	{0xDD, 5, {0x05,0x08,0x1F,0x3E,0x9B} },
	/*LUT1 120HZ*/
	{0x6F, 1, {0x5A}},
	{0xD2, 6, {0x10,0x10,0x10,0x10,0x10,0x14} },
	{0x6F, 1, {0x60}},
	{0xD2, 6, {0x10,0x10,0x10,0x10,0x10,0x0C} },
	{0x6F, 1, {0x66}},
	{0xD2, 6, {0x12,0x12,0x12,0x12,0x12,0x0C} },
	{0x6F, 1, {0x6C}},
	{0xD2, 6, {0x12,0x12,0x12,0x12,0x12,0x0A} },
	{0x6F, 1, {0x72}},
	{0xD2, 6, {0x12,0x12,0x12,0x12,0x12,0x08} },

	{0x6F, 1, {0x78}},
	{0xD2, 6, {0x28,0x28,0x28,0x28,0x28,0x14} },
	{0x6F, 1, {0x7E}},
	{0xD2, 6, {0x1A,0x1A,0x1A,0x1A,0x1A,0x10} },
	{0x6F, 1, {0x84}},
	{0xD2, 6, {0x1A,0x1A,0x1A,0x1A,0x1A,0x10} },
	{0x6F, 1, {0x8A}},
	{0xD2, 6, {0x1A,0x1A,0x1A,0x1A,0x1A,0x10} },
	{0x6F, 1, {0x90}},
	{0xD2, 6, {0x1A,0x1A,0x1A,0x1A,0x1A,0x08} },

	{0x6F, 1, {0x96}},
	{0xD2, 6, {0x14,0x14,0x14,0x14,0x14,0x10} },
	{0x6F, 1, {0x9C}},
	{0xD2, 6, {0x14,0x14,0x14,0x14,0x14,0x08} },
	{0x6F, 1, {0xA2}},
	{0xD2, 6, {0x0D,0x0D,0x0D,0x0D,0x0D,0x08} },
	{0x6F, 1, {0xA8}},
	{0xD2, 6, {0x0D,0x0D,0x0D,0x0D,0x0D,0x08} },
	{0x6F, 1, {0xAE}},
	{0xD2, 6, {0x0B,0x0B,0x0B,0x0B,0x0B,0x08} },

	/*3d lut*/
	{0xF0, 5, {0x55,0xAA,0x52,0x08,0x00} },
	{0xE6, 1, {0x80}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x81}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x82}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x83}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x84}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x85}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x86}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x87}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x88}},
	{0x6F, 1, {0xEA}},
	{0xE8, 6, {0x10,0x10,0x20,0x00,0x00,0x00} },
	{0xE6, 1, {0x00}},

	/*video trim*/
	{0xF0, 5, {0x55,0xAA,0x52,0x08,0x01} },
	{0xEA, 1, {0x91}},
	{0x6F, 1, {0x08}},
	{0xEA, 1, {0x46}},
	{0x6F, 1, {0x0B}},
	{0xEA, 1, {0x91}},
	{0x6F, 1, {0x13}},
	{0xEA, 1, {0x70}},
	{0x6F, 1, {0x04}},
	{0xC3, 1, {0x0A}},
	{0x6F, 1, {0x09}},
	{0xC3, 1, {0x0A}},

	{REGFLAG_END_OF_TABLE, 0x00, {}},

};

static struct LCM_setting_table lcm_suspend_setting[] = {
	{0x51, 06, {0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_DELAY, 34, {} },
	{0x28, 0, {} },
	{REGFLAG_DELAY, 10, {} },
	{0x10, 0, {} },
	{REGFLAG_DELAY, 17, {} },
	{REGFLAG_END_OF_TABLE, 0x00, {}},
};

static struct LCM_setting_table lcm_suspend_setting2[] = {
	{REGFLAG_DELAY, 100, {} },
	{REGFLAG_END_OF_TABLE, 0x00, {}},
};

static struct LCM_setting_table gray_3d_lut[] = {
	{0x57, 01, {0x00}},
};

static struct LCM_setting_table mode_120hz_setting_gir_off[] = {
	/* frequency select 120hz */
	{0x2F, 01, {0x00}},
	{0x5F, 02, {0x04, 0x40}},	//gir off
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_120hz_setting_gir_on[] = {
	/* frequency select 120hz */
	{0x2F, 01, {0x00}},
	{0x5F, 02, {0x00, 0x40}},	//gir on
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_90hz_setting_gir_off[] = {
	/* frequency select 90hz */
	{0x2F, 01, {0x01}},
	{0x5F, 02, {0x04, 0x40}},	//gir off
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_90hz_setting_gir_on[] = {
	/* frequency select 90hz */
	{0x2F, 01, {0x01}},
	{0x5F, 02, {0x00, 0x40}},	//gir on
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_60hz_setting_gir_off[] = {
	/* frequency select 60hz */
	{0x2F, 01, {0x02}},
	{0x5F, 02, {0x04, 0x40}},	//gir off
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_60hz_setting_gir_on[] = {
	/* frequency select 60hz */
	{0x2F, 01, {0x02}},
	{0x5F, 02, {0x00, 0x40}},	//gir on
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lhbm_normal_white_1200nit[] = {
	//page7
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x07}},
	{0xC0, 01, {0x87}},    //RCN on
	{0x8B, 01, {0x10}},
	//page0
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x00}},
	//FPR_MODE = 0, FP4_ELVSS_EN = 1, FPR_ELVSS_DELAY = 1
	//0x01@DBV > 2047(FP4_ELVSS_EN = 0)
	{0xDF, 01, {0x09}},
	//FPR_GMA_SEL[3:0] = 0, FPR_DGMA_SET_EN = 1, FPR_DGMA_SET_SEL[3:0] = 11
	{0x6F, 01, {0x31}},
	//0x00,0x0A@DBV > 2047(FPR_DGMA_SET_EN = 0)
	{0xDF, 02, {0x00, 0x1A}},
	//CMD2 Page 8
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x08}},
	{0xB6, 16, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x10}},
	{0xB6, 16, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x20}},
	{0xB6, 14, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x55}},
	{0xB8, 11, {0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x60}},
	{0xB8, 16, {0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x70}},
	{0xB8, 16, {0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x80}},
	{0xB8, 03, {0x00,0x10,0x00}},

	/*1200nit gir on*/
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x02}},
	{0xD1, 06, {0x27,0x04,0x23,0xD0,0x2e,0xD0 }},
	/*FPR_ON*/
	{0xA9, 14, {0x02,0x00,0xB5,0x2C,0x2C,0x00,0x01,0x00,0x87,0x00,0x02,0x25,0x3F,0xF0}},
};

static struct LCM_setting_table lhbm_normal_white_200nit[] = {
	//page7
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x07}},
	{0xC0, 01, {0x87}},    //RCN on
	{0x8B, 01, {0x10}},
	//page0
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x00}},
	//FPR_MODE = 0, FP4_ELVSS_EN = 1, FPR_ELVSS_DELAY = 1
	//0x01@DBV > 2047(FP4_ELVSS_EN = 0)
	{0xDF, 01, {0x09}},
	//FPR_GMA_SEL[3:0] = 0, FPR_DGMA_SET_EN = 1, FPR_DGMA_SET_SEL[3:0] = 11
	{0x6F, 01, {0x31}},
	//0x00,0x0A@DBV > 2047(FPR_DGMA_SET_EN = 0)
	{0xDF, 02, {0x00, 0x1A}},
	//CMD2 Page 8
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x08}},
	{0xB6, 16, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x10}},
	{0xB6, 16, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x20}},
	{0xB6, 14, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x55}},
	{0xB8, 11, {0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x60}},
	{0xB8, 16, {0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x70}},
	{0xB8, 16, {0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x80}},
	{0xB8, 03, {0x00,0x10,0x00}},
	/*200nit gir on*/
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x02}},
	{0xD1, 06, {0x1B,0xBB,0x19,0x7A,0x1F,0x0A}},

	/*FPR_ON*/
	{0xA9, 14, {0x02,0x00,0xB5,0x2C,0x2C,0x00,0x01,0x00,0x87,0x00,0x02,0x25,0X32,0XB1}},
};

static struct LCM_setting_table lhbm_normal_green_500nit[] = {
	//page7
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x07}},
	{0xC0, 01, {0x87}},    //RCN on
	{0x8B, 01, {0x10}},
	//page0
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x00}},
	//FPR_MODE = 0, FP4_ELVSS_EN = 1, FPR_ELVSS_DELAY = 1
	//0x01@DBV > 2047(FP4_ELVSS_EN = 0)
	{0xDF, 01, {0x09}},
	//FPR_GMA_SEL[3:0] = 0, FPR_DGMA_SET_EN = 1, FPR_DGMA_SET_SEL[3:0] = 11
	{0x6F, 01, {0x31}},
	//0x00,0x0A@DBV > 2047(FPR_DGMA_SET_EN = 0)
	{0xDF, 02, {0x00, 0x1A}},
	//CMD2 Page 8
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x08}},
	{0xB6, 16, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x10}},
	{0xB6, 16, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x20}},
	{0xB6, 14, {0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x55}},
	{0xB8, 11, {0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x60}},
	{0xB8, 16, {0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x70}},
	{0xB8, 16, {0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10,0x00,0x10}},
	{0x6F, 01, {0x80}},
	{0xB8, 03, {0x00,0x10,0x00}},
	/*500nit gir on*/
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x02}},
	{0xD1, 06, {0x00,0x00,0x1F,0x98,0x00,0x00 }},
	/*FPR_ON*/
	{0xA9, 14, {0x02,0x00,0xB5,0x2C,0x2C,0x00,0x01,0x00,0x87,0x00,0x02,0x25,0x3F,0xF0}},
};

static struct LCM_setting_table lhbm_off[] = {
	{0x8B, 01, {0x00}},
	//page8
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x08}},
	{0xB6, 16, {0x08,0x0B,0x08,0x0B,0x09,0x13,0x09,0x13,0x09,0x76,0x09,0x76,0x09,0xB8,0x09,0xB8}},
	{0x6F, 01, {0x10}},
	{0xB6, 16, {0x0A,0x23,0x0A,0x23,0x0A,0x44,0x0A,0x44,0x08,0xF2,0x08,0xF2,0x0A,0x65,0x0A,0x65}},
	{0x6F, 01, {0x20}},
	{0xB6, 14, {0x0B,0x8D,0x0B,0x8D,0x0C,0x32,0x0C,0x32,0x0F,0xFF,0x0F,0xFF,0x0F,0xFF}},
	{0x6F, 01, {0x55}},
	{0xB8, 11, {0x1F,0xD0,0x1F,0xD0,0x1C,0x33,0x1C,0x33,0x1B,0x0C,0x1B}},
	{0x6F, 01, {0x60}},
	{0xB8, 16, {0x0C,0x1A,0x54,0x1A,0x54,0x19,0x3E,0x19,0x3E,0x18,0xED,0x18,0xED,0x1C,0x9B,0x1C}},
	{0x6F, 01, {0x70}},
	{0xB8, 16, {0x9B,0x18,0x9E,0x18,0x9E,0x16,0x27,0x16,0x27,0x14,0xFC,0x14,0xFC,0x10,0x00,0x10}},
	{0x6F, 01, {0x80}},
	{0xB8, 03, {0x00,0x10,0x00}},
	{0xA9, 12, {0x02,0x00,0xB5,0x2C,0x2C,0x03,0x01,0x00,0x87,0x00,0x00,0x20}},
};

static struct LCM_setting_table lcm_aod_high_mode[] = {
	{0x5F, 02, {0x00,0x40}},
	{0x51, 06, {0x00,0xF2,0x00,0x00,0x0F,0xFF}},
};
static struct LCM_setting_table lcm_aod_low_mode[] = {
	{0x5F, 02, {0x00,0x40}},
	{0x51, 06, {0x00,0x14,0x00,0x00,0x01,0x55}},
};
/*
static struct LCM_setting_table lcm_aod_high_mode_enter[] = {
	{0x5F, 02, {0x01,0x40}},
	{0x51, 06, {0x00,0xF2,0x00,0x00,0x0F,0xFF}},
	{0x39, 01, {0x00}},
};
static struct LCM_setting_table lcm_aod_low_mode_enter[] = {
	{0x5F, 02, {0x01,0x40}},
	{0x51, 06, {0x00,0x14,0x00,0x00,0x01,0x55}},
	{0x39, 01, {0x00}},
};
*/

//static struct LCM_setting_table lcm_aod_mode_exit[] = {
//	{0x38, 01, {0x00}},
//};

static unsigned int rc_buf_thresh[14] = {896, 1792, 2688, 3584, 4480, 5376, 6272, 6720, 7168, 7616, 7744, 7872, 8000, 8064};
static unsigned int range_min_qp[15] = {0, 4, 5, 5, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 17};
static unsigned int range_max_qp[15] = {8, 8, 9, 10, 11, 11, 11, 12, 13, 14, 15, 16, 17, 17, 19};
static int range_bpg_ofs[15] = {2, 0, 0, -2, -4, -6, -8, -8, -8, -10, -10, -12, -12, -12, -12};

#endif // end of _PANEL_N11A_42_02_0A_DSC_VDO_H_
