<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p67" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_67{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_67{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_67{left:152px;bottom:1083px;letter-spacing:0.05px;word-spacing:2.9px;}
#t4_67{left:152px;bottom:1065px;letter-spacing:0.1px;word-spacing:1.64px;}
#t5_67{left:110px;bottom:1028px;letter-spacing:-0.14px;word-spacing:1.81px;}
#t6_67{left:110px;bottom:1007px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t7_67{left:152px;bottom:963px;letter-spacing:-0.02px;word-spacing:1.25px;}
#t8_67{left:152px;bottom:944px;letter-spacing:-0.03px;word-spacing:1.94px;}
#t9_67{left:152px;bottom:926px;letter-spacing:0.01px;word-spacing:1.82px;}
#ta_67{left:110px;bottom:890px;letter-spacing:-0.19px;word-spacing:1.83px;}
#tb_67{left:600px;bottom:890px;letter-spacing:-0.15px;}
#tc_67{left:628px;bottom:890px;letter-spacing:-0.12px;word-spacing:1.7px;}
#td_67{left:110px;bottom:869px;letter-spacing:-0.16px;word-spacing:0.61px;}
#te_67{left:110px;bottom:848px;letter-spacing:-0.14px;word-spacing:0.55px;}
#tf_67{left:110px;bottom:828px;letter-spacing:-0.11px;word-spacing:2.55px;}
#tg_67{left:253px;bottom:828px;letter-spacing:-0.15px;word-spacing:2.61px;}
#th_67{left:110px;bottom:807px;letter-spacing:-0.14px;word-spacing:1.59px;}
#ti_67{left:110px;bottom:786px;letter-spacing:-0.22px;}
#tj_67{left:152px;bottom:742px;letter-spacing:0.02px;word-spacing:1.79px;}
#tk_67{left:177px;bottom:723px;letter-spacing:0.01px;word-spacing:1.96px;}
#tl_67{left:152px;bottom:705px;letter-spacing:0.03px;word-spacing:1.77px;}
#tm_67{left:110px;bottom:668px;letter-spacing:-0.18px;word-spacing:0.94px;}
#tn_67{left:110px;bottom:648px;letter-spacing:-0.19px;word-spacing:1.6px;}
#to_67{left:110px;bottom:627px;letter-spacing:-0.17px;word-spacing:2.27px;}
#tp_67{left:110px;bottom:606px;letter-spacing:-0.18px;word-spacing:2.07px;}
#tq_67{left:110px;bottom:586px;letter-spacing:-0.17px;word-spacing:0.94px;}
#tr_67{left:110px;bottom:565px;letter-spacing:-0.18px;word-spacing:2.56px;}
#ts_67{left:110px;bottom:544px;letter-spacing:-0.2px;word-spacing:2.2px;}
#tt_67{left:110px;bottom:524px;letter-spacing:-0.17px;word-spacing:1.45px;}
#tu_67{left:152px;bottom:479px;letter-spacing:0.02px;word-spacing:2.85px;}
#tv_67{left:152px;bottom:461px;letter-spacing:0.01px;word-spacing:1.77px;}
#tw_67{left:152px;bottom:442px;letter-spacing:0.04px;word-spacing:1.73px;}
#tx_67{left:152px;bottom:397px;letter-spacing:-0.02px;word-spacing:1.03px;}
#ty_67{left:152px;bottom:379px;word-spacing:1.49px;}
#tz_67{left:152px;bottom:361px;letter-spacing:-0.01px;word-spacing:1.22px;}
#t10_67{left:110px;bottom:324px;letter-spacing:-0.18px;word-spacing:1.24px;}
#t11_67{left:110px;bottom:303px;letter-spacing:-0.14px;}
#t12_67{left:165px;bottom:303px;letter-spacing:-0.18px;word-spacing:2.98px;}
#t13_67{left:110px;bottom:283px;letter-spacing:-0.17px;word-spacing:2.48px;}
#t14_67{left:110px;bottom:262px;letter-spacing:-0.17px;word-spacing:1.37px;}
#t15_67{left:110px;bottom:241px;letter-spacing:-0.19px;word-spacing:1.56px;}
#t16_67{left:110px;bottom:221px;letter-spacing:-0.17px;word-spacing:1.09px;}
#t17_67{left:110px;bottom:200px;letter-spacing:-0.18px;word-spacing:1.52px;}
#t18_67{left:110px;bottom:179px;letter-spacing:-0.2px;word-spacing:1.47px;}
#t19_67{left:348px;bottom:179px;letter-spacing:-0.15px;}
#t1a_67{left:378px;bottom:179px;}
#t1b_67{left:152px;bottom:135px;letter-spacing:0.05px;word-spacing:1.75px;}

.s1_67{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_67{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_67{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_67{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s5_67{font-size:17px;font-family:CMR10_270;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts67" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg67Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg67" style="-webkit-user-select: none;"><object width="935" height="1210" data="67/67.svg" type="image/svg+xml" id="pdf67" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_67" class="t s1_67">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_67" class="t s2_67">49 </span>
<span id="t3_67" class="t s3_67" data-mappings='[[2,"ff"]]'>buﬀer along the lines of the original transactional memory proposals as an optional standard </span>
<span id="t4_67" class="t s3_67">extension “T”. </span>
<span id="t5_67" class="t s2_67" data-mappings='[[62,"fi"]]'>The failure code with value 1 is reserved to encode an unspeciﬁed failure. Other failure codes are </span>
<span id="t6_67" class="t s2_67">reserved at this time, and portable software should only assume the failure code will be non-zero. </span>
<span id="t7_67" class="t s3_67" data-mappings='[[47,"fi"]]'>We reserve a failure code of 1 to mean “unspeciﬁed” so that simple implementations may return </span>
<span id="t8_67" class="t s3_67" data-mappings='[[84,"fi"]]'>this value using the existing mux required for the SLT/SLTU instructions. More speciﬁc failure </span>
<span id="t9_67" class="t s3_67" data-mappings='[[17,"fi"]]'>codes might be deﬁned in future versions or extensions to the ISA. </span>
<span id="ta_67" class="t s2_67">For LR and SC, the A extension requires that the address held in </span><span id="tb_67" class="t s4_67">rs1 </span><span id="tc_67" class="t s2_67">be naturally aligned to the </span>
<span id="td_67" class="t s2_67">size of the operand (i.e., eight-byte aligned for 64-bit words and four-byte aligned for 32-bit words). </span>
<span id="te_67" class="t s2_67">If the address is not naturally aligned, an address-misaligned exception or an access-fault exception </span>
<span id="tf_67" class="t s2_67">will be generated. </span><span id="tg_67" class="t s2_67">The access-fault exception can be generated for a memory access that would </span>
<span id="th_67" class="t s2_67">otherwise be able to complete except for the misalignment, if the misaligned access should not be </span>
<span id="ti_67" class="t s2_67">emulated. </span>
<span id="tj_67" class="t s3_67">Emulating misaligned LR/SC sequences is impractical in most systems. </span>
<span id="tk_67" class="t s3_67">Misaligned LR/SC sequences also raise the possibility of accessing multiple reservation sets </span>
<span id="tl_67" class="t s3_67" data-mappings='[[25,"fi"]]'>at once, which present deﬁnitions do not provide for. </span>
<span id="tm_67" class="t s2_67">An implementation can register an arbitrarily large reservation set on each LR, provided the reser- </span>
<span id="tn_67" class="t s2_67">vation set includes all bytes of the addressed data word or doubleword. An SC can only pair with </span>
<span id="to_67" class="t s2_67">the most recent LR in program order. An SC may succeed only if no store from another hart to </span>
<span id="tp_67" class="t s2_67">the reservation set can be observed to have occurred between the LR and the SC, and if there is </span>
<span id="tq_67" class="t s2_67">no other SC between the LR and itself in program order. An SC may succeed only if no write from </span>
<span id="tr_67" class="t s2_67">a device other than a hart to the bytes accessed by the LR instruction can be observed to have </span>
<span id="ts_67" class="t s2_67" data-mappings='[[64,"ff"],[72,"ff"]]'>occurred between the LR and SC. Note this LR might have had a diﬀerent eﬀective address and </span>
<span id="tt_67" class="t s2_67">data size, but reserved the SC’s address as part of the reservation set. </span>
<span id="tu_67" class="t s3_67">Following this model, in systems with memory translation, an SC is allowed to succeed if the </span>
<span id="tv_67" class="t s3_67" data-mappings='[[62,"ff"]]'>earlier LR reserved the same location using an alias with a diﬀerent virtual address, but is also </span>
<span id="tw_67" class="t s3_67" data-mappings='[[44,"ff"]]'>allowed to fail if the virtual address is diﬀerent. </span>
<span id="tx_67" class="t s3_67">To accommodate legacy devices and buses, writes from devices other than RISC-V harts are only </span>
<span id="ty_67" class="t s3_67">required to invalidate reservations when they overlap the bytes accessed by the LR. These writes </span>
<span id="tz_67" class="t s3_67">are not required to invalidate the reservation when they access other bytes in the reservation set. </span>
<span id="t10_67" class="t s2_67">The SC must fail if the address is not within the reservation set of the most recent LR in program </span>
<span id="t11_67" class="t s2_67">order. </span><span id="t12_67" class="t s2_67">The SC must fail if a store to the reservation set from another hart can be observed to </span>
<span id="t13_67" class="t s2_67">occur between the LR and SC. The SC must fail if a write from some other device to the bytes </span>
<span id="t14_67" class="t s2_67">accessed by the LR can be observed to occur between the LR and SC. (If such a device writes the </span>
<span id="t15_67" class="t s2_67">reservation set but does not write the bytes accessed by the LR, the SC may or may not fail.) An </span>
<span id="t16_67" class="t s2_67">SC must fail if there is another SC (to any address) between the LR and the SC in program order. </span>
<span id="t17_67" class="t s2_67" data-mappings='[[88,"fi"]]'>The precise statement of the atomicity requirements for successful LR/SC sequences is deﬁned by </span>
<span id="t18_67" class="t s2_67">the Atomicity Axiom in Section </span><span id="t19_67" class="t s5_67">14.1</span><span id="t1a_67" class="t s2_67">. </span>
<span id="t1b_67" class="t s3_67">The platform should provide a means to determine the size and shape of the reservation set. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
