PPA Report for UART_ProgrammableParity.v (Module: UART_ProgrammableParity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 20
IO Count: 30
Cell Count: 98

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1020.41 MHz
Reg-to-Reg Critical Path Delay: 0.794 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
