Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr  7 17:13:47 2019
| Host         : home running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
| Design       : System_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 3          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 3          |
| RTSTAT-10   | Warning  | No routable loads                                           | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net System_i/Shift_register_0/inst/resultLine[71]_i_1_n_0 is a gated clock net sourced by a combinational pin System_i/Shift_register_0/inst/resultLine[71]_i_1/O, cell System_i/Shift_register_0/inst/resultLine[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0 is a gated clock net sourced by a combinational pin System_i/Shift_register_1/inst/resultLine[71]_i_1/O, cell System_i/Shift_register_1/inst/resultLine[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net System_i/Shift_register_2/inst/resultLine[71]_i_1_n_0 is a gated clock net sourced by a combinational pin System_i/Shift_register_2/inst/resultLine[71]_i_1/O, cell System_i/Shift_register_2/inst/resultLine[71]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT System_i/Shift_register_0/inst/resultLine[71]_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    System_i/Shift_register_0/inst/resultLine_reg[3] {FDRE}
    System_i/Shift_register_0/inst/resultLine_reg[4] {FDRE}
    System_i/Shift_register_0/inst/resultLine_reg[5] {FDRE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT System_i/Shift_register_1/inst/resultLine[71]_i_1 is driving clock pin of 9 cells. This could lead to large hold time violations. First few involved cells are:
    System_i/Shift_register_1/inst/resultLine_reg[0] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[1] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[2] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[3] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[4] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[5] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[6] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[7] {FDRE}
    System_i/Shift_register_1/inst/resultLine_reg[8] {FDRE}

Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT System_i/Shift_register_2/inst/resultLine[71]_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. First few involved cells are:
    System_i/Shift_register_2/inst/resultLine_reg[3] {FDRE}
    System_i/Shift_register_2/inst/resultLine_reg[4] {FDRE}
    System_i/Shift_register_2/inst/resultLine_reg[5] {FDRE}

Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
12 net(s) have no routable loads. The problem bus(es) and/or net(s) are System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.
Related violations: <none>


