srcscan starts
INFO: analyzing module ALU_and16_0_0 (VERI-9002)
INFO: analyzing module and16 (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:ALU_and16_0_0
END of tops
c:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/HW4Phase1 - 1/HW4Phase1/HW4/HW4.srcs/sources_1/bd/ALU/ip/ALU_and16_0_0/synth/ALU_and16_0_0.v(58): INFO: compiling module 'ALU_and16_0_0_default' (VERI-1018)
srcscan exits with return value 0
