{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625772910616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625772910616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:35:10 2021 " "Processing started: Thu Jul 08 12:35:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625772910616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772910616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772910616 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1625772911546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject/synthesis/finalProject.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_irq_mapper " "Found entity 1: finalProject_irq_mapper" {  } { { "finalProject/synthesis/submodules/finalProject_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0 " "Found entity 1: finalProject_mm_interconnect_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918754 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918773 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918773 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918773 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918773 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918778 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "byte_to_word_shift altera_merlin_burst_adapter_new.sv(360) " "HDL info at altera_merlin_burst_adapter_new.sv(360): see declaration for object \"byte_to_word_shift\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 360 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918782 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ADDR_INCR altera_wrap_burst_converter.sv(280) " "HDL info at altera_wrap_burst_converter.sv(280): see declaration for object \"ADDR_INCR\"" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 280 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918786 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_008.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_008.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918787 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_008.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_008.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_008_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_008_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918787 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_008 " "Found entity 2: finalProject_mm_interconnect_0_router_008" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918788 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_003.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_003.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918788 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_003.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_003.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_003_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918789 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_003 " "Found entity 2: finalProject_mm_interconnect_0_router_003" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918790 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_002.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_002.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918790 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_002.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_002.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_002_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918791 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_002 " "Found entity 2: finalProject_mm_interconnect_0_router_002" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918792 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router_001.sv(53) " "HDL info at finalProject_mm_interconnect_0_router_001.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918792 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router_001.sv(54) " "HDL info at finalProject_mm_interconnect_0_router_001.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_001_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918793 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_001 " "Found entity 2: finalProject_mm_interconnect_0_router_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918794 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel finalProject_mm_interconnect_0_router.sv(53) " "HDL info at finalProject_mm_interconnect_0_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918794 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel finalProject_mm_interconnect_0_router.sv(54) " "HDL info at finalProject_mm_interconnect_0_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918796 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router " "Found entity 2: finalProject_mm_interconnect_0_router" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_voiceidx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_voiceidx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_voiceIdx " "Found entity 1: finalProject_voiceIdx" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_rst " "Found entity 1: finalProject_usb_rst" {  } { { "finalProject/synthesis/submodules/finalProject_usb_rst.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_gpx " "Found entity 1: finalProject_usb_gpx" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_timer " "Found entity 1: finalProject_timer" {  } { { "finalProject/synthesis/submodules/finalProject_timer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sysid_qsys_0 " "Found entity 1: finalProject_sysid_qsys_0" {  } { { "finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_spi_0 " "Found entity 1: finalProject_spi_0" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_pll_dffpipe_l2c " "Found entity 1: finalProject_sdram_pll_dffpipe_l2c" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918819 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram_pll_stdsync_sv6 " "Found entity 2: finalProject_sdram_pll_stdsync_sv6" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918819 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_sdram_pll_altpll_vg92 " "Found entity 3: finalProject_sdram_pll_altpll_vg92" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918819 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_sdram_pll " "Found entity 4: finalProject_sdram_pll" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_input_efifo_module " "Found entity 1: finalProject_sdram_input_efifo_module" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918822 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram " "Found entity 2: finalProject_sdram" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_phase_incr0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_phase_incr0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_phase_incr0 " "Found entity 1: finalProject_phase_incr0" {  } { { "finalProject/synthesis/submodules/finalProject_phase_incr0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_phase_incr0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_onchip_memory2_0 " "Found entity 1: finalProject_onchip_memory2_0" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_noteidx0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_noteidx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_noteIdx0 " "Found entity 1: finalProject_noteIdx0" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0 " "Found entity 1: finalProject_nios2_gen2_0" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalProject_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalProject_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalProject_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalProject_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalProject_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalProject_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalProject_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalProject_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalProject_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalProject_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalProject_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalProject_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalProject_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalProject_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalProject_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalProject_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalProject_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalProject_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalProject_nios2_gen2_0_cpu " "Found entity 21: finalProject_nios2_gen2_0_cpu" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalProject_nios2_gen2_0_cpu_test_bench" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_leds_pio " "Found entity 1: finalProject_leds_pio" {  } { { "finalProject/synthesis/submodules/finalProject_leds_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_keycode " "Found entity 1: finalProject_keycode" {  } { { "finalProject/synthesis/submodules/finalProject_keycode.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_key " "Found entity 1: finalProject_key" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_jtag_uart_sim_scfifo_w " "Found entity 1: finalProject_jtag_uart_sim_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918857 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_jtag_uart_scfifo_w " "Found entity 2: finalProject_jtag_uart_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918857 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_jtag_uart_sim_scfifo_r " "Found entity 3: finalProject_jtag_uart_sim_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918857 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_jtag_uart_scfifo_r " "Found entity 4: finalProject_jtag_uart_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918857 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_jtag_uart " "Found entity 5: finalProject_jtag_uart" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918864 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BUS_IDLE altera_avalon_i2c_condt_det.v(59) " "HDL info at altera_avalon_i2c_condt_det.v(59): see declaration for object \"BUS_IDLE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 59 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918864 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918866 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "START_DONE altera_avalon_i2c_condt_gen.v(62) " "HDL info at altera_avalon_i2c_condt_gen.v(62): see declaration for object \"START_DONE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 62 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918866 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "RESTART_DONE altera_avalon_i2c_condt_gen.v(69) " "HDL info at altera_avalon_i2c_condt_gen.v(69): see declaration for object \"RESTART_DONE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 69 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1625772918867 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "STOP_DONE altera_avalon_i2c_condt_gen.v(75) " "HDL info at altera_avalon_i2c_condt_gen.v(75): see declaration for object \"STOP_DONE\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 75 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918873 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_hex_digits_pio " "Found entity 1: finalProject_hex_digits_pio" {  } { { "finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralleladder.v 1 1 " "Found 1 design units, including 1 entities, in source file paralleladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallelAdder " "Found entity 1: parallelAdder" {  } { { "parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parallelAdder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpgaSynth.sv(587) " "Verilog HDL information at fpgaSynth.sv(587): always construct contains both blocking and non-blocking assignments" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 587 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1625772918883 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fpgaSynth.sv(855) " "Verilog HDL Module Instantiation warning at fpgaSynth.sv(855): ignored dangling comma in List of Port Connections" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 855 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1625772918883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth " "Found entity 1: fpgaSynth" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_ip " "Found entity 1: mult16_ip" {  } { { "mult16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8x16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8x16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x16_ip " "Found entity 1: mult8x16_ip" {  } { { "mult8x16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_onehot.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_onehot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oneHot " "Found entity 1: mux_oneHot" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918888 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_N " "Found entity 1: shiftreg_N" {  } { { "shiftreg_N.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/shiftreg_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phasor " "Found entity 1: phasor" {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/phasor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918891 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Analysis & Synthesis" 0 -1 1625772918892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fmsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FMSM " "Found entity 1: FMSM" {  } { { "FMSM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/FMSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr_modulus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntr_modulus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_modulus " "Found entity 1: cntr_modulus" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file onchipfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipFIFO " "Found entity 1: onChipFIFO" {  } { { "onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/onChipFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16Add2_ip " "Found entity 1: mult16Add2_ip" {  } { { "mult16Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x32add2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x32add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x32Add2 " "Found entity 1: mult16x32Add2" {  } { { "mult16x32Add2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x32Add2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x20add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x20add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x20Add2_ip " "Found entity 1: mult16x20Add2_ip" {  } { { "mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x20Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult32x32add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult32x32add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32x32Add2_ip " "Found entity 1: mult32x32Add2_ip" {  } { { "mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult32x32Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x64add4.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x64add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4 " "Found entity 1: mult16x64Add4" {  } { { "mult16x64Add4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parlleladd64x4.v 1 1 " "Found 1 design units, including 1 entities, in source file parlleladd64x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parllelAdd64x4 " "Found entity 1: parllelAdd64x4" {  } { { "parllelAdd64x4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parllelAdd64x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x64.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64 " "Found entity 1: mult16x64" {  } { { "mult16x64.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16x64add4_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult16x64add4_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4_ip " "Found entity 1: mult16x64Add4_ip" {  } { { "mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilinearinterpolator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bilinearinterpolator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinearInterpolator " "Found entity 1: bilinearInterpolator" {  } { { "bilinearInterpolator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitudeparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitudeparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitudeParser " "Found entity 1: amplitudeParser" {  } { { "amplitudeParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/amplitudeParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file noteparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noteParser " "Found entity 1: noteParser" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsrenv.sv 1 1 " "Found 1 design units, including 1 entities, in source file adsrenv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADSRenv " "Found entity 1: ADSRenv" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformrombank.sv 1 1 " "Found 1 design units, including 1 entities, in source file waveformrombank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveformROMbank " "Found entity 1: waveformROMbank" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octaveparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file octaveparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octaveParser " "Found entity 1: octaveParser" {  } { { "octaveParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/octaveParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetableidxrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetableidxrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tableIdxROM " "Found entity 1: tableIdxROM" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinerom4096.v 1 1 " "Found 1 design units, including 1 entities, in source file sinerom4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineRom4096 " "Found entity 1: sineRom4096" {  } { { "sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sineRom4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_1 " "Found entity 1: sawRom4096_1" {  } { { "sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_2 " "Found entity 1: sawRom4096_2" {  } { { "sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_3 " "Found entity 1: sawRom4096_3" {  } { { "sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_4 " "Found entity 1: sawRom4096_4" {  } { { "sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sawrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file sawrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_5 " "Found entity 1: sawRom4096_5" {  } { { "sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_1 " "Found entity 1: sqrRom4096_1" {  } { { "sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_2 " "Found entity 1: sqrRom4096_2" {  } { { "sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_3 " "Found entity 1: sqrRom4096_3" {  } { { "sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_4 " "Found entity 1: sqrRom4096_4" {  } { { "sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_5 " "Found entity 1: sqrRom4096_5" {  } { { "sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_1 " "Found entity 1: triRom4096_1" {  } { { "triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_2 " "Found entity 1: triRom4096_2" {  } { { "triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_3 " "Found entity 1: triRom4096_3" {  } { { "triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_4 " "Found entity 1: triRom4096_4" {  } { { "triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trirom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file trirom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_5 " "Found entity 1: triRom4096_5" {  } { { "triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8x24_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8x24_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x24_ip " "Found entity 1: mult8x24_ip" {  } { { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772918954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772918954 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(318) " "Verilog HDL or VHDL warning at finalProject_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772918976 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(328) " "Verilog HDL or VHDL warning at finalProject_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772918976 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(338) " "Verilog HDL or VHDL warning at finalProject_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772918976 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(682) " "Verilog HDL or VHDL warning at finalProject_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772918977 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_spi_0.v(402) " "Verilog HDL or VHDL warning at finalProject_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1625772918979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgaSynth " "Elaborating entity \"fpgaSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625772919097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigs fpgaSynth.sv(279) " "Verilog HDL or VHDL warning at fpgaSynth.sv(279): object \"sigs\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772919099 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newNote fpgaSynth.sv(280) " "Verilog HDL or VHDL warning at fpgaSynth.sv(280): object \"newNote\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772919099 "|fpgaSynth"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "noteOctaves fpgaSynth.sv(334) " "Verilog HDL or VHDL information at fpgaSynth.sv(334): object \"noteOctaves\" declared but not used" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 334 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772919100 "|fpgaSynth"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "tableInterpCoef fpgaSynth.sv(378) " "Verilog HDL or VHDL information at fpgaSynth.sv(378): object \"tableInterpCoef\" declared but not used" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 378 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772919100 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rStep fpgaSynth.sv(395) " "Verilog HDL or VHDL warning at fpgaSynth.sv(395): object \"rStep\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772919100 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "envs fpgaSynth.sv(396) " "Verilog HDL or VHDL warning at fpgaSynth.sv(396): object \"envs\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772919101 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finalOutput fpgaSynth.sv(412) " "Verilog HDL or VHDL warning at fpgaSynth.sv(412): object \"finalOutput\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772919101 "|fpgaSynth"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "phaseIncrements fpgaSynth.sv(463) " "Verilog HDL or VHDL information at fpgaSynth.sv(463): object \"phaseIncrements\" declared but not used" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 463 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772919101 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fpgaSynth.sv(592) " "Verilog HDL assignment warning at fpgaSynth.sv(592): truncated value with size 32 to match size of target (2)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772919120 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 fmInputs\[0\]\[31..24\] fpgaSynth.sv(118) " "Using initial value '0' for net \"fmInputs\[0\]\[31..24\]\" at fpgaSynth.sv(118)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 118 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 fmInputs\[1\]\[31..24\] fpgaSynth.sv(118) " "Using initial value '0' for net \"fmInputs\[1\]\[31..24\]\" at fpgaSynth.sv(118)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 118 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 fmInputs\[2\]\[31..24\] fpgaSynth.sv(118) " "Using initial value '0' for net \"fmInputs\[2\]\[31..24\]\" at fpgaSynth.sv(118)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 118 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 fmInputs\[3\]\[31..24\] fpgaSynth.sv(118) " "Using initial value '0' for net \"fmInputs\[3\]\[31..24\]\" at fpgaSynth.sv(118)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 118 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[0\]\[31..16\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[0\]\[31..16\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 aStep\[0\]\[15\] fpgaSynth.sv(391) " "Using initial value '1' for net \"aStep\[0\]\[15\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[0\]\[14..0\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[0\]\[14..0\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[1\]\[31..16\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[1\]\[31..16\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 aStep\[1\]\[15\] fpgaSynth.sv(391) " "Using initial value '1' for net \"aStep\[1\]\[15\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[1\]\[14..0\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[1\]\[14..0\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[2\]\[31..16\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[2\]\[31..16\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 aStep\[2\]\[15\] fpgaSynth.sv(391) " "Using initial value '1' for net \"aStep\[2\]\[15\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[2\]\[14..0\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[2\]\[14..0\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[3\]\[31..16\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[3\]\[31..16\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 aStep\[3\]\[15\] fpgaSynth.sv(391) " "Using initial value '1' for net \"aStep\[3\]\[15\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919130 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 aStep\[3\]\[14..0\] fpgaSynth.sv(391) " "Using initial value '0' for net \"aStep\[3\]\[14..0\]\" at fpgaSynth.sv(391)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 391 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[0\]\[31..16\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[0\]\[31..16\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 dStep\[0\]\[15\] fpgaSynth.sv(392) " "Using initial value '1' for net \"dStep\[0\]\[15\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[0\]\[14..0\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[0\]\[14..0\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[1\]\[31..16\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[1\]\[31..16\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 dStep\[1\]\[15\] fpgaSynth.sv(392) " "Using initial value '1' for net \"dStep\[1\]\[15\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[1\]\[14..0\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[1\]\[14..0\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[2\]\[31..16\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[2\]\[31..16\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 dStep\[2\]\[15\] fpgaSynth.sv(392) " "Using initial value '1' for net \"dStep\[2\]\[15\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[2\]\[14..0\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[2\]\[14..0\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[3\]\[31..16\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[3\]\[31..16\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 dStep\[3\]\[15\] fpgaSynth.sv(392) " "Using initial value '1' for net \"dStep\[3\]\[15\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 dStep\[3\]\[14..0\] fpgaSynth.sv(392) " "Using initial value '0' for net \"dStep\[3\]\[14..0\]\" at fpgaSynth.sv(392)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 392 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sLevel\[0\]\[31\] fpgaSynth.sv(393) " "Using initial value '0' for net \"sLevel\[0\]\[31\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sLevel\[0\]\[30..0\] fpgaSynth.sv(393) " "Using initial value '1' for net \"sLevel\[0\]\[30..0\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sLevel\[1\]\[31\] fpgaSynth.sv(393) " "Using initial value '0' for net \"sLevel\[1\]\[31\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sLevel\[1\]\[30..0\] fpgaSynth.sv(393) " "Using initial value '1' for net \"sLevel\[1\]\[30..0\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sLevel\[2\]\[31\] fpgaSynth.sv(393) " "Using initial value '0' for net \"sLevel\[2\]\[31\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sLevel\[2\]\[30..0\] fpgaSynth.sv(393) " "Using initial value '1' for net \"sLevel\[2\]\[30..0\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sLevel\[3\]\[31\] fpgaSynth.sv(393) " "Using initial value '0' for net \"sLevel\[3\]\[31\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sLevel\[3\]\[30..0\] fpgaSynth.sv(393) " "Using initial value '1' for net \"sLevel\[3\]\[30..0\]\" at fpgaSynth.sv(393)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 393 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[0\]\[31..16\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[0\]\[31..16\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sTime\[0\]\[15\] fpgaSynth.sv(394) " "Using initial value '1' for net \"sTime\[0\]\[15\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[0\]\[14..0\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[0\]\[14..0\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[1\]\[31..16\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[1\]\[31..16\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sTime\[1\]\[15\] fpgaSynth.sv(394) " "Using initial value '1' for net \"sTime\[1\]\[15\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919131 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[1\]\[14..0\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[1\]\[14..0\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[2\]\[31..16\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[2\]\[31..16\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sTime\[2\]\[15\] fpgaSynth.sv(394) " "Using initial value '1' for net \"sTime\[2\]\[15\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[2\]\[14..0\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[2\]\[14..0\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[3\]\[31..16\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[3\]\[31..16\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "1 sTime\[3\]\[15\] fpgaSynth.sv(394) " "Using initial value '1' for net \"sTime\[3\]\[15\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 sTime\[3\]\[14..0\] fpgaSynth.sv(394) " "Using initial value '0' for net \"sTime\[3\]\[14..0\]\" at fpgaSynth.sv(394)" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 394 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 fpgaSynth.sv(22) " "Output port \"HEX4\" at fpgaSynth.sv(22) has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 fpgaSynth.sv(23) " "Output port \"HEX5\" at fpgaSynth.sv(23) has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625772919132 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir ARDUINO_IO\[13\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[13\]\" at fpgaSynth.sv(40) has no fan-out" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir ARDUINO_IO\[11..10\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[11..10\]\" at fpgaSynth.sv(40) has no fan-out" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir ARDUINO_IO\[8..6\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[8..6\]\" at fpgaSynth.sv(40) has no fan-out" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2017_UNCONVERTED" "bidir ARDUINO_IO\[5..4\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[5..4\]\" at fpgaSynth.sv(40) has no fan-in" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10863 "%1!s! port \"%2!s!\" at %3!s! has no fan-in" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir ARDUINO_IO\[3..1\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[3..1\]\" at fpgaSynth.sv(40) has no fan-out" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2017_UNCONVERTED" "bidir ARDUINO_IO\[0\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[0\]\" at fpgaSynth.sv(40) has no fan-in" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10863 "%1!s! port \"%2!s!\" at %3!s! has no fan-in" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir ARDUINO_IO\[0\] fpgaSynth.sv(40) " "bidir port \"ARDUINO_IO\[0\]\" at fpgaSynth.sv(40) has no fan-out" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "bidir ARDUINO_RESET_N fpgaSynth.sv(43) " "bidir port \"ARDUINO_RESET_N\" at fpgaSynth.sv(43) has no fan-out" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 43 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772919168 "|fpgaSynth"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fmWeights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fmWeights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "multOut " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"multOut\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "interpSamples " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"interpSamples\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "antiInterpSamples " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"antiInterpSamples\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveformROMbank waveformROMbank:ROMbank " "Elaborating entity \"waveformROMbank\" for hierarchy \"waveformROMbank:ROMbank\"" {  } { { "fpgaSynth.sv" "ROMbank" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 waveformROMbank.sv(36) " "Verilog HDL assignment warning at waveformROMbank.sv(36): truncated value with size 32 to match size of target (12)" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772919253 "|fpgaSynth|waveformROMbank:ROMbank"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sawSamps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sawSamps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919270 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sqrSamps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sqrSamps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919270 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triSamps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triSamps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1625772919270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineRom4096 waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst " "Elaborating entity \"sineRom4096\" for hierarchy \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\"" {  } { { "waveformROMbank.sv" "sineRom4096_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "sineRom4096.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sineRom4096.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sineRom4096.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sineMIF_4096.mif " "Parameter \"init_file\" = \"sineMIF_4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919414 ""}  } { { "sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sineRom4096.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772919414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au42 " "Found entity 1: altsyncram_au42" {  } { { "db/altsyncram_au42.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_au42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772919472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_au42 waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_au42:auto_generated " "Elaborating entity \"altsyncram_au42\" for hierarchy \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_au42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_1 waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst " "Elaborating entity \"sawRom4096_1\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_1inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_1.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_1.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics2.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919608 ""}  } { { "sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_1.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772919608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e272 " "Found entity 1: altsyncram_e272" {  } { { "db/altsyncram_e272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_e272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772919650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e272 waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\|altsyncram_e272:auto_generated " "Elaborating entity \"altsyncram_e272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\|altsyncram_e272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_2 waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst " "Elaborating entity \"sawRom4096_2\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_2inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_2.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_2.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics4.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919759 ""}  } { { "sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_2.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772919759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f272 " "Found entity 1: altsyncram_f272" {  } { { "db/altsyncram_f272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_f272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772919802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f272 waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated " "Elaborating entity \"altsyncram_f272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_3 waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst " "Elaborating entity \"sawRom4096_3\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_3inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_3.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_3.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics6.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772919907 ""}  } { { "sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_3.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772919907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h272 " "Found entity 1: altsyncram_h272" {  } { { "db/altsyncram_h272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_h272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772919950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772919950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h272 waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_h272:auto_generated " "Elaborating entity \"altsyncram_h272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_h272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772919951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_4 waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst " "Elaborating entity \"sawRom4096_4\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_4inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_4.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_4.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics8.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920058 ""}  } { { "sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_4.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j272 " "Found entity 1: altsyncram_j272" {  } { { "db/altsyncram_j272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_j272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j272 waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_j272:auto_generated " "Elaborating entity \"altsyncram_j272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_j272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_5 waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst " "Elaborating entity \"sawRom4096_5\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_5inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_5.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_5.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics10.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics10.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920201 ""}  } { { "sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sawRom4096_5.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p372 " "Found entity 1: altsyncram_p372" {  } { { "db/altsyncram_p372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_p372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p372 waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_p372:auto_generated " "Elaborating entity \"altsyncram_p372\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_p372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oneHot waveformROMbank:ROMbank\|mux_oneHot:sawMuxInterp\[1\] " "Elaborating entity \"mux_oneHot\" for hierarchy \"waveformROMbank:ROMbank\|mux_oneHot:sawMuxInterp\[1\]\"" {  } { { "waveformROMbank.sv" "sawMuxInterp\[1\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920305 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_oneHot.sv(12) " "Verilog HDL Case Statement information at mux_oneHot.sv(12): all case item expressions in this case statement are onehot" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1625772920306 "|fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sawMuxInterp[1]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_1 waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst " "Elaborating entity \"sqrRom4096_1\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_1.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_1.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics2.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920355 ""}  } { { "sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_1.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0372 " "Found entity 1: altsyncram_0372" {  } { { "db/altsyncram_0372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_0372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0372 waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_0372:auto_generated " "Elaborating entity \"altsyncram_0372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_0372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_2 waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst " "Elaborating entity \"sqrRom4096_2\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_2inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_2.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_2.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics4.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920500 ""}  } { { "sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_2.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2372 " "Found entity 1: altsyncram_2372" {  } { { "db/altsyncram_2372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_2372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2372 waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_2372:auto_generated " "Elaborating entity \"altsyncram_2372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_2372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_3 waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst " "Elaborating entity \"sqrRom4096_3\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_3inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_3.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_3.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics6.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920641 ""}  } { { "sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_3.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4372 " "Found entity 1: altsyncram_4372" {  } { { "db/altsyncram_4372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_4372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4372 waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_4372:auto_generated " "Elaborating entity \"altsyncram_4372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_4372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_4 waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst " "Elaborating entity \"sqrRom4096_4\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_4inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_4.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_4.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics8.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920787 ""}  } { { "sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_4.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6372 " "Found entity 1: altsyncram_6372" {  } { { "db/altsyncram_6372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_6372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6372 waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_6372:auto_generated " "Elaborating entity \"altsyncram_6372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_6372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_5 waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst " "Elaborating entity \"sqrRom4096_5\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_5inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_5.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_5.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics10.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics10.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772920948 ""}  } { { "sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/sqrRom4096_5.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772920948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f472.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f472 " "Found entity 1: altsyncram_f472" {  } { { "db/altsyncram_f472.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_f472.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772920997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772920997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f472 waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_f472:auto_generated " "Elaborating entity \"altsyncram_f472\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_f472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772920998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_1 waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst " "Elaborating entity \"triRom4096_1\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\"" {  } { { "waveformROMbank.sv" "triRom4096_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_1.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_1.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics2.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921089 ""}  } { { "triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_1.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772921089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i272 " "Found entity 1: altsyncram_i272" {  } { { "db/altsyncram_i272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_i272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772921134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772921134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i272 waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_i272:auto_generated " "Elaborating entity \"altsyncram_i272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_i272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_2 waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst " "Elaborating entity \"triRom4096_2\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\"" {  } { { "waveformROMbank.sv" "triRom4096_2inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_2.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_2.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics4.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921234 ""}  } { { "triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_2.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772921234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k272 " "Found entity 1: altsyncram_k272" {  } { { "db/altsyncram_k272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772921277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772921277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k272 waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_k272:auto_generated " "Elaborating entity \"altsyncram_k272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_k272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_3 waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst " "Elaborating entity \"triRom4096_3\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\"" {  } { { "waveformROMbank.sv" "triRom4096_3inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_3.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_3.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics6.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921401 ""}  } { { "triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_3.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772921401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p272 " "Found entity 1: altsyncram_p272" {  } { { "db/altsyncram_p272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_p272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772921444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772921444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p272 waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_p272:auto_generated " "Elaborating entity \"altsyncram_p272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_p272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_4 waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst " "Elaborating entity \"triRom4096_4\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\"" {  } { { "waveformROMbank.sv" "triRom4096_4inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_4.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_4.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics8.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921541 ""}  } { { "triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_4.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772921541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q272 " "Found entity 1: altsyncram_q272" {  } { { "db/altsyncram_q272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_q272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772921586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772921586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q272 waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_q272:auto_generated " "Elaborating entity \"altsyncram_q272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_q272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_5 waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst " "Elaborating entity \"triRom4096_5\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\"" {  } { { "waveformROMbank.sv" "triRom4096_5inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_5.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_5.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics10.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics10.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921683 ""}  } { { "triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/triRom4096_5.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772921683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1472.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1472 " "Found entity 1: altsyncram_1472" {  } { { "db/altsyncram_1472.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_1472.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772921726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772921726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1472 waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_1472:auto_generated " "Elaborating entity \"altsyncram_1472\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_1472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tableIdxROM tableIdxROM:tableROM " "Elaborating entity \"tableIdxROM\" for hierarchy \"tableIdxROM:tableROM\"" {  } { { "fpgaSynth.sv" "tableROM" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921791 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 wavetableIdxROM.sv(23) " "Verilog HDL warning at wavetableIdxROM.sv(23): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1625772921792 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 wavetableIdxROM.sv(26) " "Verilog HDL warning at wavetableIdxROM.sv(26): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(1) " "Verilog HDL assignment warning at tableInterps.txt(1): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(2) " "Verilog HDL assignment warning at tableInterps.txt(2): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(3) " "Verilog HDL assignment warning at tableInterps.txt(3): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(4) " "Verilog HDL assignment warning at tableInterps.txt(4): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(5) " "Verilog HDL assignment warning at tableInterps.txt(5): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(6) " "Verilog HDL assignment warning at tableInterps.txt(6): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(7) " "Verilog HDL assignment warning at tableInterps.txt(7): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921799 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(8) " "Verilog HDL assignment warning at tableInterps.txt(8): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(9) " "Verilog HDL assignment warning at tableInterps.txt(9): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(10) " "Verilog HDL assignment warning at tableInterps.txt(10): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(11) " "Verilog HDL assignment warning at tableInterps.txt(11): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(12) " "Verilog HDL assignment warning at tableInterps.txt(12): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(13) " "Verilog HDL assignment warning at tableInterps.txt(13): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(14) " "Verilog HDL assignment warning at tableInterps.txt(14): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(15) " "Verilog HDL assignment warning at tableInterps.txt(15): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(16) " "Verilog HDL assignment warning at tableInterps.txt(16): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(17) " "Verilog HDL assignment warning at tableInterps.txt(17): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(18) " "Verilog HDL assignment warning at tableInterps.txt(18): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(19) " "Verilog HDL assignment warning at tableInterps.txt(19): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(20) " "Verilog HDL assignment warning at tableInterps.txt(20): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(21) " "Verilog HDL assignment warning at tableInterps.txt(21): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(22) " "Verilog HDL assignment warning at tableInterps.txt(22): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(23) " "Verilog HDL assignment warning at tableInterps.txt(23): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921800 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(24) " "Verilog HDL assignment warning at tableInterps.txt(24): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(25) " "Verilog HDL assignment warning at tableInterps.txt(25): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(26) " "Verilog HDL assignment warning at tableInterps.txt(26): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(27) " "Verilog HDL assignment warning at tableInterps.txt(27): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(28) " "Verilog HDL assignment warning at tableInterps.txt(28): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(29) " "Verilog HDL assignment warning at tableInterps.txt(29): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(30) " "Verilog HDL assignment warning at tableInterps.txt(30): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(31) " "Verilog HDL assignment warning at tableInterps.txt(31): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921801 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(32) " "Verilog HDL assignment warning at tableInterps.txt(32): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921802 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(33) " "Verilog HDL assignment warning at tableInterps.txt(33): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921802 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(34) " "Verilog HDL assignment warning at tableInterps.txt(34): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921802 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(35) " "Verilog HDL assignment warning at tableInterps.txt(35): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921802 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(36) " "Verilog HDL assignment warning at tableInterps.txt(36): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921802 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(37) " "Verilog HDL assignment warning at tableInterps.txt(37): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921802 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(38) " "Verilog HDL assignment warning at tableInterps.txt(38): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(39) " "Verilog HDL assignment warning at tableInterps.txt(39): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(40) " "Verilog HDL assignment warning at tableInterps.txt(40): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(41) " "Verilog HDL assignment warning at tableInterps.txt(41): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(42) " "Verilog HDL assignment warning at tableInterps.txt(42): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(43) " "Verilog HDL assignment warning at tableInterps.txt(43): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(44) " "Verilog HDL assignment warning at tableInterps.txt(44): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921803 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(45) " "Verilog HDL assignment warning at tableInterps.txt(45): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(46) " "Verilog HDL assignment warning at tableInterps.txt(46): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(47) " "Verilog HDL assignment warning at tableInterps.txt(47): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(48) " "Verilog HDL assignment warning at tableInterps.txt(48): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(49) " "Verilog HDL assignment warning at tableInterps.txt(49): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(50) " "Verilog HDL assignment warning at tableInterps.txt(50): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(51) " "Verilog HDL assignment warning at tableInterps.txt(51): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(52) " "Verilog HDL assignment warning at tableInterps.txt(52): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(53) " "Verilog HDL assignment warning at tableInterps.txt(53): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921804 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(54) " "Verilog HDL assignment warning at tableInterps.txt(54): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(55) " "Verilog HDL assignment warning at tableInterps.txt(55): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(56) " "Verilog HDL assignment warning at tableInterps.txt(56): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(57) " "Verilog HDL assignment warning at tableInterps.txt(57): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(58) " "Verilog HDL assignment warning at tableInterps.txt(58): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(59) " "Verilog HDL assignment warning at tableInterps.txt(59): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(60) " "Verilog HDL assignment warning at tableInterps.txt(60): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(61) " "Verilog HDL assignment warning at tableInterps.txt(61): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(62) " "Verilog HDL assignment warning at tableInterps.txt(62): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(63) " "Verilog HDL assignment warning at tableInterps.txt(63): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(64) " "Verilog HDL assignment warning at tableInterps.txt(64): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921805 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(65) " "Verilog HDL assignment warning at tableInterps.txt(65): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(66) " "Verilog HDL assignment warning at tableInterps.txt(66): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(67) " "Verilog HDL assignment warning at tableInterps.txt(67): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(68) " "Verilog HDL assignment warning at tableInterps.txt(68): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(69) " "Verilog HDL assignment warning at tableInterps.txt(69): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(70) " "Verilog HDL assignment warning at tableInterps.txt(70): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(71) " "Verilog HDL assignment warning at tableInterps.txt(71): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(72) " "Verilog HDL assignment warning at tableInterps.txt(72): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921806 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(73) " "Verilog HDL assignment warning at tableInterps.txt(73): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(74) " "Verilog HDL assignment warning at tableInterps.txt(74): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(75) " "Verilog HDL assignment warning at tableInterps.txt(75): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(76) " "Verilog HDL assignment warning at tableInterps.txt(76): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(77) " "Verilog HDL assignment warning at tableInterps.txt(77): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(78) " "Verilog HDL assignment warning at tableInterps.txt(78): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(79) " "Verilog HDL assignment warning at tableInterps.txt(79): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(80) " "Verilog HDL assignment warning at tableInterps.txt(80): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(81) " "Verilog HDL assignment warning at tableInterps.txt(81): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(82) " "Verilog HDL assignment warning at tableInterps.txt(82): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(83) " "Verilog HDL assignment warning at tableInterps.txt(83): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921807 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(84) " "Verilog HDL assignment warning at tableInterps.txt(84): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(85) " "Verilog HDL assignment warning at tableInterps.txt(85): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(86) " "Verilog HDL assignment warning at tableInterps.txt(86): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(87) " "Verilog HDL assignment warning at tableInterps.txt(87): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(88) " "Verilog HDL assignment warning at tableInterps.txt(88): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(89) " "Verilog HDL assignment warning at tableInterps.txt(89): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(90) " "Verilog HDL assignment warning at tableInterps.txt(90): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(91) " "Verilog HDL assignment warning at tableInterps.txt(91): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921808 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(92) " "Verilog HDL assignment warning at tableInterps.txt(92): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(93) " "Verilog HDL assignment warning at tableInterps.txt(93): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(94) " "Verilog HDL assignment warning at tableInterps.txt(94): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(95) " "Verilog HDL assignment warning at tableInterps.txt(95): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(96) " "Verilog HDL assignment warning at tableInterps.txt(96): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(97) " "Verilog HDL assignment warning at tableInterps.txt(97): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(98) " "Verilog HDL assignment warning at tableInterps.txt(98): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(99) " "Verilog HDL assignment warning at tableInterps.txt(99): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(100) " "Verilog HDL assignment warning at tableInterps.txt(100): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(101) " "Verilog HDL assignment warning at tableInterps.txt(101): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(102) " "Verilog HDL assignment warning at tableInterps.txt(102): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921809 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(103) " "Verilog HDL assignment warning at tableInterps.txt(103): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(104) " "Verilog HDL assignment warning at tableInterps.txt(104): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(105) " "Verilog HDL assignment warning at tableInterps.txt(105): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(106) " "Verilog HDL assignment warning at tableInterps.txt(106): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(107) " "Verilog HDL assignment warning at tableInterps.txt(107): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(108) " "Verilog HDL assignment warning at tableInterps.txt(108): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(109) " "Verilog HDL assignment warning at tableInterps.txt(109): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(110) " "Verilog HDL assignment warning at tableInterps.txt(110): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(111) " "Verilog HDL assignment warning at tableInterps.txt(111): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(112) " "Verilog HDL assignment warning at tableInterps.txt(112): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(113) " "Verilog HDL assignment warning at tableInterps.txt(113): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(114) " "Verilog HDL assignment warning at tableInterps.txt(114): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(115) " "Verilog HDL assignment warning at tableInterps.txt(115): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(116) " "Verilog HDL assignment warning at tableInterps.txt(116): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(117) " "Verilog HDL assignment warning at tableInterps.txt(117): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(118) " "Verilog HDL assignment warning at tableInterps.txt(118): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(119) " "Verilog HDL assignment warning at tableInterps.txt(119): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921810 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(120) " "Verilog HDL assignment warning at tableInterps.txt(120): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(121) " "Verilog HDL assignment warning at tableInterps.txt(121): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(122) " "Verilog HDL assignment warning at tableInterps.txt(122): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(123) " "Verilog HDL assignment warning at tableInterps.txt(123): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(124) " "Verilog HDL assignment warning at tableInterps.txt(124): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(125) " "Verilog HDL assignment warning at tableInterps.txt(125): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(126) " "Verilog HDL assignment warning at tableInterps.txt(126): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(127) " "Verilog HDL assignment warning at tableInterps.txt(127): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(128) " "Verilog HDL assignment warning at tableInterps.txt(128): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921811 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wavetableIdxROM.sv(34) " "Verilog HDL assignment warning at wavetableIdxROM.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772921817 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idxROM.data_a 0 wavetableIdxROM.sv(17) " "Net \"idxROM.data_a\" at wavetableIdxROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772921820 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idxROM.waddr_a 0 wavetableIdxROM.sv(17) " "Net \"idxROM.waddr_a\" at wavetableIdxROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772921820 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interpROM.data_a 0 wavetableIdxROM.sv(19) " "Net \"interpROM.data_a\" at wavetableIdxROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772921820 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interpROM.waddr_a 0 wavetableIdxROM.sv(19) " "Net \"interpROM.waddr_a\" at wavetableIdxROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772921820 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idxROM.we_a 0 wavetableIdxROM.sv(17) " "Net \"idxROM.we_a\" at wavetableIdxROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772921820 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interpROM.we_a 0 wavetableIdxROM.sv(19) " "Net \"interpROM.we_a\" at wavetableIdxROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772921820 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8x24_ip mult8x24_ip:fmMult0\[3\] " "Elaborating entity \"mult8x24_ip\" for hierarchy \"mult8x24_ip:fmMult0\[3\]\"" {  } { { "fpgaSynth.sv" "fmMult0\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\"" {  } { { "mult8x24_ip.v" "lpm_mult_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\"" {  } { { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772921918 ""}  } { { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772921918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1rt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1rt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1rt " "Found entity 1: mult_1rt" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772921958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772921958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1rt mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated " "Elaborating entity \"mult_1rt\" for hierarchy \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772921959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallelAdder parallelAdder:fmAdd\[3\] " "Elaborating entity \"parallelAdder\" for hierarchy \"parallelAdder:fmAdd\[3\]\"" {  } { { "fpgaSynth.sv" "fmAdd\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\"" {  } { { "parallelAdder.v" "parallel_add_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parallelAdder.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\"" {  } { { "parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parallelAdder.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component " "Instantiated megafunction \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 34 " "Parameter \"widthr\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922237 ""}  } { { "parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/parallelAdder.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772922237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_vcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_vcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_vcf " "Found entity 1: par_add_vcf" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_vcf parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated " "Elaborating entity \"par_add_vcf\" for hierarchy \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMSM FMSM:fm_stateMachine " "Elaborating entity \"FMSM\" for hierarchy \"FMSM:fm_stateMachine\"" {  } { { "fpgaSynth.sv" "fm_stateMachine" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_modulus cntr_modulus:voiceCntr " "Elaborating entity \"cntr_modulus\" for hierarchy \"cntr_modulus:voiceCntr\"" {  } { { "fpgaSynth.sv" "voiceCntr" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922344 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 cntr_modulus.sv(38) " "Verilog HDL Assignment information at cntr_modulus.sv(38): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 38 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772922344 "|fpgaSynth|cntr_modulus:voiceCntr"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 cntr_modulus.sv(41) " "Verilog HDL Assignment information at cntr_modulus.sv(41): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 41 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772922344 "|fpgaSynth|cntr_modulus:voiceCntr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cntr_modulus.sv(42) " "Verilog HDL assignment warning at cntr_modulus.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772922344 "|fpgaSynth|cntr_modulus:voiceCntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteParser noteParser:noteParsers\[3\] " "Elaborating entity \"noteParser\" for hierarchy \"noteParser:noteParsers\[3\]\"" {  } { { "fpgaSynth.sv" "noteParsers\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922349 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "noteParser.sv(11) " "Verilog HDL or VHDL arithmetic warning at noteParser.sv(11): loss of carry in addition or borrow in subtraction" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 11 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772922349 "|fpgaSynth|noteParser:noteParsers[3]"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "noteParser.sv(15) " "Verilog HDL Case Statement information at noteParser.sv(15): all case item expressions in this case statement are onehot" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1625772922349 "|fpgaSynth|noteParser:noteParsers[3]"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 noteParser.sv(40) " "Verilog HDL Assignment information at noteParser.sv(40): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 40 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772922350 "|fpgaSynth|noteParser:noteParsers[3]"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 noteParser.sv(41) " "Verilog HDL Assignment information at noteParser.sv(41): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 41 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772922350 "|fpgaSynth|noteParser:noteParsers[3]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amplitudeParser amplitudeParser:amplitudeParser_inst " "Elaborating entity \"amplitudeParser\" for hierarchy \"amplitudeParser:amplitudeParser_inst\"" {  } { { "fpgaSynth.sv" "amplitudeParser_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasor phasor:phaseRegs\[3\] " "Elaborating entity \"phasor\" for hierarchy \"phasor:phaseRegs\[3\]\"" {  } { { "fpgaSynth.sv" "phaseRegs\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922376 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "phasor.sv(22) " "Verilog HDL or VHDL arithmetic warning at phasor.sv(22): loss of carry in addition or borrow in subtraction" {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/phasor.sv" 22 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772922377 "|fpgaSynth|phasor:phaseRegs[3]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilinearInterpolator bilinearInterpolator:interpolators\[3\] " "Elaborating entity \"bilinearInterpolator\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\"" {  } { { "fpgaSynth.sv" "interpolators\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x20Add2_ip bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\] " "Elaborating entity \"mult16x20Add2_ip\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\"" {  } { { "bilinearInterpolator.sv" "sampleInterpolator\[1\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\"" {  } { { "mult16x20Add2_ip.v" "ALTMULT_ADD_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x20Add2_ip.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\"" {  } { { "mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x20Add2_ip.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 37 " "Parameter \"width_result\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922539 ""}  } { { "mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x20Add2_ip.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772922539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_k4n2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_k4n2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_k4n2 " "Found entity 1: mult_add_k4n2" {  } { { "db/mult_add_k4n2.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_k4n2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_k4n2 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated " "Elaborating entity \"mult_add_k4n2\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_gh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_gh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_gh91 " "Found entity 1: ded_mult_gh91" {  } { { "db/ded_mult_gh91.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_gh91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_gh91 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1 " "Elaborating entity \"ded_mult_gh91\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\"" {  } { { "db/mult_add_k4n2.tdf" "ded_mult1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_k4n2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ehe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ehe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ehe1 " "Found entity 1: ded_mult_ehe1" {  } { { "db/ded_mult_ehe1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_ehe1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ehe1 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_ehe1:left_mult " "Elaborating entity \"ded_mult_ehe1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_ehe1:left_mult\"" {  } { { "db/ded_mult_gh91.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_gh91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d3c " "Found entity 1: dffpipe_d3c" {  } { { "db/dffpipe_d3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_d3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d3c bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_ehe1:left_mult\|dffpipe_d3c:pre_result " "Elaborating entity \"dffpipe_d3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_ehe1:left_mult\|dffpipe_d3c:pre_result\"" {  } { { "db/ded_mult_ehe1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_ehe1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_5je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_5je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_5je1 " "Found entity 1: ded_mult_5je1" {  } { { "db/ded_mult_5je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_5je1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_5je1 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_5je1:right_mult " "Elaborating entity \"ded_mult_5je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_5je1:right_mult\"" {  } { { "db/ded_mult_gh91.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_gh91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_b3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_5je1:right_mult\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_k4n2:auto_generated\|ded_mult_gh91:ded_mult1\|ded_mult_5je1:right_mult\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_5je1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_5je1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32x32Add2_ip bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator " "Elaborating entity \"mult32x32Add2_ip\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\"" {  } { { "bilinearInterpolator.sv" "tableInterpolator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\"" {  } { { "mult32x32Add2_ip.v" "ALTMULT_ADD_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult32x32Add2_ip.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\"" {  } { { "mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult32x32Add2_ip.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 65 " "Parameter \"width_result\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772922830 ""}  } { { "mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult32x32Add2_ip.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772922830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_m4n2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_m4n2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_m4n2 " "Found entity 1: mult_add_m4n2" {  } { { "db/mult_add_m4n2.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_m4n2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_m4n2 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated " "Elaborating entity \"mult_add_m4n2\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_hh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_hh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_hh91 " "Found entity 1: ded_mult_hh91" {  } { { "db/ded_mult_hh91.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_hh91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_hh91 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1 " "Elaborating entity \"ded_mult_hh91\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\"" {  } { { "db/mult_add_m4n2.tdf" "ded_mult1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_m4n2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_0je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_0je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_0je1 " "Found entity 1: ded_mult_0je1" {  } { { "db/ded_mult_0je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_0je1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_0je1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult " "Elaborating entity \"ded_mult_0je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\"" {  } { { "db/ded_mult_hh91.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_hh91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_2je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2je1 " "Found entity 1: ded_mult_2je1" {  } { { "db/ded_mult_2je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_2je1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2je1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_2je1:left_mult " "Elaborating entity \"ded_mult_2je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_2je1:left_mult\"" {  } { { "db/ded_mult_0je1.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_0je1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e3c " "Found entity 1: dffpipe_e3c" {  } { { "db/dffpipe_e3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_e3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e3c bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_2je1:left_mult\|dffpipe_e3c:pre_result " "Elaborating entity \"dffpipe_e3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_2je1:left_mult\|dffpipe_e3c:pre_result\"" {  } { { "db/ded_mult_2je1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_2je1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_6je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_6je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_6je1 " "Found entity 1: ded_mult_6je1" {  } { { "db/ded_mult_6je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_6je1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772922991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772922991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_6je1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_6je1:right_mult " "Elaborating entity \"ded_mult_6je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_6je1:right_mult\"" {  } { { "db/ded_mult_0je1.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_0je1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772922992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_6je1:right_mult\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_0je1:left_mult\|ded_mult_6je1:right_mult\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_6je1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_6je1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_4je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_4je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_4je1 " "Found entity 1: ded_mult_4je1" {  } { { "db/ded_mult_4je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_4je1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_4je1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult " "Elaborating entity \"ded_mult_4je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\"" {  } { { "db/ded_mult_hh91.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_hh91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_7je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_7je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_7je1 " "Found entity 1: ded_mult_7je1" {  } { { "db/ded_mult_7je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_7je1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_7je1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\|ded_mult_7je1:left_mult " "Elaborating entity \"ded_mult_7je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\|ded_mult_7je1:left_mult\"" {  } { { "db/ded_mult_4je1.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_4je1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_9je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_9je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_9je1 " "Found entity 1: ded_mult_9je1" {  } { { "db/ded_mult_9je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_9je1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_9je1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\|ded_mult_9je1:right_mult " "Elaborating entity \"ded_mult_9je1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\|ded_mult_9je1:right_mult\"" {  } { { "db/ded_mult_4je1.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_4je1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f3c " "Found entity 1: dffpipe_f3c" {  } { { "db/dffpipe_f3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_f3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f3c bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\|ded_mult_9je1:right_mult\|dffpipe_f3c:pre_result " "Elaborating entity \"dffpipe_f3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_m4n2:auto_generated\|ded_mult_hh91:ded_mult1\|ded_mult_4je1:right_mult\|ded_mult_9je1:right_mult\|dffpipe_f3c:pre_result\"" {  } { { "db/ded_mult_9je1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_9je1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADSRenv ADSRenv:ADSRenvelopes\[3\] " "Elaborating entity \"ADSRenv\" for hierarchy \"ADSRenv:ADSRenvelopes\[3\]\"" {  } { { "fpgaSynth.sv" "ADSRenvelopes\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923529 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fsmIdle ADSRenv.sv(19) " "Verilog HDL warning at ADSRenv.sv(19): object fsmIdle used but never assigned" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1625772923530 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ADSRenv.sv(71) " "Verilog HDL or VHDL arithmetic warning at ADSRenv.sv(71): loss of carry in addition or borrow in subtraction" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 71 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772923531 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ADSRenv.sv(93) " "Verilog HDL or VHDL arithmetic warning at ADSRenv.sv(93): loss of carry in addition or borrow in subtraction" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 93 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772923531 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ADSRenv.sv(128) " "Verilog HDL or VHDL arithmetic warning at ADSRenv.sv(128): loss of carry in addition or borrow in subtraction" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 128 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772923532 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "ADSRenv.sv(152) " "Verilog HDL or VHDL arithmetic warning at ADSRenv.sv(152): loss of carry in addition or borrow in subtraction" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 152 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772923533 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fsmIdle 0 ADSRenv.sv(19) " "Net \"fsmIdle\" at ADSRenv.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1625772923536 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x64Add4_ip mult16x64Add4_ip:ADSRMultAdd " "Elaborating entity \"mult16x64Add4_ip\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\"" {  } { { "fpgaSynth.sv" "ADSRMultAdd" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\"" {  } { { "mult16x64Add4_ip.v" "ALTMULT_ADD_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4_ip.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\"" {  } { { "mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4_ip.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 UNUSED " "Parameter \"addnsub_multiplier_aclr3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 UNUSED " "Parameter \"input_aclr_a2\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 UNUSED " "Parameter \"input_aclr_a3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 UNUSED " "Parameter \"input_aclr_b2\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 UNUSED " "Parameter \"input_aclr_b3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 UNUSED " "Parameter \"multiplier_aclr2\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 UNUSED " "Parameter \"multiplier_aclr3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 4 " "Parameter \"number_of_multipliers\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 82 " "Parameter \"width_result\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772923609 ""}  } { { "mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult16x64Add4_ip.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772923609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1gs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_1gs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1gs3 " "Found entity 1: mult_add_1gs3" {  } { { "db/mult_add_1gs3.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_1gs3.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1gs3 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated " "Elaborating entity \"mult_add_1gs3\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_oh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_oh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_oh91 " "Found entity 1: ded_mult_oh91" {  } { { "db/ded_mult_oh91.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_oh91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_oh91 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1 " "Elaborating entity \"ded_mult_oh91\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\"" {  } { { "db/mult_add_1gs3.tdf" "ded_mult1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_1gs3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_3je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_3je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_3je1 " "Found entity 1: ded_mult_3je1" {  } { { "db/ded_mult_3je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_3je1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_3je1 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult " "Elaborating entity \"ded_mult_3je1\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\"" {  } { { "db/ded_mult_oh91.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_oh91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_8je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_8je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_8je1 " "Found entity 1: ded_mult_8je1" {  } { { "db/ded_mult_8je1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_8je1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_8je1 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\|ded_mult_8je1:left_mult " "Elaborating entity \"ded_mult_8je1\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\|ded_mult_8je1:left_mult\"" {  } { { "db/ded_mult_3je1.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_3je1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_73c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_73c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_73c " "Found entity 1: dffpipe_73c" {  } { { "db/dffpipe_73c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_73c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_73c mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\|ded_mult_8je1:left_mult\|dffpipe_73c:pre_result " "Elaborating entity \"dffpipe_73c\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\|ded_mult_8je1:left_mult\|dffpipe_73c:pre_result\"" {  } { { "db/ded_mult_8je1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_8je1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_aje1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_aje1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_aje1 " "Found entity 1: ded_mult_aje1" {  } { { "db/ded_mult_aje1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_aje1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772923779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772923779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_aje1 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\|ded_mult_aje1:right_mult " "Elaborating entity \"ded_mult_aje1\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_1gs3:auto_generated\|ded_mult_oh91:ded_mult1\|ded_mult_3je1:left_mult\|ded_mult_aje1:right_mult\"" {  } { { "db/ded_mult_3je1.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_3je1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onChipFIFO onChipFIFO:onChipFIFO_inst " "Elaborating entity \"onChipFIFO\" for hierarchy \"onChipFIFO:onChipFIFO_inst\"" {  } { { "fpgaSynth.sv" "onChipFIFO_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772923849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "onChipFIFO.v" "dcfifo_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/onChipFIFO.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/onChipFIFO.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924236 ""}  } { { "onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/onChipFIFO.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772924236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5jq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5jq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5jq1 " "Found entity 1: dcfifo_5jq1" {  } { { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5jq1 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated " "Elaborating entity \"dcfifo_5jq1\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_gray2bin_kra.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_5jq1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_jg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_5jq1.tdf" "rdptr_g1p" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_fub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_5jq1.tdf" "wrptr_g1p" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5681 " "Found entity 1: altsyncram_5681" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5681 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram " "Elaborating entity \"altsyncram_5681\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\"" {  } { { "db/dcfifo_5jq1.tdf" "fifo_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_5jq1.tdf" "rs_brp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_5jq1.tdf" "rs_dgwp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_5jq1.tdf" "ws_dgrp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772924649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772924649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_5jq1.tdf" "rdempty_eq_comp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_N shiftreg_N:shiftregL " "Elaborating entity \"shiftreg_N\" for hierarchy \"shiftreg_N:shiftregL\"" {  } { { "fpgaSynth.sv" "shiftregL" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "fpgaSynth.sv" "hex_driver4" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject finalProject:u0 " "Elaborating entity \"finalProject\" for hierarchy \"finalProject:u0\"" {  } { { "fpgaSynth.sv" "u0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_hex_digits_pio finalProject:u0\|finalProject_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalProject_hex_digits_pio\" for hierarchy \"finalProject:u0\|finalProject_hex_digits_pio:hex_digits_pio\"" {  } { { "finalProject/synthesis/finalProject.v" "hex_digits_pio" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c finalProject:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "finalProject/synthesis/finalProject.v" "i2c_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772924856 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772924856 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772924856 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772924856 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772924856 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772924856 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input writedata\[31..16\] altera_avalon_i2c_csr.v(28) " "input port \"writedata\[31..16\]\" at altera_avalon_i2c_csr.v(28) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 28 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input snk_data altera_avalon_i2c_csr.v(39) " "input port \"snk_data\" at altera_avalon_i2c_csr.v(39) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 39 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input txfifo_empty altera_avalon_i2c_csr.v(30) " "input port \"txfifo_empty\" at altera_avalon_i2c_csr.v(30) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 30 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input txfifo_full altera_avalon_i2c_csr.v(31) " "input port \"txfifo_full\" at altera_avalon_i2c_csr.v(31) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 31 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rxfifo_empty altera_avalon_i2c_csr.v(36) " "input port \"rxfifo_empty\" at altera_avalon_i2c_csr.v(36) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 36 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input snk_valid altera_avalon_i2c_csr.v(40) " "input port \"snk_valid\" at altera_avalon_i2c_csr.v(40) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input src_ready altera_avalon_i2c_csr.v(41) " "input port \"src_ready\" at altera_avalon_i2c_csr.v(41) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 41 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924864 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924877 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input tfr_cmd\[7..1\] altera_avalon_i2c_mstfsm.v(22) " "input port \"tfr_cmd\[7..1\]\" at altera_avalon_i2c_mstfsm.v(22) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 22 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772924881 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924891 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_rxshifter.v(116) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_rxshifter.v(116): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 116 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924892 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924904 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_txshifter.v(97) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_txshifter.v(97): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 97 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924904 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924917 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_spksupp.v(73) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_spksupp.v(73): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 73 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924917 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_spksupp.v(118) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_spksupp.v(118): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 118 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924918 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924949 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_clk_cnt.v(111) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_clk_cnt.v(111): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 111 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924950 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_clk_cnt.v(112) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_clk_cnt.v(112): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 112 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924950 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_clk_cnt.v(117) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_clk_cnt.v(117): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 117 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924950 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_clk_cnt.v(148) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_clk_cnt.v(148): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 148 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924951 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924961 ""}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_txout.v(103) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_txout.v(103): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" 103 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924961 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_txout.v(105) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_txout.v(105): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" 105 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924961 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924969 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(54) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(54): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 54 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772924970 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(60) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(60): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 60 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772924970 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(64) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(64): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 64 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924970 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(73) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(73): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772924970 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(79) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(79): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 79 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772924970 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(83) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(83): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 83 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924970 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 altera_avalon_i2c_fifo.v(119) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(119): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772924971 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 altera_avalon_i2c_fifo.v(125) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(125): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 125 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772924971 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(130) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(130): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 130 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924971 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(131) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(131): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 131 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772924971 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1625772924971 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772924998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772924998 ""}  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772924998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6b1 " "Found entity 1: altsyncram_d6b1" {  } { { "db/altsyncram_d6b1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_d6b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6b1 finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_d6b1:auto_generated " "Elaborating entity \"altsyncram_d6b1\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_d6b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925054 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(54) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(54): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 54 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772925054 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(60) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(60): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 60 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772925054 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(64) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(64): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 64 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772925054 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(73) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(73): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772925054 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_i2c_fifo.v(79) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(79): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 79 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772925054 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(83) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(83): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 83 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772925055 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 altera_avalon_i2c_fifo.v(119) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(119): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772925055 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 altera_avalon_i2c_fifo.v(125) " "Verilog HDL Assignment information at altera_avalon_i2c_fifo.v(125): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 125 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772925055 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(130) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(130): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 130 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772925055 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_i2c_fifo.v(131) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_i2c_fifo.v(131): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 131 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772925055 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1625772925055 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925082 ""}  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772925082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3b1 " "Found entity 1: altsyncram_r3b1" {  } { { "db/altsyncram_r3b1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_r3b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3b1 finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_r3b1:auto_generated " "Elaborating entity \"altsyncram_r3b1\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_r3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_jtag_uart finalProject:u0\|finalProject_jtag_uart:jtag_uart " "Elaborating entity \"finalProject_jtag_uart\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\"" {  } { { "finalProject/synthesis/finalProject.v" "jtag_uart" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_jtag_uart_scfifo_w finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w " "Elaborating entity \"finalProject_jtag_uart_scfifo_w\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "the_finalProject_jtag_uart_scfifo_w" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "wfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925360 ""}  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772925360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772925617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772925617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_jtag_uart_scfifo_r finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r " "Elaborating entity \"finalProject_jtag_uart_scfifo_r\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "the_finalProject_jtag_uart_scfifo_r" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "finalProject_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772925922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772925922 ""}  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772925922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772926870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772926991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_key finalProject:u0\|finalProject_key:key " "Elaborating entity \"finalProject_key\" for hierarchy \"finalProject:u0\|finalProject_key:key\"" {  } { { "finalProject/synthesis/finalProject.v" "key" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_keycode finalProject:u0\|finalProject_keycode:keycode " "Elaborating entity \"finalProject_keycode\" for hierarchy \"finalProject:u0\|finalProject_keycode:keycode\"" {  } { { "finalProject/synthesis/finalProject.v" "keycode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_leds_pio finalProject:u0\|finalProject_leds_pio:leds_pio " "Elaborating entity \"finalProject_leds_pio\" for hierarchy \"finalProject:u0\|finalProject_leds_pio:leds_pio\"" {  } { { "finalProject/synthesis/finalProject.v" "leds_pio" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0 finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalProject_nios2_gen2_0\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalProject/synthesis/finalProject.v" "nios2_gen2_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalProject_nios2_gen2_0_cpu\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" "cpu" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_test_bench finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_test_bench:the_finalProject_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_test_bench:the_finalProject_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_register_bank_a_module finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927215 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772927215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772927260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772927260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_register_bank_b_module finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_debug finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927358 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772927358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_break finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_itrace finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode:finalProject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode:finalProject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_fifo finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_pib finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_pib:the_finalProject_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_pib:the_finalProject_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_im finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_avalon_reg finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_ocimem finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927621 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772927621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772927665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772927665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_debug_slave_wrapper finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_debug_slave_tck finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalProject_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_debug_slave_sysclk finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalProject_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927799 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sld_sim_n_scan sld_virtual_jtag_basic.v(76) " "Verilog HDL or VHDL information at sld_virtual_jtag_basic.v(76): object \"sld_sim_n_scan\" declared but not used" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 76 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772927800 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sld_sim_action sld_virtual_jtag_basic.v(77) " "Verilog HDL or VHDL information at sld_virtual_jtag_basic.v(77): object \"sld_sim_action\" declared but not used" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 77 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772927800 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sld_sim_total_length sld_virtual_jtag_basic.v(78) " "Verilog HDL or VHDL information at sld_virtual_jtag_basic.v(78): object \"sld_sim_total_length\" declared but not used" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772927800 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "lpm_type sld_virtual_jtag_basic.v(80) " "Verilog HDL or VHDL information at sld_virtual_jtag_basic.v(80): object \"lpm_type\" declared but not used" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772927800 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "lpm_hint sld_virtual_jtag_basic.v(81) " "Verilog HDL or VHDL information at sld_virtual_jtag_basic.v(81): object \"lpm_hint\" declared but not used" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772927800 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy"}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927806 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772927806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_noteIdx0 finalProject:u0\|finalProject_noteIdx0:noteidx0 " "Elaborating entity \"finalProject_noteIdx0\" for hierarchy \"finalProject:u0\|finalProject_noteIdx0:noteidx0\"" {  } { { "finalProject/synthesis/finalProject.v" "noteidx0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_onchip_memory2_0 finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalProject_onchip_memory2_0\" for hierarchy \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\"" {  } { { "finalProject/synthesis/finalProject.v" "onchip_memory2_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalProject_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalProject_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772927887 ""}  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772927887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lg1 " "Found entity 1: altsyncram_8lg1" {  } { { "db/altsyncram_8lg1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_8lg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772927935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772927935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lg1 finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8lg1:auto_generated " "Elaborating entity \"altsyncram_8lg1\" for hierarchy \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8lg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772927936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_phase_incr0 finalProject:u0\|finalProject_phase_incr0:phase_incr0 " "Elaborating entity \"finalProject_phase_incr0\" for hierarchy \"finalProject:u0\|finalProject_phase_incr0:phase_incr0\"" {  } { { "finalProject/synthesis/finalProject.v" "phase_incr0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram finalProject:u0\|finalProject_sdram:sdram " "Elaborating entity \"finalProject_sdram\" for hierarchy \"finalProject:u0\|finalProject_sdram:sdram\"" {  } { { "finalProject/synthesis/finalProject.v" "sdram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_input_efifo_module finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module " "Elaborating entity \"finalProject_sdram_input_efifo_module\" for hierarchy \"finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "the_finalProject_sdram_input_efifo_module" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll finalProject:u0\|finalProject_sdram_pll:sdram_pll " "Elaborating entity \"finalProject_sdram_pll\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\"" {  } { { "finalProject/synthesis/finalProject.v" "sdram_pll" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928206 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phasecounterselect finalProject_sdram_pll.v(254) " "input port \"phasecounterselect\" at finalProject_sdram_pll.v(254) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 254 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928207 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input writedata\[31..2\] finalProject_sdram_pll.v(267) " "input port \"writedata\[31..2\]\" at finalProject_sdram_pll.v(267) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 267 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928207 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input configupdate finalProject_sdram_pll.v(252) " "input port \"configupdate\" at finalProject_sdram_pll.v(252) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 252 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928207 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phasestep finalProject_sdram_pll.v(256) " "input port \"phasestep\" at finalProject_sdram_pll.v(256) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 256 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928207 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input phaseupdown finalProject_sdram_pll.v(257) " "input port \"phaseupdown\" at finalProject_sdram_pll.v(257) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 257 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928207 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input scanclk finalProject_sdram_pll.v(261) " "input port \"scanclk\" at finalProject_sdram_pll.v(261) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 261 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928207 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input scanclkena finalProject_sdram_pll.v(262) " "input port \"scanclkena\" at finalProject_sdram_pll.v(262) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 262 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928208 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input scandata finalProject_sdram_pll.v(263) " "input port \"scandata\" at finalProject_sdram_pll.v(263) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 263 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772928208 "|fpgaSynth|finalProject:u0|finalProject_sdram_pll:sdram_pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll_stdsync_sv6 finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalProject_sdram_pll_stdsync_sv6\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "stdsync2" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll_dffpipe_l2c finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2\|finalProject_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalProject_sdram_pll_dffpipe_l2c\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2\|finalProject_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "dffpipe3" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll_altpll_vg92 finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalProject_sdram_pll_altpll_vg92\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_altpll_vg92:sd1\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "sd1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_spi_0 finalProject:u0\|finalProject_spi_0:spi_0 " "Elaborating entity \"finalProject_spi_0\" for hierarchy \"finalProject:u0\|finalProject_spi_0:spi_0\"" {  } { { "finalProject/synthesis/finalProject.v" "spi_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sysid_qsys_0 finalProject:u0\|finalProject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalProject_sysid_qsys_0\" for hierarchy \"finalProject:u0\|finalProject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalProject/synthesis/finalProject.v" "sysid_qsys_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_timer finalProject:u0\|finalProject_timer:timer " "Elaborating entity \"finalProject_timer\" for hierarchy \"finalProject:u0\|finalProject_timer:timer\"" {  } { { "finalProject/synthesis/finalProject.v" "timer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_usb_gpx finalProject:u0\|finalProject_usb_gpx:usb_gpx " "Elaborating entity \"finalProject_usb_gpx\" for hierarchy \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\"" {  } { { "finalProject/synthesis/finalProject.v" "usb_gpx" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_usb_rst finalProject:u0\|finalProject_usb_rst:usb_rst " "Elaborating entity \"finalProject_usb_rst\" for hierarchy \"finalProject:u0\|finalProject_usb_rst:usb_rst\"" {  } { { "finalProject/synthesis/finalProject.v" "usb_rst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_voiceIdx finalProject:u0\|finalProject_voiceIdx:voiceidx " "Elaborating entity \"finalProject_voiceIdx\" for hierarchy \"finalProject:u0\|finalProject_voiceIdx:voiceidx\"" {  } { { "finalProject/synthesis/finalProject.v" "voiceidx" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalProject_mm_interconnect_0\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalProject/synthesis/finalProject.v" "mm_interconnect_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772928321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930711 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(106) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(106): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 106 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930711 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(107) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(107): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 107 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(114) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(114): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 114 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(115) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(115): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 115 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(217) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(217): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 217 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(219) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(219): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 219 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(232) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(232): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 232 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(234) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(234): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 234 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930712 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(345) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(345): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 345 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930713 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(203): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930714 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(216) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(216): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 216 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930714 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(229) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(229): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 229 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930714 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(277) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(277): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 277 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930715 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(278) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(278): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 278 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930715 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_translator.sv(344) " "Verilog HDL Assignment information at altera_merlin_master_translator.sv(344): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 344 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930716 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(365) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(365): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 365 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930716 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(388) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(388): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 388 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930716 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(392) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(392): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 392 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930716 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(425) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(425): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 425 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930716 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(459) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(459): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 459 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930716 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response altera_merlin_master_translator.sv(81) " "input port \"uav_response\" at altera_merlin_master_translator.sv(81) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930718 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_burstcount\[0\] altera_merlin_master_translator.sv(89) " "input port \"av_burstcount\[0\]\" at altera_merlin_master_translator.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930718 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid altera_merlin_master_translator.sv(82) " "input port \"uav_writeresponsevalid\" at altera_merlin_master_translator.sv(82) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930718 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer altera_merlin_master_translator.sv(91) " "input port \"av_begintransfer\" at altera_merlin_master_translator.sv(91) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930718 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer altera_merlin_master_translator.sv(92) " "input port \"av_beginbursttransfer\" at altera_merlin_master_translator.sv(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930718 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect altera_merlin_master_translator.sv(94) " "input port \"av_chipselect\" at altera_merlin_master_translator.sv(94) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930718 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930726 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(106) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(106): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 106 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(107) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(107): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 107 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(114) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(114): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 114 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(115) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(115): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 115 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(217) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(217): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 217 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(219) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(219): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 219 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(232) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(232): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 232 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(234) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(234): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 234 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(345) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(345): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 345 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930729 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(203): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(216) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(216): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 216 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(229) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(229): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 229 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_translator.sv(344) " "Verilog HDL Assignment information at altera_merlin_master_translator.sv(344): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 344 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(365) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(365): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 365 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(388) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(388): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 388 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(392) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(392): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 392 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(425) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(425): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 425 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(459) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(459): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 459 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response altera_merlin_master_translator.sv(81) " "input port \"uav_response\" at altera_merlin_master_translator.sv(81) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_burstcount\[0\] altera_merlin_master_translator.sv(89) " "input port \"av_burstcount\[0\]\" at altera_merlin_master_translator.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid altera_merlin_master_translator.sv(82) " "input port \"uav_writeresponsevalid\" at altera_merlin_master_translator.sv(82) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_write altera_merlin_master_translator.sv(85) " "input port \"av_write\" at altera_merlin_master_translator.sv(85) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 85 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer altera_merlin_master_translator.sv(91) " "input port \"av_begintransfer\" at altera_merlin_master_translator.sv(91) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer altera_merlin_master_translator.sv(92) " "input port \"av_beginbursttransfer\" at altera_merlin_master_translator.sv(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect altera_merlin_master_translator.sv(94) " "input port \"av_chipselect\" at altera_merlin_master_translator.sv(94) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930734 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930742 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930743 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930743 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930743 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930743 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930745 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930745 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930746 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930746 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930747 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..3\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..3\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930749 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930749 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_byteenable\[3..1\] altera_merlin_slave_translator.sv(92) " "input port \"uav_byteenable\[3..1\]\" at altera_merlin_slave_translator.sv(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930749 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930749 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930749 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930749 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930758 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930761 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930762 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930762 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930763 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930763 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..3\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..3\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930766 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930774 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930775 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930775 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930776 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930776 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930777 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930778 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(321) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(321): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 321 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930778 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930779 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930779 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(385) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(385): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 385 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930779 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..6\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..6\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930789 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930790 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930790 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930790 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930791 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930792 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930793 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930793 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930794 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930794 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..11\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..11\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930797 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930797 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930797 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930797 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930797 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930805 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930806 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930806 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930807 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930807 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930809 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930809 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(321) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(321): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 321 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930809 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930810 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930810 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..4\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..4\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930812 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930812 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930812 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930812 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930813 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930813 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930821 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930822 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930822 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930822 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930822 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930824 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930825 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(321) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(321): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 321 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930825 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930825 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930825 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..4\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..4\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930827 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930828 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930828 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930828 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930828 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930828 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930836 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930836 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930837 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930837 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930837 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930839 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930839 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930840 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 altera_merlin_slave_translator.sv(352) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(352): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 352 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930840 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930840 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930841 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..26\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..26\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930842 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930842 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930842 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930842 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930850 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930850 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930850 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930851 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930851 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930853 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930853 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930854 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930854 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930855 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..4\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..4\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_byteenable\[3..1\] altera_merlin_slave_translator.sv(92) " "input port \"uav_byteenable\[3..1\]\" at altera_merlin_slave_translator.sv(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930857 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772930882 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930885 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772930886 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930886 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 altera_merlin_slave_translator.sv(352) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(352): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 352 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930886 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772930887 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772930887 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..6\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..6\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writedata\[31..16\] altera_merlin_slave_translator.sv(88) " "input port \"uav_writedata\[31..16\]\" at altera_merlin_slave_translator.sv(88) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 88 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_byteenable\[3..1\] altera_merlin_slave_translator.sv(92) " "input port \"uav_byteenable\[3..1\]\" at altera_merlin_slave_translator.sv(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772930889 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931004 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(156) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(156): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 156 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931005 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(157) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(157): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 157 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931005 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(295): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931005 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931006 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(174) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(174): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 174 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931007 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(307) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(307): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 307 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931008 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(336) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(336): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 336 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931009 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 altera_merlin_slave_translator.sv(352) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(352): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 352 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931009 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(374) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(374): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 374 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931009 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(415) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(415): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 415 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931009 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[27..5\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[27..5\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931011 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(87) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(87) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931011 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writedata\[31..16\] altera_merlin_slave_translator.sv(88) " "input port \"uav_writedata\[31..16\]\" at altera_merlin_slave_translator.sv(88) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 88 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931012 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_byteenable\[3..1\] altera_merlin_slave_translator.sv(92) " "input port \"uav_byteenable\[3..1\]\" at altera_merlin_slave_translator.sv(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931012 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(126) " "input port \"av_response\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931012 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(95) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931012 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(123) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(123) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 123 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931012 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(124) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(124) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 124 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931012 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931023 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_master_agent.sv(44) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(44): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_W altera_merlin_master_agent.sv(94) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(94): object \"PKT_BYTE_CNT_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_W altera_merlin_master_agent.sv(95) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(95): object \"PKT_PROTECTION_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_DEST_ID_W altera_merlin_master_agent.sv(100) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(100): object \"PKT_DEST_ID_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(249) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(249): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 249 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(252) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(252): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 252 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(287) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(287): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 287 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(288) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(288): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 288 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(289) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(289): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 289 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_agent.sv(297) " "Verilog HDL conditional expression warning at altera_merlin_master_agent.sv(297): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 297 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_address\[1..0\] altera_merlin_master_agent.sv(112) " "input port \"av_address\[1..0\]\" at altera_merlin_master_agent.sv(112) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 112 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[109..32\] altera_merlin_master_agent.sv(139) " "input port \"rp_data\[109..32\]\" at altera_merlin_master_agent.sv(139) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_channel altera_merlin_master_agent.sv(140) " "input port \"rp_channel\" at altera_merlin_master_agent.sv(140) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 140 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_startofpacket altera_merlin_master_agent.sv(141) " "input port \"rp_startofpacket\" at altera_merlin_master_agent.sv(141) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 141 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_endofpacket altera_merlin_master_agent.sv(142) " "input port \"rp_endofpacket\" at altera_merlin_master_agent.sv(142) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931038 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_master_agent.sv(44) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(44): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931039 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_W altera_merlin_master_agent.sv(94) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(94): object \"PKT_BYTE_CNT_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931039 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_W altera_merlin_master_agent.sv(95) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(95): object \"PKT_PROTECTION_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931039 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_DEST_ID_W altera_merlin_master_agent.sv(100) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(100): object \"PKT_DEST_ID_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 100 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931039 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(249) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(249): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 249 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(252) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(252): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 252 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(287) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(287): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 287 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(288) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(288): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 288 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(289) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(289): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 289 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_agent.sv(297) " "Verilog HDL conditional expression warning at altera_merlin_master_agent.sv(297): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 297 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_address\[1..0\] altera_merlin_master_agent.sv(112) " "input port \"av_address\[1..0\]\" at altera_merlin_master_agent.sv(112) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 112 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[109..32\] altera_merlin_master_agent.sv(139) " "input port \"rp_data\[109..32\]\" at altera_merlin_master_agent.sv(139) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_channel altera_merlin_master_agent.sv(140) " "input port \"rp_channel\" at altera_merlin_master_agent.sv(140) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 140 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_startofpacket altera_merlin_master_agent.sv(141) " "input port \"rp_startofpacket\" at altera_merlin_master_agent.sv(141) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 141 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_endofpacket altera_merlin_master_agent.sv(142) " "input port \"rp_endofpacket\" at altera_merlin_master_agent.sv(142) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931052 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_slave_agent.sv(37) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(37): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 37 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_READRESPONSE altera_merlin_slave_agent.sv(78) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(78): object \"USE_READRESPONSE\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BURST_SIZE_W altera_merlin_slave_agent.sv(83) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(83): object \"BURST_SIZE_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ECC_ENABLE altera_merlin_slave_agent.sv(90) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(90): object \"ECC_ENABLE\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(244) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(244): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 244 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(446) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(446): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 446 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(468) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(468): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 468 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "byteen_asserted altera_merlin_slave_agent.sv(205) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(205): object \"byteen_asserted\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 205 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(537) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(537): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 537 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[106..105\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[106..105\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[31..0\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[31..0\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_data\[100..99\] altera_merlin_slave_agent.sv(142) " "input port \"cp_data\[100..99\]\" at altera_merlin_slave_agent.sv(142) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_channel altera_merlin_slave_agent.sv(143) " "input port \"cp_channel\" at altera_merlin_slave_agent.sv(143) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 143 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rdata_fifo_src_ready altera_merlin_slave_agent.sv(131) " "input port \"rdata_fifo_src_ready\" at altera_merlin_slave_agent.sv(131) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 131 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931072 ""}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(93) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(93): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 93 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(94) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(94): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 94 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(95) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(95): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 95 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(96) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(96): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 96 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(97) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(97): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 97 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(98) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(98): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 98 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(99) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(99): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 99 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(100) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(100): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 100 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(101) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(101): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 101 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(102) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(102): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 102 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931088 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931089 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931089 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931089 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931090 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931090 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931090 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931090 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931090 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931091 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931092 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931093 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(371) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(371): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 371 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931095 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(376) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(376): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 376 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931096 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(390) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(390): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 390 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931096 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931096 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931096 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931096 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931097 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931106 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931106 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931106 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931134 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931135 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931135 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931136 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931136 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931136 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931136 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931136 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931138 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(371) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(371): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 371 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931142 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(376) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(376): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 376 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931143 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(390) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(390): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 390 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931143 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931143 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(405) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(405): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 405 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931143 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931144 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931144 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931144 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931157 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931157 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931157 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 8345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931201 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_slave_agent.sv(37) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(37): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 37 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931201 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "USE_READRESPONSE altera_merlin_slave_agent.sv(78) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(78): object \"USE_READRESPONSE\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931201 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BURST_SIZE_W altera_merlin_slave_agent.sv(83) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(83): object \"BURST_SIZE_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931201 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ECC_ENABLE altera_merlin_slave_agent.sv(90) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(90): object \"ECC_ENABLE\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931201 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(244) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(244): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 244 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931202 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(446) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(446): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 446 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931203 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(468) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(468): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 468 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931203 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(537) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(537): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 537 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931205 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[88..87\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[88..87\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931208 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[15..0\] altera_merlin_slave_agent.sv(121) " "input port \"rf_sink_data\[15..0\]\" at altera_merlin_slave_agent.sv(121) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 121 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931208 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_data\[82..81\] altera_merlin_slave_agent.sv(142) " "input port \"cp_data\[82..81\]\" at altera_merlin_slave_agent.sv(142) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 142 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931208 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_channel altera_merlin_slave_agent.sv(143) " "input port \"cp_channel\" at altera_merlin_slave_agent.sv(143) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 143 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931208 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rdata_fifo_src_ready altera_merlin_slave_agent.sv(131) " "input port \"rdata_fifo_src_ready\" at altera_merlin_slave_agent.sv(131) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 131 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931208 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931220 ""}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(93) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(93): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 93 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(94) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(94): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 94 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(95) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(95): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 95 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(96) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(96): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 96 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(97) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(97): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 97 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(98) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(98): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 98 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(99) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(99): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 99 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(100) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(100): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 100 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931222 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(101) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(101): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 101 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931223 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_burst_uncompressor.sv(102) " "Verilog HDL Case Statement warning at altera_merlin_burst_uncompressor.sv(102): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 102 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772931223 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 8386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931236 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931237 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931238 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931238 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931238 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931238 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931238 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931238 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931239 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931240 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931242 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931243 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(371) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(371): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 371 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931251 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(376) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(376): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 376 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931251 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(390) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(390): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 390 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931251 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931251 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(405) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(405): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 405 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931251 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931252 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931252 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931252 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 8427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931311 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(187) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(187): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 187 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(618) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(618): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(686) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(686): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 686 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(693) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(693): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 693 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(712) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(712): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 712 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(801) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(801): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 801 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772931314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_used altera_avalon_sc_fifo.v(111) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(111): object \"mem_used\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_full_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"almost_empty_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"drop_on_error_en\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"error_in_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"pkt_has_started\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"sop_has_left_fifo\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"fifo_too_small_r\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"wait_for_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_mode\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(156) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(156): object \"wait_for_pkt\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 156 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"out_pkt_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(160) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(160): object \"in_pkt_start\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 160 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_error\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"fifo_too_small\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"out_pkt_sop_leave\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(165) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(165): object \"max_fifo_size\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 165 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(213) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(213): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 213 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_sc_fifo.v(340) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_sc_fifo.v(340): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 340 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_avalon_sc_fifo.v(341) " "Verilog HDL or VHDL arithmetic warning at altera_avalon_sc_fifo.v(341): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 341 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 altera_avalon_sc_fifo.v(347) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(347): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 347 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 altera_avalon_sc_fifo.v(348) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(348): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 348 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(468) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(468): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 468 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(469) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(469): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 469 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(535) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(535): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 535 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(579) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(579): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 579 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 18 altera_avalon_sc_fifo.v(580) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(580): truncated unsized constant literal with size 32 to size 18 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 580 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 altera_avalon_sc_fifo.v(681) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(681): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 681 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(690) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(690): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 690 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(697) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(697): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 697 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_startofpacket altera_avalon_sc_fifo.v(67) " "input port \"in_startofpacket\" at altera_avalon_sc_fifo.v(67) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 67 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_endofpacket altera_avalon_sc_fifo.v(68) " "input port \"in_endofpacket\" at altera_avalon_sc_fifo.v(68) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 68 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router " "Elaborating entity \"finalProject_mm_interconnect_0_router\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931719 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H finalProject_mm_interconnect_0_router.sv(119) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931719 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L finalProject_mm_interconnect_0_router.sv(120) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931719 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_router.sv(121) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931719 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_router.sv(122) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931719 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE finalProject_mm_interconnect_0_router.sv(123) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931719 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE finalProject_mm_interconnect_0_router.sv(125) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931720 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(137) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(137): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931720 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(138) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(138): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931720 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(139) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(139): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 139 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931720 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(140) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(140): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 140 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931721 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(141) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(141): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 141 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931721 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(142) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(142): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 142 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931721 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(143) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(143): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 143 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931721 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(144) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(144): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 144 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931722 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(145) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(145): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 145 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931722 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(146) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(146): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 146 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931722 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(147) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(147): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 147 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931722 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(148) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(148): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 148 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931723 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(149) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(149): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 149 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931723 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(150) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(150): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 150 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931723 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(151) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(151): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 151 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931723 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(152) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(152): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 152 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931723 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(153) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(153): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 153 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931724 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(154): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931724 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(155) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(155): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 155 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931724 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(156) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(156): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 156 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931724 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(157) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(157): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 157 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931725 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(158) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(158): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 158 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931725 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(159) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(159): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 159 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931725 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(160) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(160): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 160 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931725 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(161) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(161): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 161 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931726 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(162) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(162): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 162 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931726 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(163) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(163): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 163 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931726 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(164) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(164): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 164 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931726 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(165) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(165): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 165 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931726 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(166) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(166): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 166 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(167) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(167): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 167 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(168) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(168): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 168 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(169) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(169): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 169 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931727 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(170) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(170): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 170 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(171) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(171): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 171 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(172) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(172): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 172 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(173) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(173): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 173 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931728 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(174) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(174): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931729 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(175) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(175): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 175 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931729 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(176) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(176): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 176 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931729 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(177) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(177): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 177 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931729 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(178) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(178): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 178 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931729 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(179) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(179): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 179 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(180) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(180): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(181) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(181): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(182) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(182): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931730 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(183) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(183): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931731 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(184) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(184): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931731 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(185) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(185): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931731 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(186) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(186): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931731 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(187) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(187): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(188) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(188): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(189) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(189): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(190) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(190): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(191) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(191): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931732 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router.sv(192) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router.sv(192): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931733 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(254) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(254): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 254 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(260) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(260): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 260 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(266) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(266): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 266 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931760 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(272) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(272): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 272 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931760 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(278) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(278): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 278 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931760 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(284) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(284): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 284 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931761 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(290) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(290): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 290 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931761 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(296) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(296): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 296 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931762 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(302) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(302): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 302 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931762 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(308) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(308): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 308 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931762 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(314) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(314): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 314 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931763 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(320) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(320): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 320 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931763 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(326) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(326): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 326 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931764 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(332) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(332): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 332 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(338) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(338): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 338 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931765 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(344) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(344): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 344 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931766 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(350) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(350): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 350 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931766 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(356) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(356): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 356 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931767 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(362) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(362): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 362 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931768 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(368) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(368): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 368 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931768 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(374) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(374): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 374 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931769 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(380) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(380): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 380 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931770 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(386) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(386): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 386 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931771 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(392) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(392): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 392 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931772 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(398) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(398): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 398 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931773 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(404) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(404): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 404 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931774 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(410) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(410): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 410 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931775 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(416) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(416): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 416 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931776 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(422) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(422): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 422 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931777 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(428) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(428): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 428 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931778 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(434) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(434): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 434 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931779 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(440) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(440): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 440 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931780 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(446) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(446): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 446 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931781 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(452) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(452): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 452 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931782 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(458) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(458): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 458 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931783 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(464) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(464): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 464 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931784 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(470) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(470): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 470 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931785 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(476) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(476): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 476 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931786 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(482) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(482): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 482 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931788 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(488) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(488): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 488 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931789 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(494) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(494): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 494 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931790 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(500) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(500): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 500 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931792 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(506) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(506): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 506 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931793 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(512) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(512): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 512 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931794 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(518) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(518): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 518 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931796 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(524) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(524): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 524 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931798 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(530) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(530): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 530 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931800 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(536) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(536): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 536 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931802 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(542) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(542): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 542 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931804 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(548) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(548): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 548 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931806 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(554) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(554): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 554 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931808 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(560) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(560): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 560 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931810 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(566) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(566): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 566 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931811 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(572) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(572): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 572 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931813 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(578) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(578): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 578 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931814 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router.sv(584) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router.sv(584): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 584 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931816 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[96..91\] finalProject_mm_interconnect_0_router.sv(96) " "input port \"sink_data\[96..91\]\" at finalProject_mm_interconnect_0_router.sv(96) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931831 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_router.sv(89) " "input port \"clk\" at finalProject_mm_interconnect_0_router.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931831 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_router.sv(90) " "input port \"reset\" at finalProject_mm_interconnect_0_router.sv(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931832 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router\|finalProject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router\|finalProject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalProject_mm_interconnect_0_router_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H finalProject_mm_interconnect_0_router_001.sv(119) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_001.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L finalProject_mm_interconnect_0_router_001.sv(120) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_001.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_router_001.sv(121) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_001.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_router_001.sv(122) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_001.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE finalProject_mm_interconnect_0_router_001.sv(123) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_001.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE finalProject_mm_interconnect_0_router_001.sv(125) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_001.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931870 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router_001.sv(137) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router_001.sv(137): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 137 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931871 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router_001.sv(138) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router_001.sv(138): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 138 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931871 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router_001.sv(139) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router_001.sv(139): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 139 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931871 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router_001.sv(140) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router_001.sv(140): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 140 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931871 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_router_001.sv(141) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_router_001.sv(141): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 141 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772931872 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router_001.sv(203) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router_001.sv(203): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 203 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router_001.sv(209) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router_001.sv(209): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 209 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router_001.sv(215) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router_001.sv(215): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 215 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931883 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router_001.sv(221) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router_001.sv(221): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 221 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931884 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 6 finalProject_mm_interconnect_0_router_001.sv(227) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_router_001.sv(227): truncated unsized constant literal with size 32 to size 6 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 227 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772931884 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[96..91\] finalProject_mm_interconnect_0_router_001.sv(96) " "input port \"sink_data\[96..91\]\" at finalProject_mm_interconnect_0_router_001.sv(96) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931886 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_router_001.sv(89) " "input port \"clk\" at finalProject_mm_interconnect_0_router_001.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931886 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_router_001.sv(90) " "input port \"reset\" at finalProject_mm_interconnect_0_router_001.sv(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931886 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_001:router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_001_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001\|finalProject_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001\|finalProject_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_002 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalProject_mm_interconnect_0_router_002\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_002" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931905 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H finalProject_mm_interconnect_0_router_002.sv(119) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931905 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L finalProject_mm_interconnect_0_router_002.sv(120) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931905 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_router_002.sv(121) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931905 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_router_002.sv(122) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931905 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE finalProject_mm_interconnect_0_router_002.sv(123) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931906 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE finalProject_mm_interconnect_0_router_002.sv(125) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931906 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ finalProject_mm_interconnect_0_router_002.sv(126) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(126): object \"PKT_TRANS_READ\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931906 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG finalProject_mm_interconnect_0_router_002.sv(149) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(149): object \"RG\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931906 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE finalProject_mm_interconnect_0_router_002.sv(150) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_002.sv(150): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931907 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_router_002.sv(89) " "input port \"clk\" at finalProject_mm_interconnect_0_router_002.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931911 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_router_002.sv(90) " "input port \"reset\" at finalProject_mm_interconnect_0_router_002.sv(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931911 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_002:router_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_002_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002\|finalProject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002\|finalProject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_003 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalProject_mm_interconnect_0_router_003\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_003" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H finalProject_mm_interconnect_0_router_003.sv(119) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L finalProject_mm_interconnect_0_router_003.sv(120) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_router_003.sv(121) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_router_003.sv(122) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE finalProject_mm_interconnect_0_router_003.sv(123) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE finalProject_mm_interconnect_0_router_003.sv(125) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG finalProject_mm_interconnect_0_router_003.sv(149) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(149): object \"RG\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931928 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE finalProject_mm_interconnect_0_router_003.sv(150) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_003.sv(150): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931928 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_router_003.sv(89) " "input port \"clk\" at finalProject_mm_interconnect_0_router_003.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931930 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_router_003.sv(90) " "input port \"reset\" at finalProject_mm_interconnect_0_router_003.sv(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931930 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_003:router_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_003_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003\|finalProject_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003\|finalProject_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_008 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"finalProject_mm_interconnect_0_router_008\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_008" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931966 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H finalProject_mm_interconnect_0_router_008.sv(119) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(119): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 119 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931967 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L finalProject_mm_interconnect_0_router_008.sv(120) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(120): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 120 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931967 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_router_008.sv(121) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(121): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931967 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_router_008.sv(122) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(122): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931967 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE finalProject_mm_interconnect_0_router_008.sv(123) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(123): object \"DECODER_TYPE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931967 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE finalProject_mm_interconnect_0_router_008.sv(125) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(125): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931967 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG finalProject_mm_interconnect_0_router_008.sv(149) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(149): object \"RG\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931968 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "REAL_ADDRESS_RANGE finalProject_mm_interconnect_0_router_008.sv(150) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_router_008.sv(150): object \"REAL_ADDRESS_RANGE\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772931968 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_router_008.sv(89) " "input port \"clk\" at finalProject_mm_interconnect_0_router_008.sv(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931970 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_router_008.sv(90) " "input port \"reset\" at finalProject_mm_interconnect_0_router_008.sv(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772931970 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_router_008:router_008"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_008_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008\|finalProject_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_008_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008\|finalProject_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772931979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932224 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BURSTWRAP_W altera_merlin_burst_adapter.sv(96) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(96): object \"PKT_BURSTWRAP_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 96 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932225 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932239 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink0_data\[54..52\] altera_merlin_burst_adapter_uncmpr.sv(57) " "input port \"sink0_data\[54..52\]\" at altera_merlin_burst_adapter_uncmpr.sv(57) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 57 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_burst_adapter_uncmpr.sv(50) " "input port \"clk\" at altera_merlin_burst_adapter_uncmpr.sv(50) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 50 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_burst_adapter_uncmpr.sv(51) " "input port \"reset\" at altera_merlin_burst_adapter_uncmpr.sv(51) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 51 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932241 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_demux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_demux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932250 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_cmd_demux.sv(455) " "input port \"clk\" at finalProject_mm_interconnect_0_cmd_demux.sv(455) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" 455 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932301 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_demux:cmd_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_cmd_demux.sv(459) " "input port \"reset\" at finalProject_mm_interconnect_0_cmd_demux.sv(459) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" 459 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932301 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_demux:cmd_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_demux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932403 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_cmd_demux_001.sv(98) " "input port \"clk\" at finalProject_mm_interconnect_0_cmd_demux_001.sv(98) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932408 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_cmd_demux_001.sv(102) " "input port \"reset\" at finalProject_mm_interconnect_0_cmd_demux_001.sv(102) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" 102 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932408 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_mux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_mux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932419 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PAYLOAD_W finalProject_mm_interconnect_0_cmd_mux.sv(80) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(80): object \"PAYLOAD_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932419 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_INPUTS finalProject_mm_interconnect_0_cmd_mux.sv(81) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(81): object \"NUM_INPUTS\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932420 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SHARE_COUNTER_W finalProject_mm_interconnect_0_cmd_mux.sv(82) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(82): object \"SHARE_COUNTER_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 82 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932420 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB finalProject_mm_interconnect_0_cmd_mux.sv(83) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(83): object \"PIPELINE_ARB\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932420 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_cmd_mux.sv(84) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(84): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932420 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_cmd_mux.sv(85) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(85): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932420 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK finalProject_mm_interconnect_0_cmd_mux.sv(86) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux.sv(86): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932420 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_cmd_mux.sv(77) " "input port \"clk\" at finalProject_mm_interconnect_0_cmd_mux.sv(77) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932421 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_cmd_mux.sv(79) " "input port \"reset\" at finalProject_mm_interconnect_0_cmd_mux.sv(79) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 79 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932421 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux:cmd_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_mux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932431 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_cmd_mux_001.sv(91) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux_001.sv(91): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932431 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_cmd_mux_001.sv(92) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux_001.sv(92): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932431 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK finalProject_mm_interconnect_0_cmd_mux_001.sv(93) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_cmd_mux_001.sv(93): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932432 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_cmd_mux_001.sv(194) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_cmd_mux_001.sv(194): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 194 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772932433 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_cmd_mux_001.sv(219) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_cmd_mux_001.sv(219): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 219 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772932433 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_cmd_mux_001.sv(233) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_cmd_mux_001.sv(233): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 233 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772932433 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_cmd_mux_001.sv(235) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_cmd_mux_001.sv(235): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 235 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772932433 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932452 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932452 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772932453 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932453 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932460 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sum_lint altera_merlin_arbitrator.sv(239) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(239): object \"sum_lint\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 239 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932460 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_demux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_demux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 16917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932613 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_rsp_demux.sv(70) " "input port \"clk\" at finalProject_mm_interconnect_0_rsp_demux.sv(70) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932615 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux:rsp_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_rsp_demux.sv(74) " "input port \"reset\" at finalProject_mm_interconnect_0_rsp_demux.sv(74) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" 74 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932615 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux:rsp_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_demux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 16940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932624 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_rsp_demux_001.sv(77) " "input port \"clk\" at finalProject_mm_interconnect_0_rsp_demux_001.sv(77) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932627 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_mm_interconnect_0_rsp_demux_001.sv(81) " "input port \"reset\" at finalProject_mm_interconnect_0_rsp_demux_001.sv(81) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772932627 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_mux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_mux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772932758 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB finalProject_mm_interconnect_0_rsp_mux.sv(468) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux.sv(468): object \"PIPELINE_ARB\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 468 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_rsp_mux.sv(469) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux.sv(469): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 469 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_rsp_mux.sv(470) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux.sv(470): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK finalProject_mm_interconnect_0_rsp_mux.sv(471) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux.sv(471): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 471 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772932759 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_rsp_mux.sv(904) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_rsp_mux.sv(904): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 904 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772932773 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_rsp_mux.sv(1116) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_rsp_mux.sv(1116): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 1116 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772932774 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_rsp_mux.sv(1123) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_rsp_mux.sv(1123): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 1123 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772932774 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_rsp_mux.sv(1135) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_rsp_mux.sv(1135): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 1135 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772932774 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933111 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933112 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933113 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_arbitrator.sv(116) " "input port \"clk\" at altera_merlin_arbitrator.sv(116) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 116 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933114 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_arbitrator.sv(117) " "input port \"reset\" at altera_merlin_arbitrator.sv(117) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 117 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933114 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input increment_top_priority altera_merlin_arbitrator.sv(132) " "input port \"increment_top_priority\" at altera_merlin_arbitrator.sv(132) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 132 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933114 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933115 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_mux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933136 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB finalProject_mm_interconnect_0_rsp_mux_001.sv(111) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux_001.sv(111): object \"PIPELINE_ARB\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 111 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W finalProject_mm_interconnect_0_rsp_mux_001.sv(112) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux_001.sv(112): object \"ST_DATA_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 112 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W finalProject_mm_interconnect_0_rsp_mux_001.sv(113) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux_001.sv(113): object \"ST_CHANNEL_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK finalProject_mm_interconnect_0_rsp_mux_001.sv(114) " "Verilog HDL or VHDL information at finalProject_mm_interconnect_0_rsp_mux_001.sv(114): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933137 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "finalProject_mm_interconnect_0_rsp_mux_001.sv(241) " "Verilog HDL or VHDL arithmetic warning at finalProject_mm_interconnect_0_rsp_mux_001.sv(241): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 241 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_rsp_mux_001.sv(300) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_rsp_mux_001.sv(300): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 300 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_rsp_mux_001.sv(307) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_rsp_mux_001.sv(307): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 307 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_rsp_mux_001.sv(319) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_rsp_mux_001.sv(319): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 319 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933139 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933169 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933170 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933170 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_arbitrator.sv(116) " "input port \"clk\" at altera_merlin_arbitrator.sv(116) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 116 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933171 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_arbitrator.sv(117) " "input port \"reset\" at altera_merlin_arbitrator.sv(117) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 117 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933171 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input increment_top_priority altera_merlin_arbitrator.sv(132) " "input port \"increment_top_priority\" at altera_merlin_arbitrator.sv(132) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 132 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933171 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933171 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933184 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUT_PKT_ORI_BURST_SIZE_L altera_merlin_width_adapter.sv(66) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(66): object \"OUT_PKT_ORI_BURST_SIZE_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUT_PKT_ORI_BURST_SIZE_H altera_merlin_width_adapter.sv(67) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(67): object \"OUT_PKT_ORI_BURST_SIZE_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUT_BYTE_CNT_W altera_merlin_width_adapter.sv(117) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(117): object \"OUT_BYTE_CNT_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_address_field altera_merlin_width_adapter.sv(276) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(276): object \"in_address_field\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 276 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772933191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "address_reg altera_merlin_width_adapter.sv(306) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(306): object \"address_reg\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 306 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "byte_cnt_reg altera_merlin_width_adapter.sv(307) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(307): object \"byte_cnt_reg\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 307 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "use_reg altera_merlin_width_adapter.sv(308) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(308): object \"use_reg\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 308 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "endofpacket_reg altera_merlin_width_adapter.sv(310) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(310): object \"endofpacket_reg\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 310 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mask altera_merlin_width_adapter.sv(311) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(311): object \"mask\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 311 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "int_output_sel altera_merlin_width_adapter.sv(315) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(315): object \"int_output_sel\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 315 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "output_sel altera_merlin_width_adapter.sv(316) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(316): object \"output_sel\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 316 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "data_array altera_merlin_width_adapter.sv(317) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(317): object \"data_array\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 317 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "byteen_array altera_merlin_width_adapter.sv(318) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(318): object \"byteen_array\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 318 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_bitforselect altera_merlin_width_adapter.sv(340) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(340): object \"in_bitforselect\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 340 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "i altera_merlin_width_adapter.sv(341) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(341): object \"i\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 341 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "j altera_merlin_width_adapter.sv(341) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(341): object \"j\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 341 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "p0_bitforselect altera_merlin_width_adapter.sv(685) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(685): object \"p0_bitforselect\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 685 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "p0_reg_bitforselect altera_merlin_width_adapter.sv(705) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(705): object \"p0_reg_bitforselect\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 705 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "response_data_packing altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(728): object \"response_data_packing\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625772933193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(840) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(840): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 840 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933197 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(843) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(843): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 843 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933197 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(911) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(911): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 911 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933198 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(920) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(920): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 920 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933198 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(980) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(980): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 980 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933199 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(982) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(982): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 982 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933199 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(985) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(985): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 985 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933199 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(986) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(986): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 986 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933199 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(203) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(203): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 203 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(204) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(204): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 204 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(205) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(205): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 205 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(206) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(206): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 206 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(207) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(207): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 207 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(208) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(208): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 208 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(209) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(209): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 209 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(210) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(210): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 210 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(211) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(211): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 211 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "4 3 altera_merlin_width_adapter.sv(212) " "Verilog HDL Case Statement warning at altera_merlin_width_adapter.sv(212): size of case item expression (4) exceeds the size of the case expression (3)" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 212 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772933200 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(1040) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(1040): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 1040 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933202 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(1134) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(1134): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 1134 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933204 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_command_size_data altera_merlin_width_adapter.sv(98) " "input port \"in_command_size_data\" at altera_merlin_width_adapter.sv(98) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933214 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933236 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUT_PKT_ORI_BURST_SIZE_L altera_merlin_width_adapter.sv(66) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(66): object \"OUT_PKT_ORI_BURST_SIZE_L\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933237 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUT_PKT_ORI_BURST_SIZE_H altera_merlin_width_adapter.sv(67) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(67): object \"OUT_PKT_ORI_BURST_SIZE_H\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933237 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OUT_BYTE_CNT_W altera_merlin_width_adapter.sv(117) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(117): object \"OUT_BYTE_CNT_W\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 117 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933237 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_burstwrap_field altera_merlin_width_adapter.sv(279) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(279): object \"in_burstwrap_field\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 279 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933243 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "quantized_byte_cnt_field altera_merlin_width_adapter.sv(285) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(285): object \"quantized_byte_cnt_field\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 285 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933243 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "startofpacket_reg altera_merlin_width_adapter.sv(309) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(309): object \"startofpacket_reg\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 309 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933243 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "response_status_reg altera_merlin_width_adapter.sv(312) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(312): object \"response_status_reg\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 312 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933243 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_bitforselect altera_merlin_width_adapter.sv(340) " "Verilog HDL or VHDL information at altera_merlin_width_adapter.sv(340): object \"in_bitforselect\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 340 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933243 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_width_adapter.sv(434) " "Verilog HDL conditional expression warning at altera_merlin_width_adapter.sv(434): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 434 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933245 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_width_adapter.sv(473) " "Verilog HDL conditional expression warning at altera_merlin_width_adapter.sv(473): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 473 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933246 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(478) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(478): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 478 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933246 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_width_adapter.sv(497) " "Verilog HDL conditional expression warning at altera_merlin_width_adapter.sv(497): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 497 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933246 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(499) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(499): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 499 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933247 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(505) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(505): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 505 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933247 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_width_adapter.sv(506) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_width_adapter.sv(506): loss of carry in addition or borrow in subtraction" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 506 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Analysis & Synthesis" 0 -1 1625772933247 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(525) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(525): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 525 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933247 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(532) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(532): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 532 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933247 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_width_adapter.sv(535) " "Verilog HDL conditional expression warning at altera_merlin_width_adapter.sv(535): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 535 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933248 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(559) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(559): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 559 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933248 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(573) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(573): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 573 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933248 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_width_adapter.sv(577) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(577): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 577 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933248 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_width_adapter.sv(585) " "Verilog HDL conditional expression warning at altera_merlin_width_adapter.sv(585): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 585 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933248 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_merlin_width_adapter.sv(602) " "Verilog HDL Assignment information at altera_merlin_width_adapter.sv(602): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 602 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933249 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_width_adapter.sv(618) " "Verilog HDL conditional expression warning at altera_merlin_width_adapter.sv(618): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 618 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933249 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_command_size_data altera_merlin_width_adapter.sv(98) " "input port \"in_command_size_data\" at altera_merlin_width_adapter.sv(98) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933257 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "crosser" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933268 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(77) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(77): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 77 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933268 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(78) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(78): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 78 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(79) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(79): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 79 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(62) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(62): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 62 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(71) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(71): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 71 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(98) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(98): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 98 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(105) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(105): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 105 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(112) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(112): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 112 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(119) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(119): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 119 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(158) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(158): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 158 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(167) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(167): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 167 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(178) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(178): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 178 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933269 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_st_handshake_clock_crosser.v(189) " "Verilog HDL conditional expression warning at altera_avalon_st_handshake_clock_crosser.v(189): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 189 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933270 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_error\[0\] altera_avalon_st_handshake_clock_crosser.v(59) " "input port \"in_error\[0\]\" at altera_avalon_st_handshake_clock_crosser.v(59) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 59 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_st_handshake_clock_crosser.v(62) " "input port \"in_empty\[0\]\" at altera_avalon_st_handshake_clock_crosser.v(62) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 62 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933371 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933371 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(85) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933371 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(101) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(101): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 101 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933372 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 in_error finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84) " "Using initial value '0' for net \"in_error\" at finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(84)" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 84 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772933372 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(78) " "input port \"clk\" at finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(78) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933372 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(82) " "input port \"reset_n\" at finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(82) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933372 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter_006 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933411 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(84) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(84): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933411 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(85) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933411 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(101) " "Verilog HDL Assignment information at finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(101): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 101 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933412 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 in_error finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(84) " "Using initial value '0' for net \"in_error\" at finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(84)" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 84 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772933412 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(78) " "input port \"clk\" at finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(78) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933412 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_n finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(82) " "input port \"reset_n\" at finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv(82) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 82 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933412 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_irq_mapper finalProject:u0\|finalProject_irq_mapper:irq_mapper " "Elaborating entity \"finalProject_irq_mapper\" for hierarchy \"finalProject:u0\|finalProject_irq_mapper:irq_mapper\"" {  } { { "finalProject/synthesis/finalProject.v" "irq_mapper" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933657 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk finalProject_irq_mapper.sv(36) " "input port \"clk\" at finalProject_irq_mapper.sv(36) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_irq_mapper.sv" 36 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933658 "|fpgaSynth|finalProject:u0|finalProject_irq_mapper:irq_mapper"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset finalProject_irq_mapper.sv(37) " "input port \"reset\" at finalProject_irq_mapper.sv(37) has no fan-out" {  } { { "finalProject/synthesis/submodules/finalProject_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_irq_mapper.sv" 37 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933658 "|fpgaSynth|finalProject:u0|finalProject_irq_mapper:irq_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalProject:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller\"" {  } { { "finalProject/synthesis/finalProject.v" "rst_controller" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933666 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_RESET_INPUTS altera_reset_controller.v(44) " "Verilog HDL or VHDL information at altera_reset_controller.v(44): object \"NUM_RESET_INPUTS\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933666 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_reset_controller.v(201) " "Verilog HDL conditional expression warning at altera_reset_controller.v(201): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 201 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933668 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in0 altera_reset_controller.v(89) " "input port \"reset_req_in0\" at altera_reset_controller.v(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in1 altera_reset_controller.v(90) " "input port \"reset_req_in1\" at altera_reset_controller.v(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in2 altera_reset_controller.v(91) " "input port \"reset_req_in2\" at altera_reset_controller.v(91) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in3 altera_reset_controller.v(92) " "input port \"reset_req_in3\" at altera_reset_controller.v(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in4 altera_reset_controller.v(93) " "input port \"reset_req_in4\" at altera_reset_controller.v(93) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 93 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in5 altera_reset_controller.v(94) " "input port \"reset_req_in5\" at altera_reset_controller.v(94) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in6 altera_reset_controller.v(95) " "input port \"reset_req_in6\" at altera_reset_controller.v(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in7 altera_reset_controller.v(96) " "input port \"reset_req_in7\" at altera_reset_controller.v(96) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in8 altera_reset_controller.v(97) " "input port \"reset_req_in8\" at altera_reset_controller.v(97) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in9 altera_reset_controller.v(98) " "input port \"reset_req_in9\" at altera_reset_controller.v(98) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in10 altera_reset_controller.v(99) " "input port \"reset_req_in10\" at altera_reset_controller.v(99) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 99 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in11 altera_reset_controller.v(100) " "input port \"reset_req_in11\" at altera_reset_controller.v(100) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in12 altera_reset_controller.v(101) " "input port \"reset_req_in12\" at altera_reset_controller.v(101) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933669 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in13 altera_reset_controller.v(102) " "input port \"reset_req_in13\" at altera_reset_controller.v(102) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 102 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933670 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in14 altera_reset_controller.v(103) " "input port \"reset_req_in14\" at altera_reset_controller.v(103) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 103 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933670 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in15 altera_reset_controller.v(104) " "input port \"reset_req_in15\" at altera_reset_controller.v(104) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 104 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933670 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933677 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_reset_synchronizer.v(63) " "Verilog HDL Assignment information at altera_reset_synchronizer.v(63): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "finalProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_synchronizer.v" 63 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772933677 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933684 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_reset_synchronizer.v(51) " "Verilog HDL conditional expression warning at altera_reset_synchronizer.v(51): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_synchronizer.v" 51 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933684 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalProject:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "finalProject/synthesis/finalProject.v" "rst_controller_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772933691 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_RESET_INPUTS altera_reset_controller.v(44) " "Verilog HDL or VHDL information at altera_reset_controller.v(44): object \"NUM_RESET_INPUTS\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 44 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933691 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "altera_reset_synchronizer_int_chain altera_reset_controller.v(140) " "Verilog HDL or VHDL information at altera_reset_controller.v(140): object \"altera_reset_synchronizer_int_chain\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 140 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933692 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "r_sync_rst_chain altera_reset_controller.v(141) " "Verilog HDL or VHDL information at altera_reset_controller.v(141): object \"r_sync_rst_chain\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933692 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "r_sync_rst altera_reset_controller.v(142) " "Verilog HDL or VHDL information at altera_reset_controller.v(142): object \"r_sync_rst\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933692 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "r_early_rst altera_reset_controller.v(143) " "Verilog HDL or VHDL information at altera_reset_controller.v(143): object \"r_early_rst\" declared but not used" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Analysis & Synthesis" 0 -1 1625772933692 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_reset_controller.v(201) " "Verilog HDL conditional expression warning at altera_reset_controller.v(201): expression is wider than one bit" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 201 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Analysis & Synthesis" 0 -1 1625772933692 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in0 altera_reset_controller.v(89) " "input port \"reset_req_in0\" at altera_reset_controller.v(89) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in1 altera_reset_controller.v(90) " "input port \"reset_req_in1\" at altera_reset_controller.v(90) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in2 altera_reset_controller.v(91) " "input port \"reset_req_in2\" at altera_reset_controller.v(91) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in3 altera_reset_controller.v(92) " "input port \"reset_req_in3\" at altera_reset_controller.v(92) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in4 altera_reset_controller.v(93) " "input port \"reset_req_in4\" at altera_reset_controller.v(93) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 93 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in5 altera_reset_controller.v(94) " "input port \"reset_req_in5\" at altera_reset_controller.v(94) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in6 altera_reset_controller.v(95) " "input port \"reset_req_in6\" at altera_reset_controller.v(95) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 95 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in7 altera_reset_controller.v(96) " "input port \"reset_req_in7\" at altera_reset_controller.v(96) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 96 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in8 altera_reset_controller.v(97) " "input port \"reset_req_in8\" at altera_reset_controller.v(97) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in9 altera_reset_controller.v(98) " "input port \"reset_req_in9\" at altera_reset_controller.v(98) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in10 altera_reset_controller.v(99) " "input port \"reset_req_in10\" at altera_reset_controller.v(99) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 99 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in11 altera_reset_controller.v(100) " "input port \"reset_req_in11\" at altera_reset_controller.v(100) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in12 altera_reset_controller.v(101) " "input port \"reset_req_in12\" at altera_reset_controller.v(101) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in13 altera_reset_controller.v(102) " "input port \"reset_req_in13\" at altera_reset_controller.v(102) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 102 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in14 altera_reset_controller.v(103) " "input port \"reset_req_in14\" at altera_reset_controller.v(103) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 103 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset_req_in15 altera_reset_controller.v(104) " "input port \"reset_req_in15\" at altera_reset_controller.v(104) has no fan-out" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 104 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Analysis & Synthesis" 0 -1 1625772933693 "|fpgaSynth|finalProject:u0|altera_reset_controller:rst_controller_001"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625772942227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.08.12:35:45 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl " "2021.07.08.12:35:45 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772945183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772947224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772947358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772949283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772949387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772949480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772949605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772949618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772949618 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625772950436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7c6b933/alt_sld_fab.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772950664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772950754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772950765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772950826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772950916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772950981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772950981 ""}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(47) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(47): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 47 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951718 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(48) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(48): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 48 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951718 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(49) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(49): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 49 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951718 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(50) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(50): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 50 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951718 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(51) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(51): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 51 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951718 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(52) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(52): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 52 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(53) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(53): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 53 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(54) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(54): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 54 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(55) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(55): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 55 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(56) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(56): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 56 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(57) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(57): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 57 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(58) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(58): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 58 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(59) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(59): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 59 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(60) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(60): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 60 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(61) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(61): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 61 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(62) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(62): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 62 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(63) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(63): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 63 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(64) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(64): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 64 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951719 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(65) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(65): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 65 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(66) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(66): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 66 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(67) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(67): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 67 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(68) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(68): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 68 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(69) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(69): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 69 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(70) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(70): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 70 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(71) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(71): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 71 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(72) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(72): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 72 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(73) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(73): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 73 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(74) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(74): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 74 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(75) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(75): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 75 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(76) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(76): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 76 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(77) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(77): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 77 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951720 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 alt_sld_fab_alt_sld_fab_ident.sv(78) " "Verilog HDL Case Statement warning at alt_sld_fab_alt_sld_fab_ident.sv(78): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 78 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625772951721 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 alt_sld_fab_alt_sld_fab_ident.sv(79) " "Verilog HDL Assignment information at alt_sld_fab_alt_sld_fab_ident.sv(79): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 79 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Analysis & Synthesis" 0 -1 1625772951721 "|fpgaSynth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[0\] data_in GND " "Reduced register \"fifoDin\[0\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[1\] data_in GND " "Reduced register \"fifoDin\[1\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[2\] data_in GND " "Reduced register \"fifoDin\[2\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[3\] data_in GND " "Reduced register \"fifoDin\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[4\] data_in GND " "Reduced register \"fifoDin\[4\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[5\] data_in GND " "Reduced register \"fifoDin\[5\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[6\] data_in GND " "Reduced register \"fifoDin\[6\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[7\] data_in GND " "Reduced register \"fifoDin\[7\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953016 "|fpgaSynth|fifoDin[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[8\] data_in GND " "Reduced register \"fifoDin\[8\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[9\] data_in GND " "Reduced register \"fifoDin\[9\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[10\] data_in GND " "Reduced register \"fifoDin\[10\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[11\] data_in GND " "Reduced register \"fifoDin\[11\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[12\] data_in GND " "Reduced register \"fifoDin\[12\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[13\] data_in GND " "Reduced register \"fifoDin\[13\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[14\] data_in GND " "Reduced register \"fifoDin\[14\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fifoDin\[15\] data_in GND " "Reduced register \"fifoDin\[15\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|fifoDin[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[109\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[109\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953017 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[107\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[107\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[78\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[78\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953018 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[75\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[75\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[66\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[66\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[65\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[65\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[37\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[37\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[36\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[36\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953019 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953020 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953021 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953022 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953023 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[109\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[109\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[107\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[107\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953024 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[78\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[78\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953025 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953025 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[75\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[75\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953025 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953025 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953025 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953025 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[37\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[37\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[36\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[36\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953026 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953027 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953028 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953029 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[109\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[109\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[107\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[107\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953030 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[85\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[85\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[78\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[78\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[37\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[37\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953031 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[36\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[36\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 81 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[109\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[109\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[107\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[107\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953032 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[85\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[85\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[78\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[78\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[37\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[37\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[36\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[36\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953033 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|p0_use_reg data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|p0_use_reg\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 690 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy " "No clock transition on \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" register due to stuck clock or clock enable" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy clock_enable GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck clock_enable port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] " "No clock transition on \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" register due to stuck clock or clock enable" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] clock_enable GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] " "No clock transition on \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" register due to stuck clock or clock enable" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] clock_enable GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953034 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] " "No clock transition on \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" register due to stuck clock or clock enable" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953035 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] clock_enable GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953035 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] " "No clock transition on \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" register due to stuck clock or clock enable" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953035 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] clock_enable GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953035 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|locked\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953036 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|locked\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953036 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|locked\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953036 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|locked\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953036 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|locked\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953037 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|locked\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953037 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|locked\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953037 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|locked\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953037 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|locked\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|locked\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953037 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|locked\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|locked\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953037 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953040 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr30_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr30_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953040 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr30_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr29_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr29_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953040 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr29_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr28_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr28_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953040 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr28_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr27_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr27_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr27_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr26_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr26_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr26_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr25_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr25_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr25_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr24_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr24_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr24_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr23_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr23_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr23_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr22_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr22_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr22_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr21_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr21_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953041 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr21_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr20_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr20_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr20_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr19_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr19_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr19_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr18_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr18_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr18_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953042 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953043 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953044 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oct_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oct_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953045 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953046 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953047 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode3_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953048 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953049 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953050 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953051 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode2_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953052 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953053 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953054 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode1_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr17_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr17_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr17_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr16_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr16_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr16_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr15_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr15_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr15_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr14_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr14_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr14_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr13_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr13_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953055 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr13_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr12_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr12_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr12_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr11_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr11_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr11_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr10_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr10_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr10_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr9_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr9_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr9_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr8_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr8_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr8_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr7_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr7_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr7_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr6_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr6_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953056 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr6_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr5_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr5_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr5_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr4_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr4_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr4_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr3_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr3_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr3_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr2_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr2_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr2_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr1_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr1_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr1_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr0_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:phase_incr0_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953057 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:phase_incr0_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953058 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953058 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953058 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953058 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953058 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953059 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953059 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953059 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953059 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953060 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953061 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953061 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953061 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953061 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953061 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_pio_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953062 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953062 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953062 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953062 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953062 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953062 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953063 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953063 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953063 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953063 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953063 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_digits_pio_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953064 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953065 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953066 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953067 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953068 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_rst_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953069 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953070 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953071 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953072 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953072 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953072 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953072 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953072 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953073 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953074 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953075 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953075 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953075 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953075 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953075 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953075 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953076 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953076 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953076 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953076 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953076 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953076 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953077 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953078 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953078 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953078 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953078 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953078 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953078 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953079 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953080 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_chipselect_pre data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953081 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953082 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953083 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953084 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953085 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953086 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_irq\|readdata\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_irq|readdata[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953087 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953088 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953089 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953090 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_sdram:sdram\|i_addr\[5\] data_in VCC " "Reduced register \"finalProject:u0\|finalProject_sdram:sdram\|i_addr\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 356 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953091 "|fpgaSynth|finalProject:u0|finalProject_sdram:sdram|i_addr[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_sdram:sdram\|i_addr\[4\] data_in VCC " "Reduced register \"finalProject:u0\|finalProject_sdram:sdram\|i_addr\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 356 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953091 "|fpgaSynth|finalProject:u0|finalProject_sdram:sdram|i_addr[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_rf_ecc_recoverable_valid data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_rf_ecc_recoverable_valid\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3447 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953092 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W1_rf_ecc_recoverable_valid data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W1_rf_ecc_recoverable_valid\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3428 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953092 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_rf_ecc_unrecoverable_valid data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_rf_ecc_unrecoverable_valid\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3448 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953093 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953093 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953093 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953093 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953093 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953094 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953095 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ienable_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4463 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953096 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953097 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953097 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953097 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953097 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953098 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953098 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953098 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953098 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953099 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953099 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953099 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953099 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953100 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953100 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953100 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953100 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953101 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953101 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953101 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953101 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953102 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953102 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953102 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953102 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953103 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953103 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953103 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_ipending_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4472 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953103 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953103 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953104 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953105 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953106 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953107 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953107 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953107 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953107 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953107 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_cdsr_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4481 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953107 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_custom data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_custom\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3336 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953108 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|R_ctrl_custom"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_crst data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_crst\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3334 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953108 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|R_ctrl_crst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_ld_ex data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_ld_ex\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3359 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953108 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_st_ex data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_ctrl_st_ex\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3401 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953108 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_wrap data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_wrap\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953108 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\|trc_im_addr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1984 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_goto1 data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 832 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953109 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_break_pulse data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_break_pulse\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 887 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_goto0 data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 831 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk\|xbrk_break data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk\|xbrk_break\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 612 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953110 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953111 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953112 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953113 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953113 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953113 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953113 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_key:key\|readdata\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_key:key\|readdata\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953113 "|fpgaSynth|finalProject:u0|finalProject_key:key|readdata[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[31\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953116 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[30\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953116 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[29\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953116 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[28\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953116 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[27\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953116 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[26\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953116 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[25\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[24\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[23\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[22\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[21\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[20\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[19\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[18\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[17\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953117 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[16\] data_in GND " "Reduced register \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\|readdata_dly2\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953118 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953120 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953120 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953120 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953121 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953122 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953123 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953124 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953125 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953126 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953127 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953128 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953129 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953130 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953131 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 " "No clock transition on \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 clock GND " "Reduced register \"parallelAdder:fmAdd\[0\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[0]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953132 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953133 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953134 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953135 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953136 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953137 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953138 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953139 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953140 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953141 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953142 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953143 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 " "No clock transition on \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 clock GND " "Reduced register \"parallelAdder:fmAdd\[1\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[1]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953144 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953145 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953146 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953147 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953148 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953149 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953150 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953151 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953152 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953153 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953154 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953155 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 " "No clock transition on \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 clock GND " "Reduced register \"parallelAdder:fmAdd\[2\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[2]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe1\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 39 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe10\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 43 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe10"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe11\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 47 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe11"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe12\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 51 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953156 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe12"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe13\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 55 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe13"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe14\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 59 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe14"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe15\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 63 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe15"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe16\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 67 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe16"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe17\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 71 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe17"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe18\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 75 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953157 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe19\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 79 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe19"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe2\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 83 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe20\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 87 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe20"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe21\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 91 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe21"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe22\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 95 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe22"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953158 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe23\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 99 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe24\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 103 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe24"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe25\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 107 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe26\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 111 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe26"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe27\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 115 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe27"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe28\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 119 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe28"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe29\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 123 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953159 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe29"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe3\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 127 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe30\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 131 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe30"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe31\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 135 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe31"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe32\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 139 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe32"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe33\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 143 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe33"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe34\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 147 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953160 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe34"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe35\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 151 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe35"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe36\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 155 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe36"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe37\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 159 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe37"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe38\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 163 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe38"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe39\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 167 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe39"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe4\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 171 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953161 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe40\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 175 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe41\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 179 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe41"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe42\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 183 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe42"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe43\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 187 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe43"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe44\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 191 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe44"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe45\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 195 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe45"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe46\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 199 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953162 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe46"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe47\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 203 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe47"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe48\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 207 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe48"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe49\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 211 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe49"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe5\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 215 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe5"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe50\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 219 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe50"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953163 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe51\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 223 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe51"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe52\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 227 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe52"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe53\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 231 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe53"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe54\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 235 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe54"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe55\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 239 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe55"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe56\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 243 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe56"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953164 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe57\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 247 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe57"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe58\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 251 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe58"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe59\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 255 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe59"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe6\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 259 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe60\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 263 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe60"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe61\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 267 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe61"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953165 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe62\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 271 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe62"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe63\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 275 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe63"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe64\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 279 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe64"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe65\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 283 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe65"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe66\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 287 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe66"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe7\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 291 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe7"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe8\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 295 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953166 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe8"}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 " "No clock transition on \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" register due to stuck clock or clock enable" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "Analysis & Synthesis" 0 -1 1625772953167 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9 clock GND " "Reduced register \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\|dffe9\" with stuck clock port to stuck value GND" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 299 2 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953167 "|fpgaSynth|parallelAdder:fmAdd[3]|parallel_add:parallel_add_component|par_add_vcf:auto_generated|dffe9"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953178 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953178 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953178 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953178 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953178 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953178 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953179 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953180 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953181 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953182 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953182 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953182 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953182 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953183 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953184 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953185 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953186 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953187 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953188 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953189 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953190 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953191 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953192 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[4\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[4\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_irq_s1_translator\|av_readdata_pre\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_voiceIdx:voiceidx\|readdata\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_voiceIdx:voiceidx|readdata[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\|readdata\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953193 "|fpgaSynth|finalProject:u0|finalProject_usb_gpx:usb_gpx|readdata[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953195 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953196 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[7\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[7\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953197 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[6\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[6\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953198 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[5\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_control_rd_data\[5\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4409 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953198 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:voiceidx_s1_translator\|av_readdata_pre\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953204 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:voiceidx_s1_translator|av_readdata_pre[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:usb_gpx_s1_translator\|av_readdata_pre\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772953204 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 164 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult1\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_mult3\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_1rt:auto_generated\|mac_out4\"" {  } { { "db/mult_1rt.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_1rt.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772953224 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_1rt:auto_generated|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625772953224 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625772953224 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "624 " "Ignored 624 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "624 " "Ignored 624 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1625772954892 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1625772954892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[0\] data_in GND " "Reduced register \"fmInputs\[3\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955032 "|fpgaSynth|fmInputs[3][0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[1\] data_in GND " "Reduced register \"fmInputs\[3\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955032 "|fpgaSynth|fmInputs[3][1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[2\] data_in GND " "Reduced register \"fmInputs\[3\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955032 "|fpgaSynth|fmInputs[3][2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[3\] data_in GND " "Reduced register \"fmInputs\[3\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955032 "|fpgaSynth|fmInputs[3][3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[4\] data_in GND " "Reduced register \"fmInputs\[3\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[5\] data_in GND " "Reduced register \"fmInputs\[3\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[6\] data_in GND " "Reduced register \"fmInputs\[3\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[7\] data_in GND " "Reduced register \"fmInputs\[3\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[8\] data_in GND " "Reduced register \"fmInputs\[3\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[9\] data_in GND " "Reduced register \"fmInputs\[3\]\[9\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[10\] data_in GND " "Reduced register \"fmInputs\[3\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[11\] data_in GND " "Reduced register \"fmInputs\[3\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[12\] data_in GND " "Reduced register \"fmInputs\[3\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[13\] data_in GND " "Reduced register \"fmInputs\[3\]\[13\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955033 "|fpgaSynth|fmInputs[3][13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[14\] data_in GND " "Reduced register \"fmInputs\[3\]\[14\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[15\] data_in GND " "Reduced register \"fmInputs\[3\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[16\] data_in GND " "Reduced register \"fmInputs\[3\]\[16\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[17\] data_in GND " "Reduced register \"fmInputs\[3\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[18\] data_in GND " "Reduced register \"fmInputs\[3\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[19\] data_in GND " "Reduced register \"fmInputs\[3\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[20\] data_in GND " "Reduced register \"fmInputs\[3\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[21\] data_in GND " "Reduced register \"fmInputs\[3\]\[21\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[22\] data_in GND " "Reduced register \"fmInputs\[3\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[3\]\[23\] data_in GND " "Reduced register \"fmInputs\[3\]\[23\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955034 "|fpgaSynth|fmInputs[3][23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[0\] data_in GND " "Reduced register \"fmInputs\[2\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[1\] data_in GND " "Reduced register \"fmInputs\[2\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[2\] data_in GND " "Reduced register \"fmInputs\[2\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[3\] data_in GND " "Reduced register \"fmInputs\[2\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[4\] data_in GND " "Reduced register \"fmInputs\[2\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[5\] data_in GND " "Reduced register \"fmInputs\[2\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[6\] data_in GND " "Reduced register \"fmInputs\[2\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[7\] data_in GND " "Reduced register \"fmInputs\[2\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[8\] data_in GND " "Reduced register \"fmInputs\[2\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[9\] data_in GND " "Reduced register \"fmInputs\[2\]\[9\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955035 "|fpgaSynth|fmInputs[2][9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[10\] data_in GND " "Reduced register \"fmInputs\[2\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[11\] data_in GND " "Reduced register \"fmInputs\[2\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[12\] data_in GND " "Reduced register \"fmInputs\[2\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[13\] data_in GND " "Reduced register \"fmInputs\[2\]\[13\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[14\] data_in GND " "Reduced register \"fmInputs\[2\]\[14\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[15\] data_in GND " "Reduced register \"fmInputs\[2\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[16\] data_in GND " "Reduced register \"fmInputs\[2\]\[16\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[17\] data_in GND " "Reduced register \"fmInputs\[2\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[18\] data_in GND " "Reduced register \"fmInputs\[2\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[19\] data_in GND " "Reduced register \"fmInputs\[2\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955036 "|fpgaSynth|fmInputs[2][19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[20\] data_in GND " "Reduced register \"fmInputs\[2\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[2][20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[21\] data_in GND " "Reduced register \"fmInputs\[2\]\[21\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[2][21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[22\] data_in GND " "Reduced register \"fmInputs\[2\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[2][22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[2\]\[23\] data_in GND " "Reduced register \"fmInputs\[2\]\[23\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[2][23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[0\] data_in GND " "Reduced register \"fmInputs\[1\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[1][0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[1\] data_in GND " "Reduced register \"fmInputs\[1\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[1][1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[2\] data_in GND " "Reduced register \"fmInputs\[1\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[1][2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[3\] data_in GND " "Reduced register \"fmInputs\[1\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[1][3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[4\] data_in GND " "Reduced register \"fmInputs\[1\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[1][4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[5\] data_in GND " "Reduced register \"fmInputs\[1\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955037 "|fpgaSynth|fmInputs[1][5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[6\] data_in GND " "Reduced register \"fmInputs\[1\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[7\] data_in GND " "Reduced register \"fmInputs\[1\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[8\] data_in GND " "Reduced register \"fmInputs\[1\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[9\] data_in GND " "Reduced register \"fmInputs\[1\]\[9\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[10\] data_in GND " "Reduced register \"fmInputs\[1\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[11\] data_in GND " "Reduced register \"fmInputs\[1\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[12\] data_in GND " "Reduced register \"fmInputs\[1\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[13\] data_in GND " "Reduced register \"fmInputs\[1\]\[13\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[14\] data_in GND " "Reduced register \"fmInputs\[1\]\[14\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[15\] data_in GND " "Reduced register \"fmInputs\[1\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955038 "|fpgaSynth|fmInputs[1][15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[16\] data_in GND " "Reduced register \"fmInputs\[1\]\[16\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[17\] data_in GND " "Reduced register \"fmInputs\[1\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[18\] data_in GND " "Reduced register \"fmInputs\[1\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[19\] data_in GND " "Reduced register \"fmInputs\[1\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[20\] data_in GND " "Reduced register \"fmInputs\[1\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[21\] data_in GND " "Reduced register \"fmInputs\[1\]\[21\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[22\] data_in GND " "Reduced register \"fmInputs\[1\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[1\]\[23\] data_in GND " "Reduced register \"fmInputs\[1\]\[23\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[1][23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[0\] data_in GND " "Reduced register \"fmInputs\[0\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[0][0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[1\] data_in GND " "Reduced register \"fmInputs\[0\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955039 "|fpgaSynth|fmInputs[0][1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[2\] data_in GND " "Reduced register \"fmInputs\[0\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[3\] data_in GND " "Reduced register \"fmInputs\[0\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[4\] data_in GND " "Reduced register \"fmInputs\[0\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][4]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[5\] data_in GND " "Reduced register \"fmInputs\[0\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[6\] data_in GND " "Reduced register \"fmInputs\[0\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[7\] data_in GND " "Reduced register \"fmInputs\[0\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[8\] data_in GND " "Reduced register \"fmInputs\[0\]\[8\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[9\] data_in GND " "Reduced register \"fmInputs\[0\]\[9\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[10\] data_in GND " "Reduced register \"fmInputs\[0\]\[10\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[11\] data_in GND " "Reduced register \"fmInputs\[0\]\[11\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955040 "|fpgaSynth|fmInputs[0][11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[12\] data_in GND " "Reduced register \"fmInputs\[0\]\[12\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[13\] data_in GND " "Reduced register \"fmInputs\[0\]\[13\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[14\] data_in GND " "Reduced register \"fmInputs\[0\]\[14\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[15\] data_in GND " "Reduced register \"fmInputs\[0\]\[15\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[16\] data_in GND " "Reduced register \"fmInputs\[0\]\[16\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[17\] data_in GND " "Reduced register \"fmInputs\[0\]\[17\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[18\] data_in GND " "Reduced register \"fmInputs\[0\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[19\] data_in GND " "Reduced register \"fmInputs\[0\]\[19\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[20\] data_in GND " "Reduced register \"fmInputs\[0\]\[20\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[21\] data_in GND " "Reduced register \"fmInputs\[0\]\[21\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955041 "|fpgaSynth|fmInputs[0][21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[22\] data_in GND " "Reduced register \"fmInputs\[0\]\[22\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955042 "|fpgaSynth|fmInputs[0][22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "fmInputs\[0\]\[23\] data_in GND " "Reduced register \"fmInputs\[0\]\[23\]\" with stuck data_in port to stuck value GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 205 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772955042 "|fpgaSynth|fmInputs[0][23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|address_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 471 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956270 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|byteen_reg\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|byteen_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 471 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956271 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|byteen_reg\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|byteen_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 471 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956271 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956271 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956271 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956272 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956273 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956274 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956275 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956276 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956277 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956278 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956279 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956280 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956281 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956282 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956283 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956284 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956285 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956286 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956287 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956288 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956289 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956290 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956291 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956292 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956293 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956294 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break\|trigger_state data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break\|trigger_state\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 567 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956295 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break|trigger_state"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[11\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[11\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956297 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[10\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[10\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956297 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[9\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[9\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956297 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[8\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[8\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956297 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[7\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[7\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956297 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[6\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[6\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[5\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[5\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[12\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[12\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[13\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[13\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[14\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[14\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[15\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[15\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[16\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[16\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[17\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[17\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[18\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[18\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[19\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[19\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956298 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[20\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[20\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[21\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[21\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[22\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[22\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[23\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[23\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[24\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[24\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[25\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[25\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[26\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[26\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[27\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[27\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[28\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[28\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[29\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[29\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956299 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[30\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[30\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[0\]\|noteNum\[31\] data_in GND " "Reduced register \"noteParser:noteParsers\[0\]\|noteNum\[31\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[0]|noteNum[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[11\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[11\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[10\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[10\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[9\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[9\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[8\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[8\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[7\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[7\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[6\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[6\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[5\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[5\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[12\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[12\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956300 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[13\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[13\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[14\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[14\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[15\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[15\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[16\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[16\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[17\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[17\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[18\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[18\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[19\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[19\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[20\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[20\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[21\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[21\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[22\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[22\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956301 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[23\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[23\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[24\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[24\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[25\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[25\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[26\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[26\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[27\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[27\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[28\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[28\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[29\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[29\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[30\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[30\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[1\]\|noteNum\[31\] data_in GND " "Reduced register \"noteParser:noteParsers\[1\]\|noteNum\[31\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[1]|noteNum[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[11\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[11\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956302 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[10\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[10\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[9\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[9\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[8\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[8\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[7\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[7\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[6\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[6\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[5\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[5\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[12\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[12\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[13\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[13\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[14\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[14\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[15\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[15\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956303 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[16\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[16\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[17\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[17\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[18\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[18\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[19\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[19\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[20\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[20\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[21\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[21\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[22\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[22\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[23\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[23\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[24\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[24\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[25\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[25\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[26\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[26\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956304 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[27\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[27\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[28\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[28\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[29\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[29\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[30\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[30\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[2\]\|noteNum\[31\] data_in GND " "Reduced register \"noteParser:noteParsers\[2\]\|noteNum\[31\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[2]|noteNum[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[11\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[11\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[10\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[10\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[9\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[9\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[8\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[8\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[7\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[7\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956305 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[7]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[6\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[6\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[6]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[5\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[5\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[5]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[12\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[12\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[13\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[13\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[14\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[14\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[15\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[15\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[16\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[16\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[17\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[17\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[18\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[18\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[19\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[19\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[20\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[20\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[21\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[21\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956306 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[22\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[22\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[23\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[23\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[24\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[24\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[25\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[25\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[26\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[26\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[27\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[27\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[28\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[28\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[29\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[29\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[30\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[30\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "noteParser:noteParsers\[3\]\|noteNum\[31\] data_in GND " "Reduced register \"noteParser:noteParsers\[3\]\|noteNum\[31\]\" with stuck data_in port to stuck value GND" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956307 "|fpgaSynth|noteParser:noteParsers[3]|noteNum[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:spi_0_spi_control_port_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956310 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:voiceidx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:voiceidx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:voiceidx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:voiceidx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:voiceidx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:voiceidx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956311 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956312 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956313 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956314 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:noteidx0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noteidx0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956315 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr30_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr30_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr30_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr30_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr30_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr30_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956316 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956317 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr29_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr29_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr29_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr29_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr29_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr29_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr28_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956318 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr28_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr28_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr28_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr28_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr28_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr27_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956319 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr27_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr27_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr27_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr27_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr27_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr26_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956320 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr26_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr26_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr26_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr26_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr26_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr25_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956321 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr25_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr25_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr25_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr25_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr25_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr24_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956322 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr24_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr24_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr24_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr24_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr24_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr23_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956323 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr23_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr23_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr23_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr23_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr23_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr22_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956324 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr22_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr22_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr22_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr22_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr22_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr21_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr21_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr21_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956325 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr21_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr21_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr21_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr20_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr20_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr20_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956326 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr20_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr20_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr20_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr19_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr19_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr19_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr19_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr19_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956327 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr19_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr18_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr18_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr18_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr18_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr18_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956328 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr18_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oct_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oct_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oct_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oct_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oct_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956329 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oct_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956330 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956331 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956332 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr17_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr17_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr17_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr17_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr17_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956333 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr17_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr16_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr16_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr16_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr16_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr16_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr16_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr15_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr15_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr15_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr15_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr15_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr15_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr14_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr14_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr14_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr14_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr14_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr14_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr13_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr13_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr13_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr13_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr13_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr13_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr12_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr12_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr12_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr12_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr12_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr12_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr11_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr11_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr11_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr11_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr11_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr11_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr10_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr10_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr10_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr10_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr10_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr10_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr9_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr9_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr9_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr9_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr9_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr9_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr8_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr8_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr8_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr8_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr8_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr8_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956342 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr7_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr7_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr7_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr7_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr7_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr7_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956343 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr6_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956344 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr5_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956345 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr4_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956346 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr3_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956347 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr2_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:phase_incr0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:phase_incr0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:key_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:leds_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_digits_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_rst_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_gpx_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:usb_irq_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keycode_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_pll_pll_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956364 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956364 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956364 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956364 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956364 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956365 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956365 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956365 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956365 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956365 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956365 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[90\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[90\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956366 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956367 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[88\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[88\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956367 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[87\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[87\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956367 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[86\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[86\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956367 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956367 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956367 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956368 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956369 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956375 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956376 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[64\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[64\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:i2c_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956377 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956382 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956382 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956382 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956383 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956384 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956389 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956389 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956389 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956389 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956393 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956393 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956393 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956394 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956399 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956400 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956400 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956400 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[91\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[91\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956404 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[89\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[89\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956404 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[72\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[72\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956404 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[71\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[71\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[70\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[70\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[69\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[69\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[68\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[60\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[60\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[54\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[54\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[52\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[52\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[46\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[46\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956405 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956406 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956406 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956406 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956406 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956406 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956422 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956426 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956430 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956435 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956439 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956443 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956447 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956452 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_break data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\|dbrk_break\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 830 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956475 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956556 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956556 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956556 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956557 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956558 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx3\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx3|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956559 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956560 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx2\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx2|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956561 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956562 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx1\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx1|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956563 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956564 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956565 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956566 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956566 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_noteIdx0:noteidx0\|readdata\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 51 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956566 "|fpgaSynth|finalProject:u0|finalProject_noteIdx0:noteidx0|readdata[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956569 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956569 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956569 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956569 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956569 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956569 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956570 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956571 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx3_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx3_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956572 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956573 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956574 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx2_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx2_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956575 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956576 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956577 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx1_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx1_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956578 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956579 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956580 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956581 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:noteidx0_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956582 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noteidx0_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[7\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956927 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break\|trigbrktype data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break\|trigbrktype\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 333 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956928 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[6\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956933 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[5\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956940 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[4\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956946 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[3\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956953 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[2\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956959 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[1\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956966 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[59\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\|mem\[0\]\[59\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772956972 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961334 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961335 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961336 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961337 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961338 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961339 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961340 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[2\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961341 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961348 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961349 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr0_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961350 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr1_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961351 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr2_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr3_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr4_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961352 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr5_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr6_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr7_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr8_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961353 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr9_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr10_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr11_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961354 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr12_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr13_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr14_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961355 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr15_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr16_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr17_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961356 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oct_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr18_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961357 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr19_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr20_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr21_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961358 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr22_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr23_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr24_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961359 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr25_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr26_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr27_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961360 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr28_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr29_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:phase_incr30_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx0_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx1_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961361 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx2_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noteidx3_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:voiceidx_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961362 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961363 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[1\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961364 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[110\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\|mem\[0\]\[110\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772961371 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][110]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\|wait_latency_counter\[1\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\|wait_latency_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 302 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965514 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|share_count_zero_flag data_in VCC " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965514 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|share_count_zero_flag data_in VCC " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965514 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|share_count_zero_flag data_in VCC " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965515 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|share_count_zero_flag data_in VCC " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965515 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|share_count_zero_flag data_in VCC " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|share_count_zero_flag\" with stuck data_in port to stuck value VCC" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 190 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965515 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|share_count\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965526 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|share_count\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965526 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|share_count\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965527 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|share_count\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965527 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|share_count\[0\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005\|share_count\[0\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 206 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772965527 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck\|DRsize.011 data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck\|DRsize.011\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" 92 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772966818 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck\|DRsize.001 data_in GND " "Reduced register \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck\|DRsize.001\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" 92 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772966819 "|fpgaSynth|finalProject:u0|finalProject_nios2_gen2_0:nios2_gen2_0|finalProject_nios2_gen2_0_cpu:cpu|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tableIdxROM:tableROM\|interpROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tableIdxROM:tableROM\|interpROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 129 " "Parameter NUMWORDS_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Parameter INIT_FILE set to db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tableIdxROM:tableROM\|idxROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tableIdxROM:tableROM\|idxROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 129 " "Parameter NUMWORDS_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Parameter INIT_FILE set to db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "finalProject:u0\|altera_reset_controller:rst_controller\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"finalProject:u0\|altera_reset_controller:rst_controller\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE finalProject.fpgaSynth0.rtl.mif " "Parameter INIT_FILE set to finalProject.fpgaSynth0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "finalProject:u0\|finalProject_sdram:sdram\|rd_valid_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"finalProject:u0\|finalProject_sdram:sdram\|rd_valid_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625772968787 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772968787 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625772968787 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|Add2\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "Add2" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4167 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772968791 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625772968791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772968828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772968828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4g1 " "Found entity 1: altsyncram_a4g1" {  } { { "db/altsyncram_a4g1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_a4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772968870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772968870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0 " "Elaborated megafunction instantiation \"tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772968903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0 " "Instantiated megafunction \"tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 129 " "Parameter \"NUMWORDS_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Parameter \"INIT_FILE\" = \"db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968903 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772968903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8671 " "Found entity 1: altsyncram_8671" {  } { { "db/altsyncram_8671.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_8671.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772968945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772968945 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1625772968948 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1625772968948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0 " "Elaborated megafunction instantiation \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772968978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0 " "Instantiated megafunction \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 129 " "Parameter \"NUMWORDS_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Parameter \"INIT_FILE\" = \"db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772968978 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772968978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k771 " "Found entity 1: altsyncram_k771" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969023 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1625772969026 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1625772969027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772969072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE finalProject.fpgaSynth0.rtl.mif " "Parameter \"INIT_FILE\" = \"finalProject.fpgaSynth0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772969072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hiv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hiv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hiv " "Found entity 1: altsyncram_hiv" {  } { { "db/altsyncram_hiv.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_hiv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0 " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772969253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0 " "Instantiated megafunction \"finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772969253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ftl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ftl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ftl " "Found entity 1: shift_taps_ftl" {  } { { "db/shift_taps_ftl.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/shift_taps_ftl.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69a1 " "Found entity 1: altsyncram_69a1" {  } { { "db/altsyncram_69a1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_69a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3f " "Found entity 1: cntr_q3f" {  } { { "db/cntr_q3f.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_q3f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjg " "Found entity 1: cntr_hjg" {  } { { "db/cntr_hjg.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_hjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772969533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2 " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625772969533 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625772969533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gai " "Found entity 1: add_sub_gai" {  } { { "db/add_sub_gai.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/add_sub_gai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625772969581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772969581 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a8 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a9 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a10 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a11 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a12 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a13 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a14 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a15 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a16 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a17 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a18 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a19 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a20 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a21 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a22 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a23 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a24 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a25 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a26 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a27 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a28 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a29 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a30 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a31 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772969733 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1625772969733 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1625772969733 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625772970806 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1625772971129 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1625772971129 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625772971130 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625772971130 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625772971130 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1625772971130 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1625772971130 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[8\] GND pin " "The pin \"ARDUINO_IO\[8\]\" is fed by GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1625772971130 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1625772971130 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 442 -1 0 } } { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 356 -1 0 } } { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 352 -1 0 } } { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 243 -1 0 } } { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 132 -1 0 } } { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 398 -1 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_jg6.tdf" 33 2 0 } } { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 253 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 273 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_jg6.tdf" 45 2 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "finalProject/synthesis/submodules/finalProject_timer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_timer.v" 181 -1 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_fub.tdf" 33 2 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "db/shift_taps_ftl.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/shift_taps_ftl.tdf" 39 2 0 } } { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_fub.tdf" 45 2 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625772971238 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625772971240 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "finalProject:u0\|finalProject_sdram:sdram\|m_count\[2\] data_in GND " "Reduced register \"finalProject:u0\|finalProject_sdram:sdram\|m_count\[2\]\" with stuck data_in port to stuck value GND" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 442 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1625772975896 "|fpgaSynth|finalProject:u0|finalProject_sdram:sdram|m_count[2]"}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1625772977366 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1625772977366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625772977367 "|fpgaSynth|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625772977367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625772978225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1236 " "1236 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625773018149 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\|altsyncram_8671:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\|altsyncram_8671:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_8671.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_8671.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625773018228 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 91 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625773018229 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1625773018697 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1625773018697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625773024641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625773024641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15749 " "Implemented 15749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625773025974 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625773025974 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1625773025974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14971 " "Implemented 14971 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625773025974 ""} { "Info" "ICUT_CUT_TM_RAMS" "484 " "Implemented 484 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625773025974 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1625773025974 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "160 " "Implemented 160 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1625773025974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625773025974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3733 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3733 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5335 " "Peak virtual memory: 5335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625773026327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:37:06 2021 " "Processing ended: Thu Jul 08 12:37:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625773026327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625773026327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625773026327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625773026327 ""}
