Protel Design System Design Rule Check
PCB File : E:\NEW_DATA\Project\RAIN_SensorAutomatic_ESP32_SIM800L\PCB1.PcbDoc
Date     : 4/17/2022
Time     : 7:14:23 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +3.3V Between Pad R27-1(-13.086mm,-35.916mm) on Bottom Layer And Pad C14-1(-7.391mm,-28.614mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net RCLK Between Pad IC2-12(51.778mm,14.55mm) on Bottom Layer And Pad IC3-12(65.778mm,14.55mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net LCD_DB7 Between Track (45.555mm,11.8mm)(45.555mm,16.951mm) on Bottom Layer And Pad IC2-15(47.968mm,14.55mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net LCD_EXT Between Pad R14-2(59.555mm,11.8mm) on Bottom Layer And Pad R14-1(61.841mm,11.8mm) on Bottom Layer 
Rule Violations :4

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.508mm) (Max=1.524mm) (Preferred=0.889mm) (All)
   Violation between Width Constraint: Track (79.643mm,4.4mm)(79.643mm,9.48mm) on Top Layer Actual Width = 0.254mm, Target Width = 0.508mm
Rule Violations :1

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad B1-1(-14.359mm,-77.105mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad B2-1(85.641mm,-77.105mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad B3-1(85.641mm,22.895mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad B4-1(-14.359mm,22.895mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-(39.643mm,-40.381mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-(39.643mm,-77.381mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-(76.643mm,-40.381mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-(76.643mm,-77.381mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U3-(-2.919mm,-39.883mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U3-(27.053mm,-55.885mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C16-1(58.56mm,-69.057mm) on Bottom Layer And Pad C17-1(60.36mm,-69.057mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C16-2(58.56mm,-71.343mm) on Bottom Layer And Pad C17-2(60.36mm,-71.343mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C21-1(83.735mm,-9.651mm) on Bottom Layer And Pad C26-1(83.735mm,-7.851mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C21-2(81.449mm,-9.651mm) on Bottom Layer And Pad C26-2(81.449mm,-7.851mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C22-1(83.735mm,6.386mm) on Bottom Layer And Pad C24-1(83.735mm,8.186mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C22-2(81.449mm,6.386mm) on Bottom Layer And Pad C24-2(81.449mm,8.186mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C23-1(83.735mm,9.986mm) on Bottom Layer And Pad C24-1(83.735mm,8.186mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C23-2(81.449mm,9.986mm) on Bottom Layer And Pad C24-2(81.449mm,8.186mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C25-1(83.735mm,-6.051mm) on Bottom Layer And Pad C26-1(83.735mm,-7.851mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad C25-2(81.449mm,-6.051mm) on Bottom Layer And Pad C26-2(81.449mm,-7.851mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.2mm]
Rule Violations :10

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Arc (11.096mm,-64.769mm) on Top Overlay And Pad C13-1(11.096mm,-62.864mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (-11.181mm,-39.311mm) on Top Overlay And Pad C4-1(-11.181mm,-39.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (-11.201mm,-24.614mm) on Top Overlay And Pad C15-1(-11.201mm,-24.614mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (-14.991mm,-39.311mm) on Top Overlay And Pad C4-2(-14.991mm,-39.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Arc (3.276mm,-64.769mm) on Top Overlay And Pad C12-1(3.276mm,-62.864mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (35.15mm,-39.311mm) on Top Overlay And Pad C2-1(35.15mm,-39.311mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (35.15mm,-43.121mm) on Top Overlay And Pad C2-2(35.15mm,-43.121mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (39.643mm,-40.381mm) on Top Overlay And Pad M2-(39.643mm,-40.381mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (39.643mm,-77.381mm) on Top Overlay And Pad M2-(39.643mm,-77.381mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.017mm < 0.254mm) Between Arc (-4.544mm,-64.769mm) on Top Overlay And Pad C11-1(-4.544mm,-62.864mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.017mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (46.698mm,5.05mm) on Top Overlay And Pad C9-2(46.698mm,5.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (47.881mm,9.05mm) on Top Overlay And Pad C7-1(46.698mm,9.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (47.881mm,9.05mm) on Top Overlay And Pad C7-2(49.238mm,9.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (50.508mm,5.05mm) on Top Overlay And Pad C9-1(50.508mm,5.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (60.698mm,5.05mm) on Top Overlay And Pad C10-2(60.698mm,5.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (61.881mm,9.05mm) on Top Overlay And Pad C8-1(60.698mm,9.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (61.881mm,9.05mm) on Top Overlay And Pad C8-2(63.238mm,9.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (64.508mm,5.05mm) on Top Overlay And Pad C10-1(64.508mm,5.05mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (-7.391mm,-24.614mm) on Top Overlay And Pad C15-2(-7.391mm,-24.614mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Arc (74.653mm,15.6mm) on Top Overlay And Pad C6-2(74.653mm,15.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (75.836mm,19.6mm) on Top Overlay And Pad C5-1(74.653mm,19.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Arc (75.836mm,19.6mm) on Top Overlay And Pad C5-2(77.193mm,19.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (76.643mm,-40.381mm) on Top Overlay And Pad M2-(76.643mm,-40.381mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (76.643mm,-77.381mm) on Top Overlay And Pad M2-(76.643mm,-77.381mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (78.463mm,15.6mm) on Top Overlay And Pad C6-1(78.463mm,15.6mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (-8.574mm,-28.614mm) on Top Overlay And Pad C14-1(-7.391mm,-28.614mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Arc (-8.574mm,-28.614mm) on Top Overlay And Pad C14-2(-9.931mm,-28.614mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C10-1(64.508mm,5.05mm) on Multi-Layer And Track (60.698mm,4.034mm)(64.508mm,4.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C10-1(64.508mm,5.05mm) on Multi-Layer And Track (60.698mm,6.066mm)(64.508mm,6.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C10-1(64.508mm,5.05mm) on Multi-Layer And Track (62.984mm,5.05mm)(63.492mm,5.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C10-2(60.698mm,5.05mm) on Multi-Layer And Track (60.698mm,4.034mm)(64.508mm,4.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C10-2(60.698mm,5.05mm) on Multi-Layer And Track (60.698mm,6.066mm)(64.508mm,6.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C1-1(-4.826mm,3.25mm) on Bottom Layer And Track (-4.267mm,2.59mm)(-3.124mm,2.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C1-1(-4.826mm,3.25mm) on Bottom Layer And Track (-4.267mm,3.91mm)(-3.124mm,3.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C11-1(-4.544mm,-62.864mm) on Multi-Layer And Track (-3.02mm,-63.118mm)(-3.02mm,-62.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(-4.544mm,-62.864mm) on Multi-Layer And Track (-3.274mm,-62.864mm)(-2.766mm,-62.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(-4.544mm,-66.674mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C1-2(-2.54mm,3.25mm) on Bottom Layer And Track (-4.267mm,2.59mm)(-3.124mm,2.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad C1-2(-2.54mm,3.25mm) on Bottom Layer And Track (-4.267mm,3.91mm)(-3.124mm,3.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(3.276mm,-62.864mm) on Multi-Layer And Track (4.546mm,-62.864mm)(5.054mm,-62.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C12-1(3.276mm,-62.864mm) on Multi-Layer And Track (4.8mm,-63.118mm)(4.8mm,-62.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(3.276mm,-66.674mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(11.096mm,-62.864mm) on Multi-Layer And Track (12.366mm,-62.864mm)(12.874mm,-62.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C13-1(11.096mm,-62.864mm) on Multi-Layer And Track (12.62mm,-63.118mm)(12.62mm,-62.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(11.096mm,-66.674mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(-7.391mm,-28.614mm) on Multi-Layer And Track (-7.391mm,-30.392mm)(-7.391mm,-29.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C14-1(-7.391mm,-28.614mm) on Multi-Layer And Track (-7.645mm,-30.138mm)(-7.137mm,-30.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad C14-2(-9.931mm,-28.614mm) on Multi-Layer And Track (-10.921mm,-29.554mm)(-10.921mm,-27.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C15-1(-11.201mm,-24.614mm) on Multi-Layer And Track (-10.185mm,-24.614mm)(-9.677mm,-24.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C15-1(-11.201mm,-24.614mm) on Multi-Layer And Track (-11.201mm,-23.598mm)(-7.391mm,-23.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C15-1(-11.201mm,-24.614mm) on Multi-Layer And Track (-11.201mm,-25.63mm)(-7.391mm,-25.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C15-2(-7.391mm,-24.614mm) on Multi-Layer And Track (-11.201mm,-23.598mm)(-7.391mm,-23.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C15-2(-7.391mm,-24.614mm) on Multi-Layer And Track (-11.201mm,-25.63mm)(-7.391mm,-25.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C16-1(58.56mm,-69.057mm) on Bottom Layer And Track (57.9mm,-70.759mm)(57.9mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C16-1(58.56mm,-69.057mm) on Bottom Layer And Track (59.22mm,-70.759mm)(59.22mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C16-2(58.56mm,-71.343mm) on Bottom Layer And Track (57.9mm,-70.759mm)(57.9mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C16-2(58.56mm,-71.343mm) on Bottom Layer And Track (59.22mm,-70.759mm)(59.22mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C17-1(60.36mm,-69.057mm) on Bottom Layer And Track (59.7mm,-70.759mm)(59.7mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C17-1(60.36mm,-69.057mm) on Bottom Layer And Track (61.02mm,-70.759mm)(61.02mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C17-2(60.36mm,-71.343mm) on Bottom Layer And Track (59.7mm,-70.759mm)(59.7mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C17-2(60.36mm,-71.343mm) on Bottom Layer And Track (61.02mm,-70.759mm)(61.02mm,-69.616mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C18-1(83.735mm,-20.87mm) on Bottom Layer And Track (82.033mm,-20.21mm)(83.176mm,-20.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C18-1(83.735mm,-20.87mm) on Bottom Layer And Track (82.033mm,-21.531mm)(83.176mm,-21.531mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C18-2(81.449mm,-20.87mm) on Bottom Layer And Track (82.033mm,-20.21mm)(83.176mm,-20.21mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C18-2(81.449mm,-20.87mm) on Bottom Layer And Track (82.033mm,-21.531mm)(83.176mm,-21.531mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C19-1(82.519mm,-54.613mm) on Bottom Layer And Track (81.858mm,-56.315mm)(81.858mm,-55.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C19-1(82.519mm,-54.613mm) on Bottom Layer And Track (83.179mm,-56.315mm)(83.179mm,-55.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C19-2(82.519mm,-56.899mm) on Bottom Layer And Track (81.858mm,-56.315mm)(81.858mm,-55.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C19-2(82.519mm,-56.899mm) on Bottom Layer And Track (83.179mm,-56.315mm)(83.179mm,-55.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C20-1(83.735mm,-31.674mm) on Bottom Layer And Track (82.033mm,-31.014mm)(83.176mm,-31.014mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C20-1(83.735mm,-31.674mm) on Bottom Layer And Track (82.033mm,-32.334mm)(83.176mm,-32.334mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C20-2(81.449mm,-31.674mm) on Bottom Layer And Track (82.033mm,-31.014mm)(83.176mm,-31.014mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C20-2(81.449mm,-31.674mm) on Bottom Layer And Track (82.033mm,-32.334mm)(83.176mm,-32.334mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C2-1(35.15mm,-39.311mm) on Multi-Layer And Track (34.134mm,-43.121mm)(34.134mm,-39.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C2-1(35.15mm,-39.311mm) on Multi-Layer And Track (35.15mm,-40.835mm)(35.15mm,-40.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C2-1(35.15mm,-39.311mm) on Multi-Layer And Track (36.166mm,-43.121mm)(36.166mm,-39.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C21-1(83.735mm,-9.651mm) on Bottom Layer And Track (82.033mm,-10.311mm)(83.176mm,-10.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C21-1(83.735mm,-9.651mm) on Bottom Layer And Track (82.033mm,-8.99mm)(83.176mm,-8.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C21-2(81.449mm,-9.651mm) on Bottom Layer And Track (82.033mm,-10.311mm)(83.176mm,-10.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C21-2(81.449mm,-9.651mm) on Bottom Layer And Track (82.033mm,-8.99mm)(83.176mm,-8.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C2-2(35.15mm,-43.121mm) on Multi-Layer And Track (34.134mm,-43.121mm)(34.134mm,-39.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C2-2(35.15mm,-43.121mm) on Multi-Layer And Track (36.166mm,-43.121mm)(36.166mm,-39.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C22-1(83.735mm,6.386mm) on Bottom Layer And Track (82.033mm,5.725mm)(83.176mm,5.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C22-1(83.735mm,6.386mm) on Bottom Layer And Track (82.033mm,7.046mm)(83.176mm,7.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C22-2(81.449mm,6.386mm) on Bottom Layer And Track (82.033mm,5.725mm)(83.176mm,5.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C22-2(81.449mm,6.386mm) on Bottom Layer And Track (82.033mm,7.046mm)(83.176mm,7.046mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C23-1(83.735mm,9.986mm) on Bottom Layer And Track (82.033mm,10.646mm)(83.176mm,10.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C23-1(83.735mm,9.986mm) on Bottom Layer And Track (82.033mm,9.325mm)(83.176mm,9.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C23-2(81.449mm,9.986mm) on Bottom Layer And Track (82.033mm,10.646mm)(83.176mm,10.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C23-2(81.449mm,9.986mm) on Bottom Layer And Track (82.033mm,9.325mm)(83.176mm,9.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C24-1(83.735mm,8.186mm) on Bottom Layer And Track (82.033mm,7.525mm)(83.176mm,7.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C24-1(83.735mm,8.186mm) on Bottom Layer And Track (82.033mm,8.846mm)(83.176mm,8.846mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C24-2(81.449mm,8.186mm) on Bottom Layer And Track (82.033mm,7.525mm)(83.176mm,7.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C24-2(81.449mm,8.186mm) on Bottom Layer And Track (82.033mm,8.846mm)(83.176mm,8.846mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C25-1(83.735mm,-6.051mm) on Bottom Layer And Track (82.033mm,-5.39mm)(83.176mm,-5.39mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C25-1(83.735mm,-6.051mm) on Bottom Layer And Track (82.033mm,-6.711mm)(83.176mm,-6.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C25-2(81.449mm,-6.051mm) on Bottom Layer And Track (82.033mm,-5.39mm)(83.176mm,-5.39mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C25-2(81.449mm,-6.051mm) on Bottom Layer And Track (82.033mm,-6.711mm)(83.176mm,-6.711mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C26-1(83.735mm,-7.851mm) on Bottom Layer And Track (82.033mm,-7.19mm)(83.176mm,-7.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C26-1(83.735mm,-7.851mm) on Bottom Layer And Track (82.033mm,-8.511mm)(83.176mm,-8.511mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C26-2(81.449mm,-7.851mm) on Bottom Layer And Track (82.033mm,-7.19mm)(83.176mm,-7.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C26-2(81.449mm,-7.851mm) on Bottom Layer And Track (82.033mm,-8.511mm)(83.176mm,-8.511mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.026mm < 0.254mm) Between Pad C3-1(-12.391mm,-4.464mm) on Bottom Layer And Track (-14.093mm,-3.803mm)(-12.95mm,-3.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.026mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad C3-1(-12.391mm,-4.464mm) on Bottom Layer And Track (-14.093mm,-5.124mm)(-12.95mm,-5.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C3-2(-14.677mm,-4.464mm) on Bottom Layer And Track (-14.093mm,-3.803mm)(-12.95mm,-3.803mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Pad C3-2(-14.677mm,-4.464mm) on Bottom Layer And Track (-14.093mm,-5.124mm)(-12.95mm,-5.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C4-1(-11.181mm,-39.311mm) on Multi-Layer And Track (-12.705mm,-39.311mm)(-12.197mm,-39.311mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C4-1(-11.181mm,-39.311mm) on Multi-Layer And Track (-14.991mm,-38.295mm)(-11.181mm,-38.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C4-1(-11.181mm,-39.311mm) on Multi-Layer And Track (-14.991mm,-40.327mm)(-11.181mm,-40.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C4-2(-14.991mm,-39.311mm) on Multi-Layer And Track (-14.991mm,-38.295mm)(-11.181mm,-38.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C4-2(-14.991mm,-39.311mm) on Multi-Layer And Track (-14.991mm,-40.327mm)(-11.181mm,-40.327mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(74.653mm,19.6mm) on Multi-Layer And Track (39.643mm,19.6mm)(76.643mm,19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C5-1(74.653mm,19.6mm) on Multi-Layer And Track (74.399mm,21.124mm)(74.907mm,21.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(74.653mm,19.6mm) on Multi-Layer And Track (74.653mm,20.87mm)(74.653mm,21.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(77.193mm,19.6mm) on Multi-Layer And Track (39.643mm,19.6mm)(76.643mm,19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad C5-2(77.193mm,19.6mm) on Multi-Layer And Track (76.643mm,-31.4mm)(76.643mm,19.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C5-2(77.193mm,19.6mm) on Multi-Layer And Track (78.183mm,18.61mm)(78.183mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C6-1(78.463mm,15.6mm) on Multi-Layer And Track (74.653mm,14.584mm)(78.463mm,14.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C6-1(78.463mm,15.6mm) on Multi-Layer And Track (74.653mm,16.616mm)(78.463mm,16.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C6-1(78.463mm,15.6mm) on Multi-Layer And Track (76.939mm,15.6mm)(77.447mm,15.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C6-1(78.463mm,15.6mm) on Multi-Layer And Track (79.643mm,-34.1mm)(79.643mm,26.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad C6-2(74.653mm,15.6mm) on Multi-Layer And Track (39.643mm,16.6mm)(76.643mm,16.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C6-2(74.653mm,15.6mm) on Multi-Layer And Track (74.653mm,14.584mm)(78.463mm,14.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C6-2(74.653mm,15.6mm) on Multi-Layer And Track (74.653mm,16.616mm)(78.463mm,16.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C7-1(46.698mm,9.05mm) on Multi-Layer And Track (46.444mm,10.574mm)(46.952mm,10.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(46.698mm,9.05mm) on Multi-Layer And Track (46.698mm,10.32mm)(46.698mm,10.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C7-2(49.238mm,9.05mm) on Multi-Layer And Track (50.228mm,8.06mm)(50.228mm,9.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C8-1(60.698mm,9.05mm) on Multi-Layer And Track (60.444mm,10.574mm)(60.952mm,10.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(60.698mm,9.05mm) on Multi-Layer And Track (60.698mm,10.32mm)(60.698mm,10.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad C8-2(63.238mm,9.05mm) on Multi-Layer And Track (64.228mm,8.06mm)(64.228mm,9.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad C9-1(50.508mm,5.05mm) on Multi-Layer And Track (46.698mm,4.034mm)(50.508mm,4.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C9-1(50.508mm,5.05mm) on Multi-Layer And Track (46.698mm,6.066mm)(50.508mm,6.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C9-1(50.508mm,5.05mm) on Multi-Layer And Track (48.984mm,5.05mm)(49.492mm,5.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C9-2(46.698mm,5.05mm) on Multi-Layer And Track (46.698mm,4.034mm)(50.508mm,4.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C9-2(46.698mm,5.05mm) on Multi-Layer And Track (46.698mm,6.066mm)(50.508mm,6.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D1-1(-14.677mm,-7.214mm) on Bottom Layer And Track (-15.896mm,-5.817mm)(-13.591mm,-5.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D1-1(-14.677mm,-7.214mm) on Bottom Layer And Track (-15.896mm,-8.611mm)(-13.591mm,-8.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D1-1(-14.677mm,-7.214mm) on Bottom Layer And Track (-15.896mm,-8.611mm)(-15.896mm,-5.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D1-2(-10.105mm,-7.214mm) on Bottom Layer And Track (-11.191mm,-5.817mm)(-9.216mm,-5.817mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1-2(-10.105mm,-7.214mm) on Bottom Layer And Track (-11.191mm,-8.611mm)(-9.241mm,-8.611mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad D1-2(-10.105mm,-7.214mm) on Bottom Layer And Track (-8.86mm,-8.23mm)(-8.86mm,-6.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(-10.105mm,-7.214mm) on Bottom Layer And Track (-9.216mm,-5.817mm)(-8.86mm,-6.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(-10.105mm,-7.214mm) on Bottom Layer And Track (-9.241mm,-8.611mm)(-8.86mm,-8.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(9.43mm,-74.441mm) on Bottom Layer And Track (8.21mm,-73.044mm)(10.516mm,-73.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-1(9.43mm,-74.441mm) on Bottom Layer And Track (8.21mm,-75.838mm)(10.516mm,-75.838mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D2-1(9.43mm,-74.441mm) on Bottom Layer And Track (8.21mm,-75.838mm)(8.21mm,-73.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D2-2(14.002mm,-74.441mm) on Bottom Layer And Track (12.916mm,-73.044mm)(14.891mm,-73.044mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D2-2(14.002mm,-74.441mm) on Bottom Layer And Track (12.916mm,-75.838mm)(14.865mm,-75.838mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(14.002mm,-74.441mm) on Bottom Layer And Track (14.865mm,-75.838mm)(15.246mm,-75.457mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(14.002mm,-74.441mm) on Bottom Layer And Track (14.891mm,-73.044mm)(15.246mm,-73.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad D2-2(14.002mm,-74.441mm) on Bottom Layer And Track (15.246mm,-75.457mm)(15.246mm,-73.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D3-1(9.43mm,-79.623mm) on Bottom Layer And Track (8.21mm,-78.226mm)(10.516mm,-78.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D3-1(9.43mm,-79.623mm) on Bottom Layer And Track (8.21mm,-81.02mm)(10.516mm,-81.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D3-1(9.43mm,-79.623mm) on Bottom Layer And Track (8.21mm,-81.02mm)(8.21mm,-78.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D3-2(14.002mm,-79.623mm) on Bottom Layer And Track (12.916mm,-78.226mm)(14.891mm,-78.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D3-2(14.002mm,-79.623mm) on Bottom Layer And Track (12.916mm,-81.02mm)(14.865mm,-81.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(14.002mm,-79.623mm) on Bottom Layer And Track (14.865mm,-81.02mm)(15.246mm,-80.639mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(14.002mm,-79.623mm) on Bottom Layer And Track (14.891mm,-78.226mm)(15.246mm,-78.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad D3-2(14.002mm,-79.623mm) on Bottom Layer And Track (15.246mm,-80.639mm)(15.246mm,-78.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DZ1-1(5.08mm,3.25mm) on Multi-Layer And Track (3.378mm,3.25mm)(4.496mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad DZ1-2(0mm,3.25mm) on Multi-Layer And Track (0.61mm,3.25mm)(1.778mm,3.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad F1-1(1.057mm,-77.032mm) on Multi-Layer And Track (-0.375mm,-80.08mm)(-0.375mm,-73.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad F1-2(22.4mm,-77.032mm) on Multi-Layer And Track (23.831mm,-80.08mm)(23.831mm,-73.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-1(66.311mm,-47.561mm) on Multi-Layer And Track (62.501mm,-46.291mm)(67.581mm,-46.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-2(63.771mm,-47.561mm) on Multi-Layer And Track (62.501mm,-46.291mm)(67.581mm,-46.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC1-3(63.771mm,-55.181mm) on Multi-Layer And Track (62.501mm,-56.451mm)(67.581mm,-56.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC1-4(66.311mm,-55.181mm) on Multi-Layer And Track (62.501mm,-56.451mm)(67.581mm,-56.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC4-1(52.515mm,-47.561mm) on Multi-Layer And Track (48.705mm,-46.291mm)(53.785mm,-46.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC4-2(49.975mm,-47.561mm) on Multi-Layer And Track (48.705mm,-46.291mm)(53.785mm,-46.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC4-3(49.975mm,-55.181mm) on Multi-Layer And Track (48.705mm,-56.451mm)(53.785mm,-56.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC4-4(52.515mm,-55.181mm) on Multi-Layer And Track (48.705mm,-56.451mm)(53.785mm,-56.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC5-1(59.413mm,-47.561mm) on Multi-Layer And Track (55.603mm,-46.291mm)(60.683mm,-46.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC5-2(56.873mm,-47.561mm) on Multi-Layer And Track (55.603mm,-46.291mm)(60.683mm,-46.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC5-3(56.873mm,-55.181mm) on Multi-Layer And Track (55.603mm,-56.451mm)(60.683mm,-56.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC5-4(59.413mm,-55.181mm) on Multi-Layer And Track (55.603mm,-56.451mm)(60.683mm,-56.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad LED1-1(-13.365mm,-51.884mm) on Bottom Layer And Track (-12.765mm,-52.494mm)(-12.765mm,-51.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED1-1(-13.365mm,-51.884mm) on Bottom Layer And Track (-15.965mm,-51.275mm)(-12.765mm,-51.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED1-1(-13.365mm,-51.884mm) on Bottom Layer And Track (-15.965mm,-52.494mm)(-12.765mm,-52.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED1-2(-15.365mm,-51.884mm) on Bottom Layer And Track (-15.965mm,-51.275mm)(-12.765mm,-51.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED1-2(-15.365mm,-51.884mm) on Bottom Layer And Track (-15.965mm,-52.494mm)(-12.765mm,-52.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad LED1-2(-15.365mm,-51.884mm) on Bottom Layer And Track (-15.965mm,-52.494mm)(-15.965mm,-51.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad LED1-2(-15.365mm,-51.884mm) on Bottom Layer And Track (-16.118mm,-52.443mm)(-16.118mm,-51.326mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad LED2-1(-13.365mm,-47.884mm) on Bottom Layer And Track (-12.765mm,-48.494mm)(-12.765mm,-47.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED2-1(-13.365mm,-47.884mm) on Bottom Layer And Track (-15.965mm,-47.275mm)(-12.765mm,-47.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED2-1(-13.365mm,-47.884mm) on Bottom Layer And Track (-15.965mm,-48.494mm)(-12.765mm,-48.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED2-2(-15.365mm,-47.884mm) on Bottom Layer And Track (-15.965mm,-47.275mm)(-12.765mm,-47.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED2-2(-15.365mm,-47.884mm) on Bottom Layer And Track (-15.965mm,-48.494mm)(-12.765mm,-48.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad LED2-2(-15.365mm,-47.884mm) on Bottom Layer And Track (-15.965mm,-48.494mm)(-15.965mm,-47.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad LED2-2(-15.365mm,-47.884mm) on Bottom Layer And Track (-16.118mm,-48.443mm)(-16.118mm,-47.326mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad LED3-1(-13.365mm,-43.884mm) on Bottom Layer And Track (-12.765mm,-44.494mm)(-12.765mm,-43.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED3-1(-13.365mm,-43.884mm) on Bottom Layer And Track (-15.965mm,-43.275mm)(-12.765mm,-43.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED3-1(-13.365mm,-43.884mm) on Bottom Layer And Track (-15.965mm,-44.494mm)(-12.765mm,-44.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED3-2(-15.365mm,-43.884mm) on Bottom Layer And Track (-15.965mm,-43.275mm)(-12.765mm,-43.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad LED3-2(-15.365mm,-43.884mm) on Bottom Layer And Track (-15.965mm,-44.494mm)(-12.765mm,-44.494mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad LED3-2(-15.365mm,-43.884mm) on Bottom Layer And Track (-15.965mm,-44.494mm)(-15.965mm,-43.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad LED3-2(-15.365mm,-43.884mm) on Bottom Layer And Track (-16.118mm,-44.443mm)(-16.118mm,-43.326mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-1(-5.08mm,0mm) on Multi-Layer And Track (-6.35mm,1.27mm)(8.89mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-1(-5.08mm,0mm) on Multi-Layer And Track (-6.35mm,-1.27mm)(8.89mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-10(2.54mm,21.9mm) on Multi-Layer And Track (-3.75mm,23.17mm)(11.49mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-10(2.54mm,21.9mm) on Multi-Layer And Track (-3.81mm,20.63mm)(11.43mm,20.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-10(2.54mm,21.9mm) on Multi-Layer And Track (-3.81mm,23.17mm)(11.43mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad M1-10(2.54mm,21.9mm) on Multi-Layer And Track (-9.98mm,23.217mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-11(0mm,21.9mm) on Multi-Layer And Track (-3.75mm,23.17mm)(11.49mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-11(0mm,21.9mm) on Multi-Layer And Track (-3.81mm,20.63mm)(11.43mm,20.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-11(0mm,21.9mm) on Multi-Layer And Track (-3.81mm,23.17mm)(11.43mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad M1-11(0mm,21.9mm) on Multi-Layer And Track (-9.98mm,23.217mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-12(-2.54mm,21.9mm) on Multi-Layer And Track (-3.75mm,23.17mm)(11.49mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-12(-2.54mm,21.9mm) on Multi-Layer And Track (-3.81mm,20.63mm)(11.43mm,20.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-12(-2.54mm,21.9mm) on Multi-Layer And Track (-3.81mm,23.17mm)(11.43mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad M1-12(-2.54mm,21.9mm) on Multi-Layer And Track (-9.98mm,23.217mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-2(-2.54mm,0mm) on Multi-Layer And Track (-6.35mm,1.27mm)(8.89mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-2(-2.54mm,0mm) on Multi-Layer And Track (-6.35mm,-1.27mm)(8.89mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-3(0mm,0mm) on Multi-Layer And Track (-6.35mm,1.27mm)(8.89mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-3(0mm,0mm) on Multi-Layer And Track (-6.35mm,-1.27mm)(8.89mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-4(2.54mm,0mm) on Multi-Layer And Track (-6.35mm,1.27mm)(8.89mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-4(2.54mm,0mm) on Multi-Layer And Track (-6.35mm,-1.27mm)(8.89mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-5(5.08mm,0mm) on Multi-Layer And Track (-6.35mm,1.27mm)(8.89mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-5(5.08mm,0mm) on Multi-Layer And Track (-6.35mm,-1.27mm)(8.89mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-6(7.62mm,0mm) on Multi-Layer And Track (-6.35mm,1.27mm)(8.89mm,1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-6(7.62mm,0mm) on Multi-Layer And Track (-6.35mm,-1.27mm)(8.89mm,-1.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-7(10.16mm,21.9mm) on Multi-Layer And Track (-3.75mm,23.17mm)(11.49mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-7(10.16mm,21.9mm) on Multi-Layer And Track (-3.81mm,20.63mm)(11.43mm,20.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-7(10.16mm,21.9mm) on Multi-Layer And Track (-3.81mm,23.17mm)(11.43mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad M1-7(10.16mm,21.9mm) on Multi-Layer And Track (-9.98mm,23.217mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-8(7.62mm,21.9mm) on Multi-Layer And Track (-3.75mm,23.17mm)(11.49mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-8(7.62mm,21.9mm) on Multi-Layer And Track (-3.81mm,20.63mm)(11.43mm,20.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-8(7.62mm,21.9mm) on Multi-Layer And Track (-3.81mm,23.17mm)(11.43mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad M1-8(7.62mm,21.9mm) on Multi-Layer And Track (-9.98mm,23.217mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-9(5.08mm,21.9mm) on Multi-Layer And Track (-3.75mm,23.17mm)(11.49mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad M1-9(5.08mm,21.9mm) on Multi-Layer And Track (-3.81mm,20.63mm)(11.43mm,20.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad M1-9(5.08mm,21.9mm) on Multi-Layer And Track (-3.81mm,23.17mm)(11.43mm,23.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad M1-9(5.08mm,21.9mm) on Multi-Layer And Track (-9.98mm,23.217mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R10-1(-11.758mm,-47.884mm) on Bottom Layer And Track (-11.199mm,-47.224mm)(-10.056mm,-47.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R10-1(-11.758mm,-47.884mm) on Bottom Layer And Track (-11.199mm,-48.545mm)(-10.056mm,-48.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-1(-11.758mm,-47.884mm) on Bottom Layer And Track (-12.317mm,-47.122mm)(-8.913mm,-47.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-1(-11.758mm,-47.884mm) on Bottom Layer And Track (-12.317mm,-48.646mm)(-8.913mm,-48.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R10-2(-9.472mm,-47.884mm) on Bottom Layer And Track (-11.199mm,-47.224mm)(-10.056mm,-47.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R10-2(-9.472mm,-47.884mm) on Bottom Layer And Track (-11.199mm,-48.545mm)(-10.056mm,-48.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-2(-9.472mm,-47.884mm) on Bottom Layer And Track (-12.317mm,-47.122mm)(-8.913mm,-47.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R10-2(-9.472mm,-47.884mm) on Bottom Layer And Track (-12.317mm,-48.646mm)(-8.913mm,-48.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-1(66.311mm,-57.531mm) on Bottom Layer And Track (65.752mm,-56.769mm)(69.155mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-1(66.311mm,-57.531mm) on Bottom Layer And Track (65.752mm,-58.293mm)(65.752mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-1(66.311mm,-57.531mm) on Bottom Layer And Track (65.752mm,-58.293mm)(69.155mm,-58.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R1-1(66.311mm,-57.531mm) on Bottom Layer And Track (66.869mm,-56.871mm)(68.012mm,-56.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R1-1(66.311mm,-57.531mm) on Bottom Layer And Track (66.869mm,-58.192mm)(68.012mm,-58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R11-1(-11.758mm,-43.884mm) on Bottom Layer And Track (-11.199mm,-43.224mm)(-10.056mm,-43.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R11-1(-11.758mm,-43.884mm) on Bottom Layer And Track (-11.199mm,-44.545mm)(-10.056mm,-44.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R11-1(-11.758mm,-43.884mm) on Bottom Layer And Track (-12.317mm,-43.122mm)(-8.913mm,-43.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R11-1(-11.758mm,-43.884mm) on Bottom Layer And Track (-12.317mm,-44.646mm)(-8.913mm,-44.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R11-2(-9.472mm,-43.884mm) on Bottom Layer And Track (-11.199mm,-43.224mm)(-10.056mm,-43.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R11-2(-9.472mm,-43.884mm) on Bottom Layer And Track (-11.199mm,-44.545mm)(-10.056mm,-44.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R11-2(-9.472mm,-43.884mm) on Bottom Layer And Track (-12.317mm,-43.122mm)(-8.913mm,-43.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R11-2(-9.472mm,-43.884mm) on Bottom Layer And Track (-12.317mm,-44.646mm)(-8.913mm,-44.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-2(68.597mm,-57.531mm) on Bottom Layer And Track (65.752mm,-56.769mm)(69.155mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R1-2(68.597mm,-57.531mm) on Bottom Layer And Track (65.752mm,-58.293mm)(69.155mm,-58.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R1-2(68.597mm,-57.531mm) on Bottom Layer And Track (66.869mm,-56.871mm)(68.012mm,-56.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R1-2(68.597mm,-57.531mm) on Bottom Layer And Track (66.869mm,-58.192mm)(68.012mm,-58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(68.597mm,-57.531mm) on Bottom Layer And Track (69.155mm,-58.293mm)(69.155mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-1(46.375mm,-1.44mm) on Bottom Layer And Track (45.613mm,-1.999mm)(45.613mm,1.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-1(46.375mm,-1.44mm) on Bottom Layer And Track (45.613mm,-1.999mm)(47.137mm,-1.999mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R13-1(46.375mm,-1.44mm) on Bottom Layer And Track (45.714mm,-0.881mm)(45.714mm,0.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R13-1(46.375mm,-1.44mm) on Bottom Layer And Track (47.035mm,-0.881mm)(47.035mm,0.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-1(46.375mm,-1.44mm) on Bottom Layer And Track (47.137mm,-1.999mm)(47.137mm,1.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R13-2(46.375mm,0.846mm) on Bottom Layer And Track (45.613mm,1.405mm)(47.137mm,1.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-2(46.375mm,0.846mm) on Bottom Layer And Track (45.613mm,-1.999mm)(45.613mm,1.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R13-2(46.375mm,0.846mm) on Bottom Layer And Track (45.714mm,-0.881mm)(45.714mm,0.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R13-2(46.375mm,0.846mm) on Bottom Layer And Track (47.035mm,-0.881mm)(47.035mm,0.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R13-2(46.375mm,0.846mm) on Bottom Layer And Track (47.137mm,-1.999mm)(47.137mm,1.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R14-1(61.841mm,11.8mm) on Bottom Layer And Track (58.996mm,11.038mm)(62.399mm,11.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R14-1(61.841mm,11.8mm) on Bottom Layer And Track (58.996mm,12.562mm)(62.399mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R14-1(61.841mm,11.8mm) on Bottom Layer And Track (60.139mm,11.14mm)(61.282mm,11.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R14-1(61.841mm,11.8mm) on Bottom Layer And Track (60.139mm,12.461mm)(61.282mm,12.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R14-1(61.841mm,11.8mm) on Bottom Layer And Track (62.399mm,11.038mm)(62.399mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R14-2(59.555mm,11.8mm) on Bottom Layer And Track (58.996mm,11.038mm)(58.996mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R14-2(59.555mm,11.8mm) on Bottom Layer And Track (58.996mm,11.038mm)(62.399mm,11.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R14-2(59.555mm,11.8mm) on Bottom Layer And Track (58.996mm,12.562mm)(62.399mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R14-2(59.555mm,11.8mm) on Bottom Layer And Track (60.139mm,11.14mm)(61.282mm,11.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R14-2(59.555mm,11.8mm) on Bottom Layer And Track (60.139mm,12.461mm)(61.282mm,12.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R15-1(47.841mm,11.8mm) on Bottom Layer And Track (44.996mm,11.038mm)(48.399mm,11.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R15-1(47.841mm,11.8mm) on Bottom Layer And Track (44.996mm,12.562mm)(48.399mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R15-1(47.841mm,11.8mm) on Bottom Layer And Track (46.139mm,11.14mm)(47.282mm,11.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R15-1(47.841mm,11.8mm) on Bottom Layer And Track (46.139mm,12.461mm)(47.282mm,12.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-1(47.841mm,11.8mm) on Bottom Layer And Track (48.399mm,11.038mm)(48.399mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R15-2(45.555mm,11.8mm) on Bottom Layer And Track (44.996mm,11.038mm)(44.996mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R15-2(45.555mm,11.8mm) on Bottom Layer And Track (44.996mm,11.038mm)(48.399mm,11.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R15-2(45.555mm,11.8mm) on Bottom Layer And Track (44.996mm,12.562mm)(48.399mm,12.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R15-2(45.555mm,11.8mm) on Bottom Layer And Track (46.139mm,11.14mm)(47.282mm,11.14mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R15-2(45.555mm,11.8mm) on Bottom Layer And Track (46.139mm,12.461mm)(47.282mm,12.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R16-1(63.237mm,-0.17mm) on Bottom Layer And Track (62.349mm,0.541mm)(64.127mm,0.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-1(63.237mm,-0.17mm) on Bottom Layer And Track (62.349mm,-4.183mm)(62.349mm,0.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R16-1(63.237mm,-0.17mm) on Bottom Layer And Track (62.45mm,-2.735mm)(62.45mm,-0.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad R16-1(63.237mm,-0.17mm) on Bottom Layer And Track (64.025mm,-2.735mm)(64.025mm,-0.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-1(63.237mm,-0.17mm) on Bottom Layer And Track (64.127mm,-4.183mm)(64.127mm,0.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-2(63.237mm,-3.472mm) on Bottom Layer And Track (62.349mm,-4.183mm)(62.349mm,0.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R16-2(63.237mm,-3.472mm) on Bottom Layer And Track (62.349mm,-4.183mm)(64.127mm,-4.183mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R16-2(63.237mm,-3.472mm) on Bottom Layer And Track (62.45mm,-2.735mm)(62.45mm,-0.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R16-2(63.237mm,-3.472mm) on Bottom Layer And Track (64.025mm,-2.735mm)(64.025mm,-0.881mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-2(63.237mm,-3.472mm) on Bottom Layer And Track (64.127mm,-4.183mm)(64.127mm,0.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R2-1(52.515mm,-57.531mm) on Bottom Layer And Track (51.956mm,-56.769mm)(55.359mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-1(52.515mm,-57.531mm) on Bottom Layer And Track (51.956mm,-58.293mm)(51.956mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R2-1(52.515mm,-57.531mm) on Bottom Layer And Track (51.956mm,-58.293mm)(55.359mm,-58.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R2-1(52.515mm,-57.531mm) on Bottom Layer And Track (53.073mm,-56.871mm)(54.216mm,-56.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R2-1(52.515mm,-57.531mm) on Bottom Layer And Track (53.073mm,-58.192mm)(54.216mm,-58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R2-2(54.801mm,-57.531mm) on Bottom Layer And Track (51.956mm,-56.769mm)(55.359mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R2-2(54.801mm,-57.531mm) on Bottom Layer And Track (51.956mm,-58.293mm)(55.359mm,-58.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R2-2(54.801mm,-57.531mm) on Bottom Layer And Track (53.073mm,-56.871mm)(54.216mm,-56.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R2-2(54.801mm,-57.531mm) on Bottom Layer And Track (53.073mm,-58.192mm)(54.216mm,-58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(54.801mm,-57.531mm) on Bottom Layer And Track (55.359mm,-58.293mm)(55.359mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R27-1(-13.086mm,-35.916mm) on Bottom Layer And Track (-12.197mm,-36.627mm)(-12.197mm,-31.903mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R27-1(-13.086mm,-35.916mm) on Bottom Layer And Track (-12.299mm,-35.205mm)(-12.299mm,-33.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R27-1(-13.086mm,-35.916mm) on Bottom Layer And Track (-13.874mm,-35.205mm)(-13.874mm,-33.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R27-1(-13.086mm,-35.916mm) on Bottom Layer And Track (-13.975mm,-36.627mm)(-12.197mm,-36.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R27-1(-13.086mm,-35.916mm) on Bottom Layer And Track (-13.975mm,-36.627mm)(-13.975mm,-31.903mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R27-2(-13.086mm,-32.614mm) on Bottom Layer And Track (-12.197mm,-36.627mm)(-12.197mm,-31.903mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad R27-2(-13.086mm,-32.614mm) on Bottom Layer And Track (-12.299mm,-35.205mm)(-12.299mm,-33.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R27-2(-13.086mm,-32.614mm) on Bottom Layer And Track (-13.874mm,-35.205mm)(-13.874mm,-33.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R27-2(-13.086mm,-32.614mm) on Bottom Layer And Track (-13.975mm,-31.903mm)(-12.197mm,-31.903mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R27-2(-13.086mm,-32.614mm) on Bottom Layer And Track (-13.975mm,-36.627mm)(-13.975mm,-31.903mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-1(59.413mm,-57.531mm) on Bottom Layer And Track (58.854mm,-56.769mm)(62.257mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-1(59.413mm,-57.531mm) on Bottom Layer And Track (58.854mm,-58.293mm)(58.854mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-1(59.413mm,-57.531mm) on Bottom Layer And Track (58.854mm,-58.293mm)(62.257mm,-58.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R3-1(59.413mm,-57.531mm) on Bottom Layer And Track (59.971mm,-56.871mm)(61.114mm,-56.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R3-1(59.413mm,-57.531mm) on Bottom Layer And Track (59.971mm,-58.192mm)(61.114mm,-58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-2(61.699mm,-57.531mm) on Bottom Layer And Track (58.854mm,-56.769mm)(62.257mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R3-2(61.699mm,-57.531mm) on Bottom Layer And Track (58.854mm,-58.293mm)(62.257mm,-58.293mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R3-2(61.699mm,-57.531mm) on Bottom Layer And Track (59.971mm,-56.871mm)(61.114mm,-56.871mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R3-2(61.699mm,-57.531mm) on Bottom Layer And Track (59.971mm,-58.192mm)(61.114mm,-58.192mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(61.699mm,-57.531mm) on Bottom Layer And Track (62.257mm,-58.293mm)(62.257mm,-56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R4-1(66.311mm,-44.311mm) on Bottom Layer And Track (65.752mm,-43.549mm)(69.155mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-1(66.311mm,-44.311mm) on Bottom Layer And Track (65.752mm,-45.073mm)(65.752mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R4-1(66.311mm,-44.311mm) on Bottom Layer And Track (65.752mm,-45.073mm)(69.155mm,-45.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R4-1(66.311mm,-44.311mm) on Bottom Layer And Track (66.869mm,-43.651mm)(68.012mm,-43.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R4-1(66.311mm,-44.311mm) on Bottom Layer And Track (66.869mm,-44.972mm)(68.012mm,-44.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R4-2(68.597mm,-44.311mm) on Bottom Layer And Track (65.752mm,-43.549mm)(69.155mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R4-2(68.597mm,-44.311mm) on Bottom Layer And Track (65.752mm,-45.073mm)(69.155mm,-45.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R4-2(68.597mm,-44.311mm) on Bottom Layer And Track (66.869mm,-43.651mm)(68.012mm,-43.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R4-2(68.597mm,-44.311mm) on Bottom Layer And Track (66.869mm,-44.972mm)(68.012mm,-44.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R4-2(68.597mm,-44.311mm) on Bottom Layer And Track (69.155mm,-45.073mm)(69.155mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-1(52.515mm,-44.311mm) on Bottom Layer And Track (51.956mm,-43.549mm)(55.359mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-1(52.515mm,-44.311mm) on Bottom Layer And Track (51.956mm,-45.073mm)(51.956mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-1(52.515mm,-44.311mm) on Bottom Layer And Track (51.956mm,-45.073mm)(55.359mm,-45.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R5-1(52.515mm,-44.311mm) on Bottom Layer And Track (53.073mm,-43.651mm)(54.216mm,-43.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R5-1(52.515mm,-44.311mm) on Bottom Layer And Track (53.073mm,-44.972mm)(54.216mm,-44.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-2(54.801mm,-44.311mm) on Bottom Layer And Track (51.956mm,-43.549mm)(55.359mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R5-2(54.801mm,-44.311mm) on Bottom Layer And Track (51.956mm,-45.073mm)(55.359mm,-45.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R5-2(54.801mm,-44.311mm) on Bottom Layer And Track (53.073mm,-43.651mm)(54.216mm,-43.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R5-2(54.801mm,-44.311mm) on Bottom Layer And Track (53.073mm,-44.972mm)(54.216mm,-44.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(54.801mm,-44.311mm) on Bottom Layer And Track (55.359mm,-45.073mm)(55.359mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-1(59.413mm,-44.311mm) on Bottom Layer And Track (58.854mm,-43.549mm)(62.257mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-1(59.413mm,-44.311mm) on Bottom Layer And Track (58.854mm,-45.073mm)(58.854mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-1(59.413mm,-44.311mm) on Bottom Layer And Track (58.854mm,-45.073mm)(62.257mm,-45.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R6-1(59.413mm,-44.311mm) on Bottom Layer And Track (59.971mm,-43.651mm)(61.114mm,-43.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R6-1(59.413mm,-44.311mm) on Bottom Layer And Track (59.971mm,-44.972mm)(61.114mm,-44.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-2(61.699mm,-44.311mm) on Bottom Layer And Track (58.854mm,-43.549mm)(62.257mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R6-2(61.699mm,-44.311mm) on Bottom Layer And Track (58.854mm,-45.073mm)(62.257mm,-45.073mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R6-2(61.699mm,-44.311mm) on Bottom Layer And Track (59.971mm,-43.651mm)(61.114mm,-43.651mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R6-2(61.699mm,-44.311mm) on Bottom Layer And Track (59.971mm,-44.972mm)(61.114mm,-44.972mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R6-2(61.699mm,-44.311mm) on Bottom Layer And Track (62.257mm,-45.073mm)(62.257mm,-43.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-1(3.937mm,-2.5mm) on Bottom Layer And Track (3.378mm,-1.738mm)(6.782mm,-1.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-1(3.937mm,-2.5mm) on Bottom Layer And Track (3.378mm,-3.262mm)(3.378mm,-1.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-1(3.937mm,-2.5mm) on Bottom Layer And Track (3.378mm,-3.262mm)(6.782mm,-3.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R7-1(3.937mm,-2.5mm) on Bottom Layer And Track (4.496mm,-1.84mm)(5.639mm,-1.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R7-1(3.937mm,-2.5mm) on Bottom Layer And Track (4.496mm,-3.16mm)(5.639mm,-3.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-2(6.223mm,-2.5mm) on Bottom Layer And Track (3.378mm,-1.738mm)(6.782mm,-1.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R7-2(6.223mm,-2.5mm) on Bottom Layer And Track (3.378mm,-3.262mm)(6.782mm,-3.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R7-2(6.223mm,-2.5mm) on Bottom Layer And Track (4.496mm,-1.84mm)(5.639mm,-1.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R7-2(6.223mm,-2.5mm) on Bottom Layer And Track (4.496mm,-3.16mm)(5.639mm,-3.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(6.223mm,-2.5mm) on Bottom Layer And Track (6.782mm,-3.262mm)(6.782mm,-1.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-1(6.223mm,-4.3mm) on Bottom Layer And Track (3.378mm,-3.538mm)(6.782mm,-3.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-1(6.223mm,-4.3mm) on Bottom Layer And Track (3.378mm,-5.062mm)(6.782mm,-5.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-1(6.223mm,-4.3mm) on Bottom Layer And Track (4.521mm,-3.64mm)(5.664mm,-3.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R8-1(6.223mm,-4.3mm) on Bottom Layer And Track (4.521mm,-4.96mm)(5.664mm,-4.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-1(6.223mm,-4.3mm) on Bottom Layer And Track (6.782mm,-5.062mm)(6.782mm,-3.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-2(3.937mm,-4.3mm) on Bottom Layer And Track (3.378mm,-3.538mm)(6.782mm,-3.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(3.937mm,-4.3mm) on Bottom Layer And Track (3.378mm,-5.062mm)(3.378mm,-3.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R8-2(3.937mm,-4.3mm) on Bottom Layer And Track (3.378mm,-5.062mm)(6.782mm,-5.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R8-2(3.937mm,-4.3mm) on Bottom Layer And Track (4.521mm,-3.64mm)(5.664mm,-3.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R8-2(3.937mm,-4.3mm) on Bottom Layer And Track (4.521mm,-4.96mm)(5.664mm,-4.96mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R9-1(-11.758mm,-51.884mm) on Bottom Layer And Track (-11.199mm,-51.224mm)(-10.056mm,-51.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad R9-1(-11.758mm,-51.884mm) on Bottom Layer And Track (-11.199mm,-52.545mm)(-10.056mm,-52.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R9-1(-11.758mm,-51.884mm) on Bottom Layer And Track (-12.317mm,-51.122mm)(-8.913mm,-51.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R9-1(-11.758mm,-51.884mm) on Bottom Layer And Track (-12.317mm,-52.646mm)(-8.913mm,-52.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R9-2(-9.472mm,-51.884mm) on Bottom Layer And Track (-11.199mm,-51.224mm)(-10.056mm,-51.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R9-2(-9.472mm,-51.884mm) on Bottom Layer And Track (-11.199mm,-52.545mm)(-10.056mm,-52.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R9-2(-9.472mm,-51.884mm) on Bottom Layer And Track (-12.317mm,-51.122mm)(-8.913mm,-51.122mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad R9-2(-9.472mm,-51.884mm) on Bottom Layer And Track (-12.317mm,-52.646mm)(-8.913mm,-52.646mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad SW1-1(29.771mm,8.016mm) on Multi-Layer And Track (29.771mm,9.159mm)(29.771mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad SW1-2(34.851mm,8.016mm) on Multi-Layer And Track (34.851mm,9.185mm)(34.851mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SW1-3(34.851mm,14.366mm) on Multi-Layer And Track (34.851mm,9.185mm)(34.851mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad SW1-3(34.851mm,14.366mm) on Multi-Layer And Track (35.206mm,14.112mm)(35.232mm,14.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SW1-4(29.771mm,14.366mm) on Multi-Layer And Track (29.771mm,9.159mm)(29.771mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad SW2-1(14.352mm,8.016mm) on Multi-Layer And Track (13.02mm,-1.8mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad SW2-1(14.352mm,8.016mm) on Multi-Layer And Track (14.352mm,9.159mm)(14.352mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad SW2-2(19.432mm,8.016mm) on Multi-Layer And Track (19.432mm,9.185mm)(19.432mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SW2-3(19.432mm,14.366mm) on Multi-Layer And Track (19.432mm,9.185mm)(19.432mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad SW2-3(19.432mm,14.366mm) on Multi-Layer And Track (19.787mm,14.112mm)(19.813mm,14.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad SW2-4(14.352mm,14.366mm) on Multi-Layer And Track (13.02mm,-1.8mm)(13.02mm,23.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad SW2-4(14.352mm,14.366mm) on Multi-Layer And Track (14.352mm,9.159mm)(14.352mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-16(-7.391mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-17(-4.851mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-18(-2.311mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-19(0.229mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-20(2.769mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-21(5.309mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-22(7.849mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-23(10.389mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-24(12.929mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-25(15.469mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-26(18.009mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-27(20.549mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-28(23.089mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-29(25.629mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad U2-30(28.169mm,-32.614mm) on Multi-Layer And Track (-17.397mm,-34.163mm)(33.682mm,-34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
Rule Violations :413

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "C1" (-3.205mm,2.527mm) on Top Overlay And Text "SIM800L" (-1.259mm,3.563mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C18" (80.258mm,-21.349mm) on Top Overlay And Track (82.939mm,-23.334mm)(82.939mm,-15.866mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "C20" (80.258mm,-32.169mm) on Top Overlay And Track (82.939mm,-34.138mm)(82.939mm,-26.67mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C22" (80.258mm,5.906mm) on Top Overlay And Track (82.862mm,3.846mm)(82.862mm,16.546mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C23" (80.258mm,9.502mm) on Top Overlay And Track (82.862mm,3.846mm)(82.862mm,16.546mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "C24" (80.258mm,7.709mm) on Top Overlay And Track (82.862mm,3.846mm)(82.862mm,16.546mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "C25" (80.258mm,-6.534mm) on Top Overlay And Track (82.862mm,-12.191mm)(82.862mm,0.509mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "C26" (80.258mm,-8.344mm) on Top Overlay And Track (82.862mm,-12.191mm)(82.862mm,0.509mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "C6" (73.021mm,14.796mm) on Top Overlay And Track (39.643mm,16.6mm)(76.643mm,16.6mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "CN1" (82.774mm,2.553mm) on Top Overlay And Track (82.862mm,3.846mm)(88.704mm,3.846mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "CN5" (82.851mm,-24.625mm) on Top Overlay And Track (82.939mm,-23.334mm)(88.654mm,-23.334mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.254mm < 0.254mm) Between Text "IC2" (50.127mm,16.997mm) on Top Overlay And Track (39.643mm,16.6mm)(76.643mm,16.6mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.254mm < 0.254mm) Between Text "IC3" (64.127mm,16.997mm) on Top Overlay And Track (39.643mm,16.6mm)(76.643mm,16.6mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "LDR" (82.876mm,16.98mm) on Top Overlay And Track (82.862mm,16.546mm)(86.342mm,16.546mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "LDR" (82.876mm,16.98mm) on Top Overlay And Track (82.862mm,3.846mm)(82.862mm,16.546mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "LL" (82.952mm,-15.43mm) on Top Overlay And Track (82.939mm,-15.866mm)(88.654mm,-15.866mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "LL" (82.952mm,-15.43mm) on Top Overlay And Track (82.939mm,-23.334mm)(82.939mm,-15.866mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.134mm < 0.254mm) Between Text "R14" (58.467mm,10.605mm) on Top Overlay And Track (39.643mm,12.1mm)(76.643mm,12.1mm) on Top Overlay Silk Text to Silk Clearance [0.134mm]
   Violation between Silk To Silk Clearance Constraint: (0.109mm < 0.254mm) Between Text "R15" (44.446mm,10.63mm) on Top Overlay And Track (39.643mm,12.1mm)(76.643mm,12.1mm) on Top Overlay Silk Text to Silk Clearance [0.109mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "R7" (4.288mm,-2.984mm) on Top Overlay And Track (-9.98mm,-1.8mm)(13.02mm,-1.8mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
Rule Violations :20

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 458
Waived Violations : 0
Time Elapsed        : 00:00:01