Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Apr 09 15:22:33 2016
| Host         : Centauri-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_SYS_timing_summary_routed.rpt -rpx TOP_SYS_timing_summary_routed.rpx
| Design       : TOP_SYS
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.583        0.000                      0                27748        0.087        0.000                      0                27748        3.000        0.000                       0                 10181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk100      {0.000 5.000}      10.000          100.000         
  clkfbout  {0.000 5.000}      10.000          100.000         
  clkout0   {0.000 6.667}      13.333          75.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.751        0.000                       0                     2  
  clkout0           0.583        0.000                      0                19815        0.087        0.000                      0                19815        6.167        0.000                       0                 10178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout0            clkout0                  2.384        0.000                      0                 7933        2.089        0.000                      0                 7933  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line65/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/regs_reg_14_26/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.619ns  (logic 4.108ns (32.554%)  route 8.511ns (67.446%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 17.811 - 13.333 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.214     4.764    v586/ucore/i_deco/to_acu1_reg_93/clk
    SLICE_X45Y128        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.341     5.105 r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/Q
                         net (fo=4, routed)           0.717     5.822    v586/ucore/i_deco/to_acu0_reg_92/to_acu1_93
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     5.919 f  v586/ucore/i_deco/to_acu0_reg_92/Q_i_111__1/O
                         net (fo=1, routed)           0.270     6.190    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_6
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.097     6.287 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_80__7/O
                         net (fo=5, routed)           0.338     6.624    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.721 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_119__0/O
                         net (fo=1, routed)           0.190     6.912    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_100
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.097     7.009 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_99__1/O
                         net (fo=39, routed)          0.629     7.638    v586/ucore/i_deco/to_acu1_reg_92/from_acu[2]
    SLICE_X41Y130        LUT3 (Prop_lut3_I1_O)        0.097     7.735 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_107__0/O
                         net (fo=32, routed)          0.847     8.581    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_1
    SLICE_X42Y140        LUT4 (Prop_lut4_I0_O)        0.097     8.678 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_82__1/O
                         net (fo=1, routed)           0.434     9.112    v586/ucore/i_deco/to_acu1_reg_92/Q_i_82__1_n_2147161666
    SLICE_X42Y140        LUT5 (Prop_lut5_I4_O)        0.097     9.209 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_74__2/O
                         net (fo=1, routed)           0.203     9.412    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_90
    SLICE_X42Y139        LUT4 (Prop_lut4_I2_O)        0.097     9.509 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_66__13/O
                         net (fo=2, routed)           0.512    10.020    v586/ucore/i_deco/to_acu1_reg_102/Q_reg_49[5]
    SLICE_X45Y136        LUT5 (Prop_lut5_I4_O)        0.097    10.117 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_60__13/O
                         net (fo=2, routed)           0.310    10.427    v586/ucore/i_deco/to_acu1_reg_102/Q_i_60__13_n_2147161666
    SLICE_X46Y136        LUT5 (Prop_lut5_I0_O)        0.097    10.524 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_45__55/O
                         net (fo=4, routed)           0.390    10.914    v586/ucore/i_acu/p_4_in[19]
    SLICE_X49Y136        LUT2 (Prop_lut2_I0_O)        0.097    11.011 r  v586/ucore/i_acu/Q_i_53/O
                         net (fo=1, routed)           0.000    11.011    v586/ucore/i_acu/Q_i_53_n_2147161666
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.310 r  v586/ucore/i_acu/Q_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.310    v586/ucore/i_acu/Q_reg_i_38_n_2147161666
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.544 r  v586/ucore/i_acu/Q_reg_i_28/O[3]
                         net (fo=2, routed)           0.348    11.892    v586/ucore/i_acu/data1[23]
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.234    12.126 r  v586/ucore/i_acu/Q_i_22/O
                         net (fo=1, routed)           0.000    12.126    v586/ucore/i_acu/Q_i_22_n_2147161666
    SLICE_X51Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.425 r  v586/ucore/i_acu/Q_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.425    v586/ucore/i_acu/Q_reg_i_14_n_2147161666
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.655 r  v586/ucore/i_acu/Q_reg_i_13/O[1]
                         net (fo=1, routed)           0.309    12.964    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_109[13]
    SLICE_X54Y138        LUT6 (Prop_lut6_I3_O)        0.225    13.189 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_11__425/O
                         net (fo=1, routed)           0.205    13.394    v586/ucore/i_deco/to_acu0_reg_82/Q_reg_rep_25
    SLICE_X54Y137        LUT4 (Prop_lut4_I3_O)        0.097    13.491 r  v586/ucore/i_deco/to_acu0_reg_82/Q_i_5__969/O
                         net (fo=2, routed)           0.202    13.693    v586/ucore/i_deco/inst_deco1_reg_106/add_src[15]
    SLICE_X55Y137        LUT5 (Prop_lut5_I1_O)        0.097    13.790 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_2__2108/O
                         net (fo=6, routed)           0.477    14.267    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_35
    SLICE_X58Y139        LUT2 (Prop_lut2_I0_O)        0.097    14.364 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_20__183/O
                         net (fo=5, routed)           0.425    14.789    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_54
    SLICE_X59Y138        LUT3 (Prop_lut3_I2_O)        0.105    14.894 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_15__347/O
                         net (fo=4, routed)           0.349    15.243    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_15__347_n_2147161666
    SLICE_X56Y137        LUT3 (Prop_lut3_I2_O)        0.239    15.482 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_20__229/O
                         net (fo=4, routed)           0.472    15.954    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_20__229_n_2147161666
    SLICE_X57Y138        LUT3 (Prop_lut3_I2_O)        0.111    16.065 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_17__320/O
                         net (fo=1, routed)           0.343    16.408    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_17__320_n_2147161666
    SLICE_X56Y138        LUT6 (Prop_lut6_I2_O)        0.239    16.647 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_8__708/O
                         net (fo=1, routed)           0.324    16.971    v586/ucore/i_vliw/calc_sz_reg_1/n_34247
    SLICE_X56Y138        LUT5 (Prop_lut5_I2_O)        0.097    17.068 r  v586/ucore/i_vliw/calc_sz_reg_1/Q_i_4__422/O
                         net (fo=1, routed)           0.218    17.286    v586/ucore/i_vliw/vliw_pc_reg_0/Q_reg_rep__3_4
    SLICE_X55Y139        LUT6 (Prop_lut6_I2_O)        0.097    17.383 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_1__3879/O
                         net (fo=1, routed)           0.000    17.383    v586/ucore/i_vliw/regs_reg_14_26/Q_reg_3
    SLICE_X55Y139        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_26/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.115    17.811    v586/ucore/i_vliw/regs_reg_14_26/clk
    SLICE_X55Y139        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_26/Q_reg/C
                         clock pessimism              0.192    18.004    
                         clock uncertainty           -0.070    17.934    
    SLICE_X55Y139        FDCE (Setup_fdce_C_D)        0.032    17.966    v586/ucore/i_vliw/regs_reg_14_26/Q_reg
  -------------------------------------------------------------------
                         required time                         17.966    
                         arrival time                         -17.383    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/regs_reg_14_30/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.624ns  (logic 3.801ns (30.110%)  route 8.823ns (69.890%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=3 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 17.815 - 13.333 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.214     4.764    v586/ucore/i_deco/to_acu1_reg_93/clk
    SLICE_X45Y128        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.341     5.105 r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/Q
                         net (fo=4, routed)           0.717     5.822    v586/ucore/i_deco/to_acu0_reg_92/to_acu1_93
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     5.919 f  v586/ucore/i_deco/to_acu0_reg_92/Q_i_111__1/O
                         net (fo=1, routed)           0.270     6.190    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_6
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.097     6.287 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_80__7/O
                         net (fo=5, routed)           0.338     6.624    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.721 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_119__0/O
                         net (fo=1, routed)           0.190     6.912    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_100
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.097     7.009 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_99__1/O
                         net (fo=39, routed)          0.629     7.638    v586/ucore/i_deco/to_acu1_reg_92/from_acu[2]
    SLICE_X41Y130        LUT3 (Prop_lut3_I1_O)        0.097     7.735 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_107__0/O
                         net (fo=32, routed)          0.847     8.581    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_1
    SLICE_X42Y140        LUT4 (Prop_lut4_I0_O)        0.097     8.678 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_82__1/O
                         net (fo=1, routed)           0.434     9.112    v586/ucore/i_deco/to_acu1_reg_92/Q_i_82__1_n_2147161666
    SLICE_X42Y140        LUT5 (Prop_lut5_I4_O)        0.097     9.209 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_74__2/O
                         net (fo=1, routed)           0.203     9.412    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_90
    SLICE_X42Y139        LUT4 (Prop_lut4_I2_O)        0.097     9.509 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_66__13/O
                         net (fo=2, routed)           0.512    10.020    v586/ucore/i_deco/to_acu1_reg_102/Q_reg_49[5]
    SLICE_X45Y136        LUT5 (Prop_lut5_I4_O)        0.097    10.117 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_60__13/O
                         net (fo=2, routed)           0.310    10.427    v586/ucore/i_deco/to_acu1_reg_102/Q_i_60__13_n_2147161666
    SLICE_X46Y136        LUT5 (Prop_lut5_I0_O)        0.097    10.524 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_45__55/O
                         net (fo=4, routed)           0.390    10.914    v586/ucore/i_acu/p_4_in[19]
    SLICE_X49Y136        LUT2 (Prop_lut2_I0_O)        0.097    11.011 r  v586/ucore/i_acu/Q_i_53/O
                         net (fo=1, routed)           0.000    11.011    v586/ucore/i_acu/Q_i_53_n_2147161666
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.310 r  v586/ucore/i_acu/Q_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.310    v586/ucore/i_acu/Q_reg_i_38_n_2147161666
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.544 r  v586/ucore/i_acu/Q_reg_i_28/O[3]
                         net (fo=2, routed)           0.348    11.892    v586/ucore/i_acu/data1[23]
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.234    12.126 r  v586/ucore/i_acu/Q_i_22/O
                         net (fo=1, routed)           0.000    12.126    v586/ucore/i_acu/Q_i_22_n_2147161666
    SLICE_X51Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.425 r  v586/ucore/i_acu/Q_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.425    v586/ucore/i_acu/Q_reg_i_14_n_2147161666
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.606 r  v586/ucore/i_acu/Q_reg_i_13/O[2]
                         net (fo=1, routed)           0.402    13.008    v586/ucore/i_deco/to_acu1_reg_101/Q_reg_65[12]
    SLICE_X52Y139        LUT6 (Prop_lut6_I3_O)        0.230    13.238 f  v586/ucore/i_deco/to_acu1_reg_101/Q_i_11__426/O
                         net (fo=1, routed)           0.269    13.507    v586/ucore/i_deco/to_acu0_reg_82/Q_reg_rep_26
    SLICE_X55Y139        LUT4 (Prop_lut4_I3_O)        0.097    13.604 r  v586/ucore/i_deco/to_acu0_reg_82/Q_i_6__872/O
                         net (fo=2, routed)           0.221    13.825    v586/ucore/i_deco/inst_deco1_reg_106/add_src[16]
    SLICE_X57Y139        LUT5 (Prop_lut5_I1_O)        0.097    13.922 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_2__2107/O
                         net (fo=5, routed)           0.423    14.345    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_34
    SLICE_X58Y139        LUT2 (Prop_lut2_I0_O)        0.097    14.442 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_21__161/O
                         net (fo=5, routed)           0.725    15.167    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_53
    SLICE_X58Y140        LUT3 (Prop_lut3_I2_O)        0.100    15.267 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_16__328/O
                         net (fo=5, routed)           0.829    16.097    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_16__328_n_2147161666
    SLICE_X57Y138        LUT3 (Prop_lut3_I0_O)        0.234    16.331 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_11__489/O
                         net (fo=1, routed)           0.462    16.793    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_11__489_n_2147161666
    SLICE_X56Y139        LUT6 (Prop_lut6_I2_O)        0.097    16.890 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_7__757/O
                         net (fo=1, routed)           0.102    16.992    v586/ucore/i_vliw/calc_sz_reg_1/n_34251
    SLICE_X56Y139        LUT5 (Prop_lut5_I2_O)        0.097    17.089 r  v586/ucore/i_vliw/calc_sz_reg_1/Q_i_4__419/O
                         net (fo=1, routed)           0.202    17.291    v586/ucore/i_vliw/vliw_pc_reg_0/Q_reg_rep__3_1
    SLICE_X56Y140        LUT6 (Prop_lut6_I2_O)        0.097    17.388 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_1__3877/O
                         net (fo=1, routed)           0.000    17.388    v586/ucore/i_vliw/regs_reg_14_30/Q_reg_3
    SLICE_X56Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_30/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.119    17.815    v586/ucore/i_vliw/regs_reg_14_30/clk
    SLICE_X56Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_30/Q_reg/C
                         clock pessimism              0.192    18.008    
                         clock uncertainty           -0.070    17.938    
    SLICE_X56Y140        FDCE (Setup_fdce_C_D)        0.072    18.010    v586/ucore/i_vliw/regs_reg_14_30/Q_reg
  -------------------------------------------------------------------
                         required time                         18.010    
                         arrival time                         -17.388    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_deco/inst_deco1_reg_61/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.570ns  (logic 2.392ns (19.029%)  route 10.178ns (80.971%))
  Logic Levels:           19  (LUT2=3 LUT4=2 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 17.808 - 13.333 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.242     4.793    v586/ucore/i_useq/addrshft_reg_2/clk
    SLICE_X58Y87         FDCE                                         r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.393     5.186 r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/Q
                         net (fo=118, routed)         1.031     6.216    v586/ucore/i_useq/addrshft_reg_2/Q_reg_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.100     6.316 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_5__354/O
                         net (fo=94, routed)          1.030     7.346    v586/ucore/i_useq/addrshft_reg_2/Q_reg_2
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.234     7.580 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_18__52/O
                         net (fo=1, routed)           0.093     7.672    v586/ucore/i_useq/addrshft_reg_0/Q_reg_635
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.097     7.769 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73/O
                         net (fo=1, routed)           0.733     8.502    v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73_n_2147161666
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.097     8.599 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62/O
                         net (fo=4, routed)           1.046     9.645    v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62_n_2147161666
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.742 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685/O
                         net (fo=100, routed)         1.038    10.780    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685_n_2147161666
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.097    10.877 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29/O
                         net (fo=1, routed)           0.319    11.197    v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29_n_2147161666
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.294 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40/O
                         net (fo=1, routed)           0.321    11.615    v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40_n_2147161666
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.097    11.712 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46/O
                         net (fo=1, routed)           0.575    12.287    v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46_n_2147161666
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097    12.384 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49/O
                         net (fo=1, routed)           0.473    12.857    v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49_n_2147161666
    SLICE_X61Y108        LUT6 (Prop_lut6_I3_O)        0.097    12.954 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84/O
                         net (fo=3, routed)           0.393    13.347    v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84_n_2147161666
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.097    13.444 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_22__103/O
                         net (fo=3, routed)           0.218    13.662    v586/ucore/i_useq/addrshft_reg_0/Q_reg_96
    SLICE_X63Y109        LUT6 (Prop_lut6_I0_O)        0.097    13.759 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_9__458/O
                         net (fo=5, routed)           0.307    14.066    v586/ucore/i_deco/twobyte_reg/Q_reg_44
    SLICE_X63Y111        LUT2 (Prop_lut2_I1_O)        0.097    14.163 r  v586/ucore/i_deco/twobyte_reg/Q_i_3__1359/O
                         net (fo=12, routed)          0.318    14.481    v586/ucore/i_deco/twobyte_reg/Q_reg_13
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.097    14.578 r  v586/ucore/i_deco/twobyte_reg/Q_i_18__140/O
                         net (fo=6, routed)           0.359    14.937    v586/ucore/i_useq/addrshft_reg_0/Q_reg_654
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.097    15.034 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_5__813/O
                         net (fo=18, routed)          0.633    15.666    v586/ucore/i_useq/addrshft_reg_0/Q_reg_99
    SLICE_X66Y117        LUT2 (Prop_lut2_I0_O)        0.097    15.763 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_9__457/O
                         net (fo=2, routed)           0.311    16.074    v586/ucore/i_useq/addrshft_reg_0/Q_i_9__457_n_2147161666
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.097    16.171 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1354/O
                         net (fo=3, routed)           0.458    16.629    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1354_n_2147161666
    SLICE_X66Y119        LUT5 (Prop_lut5_I0_O)        0.097    16.726 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_2__2628/O
                         net (fo=2, routed)           0.523    17.250    v586/ucore/i_useq/addrshft_reg_0/Q_reg_45[58]
    SLICE_X66Y122        LUT2 (Prop_lut2_I0_O)        0.113    17.363 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_1__4889/O
                         net (fo=1, routed)           0.000    17.363    v586/ucore/i_deco/inst_deco1_reg_61/Q_reg_1
    SLICE_X66Y122        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_61/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.112    17.808    v586/ucore/i_deco/inst_deco1_reg_61/clk
    SLICE_X66Y122        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_61/Q_reg/C
                         clock pessimism              0.187    17.996    
                         clock uncertainty           -0.070    17.926    
    SLICE_X66Y122        FDCE (Setup_fdce_C_D)        0.098    18.024    v586/ucore/i_deco/inst_deco1_reg_61/Q_reg
  -------------------------------------------------------------------
                         required time                         18.024    
                         arrival time                         -17.363    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/regs_reg_14_27/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.580ns  (logic 3.816ns (30.335%)  route 8.764ns (69.665%))
  Logic Levels:           25  (CARRY4=3 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 17.816 - 13.333 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.214     4.764    v586/ucore/i_deco/to_acu1_reg_93/clk
    SLICE_X45Y128        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.341     5.105 r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/Q
                         net (fo=4, routed)           0.717     5.822    v586/ucore/i_deco/to_acu0_reg_92/to_acu1_93
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     5.919 f  v586/ucore/i_deco/to_acu0_reg_92/Q_i_111__1/O
                         net (fo=1, routed)           0.270     6.190    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_6
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.097     6.287 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_80__7/O
                         net (fo=5, routed)           0.338     6.624    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.721 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_119__0/O
                         net (fo=1, routed)           0.190     6.912    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_100
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.097     7.009 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_99__1/O
                         net (fo=39, routed)          0.629     7.638    v586/ucore/i_deco/to_acu1_reg_92/from_acu[2]
    SLICE_X41Y130        LUT3 (Prop_lut3_I1_O)        0.097     7.735 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_107__0/O
                         net (fo=32, routed)          0.551     8.286    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_1
    SLICE_X40Y129        LUT4 (Prop_lut4_I0_O)        0.097     8.383 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_85__1/O
                         net (fo=1, routed)           0.327     8.710    v586/ucore/i_deco/to_acu1_reg_92/Q_i_85__1_n_2147161666
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     8.807 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_63__6/O
                         net (fo=1, routed)           0.391     9.198    v586/ucore/i_deco/to_acu1_reg_102/Q_reg_67
    SLICE_X44Y132        LUT4 (Prop_lut4_I2_O)        0.097     9.295 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_37__70/O
                         net (fo=5, routed)           0.550     9.845    v586/ucore/i_deco/to_acu1_reg_105/reg_index[1]
    SLICE_X46Y131        LUT6 (Prop_lut6_I1_O)        0.097     9.942 r  v586/ucore/i_deco/to_acu1_reg_105/Q_i_73__7/O
                         net (fo=4, routed)           0.215    10.157    v586/ucore/i_acu/p_4_in[1]
    SLICE_X49Y132        LUT2 (Prop_lut2_I0_O)        0.097    10.254 r  v586/ucore/i_acu/Q_i_81/O
                         net (fo=1, routed)           0.000    10.254    v586/ucore/i_acu/Q_i_81_n_2147161666
    SLICE_X49Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.731 r  v586/ucore/i_acu/Q_reg_i_55/O[3]
                         net (fo=2, routed)           0.326    11.057    v586/ucore/i_acu/data1[3]
    SLICE_X51Y132        LUT6 (Prop_lut6_I5_O)        0.234    11.291 r  v586/ucore/i_acu/Q_i_49/O
                         net (fo=1, routed)           0.000    11.291    v586/ucore/i_acu/Q_i_49_n_2147161666
    SLICE_X51Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.590 r  v586/ucore/i_acu/Q_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.590    v586/ucore/i_acu/Q_reg_i_33_n_2147161666
    SLICE_X51Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.749 r  v586/ucore/i_acu/Q_reg_i_33__0/O[0]
                         net (fo=1, routed)           0.483    12.232    v586/ucore/i_deco/to_acu1_reg_101/Q_reg_65[2]
    SLICE_X53Y131        LUT6 (Prop_lut6_I2_O)        0.224    12.456 f  v586/ucore/i_deco/to_acu1_reg_101/Q_i_17__257/O
                         net (fo=1, routed)           0.196    12.652    v586/ucore/i_deco/to_acu0_reg_82/Q_reg_rep_4
    SLICE_X54Y131        LUT6 (Prop_lut6_I5_O)        0.097    12.749 r  v586/ucore/i_deco/to_acu0_reg_82/Q_i_11__419/O
                         net (fo=2, routed)           0.332    13.081    v586/ucore/i_deco/inst_deco1_reg_106/add_src[1]
    SLICE_X56Y131        LUT6 (Prop_lut6_I2_O)        0.097    13.178 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_3__755/O
                         net (fo=7, routed)           0.514    13.692    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_24
    SLICE_X57Y131        LUT2 (Prop_lut2_I0_O)        0.097    13.789 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_26__137/O
                         net (fo=3, routed)           0.333    14.122    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_26__137_n_2147161666
    SLICE_X58Y131        LUT3 (Prop_lut3_I2_O)        0.239    14.361 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_26__185/O
                         net (fo=1, routed)           0.492    14.854    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_26__185_n_2147161666
    SLICE_X58Y131        LUT6 (Prop_lut6_I5_O)        0.097    14.951 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_15__346/O
                         net (fo=3, routed)           0.672    15.622    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_73
    SLICE_X60Y134        LUT3 (Prop_lut3_I2_O)        0.097    15.719 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_9__594/O
                         net (fo=3, routed)           0.529    16.248    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_14
    SLICE_X60Y136        LUT6 (Prop_lut6_I1_O)        0.097    16.345 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_11__409/O
                         net (fo=1, routed)           0.397    16.742    v586/ucore/i_vliw/fsm_reg_4/n_34248
    SLICE_X60Y138        LUT6 (Prop_lut6_I5_O)        0.097    16.839 r  v586/ucore/i_vliw/fsm_reg_4/Q_i_5__367/O
                         net (fo=1, routed)           0.209    17.048    v586/ucore/i_vliw/vliw_pc_reg_0/Q_reg_rep__3_3
    SLICE_X60Y140        LUT6 (Prop_lut6_I2_O)        0.097    17.145 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_3__736/O
                         net (fo=1, routed)           0.101    17.246    v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_3__736_n_2147161666
    SLICE_X60Y140        LUT5 (Prop_lut5_I4_O)        0.097    17.343 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_1__6076/O
                         net (fo=1, routed)           0.000    17.343    v586/ucore/i_vliw/regs_reg_14_27/Q_reg_rep__3
    SLICE_X60Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_27/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.120    17.816    v586/ucore/i_vliw/regs_reg_14_27/clk
    SLICE_X60Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_27/Q_reg/C
                         clock pessimism              0.192    18.009    
                         clock uncertainty           -0.070    17.939    
    SLICE_X60Y140        FDCE (Setup_fdce_C_D)        0.072    18.011    v586/ucore/i_vliw/regs_reg_14_27/Q_reg
  -------------------------------------------------------------------
                         required time                         18.011    
                         arrival time                         -17.343    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/regs_reg_14_25/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.576ns  (logic 4.016ns (31.933%)  route 8.560ns (68.067%))
  Logic Levels:           27  (CARRY4=4 LUT2=2 LUT3=2 LUT4=4 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 17.816 - 13.333 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.214     4.764    v586/ucore/i_deco/to_acu1_reg_93/clk
    SLICE_X45Y128        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.341     5.105 f  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/Q
                         net (fo=4, routed)           0.717     5.822    v586/ucore/i_deco/to_acu0_reg_92/to_acu1_93
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     5.919 r  v586/ucore/i_deco/to_acu0_reg_92/Q_i_111__1/O
                         net (fo=1, routed)           0.270     6.190    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_6
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.097     6.287 f  v586/ucore/i_deco/to_acu1_reg_97/Q_i_80__7/O
                         net (fo=5, routed)           0.312     6.599    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_1
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.696 f  v586/ucore/i_deco/to_acu1_reg_97/Q_i_124__0/O
                         net (fo=2, routed)           0.396     7.092    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_93
    SLICE_X43Y130        LUT5 (Prop_lut5_I2_O)        0.105     7.197 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_120__0/O
                         net (fo=3, routed)           0.223     7.420    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_36
    SLICE_X41Y130        LUT3 (Prop_lut3_I0_O)        0.239     7.659 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_102__0/O
                         net (fo=32, routed)          0.513     8.173    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_rep_1
    SLICE_X38Y134        LUT4 (Prop_lut4_I2_O)        0.097     8.270 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_77__3/O
                         net (fo=1, routed)           0.449     8.718    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_89
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.097     8.815 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_58__9/O
                         net (fo=1, routed)           0.446     9.261    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_87
    SLICE_X41Y135        LUT4 (Prop_lut4_I2_O)        0.097     9.358 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_30__83/O
                         net (fo=4, routed)           0.418     9.776    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_22[6]
    SLICE_X45Y135        LUT5 (Prop_lut5_I4_O)        0.097     9.873 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_79__5/O
                         net (fo=2, routed)           0.407    10.280    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_30
    SLICE_X46Y135        LUT5 (Prop_lut5_I0_O)        0.097    10.377 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_63__11/O
                         net (fo=4, routed)           0.325    10.701    v586/ucore/i_acu/p_4_in[15]
    SLICE_X49Y135        LUT2 (Prop_lut2_I0_O)        0.097    10.798 r  v586/ucore/i_acu/Q_i_71/O
                         net (fo=1, routed)           0.000    10.798    v586/ucore/i_acu/Q_i_71_n_2147161666
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.097 r  v586/ucore/i_acu/Q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    11.097    v586/ucore/i_acu/Q_reg_i_46_n_2147161666
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.256 r  v586/ucore/i_acu/Q_reg_i_38/O[0]
                         net (fo=2, routed)           0.448    11.705    v586/ucore/i_acu/data1[16]
    SLICE_X51Y136        LUT6 (Prop_lut6_I3_O)        0.224    11.929 r  v586/ucore/i_acu/Q_i_35/O
                         net (fo=1, routed)           0.000    11.929    v586/ucore/i_acu/Q_i_35_n_2147161666
    SLICE_X51Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.324 r  v586/ucore/i_acu/Q_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.324    v586/ucore/i_acu/Q_reg_i_15_n_2147161666
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.505 r  v586/ucore/i_acu/Q_reg_i_14/O[2]
                         net (fo=1, routed)           0.302    12.807    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_109[11]
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.230    13.037 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_12__376/O
                         net (fo=1, routed)           0.279    13.316    v586/ucore/i_deco/to_acu0_reg_82/Q_reg_rep_22
    SLICE_X54Y137        LUT4 (Prop_lut4_I3_O)        0.097    13.413 r  v586/ucore/i_deco/to_acu0_reg_82/Q_i_6__869/O
                         net (fo=2, routed)           0.236    13.648    v586/ucore/i_deco/inst_deco1_reg_106/add_src[12]
    SLICE_X56Y137        LUT5 (Prop_lut5_I1_O)        0.097    13.745 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_2__2111/O
                         net (fo=5, routed)           0.460    14.205    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_6
    SLICE_X56Y137        LUT2 (Prop_lut2_I0_O)        0.097    14.302 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_22__155/O
                         net (fo=4, routed)           0.319    14.622    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_22__155_n_2147161666
    SLICE_X57Y138        LUT3 (Prop_lut3_I2_O)        0.097    14.719 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_13__379/O
                         net (fo=6, routed)           0.333    15.052    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_68
    SLICE_X59Y138        LUT4 (Prop_lut4_I3_O)        0.097    15.149 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_10__582/O
                         net (fo=3, routed)           0.553    15.702    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_10__582_n_2147161666
    SLICE_X59Y137        LUT6 (Prop_lut6_I4_O)        0.097    15.799 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_18__283/O
                         net (fo=1, routed)           0.407    16.206    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_18__283_n_2147161666
    SLICE_X60Y137        LUT6 (Prop_lut6_I0_O)        0.097    16.303 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_14__301/O
                         net (fo=1, routed)           0.109    16.412    v586/ucore/i_vliw/sav_epc_reg_25/n_34246
    SLICE_X60Y137        LUT6 (Prop_lut6_I5_O)        0.097    16.509 r  v586/ucore/i_vliw/sav_epc_reg_25/Q_i_7__302/O
                         net (fo=1, routed)           0.313    16.822    v586/ucore/i_vliw/vliw_pc_reg_0/Q_reg_rep__3_5
    SLICE_X60Y140        LUT6 (Prop_lut6_I2_O)        0.097    16.919 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_3__737/O
                         net (fo=1, routed)           0.324    17.243    v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_3__737_n_2147161666
    SLICE_X60Y140        LUT5 (Prop_lut5_I3_O)        0.097    17.340 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_1__6075/O
                         net (fo=1, routed)           0.000    17.340    v586/ucore/i_vliw/regs_reg_14_25/Q_reg_rep__3
    SLICE_X60Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_25/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.120    17.816    v586/ucore/i_vliw/regs_reg_14_25/clk
    SLICE_X60Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_25/Q_reg/C
                         clock pessimism              0.192    18.009    
                         clock uncertainty           -0.070    17.939    
    SLICE_X60Y140        FDCE (Setup_fdce_C_D)        0.069    18.008    v586/ucore/i_vliw/regs_reg_14_25/Q_reg
  -------------------------------------------------------------------
                         required time                         18.008    
                         arrival time                         -17.340    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_deco/inst_deco1_reg_67/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.575ns  (logic 2.542ns (20.214%)  route 10.033ns (79.786%))
  Logic Levels:           19  (LUT2=4 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 17.875 - 13.333 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.242     4.793    v586/ucore/i_useq/addrshft_reg_2/clk
    SLICE_X58Y87         FDCE                                         r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.393     5.186 r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/Q
                         net (fo=118, routed)         1.031     6.216    v586/ucore/i_useq/addrshft_reg_2/Q_reg_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.100     6.316 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_5__354/O
                         net (fo=94, routed)          1.030     7.346    v586/ucore/i_useq/addrshft_reg_2/Q_reg_2
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.234     7.580 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_18__52/O
                         net (fo=1, routed)           0.093     7.672    v586/ucore/i_useq/addrshft_reg_0/Q_reg_635
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.097     7.769 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73/O
                         net (fo=1, routed)           0.733     8.502    v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73_n_2147161666
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.097     8.599 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62/O
                         net (fo=4, routed)           1.046     9.645    v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62_n_2147161666
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.742 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685/O
                         net (fo=100, routed)         1.038    10.780    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685_n_2147161666
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.097    10.877 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29/O
                         net (fo=1, routed)           0.319    11.197    v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29_n_2147161666
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.294 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40/O
                         net (fo=1, routed)           0.321    11.615    v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40_n_2147161666
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.097    11.712 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46/O
                         net (fo=1, routed)           0.575    12.287    v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46_n_2147161666
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097    12.384 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49/O
                         net (fo=1, routed)           0.473    12.857    v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49_n_2147161666
    SLICE_X61Y108        LUT6 (Prop_lut6_I3_O)        0.097    12.954 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84/O
                         net (fo=3, routed)           0.384    13.338    v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84_n_2147161666
    SLICE_X63Y108        LUT6 (Prop_lut6_I0_O)        0.097    13.435 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_11__256/O
                         net (fo=2, routed)           0.390    13.825    v586/ucore/i_useq/addrshft_reg_0/Q_i_11__256_n_2147161666
    SLICE_X65Y109        LUT2 (Prop_lut2_I0_O)        0.097    13.922 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_6__896/O
                         net (fo=2, routed)           0.332    14.253    v586/ucore/i_useq/addrshft_reg_0/Q_i_6__896_n_2147161666
    SLICE_X65Y111        LUT2 (Prop_lut2_I0_O)        0.097    14.350 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_12__231/O
                         net (fo=3, routed)           0.545    14.896    v586/ucore/i_useq/addrshft_reg_0/Q_i_12__231_n_2147161666
    SLICE_X64Y115        LUT6 (Prop_lut6_I1_O)        0.097    14.993 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_7__921/O
                         net (fo=2, routed)           0.302    15.295    v586/ucore/i_useq/addrshft_reg_0/Q_i_7__921_n_2147161666
    SLICE_X65Y116        LUT6 (Prop_lut6_I0_O)        0.097    15.392 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_4__964/O
                         net (fo=2, routed)           0.198    15.590    v586/ucore/i_useq/addrshft_reg_0/Q_i_4__964_n_2147161666
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.097    15.687 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1336/O
                         net (fo=2, routed)           0.397    16.084    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1336_n_2147161666
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.105    16.189 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1335/O
                         net (fo=3, routed)           0.221    16.411    v586/ucore/i_useq/addrshft_reg_0/Q_reg_42
    SLICE_X70Y119        LUT6 (Prop_lut6_I0_O)        0.239    16.650 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_2__2572/O
                         net (fo=2, routed)           0.605    17.255    v586/ucore/i_useq/addrshft_reg_0/Q_reg_45[64]
    SLICE_X72Y119        LUT2 (Prop_lut2_I0_O)        0.113    17.368 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_1__4761/O
                         net (fo=1, routed)           0.000    17.368    v586/ucore/i_deco/inst_deco1_reg_67/Q_reg_1
    SLICE_X72Y119        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_67/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.179    17.875    v586/ucore/i_deco/inst_deco1_reg_67/clk
    SLICE_X72Y119        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_67/Q_reg/C
                         clock pessimism              0.187    18.063    
                         clock uncertainty           -0.070    17.993    
    SLICE_X72Y119        FDCE (Setup_fdce_C_D)        0.064    18.057    v586/ucore/i_deco/inst_deco1_reg_67/Q_reg
  -------------------------------------------------------------------
                         required time                         18.057    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_deco/inst_deco1_reg_60/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.559ns  (logic 2.392ns (19.046%)  route 10.167ns (80.954%))
  Logic Levels:           19  (LUT2=3 LUT4=2 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 17.874 - 13.333 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.242     4.793    v586/ucore/i_useq/addrshft_reg_2/clk
    SLICE_X58Y87         FDCE                                         r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.393     5.186 r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/Q
                         net (fo=118, routed)         1.031     6.216    v586/ucore/i_useq/addrshft_reg_2/Q_reg_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.100     6.316 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_5__354/O
                         net (fo=94, routed)          1.030     7.346    v586/ucore/i_useq/addrshft_reg_2/Q_reg_2
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.234     7.580 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_18__52/O
                         net (fo=1, routed)           0.093     7.672    v586/ucore/i_useq/addrshft_reg_0/Q_reg_635
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.097     7.769 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73/O
                         net (fo=1, routed)           0.733     8.502    v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73_n_2147161666
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.097     8.599 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62/O
                         net (fo=4, routed)           1.046     9.645    v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62_n_2147161666
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.742 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685/O
                         net (fo=100, routed)         1.038    10.780    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685_n_2147161666
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.097    10.877 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29/O
                         net (fo=1, routed)           0.319    11.197    v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29_n_2147161666
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.294 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40/O
                         net (fo=1, routed)           0.321    11.615    v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40_n_2147161666
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.097    11.712 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46/O
                         net (fo=1, routed)           0.575    12.287    v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46_n_2147161666
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097    12.384 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49/O
                         net (fo=1, routed)           0.473    12.857    v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49_n_2147161666
    SLICE_X61Y108        LUT6 (Prop_lut6_I3_O)        0.097    12.954 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84/O
                         net (fo=3, routed)           0.393    13.347    v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84_n_2147161666
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.097    13.444 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_22__103/O
                         net (fo=3, routed)           0.218    13.662    v586/ucore/i_useq/addrshft_reg_0/Q_reg_96
    SLICE_X63Y109        LUT6 (Prop_lut6_I0_O)        0.097    13.759 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_9__458/O
                         net (fo=5, routed)           0.307    14.066    v586/ucore/i_deco/twobyte_reg/Q_reg_44
    SLICE_X63Y111        LUT2 (Prop_lut2_I1_O)        0.097    14.163 r  v586/ucore/i_deco/twobyte_reg/Q_i_3__1359/O
                         net (fo=12, routed)          0.318    14.481    v586/ucore/i_deco/twobyte_reg/Q_reg_13
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.097    14.578 r  v586/ucore/i_deco/twobyte_reg/Q_i_18__140/O
                         net (fo=6, routed)           0.359    14.937    v586/ucore/i_useq/addrshft_reg_0/Q_reg_654
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.097    15.034 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_5__813/O
                         net (fo=18, routed)          0.633    15.666    v586/ucore/i_useq/addrshft_reg_0/Q_reg_99
    SLICE_X66Y117        LUT2 (Prop_lut2_I0_O)        0.097    15.763 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_9__457/O
                         net (fo=2, routed)           0.315    16.079    v586/ucore/i_useq/addrshft_reg_0/Q_i_9__457_n_2147161666
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.097    16.176 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1353/O
                         net (fo=2, routed)           0.223    16.399    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1353_n_2147161666
    SLICE_X70Y117        LUT5 (Prop_lut5_I0_O)        0.097    16.496 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_2__2627/O
                         net (fo=2, routed)           0.743    17.238    v586/ucore/i_useq/addrshft_reg_0/Q_reg_45[57]
    SLICE_X73Y120        LUT2 (Prop_lut2_I0_O)        0.113    17.351 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_1__4887/O
                         net (fo=1, routed)           0.000    17.351    v586/ucore/i_deco/inst_deco1_reg_60/Q_reg_1
    SLICE_X73Y120        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_60/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.178    17.874    v586/ucore/i_deco/inst_deco1_reg_60/clk
    SLICE_X73Y120        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_60/Q_reg/C
                         clock pessimism              0.187    18.062    
                         clock uncertainty           -0.070    17.992    
    SLICE_X73Y120        FDCE (Setup_fdce_C_D)        0.064    18.056    v586/ucore/i_deco/inst_deco1_reg_60/Q_reg
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                         -17.351    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/regs_reg_14_28/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 3.801ns (30.316%)  route 8.737ns (69.684%))
  Logic Levels:           25  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 17.815 - 13.333 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.214     4.764    v586/ucore/i_deco/to_acu1_reg_93/clk
    SLICE_X45Y128        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.341     5.105 r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/Q
                         net (fo=4, routed)           0.717     5.822    v586/ucore/i_deco/to_acu0_reg_92/to_acu1_93
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     5.919 f  v586/ucore/i_deco/to_acu0_reg_92/Q_i_111__1/O
                         net (fo=1, routed)           0.270     6.190    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_6
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.097     6.287 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_80__7/O
                         net (fo=5, routed)           0.338     6.624    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_1
    SLICE_X42Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.721 r  v586/ucore/i_deco/to_acu1_reg_97/Q_i_119__0/O
                         net (fo=1, routed)           0.190     6.912    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_100
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.097     7.009 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_99__1/O
                         net (fo=39, routed)          0.629     7.638    v586/ucore/i_deco/to_acu1_reg_92/from_acu[2]
    SLICE_X41Y130        LUT3 (Prop_lut3_I1_O)        0.097     7.735 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_107__0/O
                         net (fo=32, routed)          0.847     8.581    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_1
    SLICE_X42Y140        LUT4 (Prop_lut4_I0_O)        0.097     8.678 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_82__1/O
                         net (fo=1, routed)           0.434     9.112    v586/ucore/i_deco/to_acu1_reg_92/Q_i_82__1_n_2147161666
    SLICE_X42Y140        LUT5 (Prop_lut5_I4_O)        0.097     9.209 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_74__2/O
                         net (fo=1, routed)           0.203     9.412    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_90
    SLICE_X42Y139        LUT4 (Prop_lut4_I2_O)        0.097     9.509 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_66__13/O
                         net (fo=2, routed)           0.512    10.020    v586/ucore/i_deco/to_acu1_reg_102/Q_reg_49[5]
    SLICE_X45Y136        LUT5 (Prop_lut5_I4_O)        0.097    10.117 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_60__13/O
                         net (fo=2, routed)           0.310    10.427    v586/ucore/i_deco/to_acu1_reg_102/Q_i_60__13_n_2147161666
    SLICE_X46Y136        LUT5 (Prop_lut5_I0_O)        0.097    10.524 r  v586/ucore/i_deco/to_acu1_reg_102/Q_i_45__55/O
                         net (fo=4, routed)           0.390    10.914    v586/ucore/i_acu/p_4_in[19]
    SLICE_X49Y136        LUT2 (Prop_lut2_I0_O)        0.097    11.011 r  v586/ucore/i_acu/Q_i_53/O
                         net (fo=1, routed)           0.000    11.011    v586/ucore/i_acu/Q_i_53_n_2147161666
    SLICE_X49Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.310 r  v586/ucore/i_acu/Q_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.310    v586/ucore/i_acu/Q_reg_i_38_n_2147161666
    SLICE_X49Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.544 r  v586/ucore/i_acu/Q_reg_i_28/O[3]
                         net (fo=2, routed)           0.348    11.892    v586/ucore/i_acu/data1[23]
    SLICE_X51Y137        LUT6 (Prop_lut6_I3_O)        0.234    12.126 r  v586/ucore/i_acu/Q_i_22/O
                         net (fo=1, routed)           0.000    12.126    v586/ucore/i_acu/Q_i_22_n_2147161666
    SLICE_X51Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    12.425 r  v586/ucore/i_acu/Q_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.425    v586/ucore/i_acu/Q_reg_i_14_n_2147161666
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.606 r  v586/ucore/i_acu/Q_reg_i_13/O[2]
                         net (fo=1, routed)           0.402    13.008    v586/ucore/i_deco/to_acu1_reg_101/Q_reg_65[12]
    SLICE_X52Y139        LUT6 (Prop_lut6_I3_O)        0.230    13.238 f  v586/ucore/i_deco/to_acu1_reg_101/Q_i_11__426/O
                         net (fo=1, routed)           0.269    13.507    v586/ucore/i_deco/to_acu0_reg_82/Q_reg_rep_26
    SLICE_X55Y139        LUT4 (Prop_lut4_I3_O)        0.097    13.604 r  v586/ucore/i_deco/to_acu0_reg_82/Q_i_6__872/O
                         net (fo=2, routed)           0.221    13.825    v586/ucore/i_deco/inst_deco1_reg_106/add_src[16]
    SLICE_X57Y139        LUT5 (Prop_lut5_I1_O)        0.097    13.922 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_2__2107/O
                         net (fo=5, routed)           0.423    14.345    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_34
    SLICE_X58Y139        LUT2 (Prop_lut2_I0_O)        0.097    14.442 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_21__161/O
                         net (fo=5, routed)           0.725    15.167    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_53
    SLICE_X58Y140        LUT3 (Prop_lut3_I2_O)        0.100    15.267 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_16__328/O
                         net (fo=5, routed)           0.437    15.704    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_16__328_n_2147161666
    SLICE_X58Y139        LUT6 (Prop_lut6_I5_O)        0.234    15.938 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_18__286/O
                         net (fo=1, routed)           0.407    16.346    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_18__286_n_2147161666
    SLICE_X58Y138        LUT6 (Prop_lut6_I4_O)        0.097    16.443 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_10__578/O
                         net (fo=1, routed)           0.333    16.776    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_10__578_n_2147161666
    SLICE_X56Y138        LUT6 (Prop_lut6_I2_O)        0.097    16.873 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_5__366/O
                         net (fo=1, routed)           0.332    17.205    v586/ucore/i_vliw/vliw_pc_reg_0/Q_reg_1415
    SLICE_X56Y140        LUT6 (Prop_lut6_I3_O)        0.097    17.302 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_1__3878/O
                         net (fo=1, routed)           0.000    17.302    v586/ucore/i_vliw/regs_reg_14_28/Q_reg_4
    SLICE_X56Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_28/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.119    17.815    v586/ucore/i_vliw/regs_reg_14_28/clk
    SLICE_X56Y140        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_28/Q_reg/C
                         clock pessimism              0.192    18.008    
                         clock uncertainty           -0.070    17.938    
    SLICE_X56Y140        FDCE (Setup_fdce_C_D)        0.069    18.007    v586/ucore/i_vliw/regs_reg_14_28/Q_reg
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                         -17.302    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/regs_reg_14_31/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.486ns  (logic 4.113ns (32.941%)  route 8.373ns (67.059%))
  Logic Levels:           28  (CARRY4=4 LUT2=2 LUT3=2 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 17.816 - 13.333 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.214     4.764    v586/ucore/i_deco/to_acu1_reg_93/clk
    SLICE_X45Y128        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128        FDCE (Prop_fdce_C_Q)         0.341     5.105 f  v586/ucore/i_deco/to_acu1_reg_93/Q_reg/Q
                         net (fo=4, routed)           0.717     5.822    v586/ucore/i_deco/to_acu0_reg_92/to_acu1_93
    SLICE_X44Y129        LUT5 (Prop_lut5_I4_O)        0.097     5.919 r  v586/ucore/i_deco/to_acu0_reg_92/Q_i_111__1/O
                         net (fo=1, routed)           0.270     6.190    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_6
    SLICE_X45Y129        LUT6 (Prop_lut6_I5_O)        0.097     6.287 f  v586/ucore/i_deco/to_acu1_reg_97/Q_i_80__7/O
                         net (fo=5, routed)           0.312     6.599    v586/ucore/i_deco/to_acu1_reg_97/Q_reg_1
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.097     6.696 f  v586/ucore/i_deco/to_acu1_reg_97/Q_i_124__0/O
                         net (fo=2, routed)           0.396     7.092    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_93
    SLICE_X43Y130        LUT5 (Prop_lut5_I2_O)        0.105     7.197 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_120__0/O
                         net (fo=3, routed)           0.223     7.420    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_36
    SLICE_X41Y130        LUT3 (Prop_lut3_I0_O)        0.239     7.659 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_102__0/O
                         net (fo=32, routed)          0.513     8.173    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_rep_1
    SLICE_X38Y134        LUT4 (Prop_lut4_I2_O)        0.097     8.270 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_77__3/O
                         net (fo=1, routed)           0.449     8.718    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_89
    SLICE_X39Y135        LUT5 (Prop_lut5_I4_O)        0.097     8.815 r  v586/ucore/i_deco/to_acu1_reg_92/Q_i_58__9/O
                         net (fo=1, routed)           0.446     9.261    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_87
    SLICE_X41Y135        LUT4 (Prop_lut4_I2_O)        0.097     9.358 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_30__83/O
                         net (fo=4, routed)           0.418     9.776    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_22[6]
    SLICE_X45Y135        LUT5 (Prop_lut5_I4_O)        0.097     9.873 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_79__5/O
                         net (fo=2, routed)           0.407    10.280    v586/ucore/i_deco/to_acu0_reg_103/Q_reg_30
    SLICE_X46Y135        LUT5 (Prop_lut5_I0_O)        0.097    10.377 r  v586/ucore/i_deco/to_acu0_reg_103/Q_i_63__11/O
                         net (fo=4, routed)           0.325    10.701    v586/ucore/i_acu/p_4_in[15]
    SLICE_X49Y135        LUT2 (Prop_lut2_I0_O)        0.097    10.798 r  v586/ucore/i_acu/Q_i_71/O
                         net (fo=1, routed)           0.000    10.798    v586/ucore/i_acu/Q_i_71_n_2147161666
    SLICE_X49Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    11.097 r  v586/ucore/i_acu/Q_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    11.097    v586/ucore/i_acu/Q_reg_i_46_n_2147161666
    SLICE_X49Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.256 r  v586/ucore/i_acu/Q_reg_i_38/O[0]
                         net (fo=2, routed)           0.448    11.705    v586/ucore/i_acu/data1[16]
    SLICE_X51Y136        LUT6 (Prop_lut6_I3_O)        0.224    11.929 r  v586/ucore/i_acu/Q_i_35/O
                         net (fo=1, routed)           0.000    11.929    v586/ucore/i_acu/Q_i_35_n_2147161666
    SLICE_X51Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.324 r  v586/ucore/i_acu/Q_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    12.324    v586/ucore/i_acu/Q_reg_i_15_n_2147161666
    SLICE_X51Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.505 r  v586/ucore/i_acu/Q_reg_i_14/O[2]
                         net (fo=1, routed)           0.302    12.807    v586/ucore/i_deco/to_acu1_reg_92/Q_reg_109[11]
    SLICE_X52Y137        LUT6 (Prop_lut6_I3_O)        0.230    13.037 f  v586/ucore/i_deco/to_acu1_reg_92/Q_i_12__376/O
                         net (fo=1, routed)           0.279    13.316    v586/ucore/i_deco/to_acu0_reg_82/Q_reg_rep_22
    SLICE_X54Y137        LUT4 (Prop_lut4_I3_O)        0.097    13.413 r  v586/ucore/i_deco/to_acu0_reg_82/Q_i_6__869/O
                         net (fo=2, routed)           0.236    13.648    v586/ucore/i_deco/inst_deco1_reg_106/add_src[12]
    SLICE_X56Y137        LUT5 (Prop_lut5_I1_O)        0.097    13.745 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_2__2111/O
                         net (fo=5, routed)           0.460    14.205    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_6
    SLICE_X56Y137        LUT2 (Prop_lut2_I0_O)        0.097    14.302 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_22__155/O
                         net (fo=4, routed)           0.319    14.622    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_22__155_n_2147161666
    SLICE_X57Y138        LUT3 (Prop_lut3_I2_O)        0.097    14.719 f  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_13__379/O
                         net (fo=6, routed)           0.449    15.167    v586/ucore/i_vliw/regs_reg_14_13/Q_reg_rep_1
    SLICE_X58Y136        LUT6 (Prop_lut6_I4_O)        0.097    15.264 r  v586/ucore/i_vliw/regs_reg_14_13/Q_i_14__373/O
                         net (fo=2, routed)           0.318    15.583    v586/ucore/i_vliw/regs_reg_14_2/Q_reg_rep_4
    SLICE_X58Y137        LUT6 (Prop_lut6_I5_O)        0.097    15.680 r  v586/ucore/i_vliw/regs_reg_14_2/Q_i_8__858/O
                         net (fo=2, routed)           0.402    16.081    v586/ucore/i_deco/inst_deco1_reg_106/Q_reg_rep
    SLICE_X58Y139        LUT6 (Prop_lut6_I2_O)        0.097    16.178 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_25__191/O
                         net (fo=1, routed)           0.294    16.472    v586/ucore/i_deco/inst_deco1_reg_106/Q_i_25__191_n_2147161666
    SLICE_X59Y139        LUT6 (Prop_lut6_I3_O)        0.097    16.569 r  v586/ucore/i_deco/inst_deco1_reg_106/Q_i_22__153/O
                         net (fo=1, routed)           0.201    16.771    v586/ucore/i_vliw/sav_epc_reg_31/n_34252
    SLICE_X59Y141        LUT6 (Prop_lut6_I5_O)        0.097    16.868 r  v586/ucore/i_vliw/sav_epc_reg_31/Q_i_13__87/O
                         net (fo=1, routed)           0.093    16.960    v586/ucore/i_vliw/vliw_pc_reg_0/Q_reg_rep__3
    SLICE_X59Y141        LUT6 (Prop_lut6_I0_O)        0.097    17.057 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_6__320/O
                         net (fo=1, routed)           0.096    17.153    v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_6__320_n_2147161666
    SLICE_X59Y141        LUT5 (Prop_lut5_I4_O)        0.097    17.250 r  v586/ucore/i_vliw/vliw_pc_reg_0/Q_i_1__6078/O
                         net (fo=1, routed)           0.000    17.250    v586/ucore/i_vliw/regs_reg_14_31/Q_reg_rep__3
    SLICE_X59Y141        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_31/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.120    17.816    v586/ucore/i_vliw/regs_reg_14_31/clk
    SLICE_X59Y141        FDCE                                         r  v586/ucore/i_vliw/regs_reg_14_31/Q_reg/C
                         clock pessimism              0.192    18.009    
                         clock uncertainty           -0.070    17.939    
    SLICE_X59Y141        FDCE (Setup_fdce_C_D)        0.030    17.969    v586/ucore/i_vliw/regs_reg_14_31/Q_reg
  -------------------------------------------------------------------
                         required time                         17.969    
                         arrival time                         -17.250    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_deco/inst_deco1_reg_62/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.458ns  (logic 2.376ns (19.071%)  route 10.082ns (80.929%))
  Logic Levels:           19  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 17.810 - 13.333 ) 
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.242     4.793    v586/ucore/i_useq/addrshft_reg_2/clk
    SLICE_X58Y87         FDCE                                         r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.393     5.186 r  v586/ucore/i_useq/addrshft_reg_2/Q_reg/Q
                         net (fo=118, routed)         1.031     6.216    v586/ucore/i_useq/addrshft_reg_2/Q_reg_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.100     6.316 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_5__354/O
                         net (fo=94, routed)          1.030     7.346    v586/ucore/i_useq/addrshft_reg_2/Q_reg_2
    SLICE_X55Y66         LUT6 (Prop_lut6_I0_O)        0.234     7.580 r  v586/ucore/i_useq/addrshft_reg_2/Q_i_18__52/O
                         net (fo=1, routed)           0.093     7.672    v586/ucore/i_useq/addrshft_reg_0/Q_reg_635
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.097     7.769 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73/O
                         net (fo=1, routed)           0.733     8.502    v586/ucore/i_useq/addrshft_reg_0/Q_i_16__73_n_2147161666
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.097     8.599 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62/O
                         net (fo=4, routed)           1.046     9.645    v586/ucore/i_useq/addrshft_reg_0/Q_i_14__62_n_2147161666
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.097     9.742 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685/O
                         net (fo=100, routed)         1.038    10.780    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__685_n_2147161666
    SLICE_X62Y104        LUT4 (Prop_lut4_I2_O)        0.097    10.877 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29/O
                         net (fo=1, routed)           0.319    11.197    v586/ucore/i_useq/addrshft_reg_0/Q_i_52__29_n_2147161666
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.294 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40/O
                         net (fo=1, routed)           0.321    11.615    v586/ucore/i_useq/addrshft_reg_0/Q_i_50__40_n_2147161666
    SLICE_X62Y105        LUT6 (Prop_lut6_I5_O)        0.097    11.712 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46/O
                         net (fo=1, routed)           0.575    12.287    v586/ucore/i_useq/addrshft_reg_0/Q_i_44__46_n_2147161666
    SLICE_X62Y106        LUT6 (Prop_lut6_I0_O)        0.097    12.384 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49/O
                         net (fo=1, routed)           0.473    12.857    v586/ucore/i_useq/addrshft_reg_0/Q_i_41__49_n_2147161666
    SLICE_X61Y108        LUT6 (Prop_lut6_I3_O)        0.097    12.954 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84/O
                         net (fo=3, routed)           0.393    13.347    v586/ucore/i_useq/addrshft_reg_0/Q_i_27__84_n_2147161666
    SLICE_X62Y108        LUT6 (Prop_lut6_I5_O)        0.097    13.444 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_22__103/O
                         net (fo=3, routed)           0.218    13.662    v586/ucore/i_useq/addrshft_reg_0/Q_reg_96
    SLICE_X63Y109        LUT6 (Prop_lut6_I0_O)        0.097    13.759 f  v586/ucore/i_useq/addrshft_reg_0/Q_i_9__458/O
                         net (fo=5, routed)           0.307    14.066    v586/ucore/i_deco/twobyte_reg/Q_reg_44
    SLICE_X63Y111        LUT2 (Prop_lut2_I1_O)        0.097    14.163 r  v586/ucore/i_deco/twobyte_reg/Q_i_3__1359/O
                         net (fo=12, routed)          0.318    14.481    v586/ucore/i_deco/twobyte_reg/Q_reg_13
    SLICE_X63Y113        LUT6 (Prop_lut6_I0_O)        0.097    14.578 r  v586/ucore/i_deco/twobyte_reg/Q_i_18__140/O
                         net (fo=6, routed)           0.359    14.937    v586/ucore/i_useq/addrshft_reg_0/Q_reg_654
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.097    15.034 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_5__813/O
                         net (fo=18, routed)          0.633    15.666    v586/ucore/i_useq/addrshft_reg_0/Q_reg_99
    SLICE_X66Y117        LUT2 (Prop_lut2_I0_O)        0.097    15.763 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_9__457/O
                         net (fo=2, routed)           0.311    16.074    v586/ucore/i_useq/addrshft_reg_0/Q_i_9__457_n_2147161666
    SLICE_X68Y116        LUT6 (Prop_lut6_I0_O)        0.097    16.171 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1354/O
                         net (fo=3, routed)           0.412    16.583    v586/ucore/i_useq/addrshft_reg_0/Q_i_3__1354_n_2147161666
    SLICE_X69Y120        LUT3 (Prop_lut3_I0_O)        0.097    16.680 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_2__2629/O
                         net (fo=2, routed)           0.474    17.154    v586/ucore/i_useq/addrshft_reg_0/Q_reg_45[59]
    SLICE_X70Y121        LUT2 (Prop_lut2_I0_O)        0.097    17.251 r  v586/ucore/i_useq/addrshft_reg_0/Q_i_1__4891/O
                         net (fo=1, routed)           0.000    17.251    v586/ucore/i_deco/inst_deco1_reg_62/Q_reg_1
    SLICE_X70Y121        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_62/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.114    17.810    v586/ucore/i_deco/inst_deco1_reg_62/clk
    SLICE_X70Y121        FDCE                                         r  v586/ucore/i_deco/inst_deco1_reg_62/Q_reg/C
                         clock pessimism              0.187    17.998    
                         clock uncertainty           -0.070    17.928    
    SLICE_X70Y121        FDCE (Setup_fdce_C_D)        0.070    17.998    v586/ucore/i_deco/inst_deco1_reg_62/Q_reg
  -------------------------------------------------------------------
                         required time                         17.998    
                         arrival time                         -17.251    
  -------------------------------------------------------------------
                         slack                                  0.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 v586/ucore/i_useq/wdata_reg_1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/c1/Mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.566     1.744    v586/ucore/i_useq/wdata_reg_1/clk
    SLICE_X65Y60         FDCE                                         r  v586/ucore/i_useq/wdata_reg_1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     1.885 r  v586/ucore/i_useq/wdata_reg_1/Q_reg/Q
                         net (fo=12, routed)          0.175     2.060    v586/ucore/i_useq/c1/D[1]
    RAMB18_X1Y23         RAMB18E1                                     r  v586/ucore/i_useq/c1/Mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.874     2.321    v586/ucore/i_useq/c1/clk
    RAMB18_X1Y23         RAMB18E1                                     r  v586/ucore/i_useq/c1/Mem_reg_0/CLKARDCLK
                         clock pessimism             -0.502     1.818    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.973    v586/ucore/i_useq/c1/Mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 v586/ucore/i_deco/to_acu1_reg_127/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_deco/to_acu0_reg_127/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.227ns (49.956%)  route 0.227ns (50.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.554     1.732    v586/ucore/i_deco/to_acu1_reg_127/clk
    SLICE_X53Y135        FDCE                                         r  v586/ucore/i_deco/to_acu1_reg_127/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y135        FDCE (Prop_fdce_C_Q)         0.128     1.860 r  v586/ucore/i_deco/to_acu1_reg_127/Q_reg/Q
                         net (fo=3, routed)           0.227     2.088    v586/ucore/i_deco/fsm_reg_2/to_acu1_127
    SLICE_X47Y136        LUT4 (Prop_lut4_I3_O)        0.099     2.187 r  v586/ucore/i_deco/fsm_reg_2/Q_i_1__5019/O
                         net (fo=1, routed)           0.000     2.187    v586/ucore/i_deco/to_acu0_reg_127/Q_reg_1
    SLICE_X47Y136        FDCE                                         r  v586/ucore/i_deco/to_acu0_reg_127/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.826     2.273    v586/ucore/i_deco/to_acu0_reg_127/clk
    SLICE_X47Y136        FDCE                                         r  v586/ucore/i_deco/to_acu0_reg_127/Q_reg/C
                         clock pessimism             -0.273     1.999    
    SLICE_X47Y136        FDCE (Hold_fdce_C_D)         0.091     2.090    v586/ucore/i_deco/to_acu0_reg_127/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 v586/ucore/i_vliw/writeio_data_reg_25/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/readio_data_f_reg_25/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.642     1.821    v586/ucore/i_vliw/writeio_data_reg_25/clk
    SLICE_X61Y153        FDCE                                         r  v586/ucore/i_vliw/writeio_data_reg_25/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y153        FDCE (Prop_fdce_C_Q)         0.141     1.962 r  v586/ucore/i_vliw/writeio_data_reg_25/Q_reg/Q
                         net (fo=1, routed)           0.053     2.015    v586/ucore/i_vliw/writeio_data_reg_25/writeio_data_0[25]_367
    SLICE_X60Y153        LUT5 (Prop_lut5_I1_O)        0.045     2.060 r  v586/ucore/i_vliw/writeio_data_reg_25/Q_i_1__5804/O
                         net (fo=1, routed)           0.000     2.060    v586/readio_data_f_reg_25/n_75134
    SLICE_X60Y153        FDRE                                         r  v586/readio_data_f_reg_25/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.917     2.364    v586/readio_data_f_reg_25/clk
    SLICE_X60Y153        FDRE                                         r  v586/readio_data_f_reg_25/Q_reg/C
                         clock pessimism             -0.530     1.834    
    SLICE_X60Y153        FDRE (Hold_fdre_C_D)         0.121     1.955    v586/readio_data_f_reg_25/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 v586/U8253/ucount1/status_reg_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/U8253/io_readdata_reg_2/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.661     1.840    v586/U8253/ucount1/status_reg_2/clk
    SLICE_X75Y165        FDCE                                         r  v586/U8253/ucount1/status_reg_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y165        FDCE (Prop_fdce_C_Q)         0.141     1.981 r  v586/U8253/ucount1/status_reg_2/Q_reg/Q
                         net (fo=1, routed)           0.053     2.034    v586/U8253/ucount1/status_reg_2/status_2
    SLICE_X74Y165        LUT6 (Prop_lut6_I1_O)        0.045     2.079 r  v586/U8253/ucount1/status_reg_2/Q_i_1__5388/O
                         net (fo=1, routed)           0.000     2.079    v586/U8253/io_readdata_reg_2/n_213
    SLICE_X74Y165        FDCE                                         r  v586/U8253/io_readdata_reg_2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.934     2.381    v586/U8253/io_readdata_reg_2/clk
    SLICE_X74Y165        FDCE                                         r  v586/U8253/io_readdata_reg_2/Q_reg/C
                         clock pessimism             -0.528     1.853    
    SLICE_X74Y165        FDCE (Hold_fdce_C_D)         0.121     1.974    v586/U8253/io_readdata_reg_2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 v586/U8259/sla_imr_reg_5/Q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/U8259/sl_readdata_reg_5/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.664     1.843    v586/U8259/sla_imr_reg_5/clk
    SLICE_X75Y158        FDPE                                         r  v586/U8259/sla_imr_reg_5/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y158        FDPE (Prop_fdpe_C_Q)         0.141     1.984 r  v586/U8259/sla_imr_reg_5/Q_reg/Q
                         net (fo=1, routed)           0.055     2.039    v586/U8259/sla_isr_reg_5/sla_imr_5
    SLICE_X74Y158        LUT5 (Prop_lut5_I1_O)        0.045     2.084 r  v586/U8259/sla_isr_reg_5/Q_i_1__5529/O
                         net (fo=1, routed)           0.000     2.084    v586/U8259/sl_readdata_reg_5/n_52041
    SLICE_X74Y158        FDCE                                         r  v586/U8259/sl_readdata_reg_5/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.939     2.386    v586/U8259/sl_readdata_reg_5/clk
    SLICE_X74Y158        FDCE                                         r  v586/U8259/sl_readdata_reg_5/Q_reg/C
                         clock pessimism             -0.530     1.856    
    SLICE_X74Y158        FDCE (Hold_fdce_C_D)         0.120     1.976    v586/U8259/sl_readdata_reg_5/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 v586/ucore/Dtlb/cr2_reg_31/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/cr2_reg_reg_31/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.178%)  route 0.277ns (59.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.560     1.738    v586/ucore/Dtlb/cr2_reg_31/clk
    SLICE_X41Y111        FDCE                                         r  v586/ucore/Dtlb/cr2_reg_31/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.141     1.879 r  v586/ucore/Dtlb/cr2_reg_31/Q_reg/Q
                         net (fo=1, routed)           0.277     2.156    v586/ucore/Itlb/cr2_reg_31/Q_reg_1[0]
    SLICE_X52Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.201 r  v586/ucore/Itlb/cr2_reg_31/Q_i_2__1364/O
                         net (fo=1, routed)           0.000     2.201    v586/ucore/i_vliw/cr2_reg_reg_31/n_35603
    SLICE_X52Y111        FDCE                                         r  v586/ucore/i_vliw/cr2_reg_reg_31/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.826     2.273    v586/ucore/i_vliw/cr2_reg_reg_31/clk
    SLICE_X52Y111        FDCE                                         r  v586/ucore/i_vliw/cr2_reg_reg_31/Q_reg/C
                         clock pessimism             -0.273     1.999    
    SLICE_X52Y111        FDCE (Hold_fdce_C_D)         0.092     2.091    v586/ucore/i_vliw/cr2_reg_reg_31/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 v586/ucore/i_useq/wdata_reg_26/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/c1/Mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.618%)  route 0.206ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.565     1.743    v586/ucore/i_useq/wdata_reg_26/clk
    SLICE_X64Y62         FDCE                                         r  v586/ucore/i_useq/wdata_reg_26/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.141     1.884 r  v586/ucore/i_useq/wdata_reg_26/Q_reg/Q
                         net (fo=12, routed)          0.206     2.090    v586/ucore/i_useq/c1/D[26]
    RAMB18_X1Y23         RAMB18E1                                     r  v586/ucore/i_useq/c1/Mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.875     2.322    v586/ucore/i_useq/c1/clk
    RAMB18_X1Y23         RAMB18E1                                     r  v586/ucore/i_useq/c1/Mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.502     1.819    
    RAMB18_X1Y23         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.974    v586/ucore/i_useq/c1/Mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 v586/ucore/i_useq/wdata_reg_61/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/c7/Mem_reg_1/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.112%)  route 0.186ns (56.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    v586/ucore/i_useq/wdata_reg_61/clk
    SLICE_X63Y64         FDCE                                         r  v586/ucore/i_useq/wdata_reg_61/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.141     1.883 r  v586/ucore/i_useq/wdata_reg_61/Q_reg/Q
                         net (fo=12, routed)          0.186     2.069    v586/ucore/i_useq/c7/D[61]
    RAMB18_X1Y24         RAMB18E1                                     r  v586/ucore/i_useq/c7/Mem_reg_1/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.873     2.320    v586/ucore/i_useq/c7/clk
    RAMB18_X1Y24         RAMB18E1                                     r  v586/ucore/i_useq/c7/Mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.523     1.796    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.951    v586/ucore/i_useq/c7/Mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 v586/ucore/Dtlb/cr2_reg_24/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_vliw/cr2_reg_reg_24/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.894%)  route 0.318ns (63.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.560     1.738    v586/ucore/Dtlb/cr2_reg_24/clk
    SLICE_X45Y111        FDCE                                         r  v586/ucore/Dtlb/cr2_reg_24/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDCE (Prop_fdce_C_Q)         0.141     1.879 r  v586/ucore/Dtlb/cr2_reg_24/Q_reg/Q
                         net (fo=1, routed)           0.318     2.198    v586/ucore/Itlb/cr2_reg_24/Q_reg_1[0]
    SLICE_X54Y111        LUT3 (Prop_lut3_I2_O)        0.045     2.243 r  v586/ucore/Itlb/cr2_reg_24/Q_i_1__2256/O
                         net (fo=1, routed)           0.000     2.243    v586/ucore/i_vliw/cr2_reg_reg_24/n_35561
    SLICE_X54Y111        FDCE                                         r  v586/ucore/i_vliw/cr2_reg_reg_24/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.826     2.273    v586/ucore/i_vliw/cr2_reg_reg_24/clk
    SLICE_X54Y111        FDCE                                         r  v586/ucore/i_vliw/cr2_reg_reg_24/Q_reg/C
                         clock pessimism             -0.273     1.999    
    SLICE_X54Y111        FDCE (Hold_fdce_C_D)         0.120     2.119    v586/ucore/i_vliw/cr2_reg_reg_24/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 v586/ubiu/write_dataf_reg_8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ubiu/cacheD_reg_8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.486%)  route 0.294ns (56.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.561     1.739    v586/ubiu/write_dataf_reg_8/clk
    SLICE_X47Y100        FDCE                                         r  v586/ubiu/write_dataf_reg_8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.128     1.867 r  v586/ubiu/write_dataf_reg_8/Q_reg/Q
                         net (fo=2, routed)           0.294     2.161    v586/ubiu/wsc_reg/write_dataf_8
    SLICE_X50Y98         LUT6 (Prop_lut6_I3_O)        0.098     2.259 r  v586/ubiu/wsc_reg/Q_i_1__285/O
                         net (fo=1, routed)           0.000     2.259    v586/ubiu/cacheD_reg_8/Q_reg_1
    SLICE_X50Y98         FDCE                                         r  v586/ubiu/cacheD_reg_8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.836     2.283    v586/ubiu/cacheD_reg_8/clk
    SLICE_X50Y98         FDCE                                         r  v586/ubiu/cacheD_reg_8/Q_reg/C
                         clock pessimism             -0.268     2.014    
    SLICE_X50Y98         FDCE (Hold_fdce_C_D)         0.121     2.135    v586/ubiu/cacheD_reg_8/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { nolabel_line65/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB18_X3Y26     v586/ucore/i_useq/c3/Mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB18_X3Y26     v586/ucore/i_useq/c3/Mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB18_X2Y24     v586/ucore/i_useq/c4/Mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB18_X2Y24     v586/ucore/i_useq/c4/Mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB18_X2Y26     v586/ucore/i_useq/c4/Mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB18_X2Y26     v586/ucore/i_useq/c4/Mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB18_X3Y22     v586/ucore/i_useq/c4/Mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB18_X3Y22     v586/ucore/i_useq/c4/Mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         13.333      11.099     RAMB18_X3Y27     v586/ucore/i_useq/c4/Mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         13.333      11.099     RAMB18_X3Y27     v586/ucore/i_useq/c4/Mem_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  nolabel_line65/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X32Y161    v586/ucore/i_vliw/divq_reg_43/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X32Y161    v586/ucore/i_vliw/divq_reg_45/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X32Y160    v586/ucore/i_vliw/divq_reg_46/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X23Y167    v586/A16750/UART_RXFF/Q_reg[10]/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X23Y167    v586/A16750/UART_RXFF/Q_reg[2]/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X30Y161    v586/ucore/i_vliw/divq_reg_50/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X30Y161    v586/ucore/i_vliw/divq_reg_51/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X30Y161    v586/ucore/i_vliw/divq_reg_52/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X30Y161    v586/ucore/i_vliw/divq_reg_53/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X32Y160    v586/ucore/i_vliw/divq_reg_54/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X38Y75     v586/ubiu/cacheVALID1_reg_14/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X37Y94     v586/ubiu/cacheVALID1_reg_143/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X61Y56     v586/ucore/i_useq/wdata_reg_108/Q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X10Y124    v586/ucore/i_vliw/sav_edi_reg_4/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X57Y150    v586/ucore/i_vliw/synthetic_op/unsign_st1a_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X57Y154    v586/ucore/i_vliw/synthetic_op/unsign_st1a_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X57Y152    v586/ucore/i_vliw/synthetic_op/unsign_st1a_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X57Y152    v586/ucore/i_vliw/synthetic_op/unsign_st1a_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X57Y154    v586/ucore/i_vliw/synthetic_op/unsign_st1a_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X57Y152    v586/ucore/i_vliw/synthetic_op/unsign_st1a_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/queue_reg_229/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 0.535ns (5.098%)  route 9.959ns (94.902%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 17.838 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.737    15.284    v586/ucore/i_useq/queue_reg_229/FSM_sequential_state_reg[1]
    SLICE_X59Y50         FDCE                                         f  v586/ucore/i_useq/queue_reg_229/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.142    17.838    v586/ucore/i_useq/queue_reg_229/clk
    SLICE_X59Y50         FDCE                                         r  v586/ucore/i_useq/queue_reg_229/Q_reg/C
                         clock pessimism              0.193    18.031    
                         clock uncertainty           -0.070    17.961    
    SLICE_X59Y50         FDCE (Recov_fdce_C_CLR)     -0.293    17.668    v586/ucore/i_useq/queue_reg_229/Q_reg
  -------------------------------------------------------------------
                         required time                         17.668    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/queue_reg_243/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 0.535ns (5.098%)  route 9.959ns (94.902%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 17.838 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.737    15.284    v586/ucore/i_useq/queue_reg_243/FSM_sequential_state_reg[1]
    SLICE_X59Y50         FDCE                                         f  v586/ucore/i_useq/queue_reg_243/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.142    17.838    v586/ucore/i_useq/queue_reg_243/clk
    SLICE_X59Y50         FDCE                                         r  v586/ucore/i_useq/queue_reg_243/Q_reg/C
                         clock pessimism              0.193    18.031    
                         clock uncertainty           -0.070    17.961    
    SLICE_X59Y50         FDCE (Recov_fdce_C_CLR)     -0.293    17.668    v586/ucore/i_useq/queue_reg_243/Q_reg
  -------------------------------------------------------------------
                         required time                         17.668    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/queue_reg_124/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.475ns  (logic 0.535ns (5.107%)  route 9.940ns (94.893%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.718    15.265    v586/ucore/i_useq/queue_reg_124/FSM_sequential_state_reg[1]
    SLICE_X65Y54         FDCE                                         f  v586/ucore/i_useq/queue_reg_124/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/queue_reg_124/clk
    SLICE_X65Y54         FDCE                                         r  v586/ucore/i_useq/queue_reg_124/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X65Y54         FDCE (Recov_fdce_C_CLR)     -0.293    17.671    v586/ucore/i_useq/queue_reg_124/Q_reg
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                         -15.265    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/queue_reg_138/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.437ns  (logic 0.535ns (5.126%)  route 9.902ns (94.874%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 17.836 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.680    15.227    v586/ucore/i_useq/queue_reg_138/FSM_sequential_state_reg[1]
    SLICE_X64Y64         FDCE                                         f  v586/ucore/i_useq/queue_reg_138/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.140    17.836    v586/ucore/i_useq/queue_reg_138/clk
    SLICE_X64Y64         FDCE                                         r  v586/ucore/i_useq/queue_reg_138/Q_reg/C
                         clock pessimism              0.193    18.029    
                         clock uncertainty           -0.070    17.959    
    SLICE_X64Y64         FDCE (Recov_fdce_C_CLR)     -0.293    17.666    v586/ucore/i_useq/queue_reg_138/Q_reg
  -------------------------------------------------------------------
                         required time                         17.666    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/queue_reg_240/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 0.535ns (5.132%)  route 9.890ns (94.868%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.667    15.215    v586/ucore/i_useq/queue_reg_240/FSM_sequential_state_reg[1]
    SLICE_X63Y50         FDCE                                         f  v586/ucore/i_useq/queue_reg_240/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/queue_reg_240/clk
    SLICE_X63Y50         FDCE                                         r  v586/ucore/i_useq/queue_reg_240/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X63Y50         FDCE (Recov_fdce_C_CLR)     -0.293    17.671    v586/ucore/i_useq/queue_reg_240/Q_reg
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/wdata_reg_110/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.384ns  (logic 0.535ns (5.152%)  route 9.849ns (94.848%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.627    15.174    v586/ucore/i_useq/wdata_reg_110/FSM_sequential_state_reg[1]
    SLICE_X65Y57         FDCE                                         f  v586/ucore/i_useq/wdata_reg_110/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/wdata_reg_110/clk
    SLICE_X65Y57         FDCE                                         r  v586/ucore/i_useq/wdata_reg_110/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.293    17.671    v586/ucore/i_useq/wdata_reg_110/Q_reg
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                         -15.174    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/wdata_reg_109/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 0.535ns (5.154%)  route 9.846ns (94.846%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.623    15.170    v586/ucore/i_useq/wdata_reg_109/FSM_sequential_state_reg[1]
    SLICE_X64Y53         FDCE                                         f  v586/ucore/i_useq/wdata_reg_109/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/wdata_reg_109/clk
    SLICE_X64Y53         FDCE                                         r  v586/ucore/i_useq/wdata_reg_109/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X64Y53         FDCE (Recov_fdce_C_CLR)     -0.293    17.671    v586/ucore/i_useq/wdata_reg_109/Q_reg
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/wdata_reg_113/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.381ns  (logic 0.535ns (5.154%)  route 9.846ns (94.846%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.623    15.170    v586/ucore/i_useq/wdata_reg_113/FSM_sequential_state_reg[1]
    SLICE_X64Y53         FDCE                                         f  v586/ucore/i_useq/wdata_reg_113/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/wdata_reg_113/clk
    SLICE_X64Y53         FDCE                                         r  v586/ucore/i_useq/wdata_reg_113/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X64Y53         FDCE (Recov_fdce_C_CLR)     -0.293    17.671    v586/ucore/i_useq/wdata_reg_113/Q_reg
  -------------------------------------------------------------------
                         required time                         17.671    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/wdata_reg_127/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.431ns  (logic 0.535ns (5.129%)  route 9.896ns (94.871%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.674    15.221    v586/ucore/i_useq/wdata_reg_127/FSM_sequential_state_reg[1]
    SLICE_X62Y55         FDCE                                         f  v586/ucore/i_useq/wdata_reg_127/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/wdata_reg_127/clk
    SLICE_X62Y55         FDCE                                         r  v586/ucore/i_useq/wdata_reg_127/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X62Y55         FDCE (Recov_fdce_C_CLR)     -0.227    17.737    v586/ucore/i_useq/wdata_reg_127/Q_reg
  -------------------------------------------------------------------
                         required time                         17.737    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/ucore/i_useq/wdata_reg_35/Q_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clkout0 rise@13.333ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.431ns  (logic 0.535ns (5.129%)  route 9.896ns (94.871%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 17.841 - 13.333 ) 
    Source Clock Delay      (SCD):    4.790ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.304    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.373 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.101     3.474    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     3.550 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.240     4.790    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y74         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.341     5.131 r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          1.652     6.782    wb_ram_ctl/psram_ctrlr_1/state[2]
    SLICE_X36Y100        LUT3 (Prop_lut3_I2_O)        0.097     6.879 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          2.571     9.450    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.097     9.547 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        5.674    15.221    v586/ucore/i_useq/wdata_reg_35/FSM_sequential_state_reg[1]
    SLICE_X62Y55         FDCE                                         f  v586/ucore/i_useq/wdata_reg_35/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.263    14.596 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.916    15.513    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    15.578 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.046    16.624    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.696 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       1.145    17.841    v586/ucore/i_useq/wdata_reg_35/clk
    SLICE_X62Y55         FDCE                                         r  v586/ucore/i_useq/wdata_reg_35/Q_reg/C
                         clock pessimism              0.193    18.034    
                         clock uncertainty           -0.070    17.964    
    SLICE_X62Y55         FDCE (Recov_fdce_C_CLR)     -0.227    17.737    v586/ucore/i_useq/wdata_reg_35/Q_reg
  -------------------------------------------------------------------
                         required time                         17.737    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.089ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/UART_BG2/iCounter_reg[0]/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.231ns (9.843%)  route 2.116ns (90.157%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.133     4.089    v586/A16750/UART_BG2/iCounter_reg[0]/FSM_sequential_state_reg[1]
    SLICE_X41Y166        FDCE                                         f  v586/A16750/UART_BG2/iCounter_reg[0]/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.913     2.360    v586/A16750/UART_BG2/iCounter_reg[0]/clk
    SLICE_X41Y166        FDCE                                         r  v586/A16750/UART_BG2/iCounter_reg[0]/Q_reg/C
                         clock pessimism             -0.268     2.092    
    SLICE_X41Y166        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    v586/A16750/UART_BG2/iCounter_reg[0]/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/UART_BG2/iCounter_reg[1]/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.231ns (9.843%)  route 2.116ns (90.157%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.133     4.089    v586/A16750/UART_BG2/iCounter_reg[1]/FSM_sequential_state_reg[1]
    SLICE_X41Y166        FDCE                                         f  v586/A16750/UART_BG2/iCounter_reg[1]/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.913     2.360    v586/A16750/UART_BG2/iCounter_reg[1]/clk
    SLICE_X41Y166        FDCE                                         r  v586/A16750/UART_BG2/iCounter_reg[1]/Q_reg/C
                         clock pessimism             -0.268     2.092    
    SLICE_X41Y166        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    v586/A16750/UART_BG2/iCounter_reg[1]/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/UART_BG2/iCounter_reg[2]/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.231ns (9.843%)  route 2.116ns (90.157%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.133     4.089    v586/A16750/UART_BG2/iCounter_reg[2]/FSM_sequential_state_reg[1]
    SLICE_X41Y166        FDCE                                         f  v586/A16750/UART_BG2/iCounter_reg[2]/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.913     2.360    v586/A16750/UART_BG2/iCounter_reg[2]/clk
    SLICE_X41Y166        FDCE                                         r  v586/A16750/UART_BG2/iCounter_reg[2]/Q_reg/C
                         clock pessimism             -0.268     2.092    
    SLICE_X41Y166        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    v586/A16750/UART_BG2/iCounter_reg[2]/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.089ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/UART_BG2/iQ_reg/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.231ns (9.843%)  route 2.116ns (90.157%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.133     4.089    v586/A16750/UART_BG2/iQ_reg/FSM_sequential_state_reg[1]
    SLICE_X41Y166        FDCE                                         f  v586/A16750/UART_BG2/iQ_reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.913     2.360    v586/A16750/UART_BG2/iQ_reg/clk
    SLICE_X41Y166        FDCE                                         r  v586/A16750/UART_BG2/iQ_reg/Q_reg/C
                         clock pessimism             -0.268     2.092    
    SLICE_X41Y166        FDCE (Remov_fdce_C_CLR)     -0.092     2.000    v586/A16750/UART_BG2/iQ_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.092ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/BAUDOUTN_reg/Q_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.231ns (9.843%)  route 2.116ns (90.157%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.133     4.089    v586/A16750/BAUDOUTN_reg/FSM_sequential_state_reg[1]
    SLICE_X41Y166        FDPE                                         f  v586/A16750/BAUDOUTN_reg/Q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.913     2.360    v586/A16750/BAUDOUTN_reg/clk
    SLICE_X41Y166        FDPE                                         r  v586/A16750/BAUDOUTN_reg/Q_reg/C
                         clock pessimism             -0.268     2.092    
    SLICE_X41Y166        FDPE (Remov_fdpe_C_PRE)     -0.095     1.997    v586/A16750/BAUDOUTN_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/UART_FEDET/iDd_reg/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.231ns (9.398%)  route 2.227ns (90.602%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.244     4.200    v586/A16750/UART_FEDET/iDd_reg/FSM_sequential_state_reg[1]
    SLICE_X38Y168        FDCE                                         f  v586/A16750/UART_FEDET/iDd_reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.911     2.358    v586/A16750/UART_FEDET/iDd_reg/clk
    SLICE_X38Y168        FDCE                                         r  v586/A16750/UART_FEDET/iDd_reg/Q_reg/C
                         clock pessimism             -0.268     2.090    
    SLICE_X38Y168        FDCE (Remov_fdce_C_CLR)     -0.067     2.023    v586/A16750/UART_FEDET/iDd_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/UART_PEDET/iDd_reg/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.231ns (9.398%)  route 2.227ns (90.602%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.244     4.200    v586/A16750/UART_PEDET/iDd_reg/FSM_sequential_state_reg[1]
    SLICE_X38Y168        FDCE                                         f  v586/A16750/UART_PEDET/iDd_reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.911     2.358    v586/A16750/UART_PEDET/iDd_reg/clk
    SLICE_X38Y168        FDCE                                         r  v586/A16750/UART_PEDET/iDd_reg/Q_reg/C
                         clock pessimism             -0.268     2.090    
    SLICE_X38Y168        FDCE (Remov_fdce_C_CLR)     -0.067     2.023    v586/A16750/UART_PEDET/iDd_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/iLSR_BI_reg/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.231ns (9.398%)  route 2.227ns (90.602%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.244     4.200    v586/A16750/iLSR_BI_reg/FSM_sequential_state_reg[1]
    SLICE_X38Y168        FDCE                                         f  v586/A16750/iLSR_BI_reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.911     2.358    v586/A16750/iLSR_BI_reg/clk
    SLICE_X38Y168        FDCE                                         r  v586/A16750/iLSR_BI_reg/Q_reg/C
                         clock pessimism             -0.268     2.090    
    SLICE_X38Y168        FDCE (Remov_fdce_C_CLR)     -0.067     2.023    v586/A16750/iLSR_BI_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/iLSR_PE_reg/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.231ns (9.398%)  route 2.227ns (90.602%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.244     4.200    v586/A16750/iLSR_PE_reg/FSM_sequential_state_reg[1]
    SLICE_X38Y168        FDCE                                         f  v586/A16750/iLSR_PE_reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.911     2.358    v586/A16750/iLSR_PE_reg/clk
    SLICE_X38Y168        FDCE                                         r  v586/A16750/iLSR_PE_reg/Q_reg/C
                         clock pessimism             -0.268     2.090    
    SLICE_X38Y168        FDCE (Remov_fdce_C_CLR)     -0.067     2.023    v586/A16750/iLSR_PE_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           4.200    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            v586/A16750/iLSR_OE_reg/Q_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.231ns (9.462%)  route 2.210ns (90.538%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.413     1.153    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.179 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.564     1.742    wb_ram_ctl/psram_ctrlr_1/clk
    SLICE_X29Y80         FDCE                                         r  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.883 f  wb_ram_ctl/psram_ctrlr_1/FSM_sequential_state_reg[1]/Q
                         net (fo=42, routed)          0.593     2.476    wb_ram_ctl/psram_ctrlr_1/state[1]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.521 r  wb_ram_ctl/psram_ctrlr_1/Q_i_1__5900/O
                         net (fo=74, routed)          1.390     3.911    wb_ram_ctl/psram_ctrlr_1/Q_reg_0
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.045     3.956 f  wb_ram_ctl/psram_ctrlr_1/fsmz_reg/Q_i_2/O
                         net (fo=7933, routed)        0.227     4.184    v586/A16750/iLSR_OE_reg/FSM_sequential_state_reg[1]
    SLICE_X41Y168        FDCE                                         f  v586/A16750/iLSR_OE_reg/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line65/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line65/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line65/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  nolabel_line65/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.448     1.418    nolabel_line65/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.447 r  nolabel_line65/clkout1_buf/O
                         net (fo=10176, routed)       0.911     2.358    v586/A16750/iLSR_OE_reg/clk
    SLICE_X41Y168        FDCE                                         r  v586/A16750/iLSR_OE_reg/Q_reg/C
                         clock pessimism             -0.268     2.090    
    SLICE_X41Y168        FDCE (Remov_fdce_C_CLR)     -0.092     1.998    v586/A16750/iLSR_OE_reg/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  2.186    





