[07/18 13:39:01      0s] 
[07/18 13:39:01      0s] Cadence Innovus(TM) Implementation System.
[07/18 13:39:01      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/18 13:39:01      0s] 
[07/18 13:39:01      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[07/18 13:39:01      0s] Options:	-stylus 
[07/18 13:39:01      0s] Date:		Thu Jul 18 13:38:58 2024
[07/18 13:39:01      0s] Host:		c8 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (10cores*12cpus*12th Gen Intel(R) Core(TM) i7-1265U 12288KB)
[07/18 13:39:01      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[07/18 13:39:01      0s] 
[07/18 13:39:01      0s] License:
[07/18 13:39:01      0s] 		[13:39:01.436617] Configured Lic search path (21.01-s002): 5280@nielit
[07/18 13:39:01      0s] 
[07/18 13:39:01      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/18 13:39:01      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[07/18 13:39:07      4s] 
[07/18 13:39:07      4s] 
[07/18 13:39:09      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[07/18 13:39:11      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[07/18 13:39:11      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[07/18 13:39:11      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[07/18 13:39:11      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[07/18 13:39:11      8s] @(#)CDS: CPE v21.15-s076
[07/18 13:39:11      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[07/18 13:39:11      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[07/18 13:39:11      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/18 13:39:11      8s] @(#)CDS: RCDB 11.15.0
[07/18 13:39:11      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[07/18 13:39:11      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[07/18 13:39:11      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_21352_c8_nilet_soVBXQ.

[07/18 13:39:11      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_21352_c8_nilet_soVBXQ.
[07/18 13:39:11      8s] 
[07/18 13:39:11      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[07/18 13:39:13      8s] [INFO] Loading PVS 22.20 fill procedures
[07/18 13:39:14      9s] 
[07/18 13:39:14      9s] **INFO:  MMMC transition support version v31-84 
[07/18 13:39:14      9s] 
[07/18 13:39:15     11s] @innovus 1> set_db init_power_nets VDD
[07/18 13:40:09     24s] @innovus 2> set_db init_ground_nets VSS
[07/18 13:40:09     24s] @innovus 3> #################################
[07/18 13:40:09     24s] read_mmmc voting_machine.view
[07/18 13:40:09     24s] #################################
[07/18 13:40:09     24s] #@ Begin verbose source voting_machine.view (pre)
[07/18 13:40:09     24s] @file 1:
[07/18 13:40:09     24s] @@file 2: create_library_set -name max_timing\
[07/18 13:40:09     24s]    -timing ../lib/slow_vdd1v0_basicCells.lib
[07/18 13:40:09     24s] @file 4:
[07/18 13:40:09     24s] @@file 5: create_library_set -name min_timing\
[07/18 13:40:09     24s]    -timing ../lib/fast_vdd1v0_basicCells.lib
[07/18 13:40:09     24s] @file 7:
[07/18 13:40:09     24s] @@file 8: create_timing_condition -name default_mapping_tc_2\
[07/18 13:40:09     24s]    -library_sets min_timing
[07/18 13:40:09     24s] @@file 10: create_timing_condition -name default_mapping_tc_1\
[07/18 13:40:09     24s]    -library_sets max_timing
[07/18 13:40:09     24s] @file 12:
[07/18 13:40:09     24s] @@file 13: create_rc_corner -name rccorners\
[07/18 13:40:09     24s]    -cap_table ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
[07/18 13:40:09     24s]    -pre_route_res 1\
[07/18 13:40:09     24s]    -post_route_res 1\
[07/18 13:40:09     24s]    -pre_route_cap 1\
[07/18 13:40:09     24s]    -post_route_cap 1\
[07/18 13:40:09     24s]    -post_route_cross_cap 1\
[07/18 13:40:09     24s]    -pre_route_clock_res 0\
[07/18 13:40:09     24s]    -pre_route_clock_cap 0\
[07/18 13:40:09     24s]    -qrc_tech ../QRC_Tech/gpdk045.tch
[07/18 13:40:09     24s] @file 23:
[07/18 13:40:09     24s] @@file 24: create_delay_corner -name max_delay\
[07/18 13:40:09     24s]    -timing_condition {default_mapping_tc_1}\
[07/18 13:40:09     24s]    -rc_corner rccorners
[07/18 13:40:09     24s] @@file 27: create_delay_corner -name min_delay\
[07/18 13:40:09     24s]    -timing_condition {default_mapping_tc_2}\
[07/18 13:40:09     24s]    -rc_corner rccorners
[07/18 13:40:09     24s] @file 30:
[07/18 13:40:09     24s] @@file 31: create_constraint_mode -name sdc_cons\
[07/18 13:40:09     24s]    -sdc_files\
[07/18 13:40:09     24s]     voting_machine_sdc.sdc 
[07/18 13:40:09     24s] @file 34:
[07/18 13:40:09     24s] @@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
[07/18 13:40:09     24s] @@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
[07/18 13:40:09     24s] @file 37:
[07/18 13:40:09     24s] @@file 38: set_analysis_view -setup wc -hold bc
[07/18 13:40:09     24s] @file 39:
[07/18 13:40:09     24s] @file 40:
[07/18 13:40:09     24s] #@ End verbose source voting_machine.view
[07/18 13:40:09     24s] Reading max_timing timing library '/home/nilet/akram/voting_machine/counter_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[07/18 13:40:09     24s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/nilet/akram/voting_machine/counter_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[07/18 13:40:09     24s] Read 480 cells in library 'slow_vdd1v0' 
[07/18 13:40:09     24s] Reading min_timing timing library '/home/nilet/akram/voting_machine/counter_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[07/18 13:40:09     24s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/nilet/akram/voting_machine/counter_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[07/18 13:40:09     24s] Read 480 cells in library 'fast_vdd1v0' 
[07/18 13:40:09     24s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1074.7M, current mem=1021.0M)
[07/18 13:40:09     24s] #################################
[07/18 13:40:09     24s] read_physical -lef {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[07/18 13:40:09     24s] #################################
[07/18 13:40:09     24s] 
[07/18 13:40:09     24s] Loading LEF file ../lef/gsclib045_tech.lef ...
[07/18 13:40:09     24s] 
[07/18 13:40:09     24s] Loading LEF file ../lef/gsclib045_macro.lef ...
[07/18 13:40:09     24s] Set DBUPerIGU to M2 pitch 400.
[07/18 13:40:09     25s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/18 13:40:09     25s] Type 'man IMPLF-200' for more detail.
[07/18 13:40:09     25s] 
[07/18 13:40:09     25s] ##  Check design process and node:  
[07/18 13:40:09     25s] ##  Both design process and tech node are not set.
[07/18 13:40:09     25s] 
[07/18 13:40:09     25s] #################################
[07/18 13:40:09     25s] read_netlist voting_machine_netlist_dft.v
[07/18 13:40:09     25s] #################################
[07/18 13:40:09     25s] #% Begin Load netlist data ... (date=07/18 13:40:09, mem=1032.5M)
[07/18 13:40:09     25s] *** Begin netlist parsing (mem=1060.6M) ***
[07/18 13:40:09     25s] Created 480 new cells from 2 timing libraries.
[07/18 13:40:09     25s] Reading netlist ...
[07/18 13:40:09     25s] Backslashed names will retain backslash and a trailing blank character.
[07/18 13:40:09     25s] Reading verilog netlist 'voting_machine_netlist_dft.v'
[07/18 13:40:09     25s] 
[07/18 13:40:09     25s] *** Memory Usage v#1 (Current mem = 1063.582M, initial mem = 491.863M) ***
[07/18 13:40:09     25s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1063.6M) ***
[07/18 13:40:09     25s] #% End Load netlist data ... (date=07/18 13:40:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1046.7M, current mem=1046.7M)
[07/18 13:40:09     25s] Top level cell is voting_machine.
[07/18 13:40:10     25s] Hooked 960 DB cells to tlib cells.
[07/18 13:40:10     25s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1061.6M, current mem=1061.6M)
[07/18 13:40:10     25s] Starting recursive module instantiation check.
[07/18 13:40:10     25s] No recursion found.
[07/18 13:40:10     25s] Building hierarchical netlist for Cell voting_machine ...
[07/18 13:40:10     25s] *** Netlist is unique.
[07/18 13:40:10     25s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[07/18 13:40:10     25s] ** info: there are 1055 modules.
[07/18 13:40:10     25s] ** info: there are 128 stdCell insts.
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] *** Memory Usage v#1 (Current mem = 1123.996M, initial mem = 491.863M) ***
[07/18 13:40:10     25s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/18 13:40:10     25s] Type 'man IMPFP-3961' for more detail.
[07/18 13:40:10     25s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/18 13:40:10     25s] Type 'man IMPFP-3961' for more detail.
[07/18 13:40:10     25s] Start create_tracks
[07/18 13:40:10     25s] Extraction setup Started 
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] Trim Metal Layers:
[07/18 13:40:10     25s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/18 13:40:10     25s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
[07/18 13:40:10     25s] Type 'man IMPEXT-6202' for more detail.
[07/18 13:40:10     25s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[07/18 13:40:10     25s] Cap table was created using Encounter 10.10-b056_1.
[07/18 13:40:10     25s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[07/18 13:40:10     25s] Set Shrink Factor to 0.90000
[07/18 13:40:10     25s] Importing multi-corner RC tables ... 
[07/18 13:40:10     25s] Summary of Active RC-Corners : 
[07/18 13:40:10     25s]  
[07/18 13:40:10     25s]  Analysis View: wc
[07/18 13:40:10     25s]     RC-Corner Name        : rccorners
[07/18 13:40:10     25s]     RC-Corner Index       : 0
[07/18 13:40:10     25s]     RC-Corner Temperature : 25 Celsius
[07/18 13:40:10     25s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[07/18 13:40:10     25s]     RC-Corner PreRoute Res Factor         : 1
[07/18 13:40:10     25s]     RC-Corner PreRoute Cap Factor         : 1
[07/18 13:40:10     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/18 13:40:10     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/18 13:40:10     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/18 13:40:10     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/18 13:40:10     25s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[07/18 13:40:10     25s]  
[07/18 13:40:10     25s]  Analysis View: bc
[07/18 13:40:10     25s]     RC-Corner Name        : rccorners
[07/18 13:40:10     25s]     RC-Corner Index       : 0
[07/18 13:40:10     25s]     RC-Corner Temperature : 25 Celsius
[07/18 13:40:10     25s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[07/18 13:40:10     25s]     RC-Corner PreRoute Res Factor         : 1
[07/18 13:40:10     25s]     RC-Corner PreRoute Cap Factor         : 1
[07/18 13:40:10     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/18 13:40:10     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/18 13:40:10     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/18 13:40:10     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/18 13:40:10     25s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/18 13:40:10     25s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] Trim Metal Layers:
[07/18 13:40:10     25s] LayerId::1 widthSet size::4
[07/18 13:40:10     25s] LayerId::2 widthSet size::4
[07/18 13:40:10     25s] LayerId::3 widthSet size::4
[07/18 13:40:10     25s] LayerId::4 widthSet size::4
[07/18 13:40:10     25s] LayerId::5 widthSet size::4
[07/18 13:40:10     25s] LayerId::6 widthSet size::4
[07/18 13:40:10     25s] LayerId::7 widthSet size::5
[07/18 13:40:10     25s] LayerId::8 widthSet size::5
[07/18 13:40:10     25s] LayerId::9 widthSet size::5
[07/18 13:40:10     25s] LayerId::10 widthSet size::4
[07/18 13:40:10     25s] LayerId::11 widthSet size::3
[07/18 13:40:10     25s] eee: pegSigSF::1.070000
[07/18 13:40:10     25s] Updating RC grid for preRoute extraction ...
[07/18 13:40:10     25s] Initializing multi-corner capacitance tables ... 
[07/18 13:40:10     25s] Initializing multi-corner resistance tables ...
[07/18 13:40:10     25s] Creating RPSQ from WeeR and WRes ...
[07/18 13:40:10     25s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:40:10     25s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:40:10     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 13:40:10     25s] *Info: initialize multi-corner CTS.
[07/18 13:40:10     25s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1327.4M, current mem=1092.3M)
[07/18 13:40:10     25s] Reading timing constraints file 'voting_machine_sdc.sdc' ...
[07/18 13:40:10     25s] Current (total cpu=0:00:25.4, real=0:01:12, peak res=1347.7M, current mem=1347.7M)
[07/18 13:40:10     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File voting_machine_sdc.sdc, Line 9).
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File voting_machine_sdc.sdc, Line 10).
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] voting_machine
[07/18 13:40:10     25s] INFO (CTE): Reading of timing constraints file voting_machine_sdc.sdc completed, with 2 WARNING
[07/18 13:40:10     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.2M, current mem=1358.2M)
[07/18 13:40:10     25s] Current (total cpu=0:00:25.4, real=0:01:12, peak res=1358.2M, current mem=1358.2M)
[07/18 13:40:10     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/18 13:40:10     25s] Summary for sequential cells identification: 
[07/18 13:40:10     25s]   Identified SBFF number: 104
[07/18 13:40:10     25s]   Identified MBFF number: 0
[07/18 13:40:10     25s]   Identified SB Latch number: 0
[07/18 13:40:10     25s]   Identified MB Latch number: 0
[07/18 13:40:10     25s]   Not identified SBFF number: 16
[07/18 13:40:10     25s]   Not identified MBFF number: 0
[07/18 13:40:10     25s]   Not identified SB Latch number: 0
[07/18 13:40:10     25s]   Not identified MB Latch number: 0
[07/18 13:40:10     25s]   Number of sequential cells which are not FFs: 32
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/18 13:40:10     25s] Total number of combinational cells: 318
[07/18 13:40:10     25s] Total number of sequential cells: 152
[07/18 13:40:10     25s] Total number of tristate cells: 10
[07/18 13:40:10     25s] Total number of level shifter cells: 0
[07/18 13:40:10     25s] Total number of power gating cells: 0
[07/18 13:40:10     25s] Total number of isolation cells: 0
[07/18 13:40:10     25s] Total number of power switch cells: 0
[07/18 13:40:10     25s] Total number of pulse generator cells: 0
[07/18 13:40:10     25s] Total number of always on buffers: 0
[07/18 13:40:10     25s] Total number of retention cells: 0
[07/18 13:40:10     25s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[07/18 13:40:10     25s] Total number of usable buffers: 16
[07/18 13:40:10     25s] List of unusable buffers:
[07/18 13:40:10     25s] Total number of unusable buffers: 0
[07/18 13:40:10     25s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[07/18 13:40:10     25s] Total number of usable inverters: 19
[07/18 13:40:10     25s] List of unusable inverters:
[07/18 13:40:10     25s] Total number of unusable inverters: 0
[07/18 13:40:10     25s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[07/18 13:40:10     25s] Total number of identified usable delay cells: 8
[07/18 13:40:10     25s] List of identified unusable delay cells:
[07/18 13:40:10     25s] Total number of identified unusable delay cells: 0
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Deleting Cell Server End ...
[07/18 13:40:10     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.8M, current mem=1388.8M)
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:40:10     25s] Summary for sequential cells identification: 
[07/18 13:40:10     25s]   Identified SBFF number: 104
[07/18 13:40:10     25s]   Identified MBFF number: 0
[07/18 13:40:10     25s]   Identified SB Latch number: 0
[07/18 13:40:10     25s]   Identified MB Latch number: 0
[07/18 13:40:10     25s]   Not identified SBFF number: 16
[07/18 13:40:10     25s]   Not identified MBFF number: 0
[07/18 13:40:10     25s]   Not identified SB Latch number: 0
[07/18 13:40:10     25s]   Not identified MB Latch number: 0
[07/18 13:40:10     25s]   Number of sequential cells which are not FFs: 32
[07/18 13:40:10     25s]  Visiting view : wc
[07/18 13:40:10     25s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 13:40:10     25s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 13:40:10     25s]  Visiting view : bc
[07/18 13:40:10     25s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 13:40:10     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 13:40:10     25s] TLC MultiMap info (StdDelay):
[07/18 13:40:10     25s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:40:10     25s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:40:10     25s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:40:10     25s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:40:10     25s]  Setting StdDelay to: 36.8ps
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:40:10     25s] 
[07/18 13:40:10     25s] TimeStamp Deleting Cell Server End ...
[07/18 13:42:12     52s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.6
[07/18 13:42:12     52s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.51
[07/18 13:42:12     52s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.6
[07/18 13:42:12     52s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.51
[07/18 13:42:12     52s] Adjusting core size to PlacementGrid : width :30.8 height : 27.36
[07/18 13:42:12     52s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/18 13:42:12     52s] Type 'man IMPFP-3961' for more detail.
[07/18 13:42:12     52s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/18 13:42:12     52s] Type 'man IMPFP-3961' for more detail.
[07/18 13:42:12     52s] Start create_tracks
[07/18 13:42:12     52s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/18 13:42:12     52s] @innovus 3> read_io_file pins.io

[07/18 13:42:45     59s] Reading IO assignment file "pins.io" ...
[07/18 13:42:45     59s] **WARN: (IMPFP-669):	IO pin "rst" not found.
[07/18 13:42:45     59s] @innovus 4> read_io_file pins.io

[07/18 13:43:34     69s] Reading IO assignment file "pins.io" ...
[07/18 13:43:34     69s] @innovus 5> read_io_file pins.io

[07/18 13:46:43    112s] Reading IO assignment file "pins.io" ...
[07/18 13:46:43    112s] @innovus 6> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
[07/18 13:48:56    141s] The ring targets are set to core/block ring wires.
[07/18 13:48:56    141s] add_rings command will disallow rings to go over rows.
[07/18 13:48:56    141s] add_rings command will consider rows while creating rings.
[07/18 13:48:56    141s] add_rings command will ignore shorts while creating rings.
[07/18 13:48:56    141s] @innovus 7> The ring targets are set to core/block ring wires.
[07/18 13:48:56    141s] add_rings command will consider rows while creating rings.
[07/18 13:48:56    141s] add_rings command will disallow rings to go over rows.
[07/18 13:48:56    141s] add_rings command will ignore shorts while creating rings.
[07/18 13:48:56    141s] add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[07/18 13:48:56    141s] #% Begin add_rings (date=07/18 13:48:56, mem=1447.8M)
[07/18 13:48:56    141s] 
[07/18 13:48:56    141s] 
[07/18 13:48:56    141s] viaInitial starts at Thu Jul 18 13:48:56 2024
[07/18 13:48:56    141s] viaInitial ends at Thu Jul 18 13:48:56 2024
[07/18 13:48:56    141s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1536.7M)
[07/18 13:48:56    141s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/18 13:48:56    141s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/18 13:48:56    141s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/18 13:48:56    141s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/18 13:48:56    141s] Ring generation is complete.
[07/18 13:48:56    141s] vias are now being generated.
[07/18 13:48:56    141s] add_rings created 8 wires.
[07/18 13:48:56    141s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/18 13:48:56    141s] +--------+----------------+----------------+
[07/18 13:48:56    141s] |  Layer |     Created    |     Deleted    |
[07/18 13:48:56    141s] +--------+----------------+----------------+
[07/18 13:48:56    141s] | Metal10|        4       |       NA       |
[07/18 13:48:56    141s] |  Via10 |        8       |        0       |
[07/18 13:48:56    141s] | Metal11|        4       |       NA       |
[07/18 13:48:56    141s] +--------+----------------+----------------+
[07/18 13:48:56    141s] #% End add_rings (date=07/18 13:48:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.1M, current mem=1451.1M)
[07/18 13:48:56    141s] @innovus 8> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[07/18 13:50:18    160s] When breaking rings, the power planner will consider the existence of blocks.
[07/18 13:50:18    160s] Stripes will not be created over regions without power planning wires.
[07/18 13:50:18    160s] Stripes will not extend to closest target.
[07/18 13:50:18    160s] Stripes will stop at the boundary of the specified area.
[07/18 13:50:18    160s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/18 13:50:18    160s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/18 13:50:18    160s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/18 13:50:18    160s] Offset for stripe breaking is set to 0.
[07/18 13:50:18    160s] add_stripes will allow jog to connect padcore ring and block ring.
[07/18 13:50:18    160s] 
[07/18 13:50:18    160s] @innovus 9> add_stripes will allow jog to connect padcore ring and block ring.
[07/18 13:50:18    160s] 
[07/18 13:50:18    160s] Stripes will stop at the boundary of the specified area.
[07/18 13:50:18    160s] When breaking rings, the power planner will consider the existence of blocks.
[07/18 13:50:18    160s] Stripes will not extend to closest target.
[07/18 13:50:18    160s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/18 13:50:18    160s] Stripes will not be created over regions without power planning wires.
[07/18 13:50:18    160s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/18 13:50:18    160s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/18 13:50:18    160s] Offset for stripe breaking is set to 0.
[07/18 13:50:18    160s] add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[07/18 13:50:18    160s] #% Begin add_stripes (date=07/18 13:50:18, mem=1457.8M)
[07/18 13:50:18    160s] 
[07/18 13:50:18    160s] Initialize fgc environment(mem: 1540.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1540.1M)
[07/18 13:50:18    160s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1540.1M)
[07/18 13:50:18    160s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1540.1M)
[07/18 13:50:18    160s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1540.1M)
[07/18 13:50:18    160s] Starting stripe generation ...
[07/18 13:50:18    160s] Non-Default Mode Option Settings :
[07/18 13:50:18    160s]   NONE
[07/18 13:50:18    160s] Stripe generation is complete.
[07/18 13:50:18    160s] vias are now being generated.
[07/18 13:50:18    160s] add_stripes created 12 wires.
[07/18 13:50:18    160s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[07/18 13:50:18    160s] +--------+----------------+----------------+
[07/18 13:50:18    160s] |  Layer |     Created    |     Deleted    |
[07/18 13:50:18    160s] +--------+----------------+----------------+
[07/18 13:50:18    160s] | Metal10|       12       |       NA       |
[07/18 13:50:18    160s] |  Via10 |       24       |        0       |
[07/18 13:50:18    160s] +--------+----------------+----------------+
[07/18 13:50:18    160s] #% End add_stripes (date=07/18 13:50:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1459.0M, current mem=1459.0M)
[07/18 13:50:18    160s] @innovus 10> write_floorplan voting_machine.fp
[07/18 13:52:03    184s] @innovus 11> connect_global_net VDD -type pg_pin -pin VDD -inst_base_name *

[07/18 13:53:13    199s] @innovus 12> connect_global_net VSS -type pg_pin -pin VSS -inst_base_name *
[40C
[07/18 13:53:33    204s] @innovus 13> set_db route_special_via_connect_to_shape { stripe }
[07/18 13:54:20    214s] @innovus 14> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[07/18 13:54:20    214s] #% Begin route_special (date=07/18 13:54:20, mem=1465.1M)
[07/18 13:54:20    214s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/18 13:54:20    214s] *** Begin SPECIAL ROUTE on Thu Jul 18 13:54:20 2024 ***
[07/18 13:54:20    214s] SPECIAL ROUTE ran on directory: /home/nilet/akram/voting_machine/counter_design_database_45nm/physical_design
[07/18 13:54:20    214s] SPECIAL ROUTE ran on machine: c8 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.70Ghz)
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s] Begin option processing ...
[07/18 13:54:20    214s] srouteConnectPowerBump set to false
[07/18 13:54:20    214s] routeSelectNet set to "VDD VSS"
[07/18 13:54:20    214s] routeSpecial set to true
[07/18 13:54:20    214s] srouteBottomLayerLimit set to 1
[07/18 13:54:20    214s] srouteBottomTargetLayerLimit set to 1
[07/18 13:54:20    214s] srouteConnectBlockPin set to false
[07/18 13:54:20    214s] srouteConnectConverterPin set to false
[07/18 13:54:20    214s] srouteConnectPadPin set to false
[07/18 13:54:20    214s] srouteConnectStripe set to false
[07/18 13:54:20    214s] srouteCrossoverViaBottomLayer set to 1
[07/18 13:54:20    214s] srouteCrossoverViaTopLayer set to 11
[07/18 13:54:20    214s] srouteFollowCorePinEnd set to 3
[07/18 13:54:20    214s] srouteFollowPadPin set to false
[07/18 13:54:20    214s] srouteJogControl set to "preferWithChanges differentLayer"
[07/18 13:54:20    214s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/18 13:54:20    214s] sroutePadPinAllPorts set to true
[07/18 13:54:20    214s] sroutePreserveExistingRoutes set to true
[07/18 13:54:20    214s] srouteRoutePowerBarPortOnBothDir set to true
[07/18 13:54:20    214s] srouteStopBlockPin set to "nearestTarget"
[07/18 13:54:20    214s] srouteTopLayerLimit set to 11
[07/18 13:54:20    214s] srouteTopTargetLayerLimit set to 11
[07/18 13:54:20    214s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3058.00 megs.
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s] Reading DB technology information...
[07/18 13:54:20    214s] Finished reading DB technology information.
[07/18 13:54:20    214s] Reading floorplan and netlist information...
[07/18 13:54:20    214s] Finished reading floorplan and netlist information.
[07/18 13:54:20    214s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[07/18 13:54:20    214s] Read in 24 layers, 11 routing layers, 1 overlap layer
[07/18 13:54:20    214s] Read in 2 nondefault rules, 0 used
[07/18 13:54:20    214s] Read in 574 macros, 12 used
[07/18 13:54:20    214s] Read in 12 components
[07/18 13:54:20    214s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[07/18 13:54:20    214s] Read in 37 physical pins
[07/18 13:54:20    214s]   37 physical pins: 0 unplaced, 37 placed, 0 fixed
[07/18 13:54:20    214s] Read in 34 nets
[07/18 13:54:20    214s] Read in 2 special nets, 2 routed
[07/18 13:54:20    214s] Read in 61 terminals
[07/18 13:54:20    214s] 2 nets selected.
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s] Begin power routing ...
[07/18 13:54:20    214s] CPU time for VDD FollowPin 0 seconds
[07/18 13:54:20    214s] CPU time for VSS FollowPin 0 seconds
[07/18 13:54:20    214s]   Number of Core ports routed: 34
[07/18 13:54:20    214s]   Number of Followpin connections: 17
[07/18 13:54:20    214s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3072.00 megs.
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s]  Begin updating DB with routing results ...
[07/18 13:54:20    214s]  Updating DB with 37 io pins ...
[07/18 13:54:20    214s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/18 13:54:20    214s] Pin and blockage extraction finished
[07/18 13:54:20    214s] 
[07/18 13:54:20    214s] route_special created 51 wires.
[07/18 13:54:20    214s] ViaGen created 1224 vias, deleted 0 via to avoid violation.
[07/18 13:54:20    214s] +--------+----------------+----------------+
[07/18 13:54:20    214s] |  Layer |     Created    |     Deleted    |
[07/18 13:54:20    214s] +--------+----------------+----------------+
[07/18 13:54:20    214s] | Metal1 |       51       |       NA       |
[07/18 13:54:20    214s] |  Via1  |       136      |        0       |
[07/18 13:54:20    214s] |  Via2  |       136      |        0       |
[07/18 13:54:20    214s] |  Via3  |       136      |        0       |
[07/18 13:54:20    214s] |  Via4  |       136      |        0       |
[07/18 13:54:20    214s] |  Via5  |       136      |        0       |
[07/18 13:54:20    214s] |  Via6  |       136      |        0       |
[07/18 13:54:20    214s] |  Via7  |       136      |        0       |
[07/18 13:54:20    214s] |  Via8  |       136      |        0       |
[07/18 13:54:20    214s] |  Via9  |       136      |        0       |
[07/18 13:54:20    214s] +--------+----------------+----------------+
[07/18 13:54:20    214s] #% End route_special (date=07/18 13:54:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=1494.0M, current mem=1479.8M)
[07/18 13:54:20    214s] @innovus 15> read_def voting_machine.scandef
[8C
[07/18 13:55:52    235s] Reading DEF file 'voting_machine.scandef', current time is Thu Jul 18 13:55:52 2024 ...
[07/18 13:55:52    235s] --- CASESENSITIVE ON
[07/18 13:55:52    235s] --- DIVIDERCHAR '/'
[07/18 13:55:52    235s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/18 13:55:52    235s] 
[07/18 13:55:52    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:55:52    235s] Summary for sequential cells identification: 
[07/18 13:55:52    235s]   Identified SBFF number: 104
[07/18 13:55:52    235s]   Identified MBFF number: 0
[07/18 13:55:52    235s]   Identified SB Latch number: 0
[07/18 13:55:52    235s]   Identified MB Latch number: 0
[07/18 13:55:52    235s]   Not identified SBFF number: 16
[07/18 13:55:52    235s]   Not identified MBFF number: 0
[07/18 13:55:52    235s]   Not identified SB Latch number: 0
[07/18 13:55:52    235s]   Not identified MB Latch number: 0
[07/18 13:55:52    235s]   Number of sequential cells which are not FFs: 32
[07/18 13:55:52    235s]  Visiting view : wc
[07/18 13:55:52    235s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 13:55:52    235s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 13:55:52    235s]  Visiting view : bc
[07/18 13:55:52    235s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 13:55:52    235s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 13:55:52    235s] TLC MultiMap info (StdDelay):
[07/18 13:55:52    235s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:55:52    235s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:55:52    235s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:55:52    235s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:55:52    235s]  Setting StdDelay to: 36.8ps
[07/18 13:55:52    235s] 
[07/18 13:55:52    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:55:52    235s] DEF file 'voting_machine.scandef' is parsed, current time is Thu Jul 18 13:55:52 2024.
[07/18 13:55:52    235s] @innovus 16> set_db reorder_scan_comp_logic true

[07/18 13:56:13    239s] 1 true
[07/18 13:56:13    239s] @innovus 17> place_opt_design

[07/18 13:56:23    241s] **INFO: User settings:
[07/18 13:56:27    245s] setDelayCalMode -engine                  aae
[07/18 13:56:27    245s] reorder_scan_comp_logic                  true
[07/18 13:56:27    245s] getDelayCalMode -engine                  aae
[07/18 13:56:27    245s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:04:05.9/0:17:25.2 (0.2), mem = 1567.6M
[07/18 13:56:27    245s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/18 13:56:27    245s] 'set_default_switching_activity' finished successfully.
[07/18 13:56:27    245s] *** Starting GigaPlace ***
[07/18 13:56:27    245s] #optDebug: fT-E <X 2 3 1 0>
[07/18 13:56:27    245s] #optDebug: fT-E <X 2 3 1 0>
[07/18 13:56:27    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:1567.6M, EPOCH TIME: 1721291187.595525
[07/18 13:56:27    245s] Processing tracks to init pin-track alignment.
[07/18 13:56:27    245s] z: 2, totalTracks: 1
[07/18 13:56:27    245s] z: 4, totalTracks: 1
[07/18 13:56:27    245s] z: 6, totalTracks: 1
[07/18 13:56:27    245s] z: 8, totalTracks: 1
[07/18 13:56:27    245s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:27    245s] All LLGs are deleted
[07/18 13:56:27    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1567.6M, EPOCH TIME: 1721291187.663321
[07/18 13:56:27    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1567.6M, EPOCH TIME: 1721291187.663787
[07/18 13:56:27    245s] # Building voting_machine llgBox search-tree.
[07/18 13:56:27    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1567.6M, EPOCH TIME: 1721291187.664291
[07/18 13:56:27    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1567.6M, EPOCH TIME: 1721291187.665130
[07/18 13:56:27    245s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:27    245s] Core basic site is CoreSite
[07/18 13:56:27    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1567.6M, EPOCH TIME: 1721291187.676571
[07/18 13:56:27    245s] After signature check, allow fast init is false, keep pre-filter is false.
[07/18 13:56:27    245s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/18 13:56:27    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1567.6M, EPOCH TIME: 1721291187.676701
[07/18 13:56:27    245s] Use non-trimmed site array because memory saving is not enough.
[07/18 13:56:27    245s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 13:56:27    245s] SiteArray: use 20,480 bytes
[07/18 13:56:27    245s] SiteArray: current memory after site array memory allocation 1567.6M
[07/18 13:56:27    245s] SiteArray: FP blocked sites are writable
[07/18 13:56:27    245s] Estimated cell power/ground rail width = 0.160 um
[07/18 13:56:27    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:27    245s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1567.6M, EPOCH TIME: 1721291187.678107
[07/18 13:56:27    245s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1567.6M, EPOCH TIME: 1721291187.678752
[07/18 13:56:27    245s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 13:56:27    245s] Atter site array init, number of instance map data is 0.
[07/18 13:56:27    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.014, MEM:1567.6M, EPOCH TIME: 1721291187.679441
[07/18 13:56:27    245s] 
[07/18 13:56:27    245s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:27    245s] OPERPROF:     Starting CMU at level 3, MEM:1567.6M, EPOCH TIME: 1721291187.679899
[07/18 13:56:27    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1567.6M, EPOCH TIME: 1721291187.680305
[07/18 13:56:27    245s] 
[07/18 13:56:27    245s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:27    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.016, MEM:1567.6M, EPOCH TIME: 1721291187.680371
[07/18 13:56:27    245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1567.6M, EPOCH TIME: 1721291187.680381
[07/18 13:56:27    245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1567.6M, EPOCH TIME: 1721291187.680392
[07/18 13:56:27    245s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1567.6MB).
[07/18 13:56:27    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.078, REAL:0.085, MEM:1567.6M, EPOCH TIME: 1721291187.680859
[07/18 13:56:27    245s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1567.6M, EPOCH TIME: 1721291187.680871
[07/18 13:56:27    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] All LLGs are deleted
[07/18 13:56:27    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:27    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1567.6M, EPOCH TIME: 1721291187.681533
[07/18 13:56:27    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1567.6M, EPOCH TIME: 1721291187.681635
[07/18 13:56:27    245s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:1565.6M, EPOCH TIME: 1721291187.682620
[07/18 13:56:27    245s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:06.0/0:17:25.3 (0.2), mem = 1565.6M
[07/18 13:56:27    245s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 13:56:27    245s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 28, number of sequential = 28, percentage of missing scan cell = 0.00% (0 / 28)
[07/18 13:56:27    245s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:27    245s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:27    245s] Start applying DEF ordered sections ...
[07/18 13:56:27    245s] Successfully applied all DEF ordered sections.
[07/18 13:56:27    245s] *** Scan Sanity Check Summary:
[07/18 13:56:27    245s] *** 1 scan chain  passed sanity check.
[07/18 13:56:27    245s] no activity file in design. spp won't run.
[07/18 13:56:27    246s] #Start colorize_geometry on Thu Jul 18 13:56:27 2024
[07/18 13:56:27    246s] #
[07/18 13:56:27    246s] ### Time Record (colorize_geometry) is installed.
[07/18 13:56:27    246s] ### Time Record (Pre Callback) is installed.
[07/18 13:56:27    246s] ### Time Record (Pre Callback) is uninstalled.
[07/18 13:56:27    246s] ### Time Record (DB Import) is installed.
[07/18 13:56:27    246s] #create default rule from bind_ndr_rule rule=0x7fcd22e92f80 0x7fcd00362568
[07/18 13:56:27    246s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1339059223 placement=1144108932 pin_access=1 inst_pattern=1
[07/18 13:56:27    246s] ### Time Record (DB Import) is uninstalled.
[07/18 13:56:27    246s] ### Time Record (DB Export) is installed.
[07/18 13:56:27    246s] Extracting standard cell pins and blockage ...... 
[07/18 13:56:27    246s] Pin and blockage extraction finished
[07/18 13:56:27    246s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1339059223 placement=1144108932 pin_access=1 inst_pattern=1
[07/18 13:56:27    246s] ### Time Record (DB Export) is uninstalled.
[07/18 13:56:27    246s] ### Time Record (Post Callback) is installed.
[07/18 13:56:27    246s] ### Time Record (Post Callback) is uninstalled.
[07/18 13:56:27    246s] #
[07/18 13:56:27    246s] #colorize_geometry statistics:
[07/18 13:56:27    246s] #Cpu time = 00:00:00
[07/18 13:56:27    246s] #Elapsed time = 00:00:00
[07/18 13:56:27    246s] #Increased memory = 37.87 (MB)
[07/18 13:56:27    246s] #Total memory = 1542.10 (MB)
[07/18 13:56:27    246s] #Peak memory = 1542.82 (MB)
[07/18 13:56:27    246s] #Number of warnings = 0
[07/18 13:56:27    246s] #Total number of warnings = 0
[07/18 13:56:27    246s] #Number of fails = 0
[07/18 13:56:27    246s] #Total number of fails = 0
[07/18 13:56:27    246s] #Complete colorize_geometry on Thu Jul 18 13:56:27 2024
[07/18 13:56:27    246s] #
[07/18 13:56:27    246s] ### Time Record (colorize_geometry) is uninstalled.
[07/18 13:56:27    246s] ### 
[07/18 13:56:27    246s] ###   Scalability Statistics
[07/18 13:56:27    246s] ### 
[07/18 13:56:27    246s] ### ------------------------+----------------+----------------+----------------+
[07/18 13:56:27    246s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/18 13:56:27    246s] ### ------------------------+----------------+----------------+----------------+
[07/18 13:56:27    246s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/18 13:56:27    246s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/18 13:56:27    246s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/18 13:56:27    246s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/18 13:56:27    246s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/18 13:56:27    246s] ### ------------------------+----------------+----------------+----------------+
[07/18 13:56:27    246s] ### 
[07/18 13:56:27    246s] {MMLU 0 0 137}
[07/18 13:56:27    246s] ### Creating LA Mngr. totSessionCpu=0:04:06 mem=1606.6M
[07/18 13:56:27    246s] ### Creating LA Mngr, finished. totSessionCpu=0:04:06 mem=1606.6M
[07/18 13:56:27    246s] *** Start delete_buffer_trees ***
[07/18 13:56:27    246s] Info: Detect buffers to remove automatically.
[07/18 13:56:27    246s] Analyzing netlist ...
[07/18 13:56:27    246s] Updating netlist
[07/18 13:56:27    246s] 
[07/18 13:56:27    246s] 
[07/18 13:56:27    246s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:27    246s] *summary: 0 instances (buffers/inverters) removed
[07/18 13:56:27    246s] *** Finish delete_buffer_trees (0:00:00.1) ***
[07/18 13:56:27    246s] 
[07/18 13:56:27    246s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:28    246s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/18 13:56:28    246s] Info: 1 threads available for lower-level modules during optimization.
[07/18 13:56:28    246s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1671.5M, EPOCH TIME: 1721291188.016781
[07/18 13:56:28    246s] Deleted 0 physical inst  (cell - / prefix -).
[07/18 13:56:28    246s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1671.5M, EPOCH TIME: 1721291188.017370
[07/18 13:56:28    246s] no activity file in design. spp won't run.
[07/18 13:56:28    246s] INFO: #ExclusiveGroups=0
[07/18 13:56:28    246s] INFO: There are no Exclusive Groups.
[07/18 13:56:28    246s] No user-set net weight.
[07/18 13:56:28    246s] Net fanout histogram:
[07/18 13:56:28    246s] 2		: 68 (49.6%) nets
[07/18 13:56:28    246s] 3		: 16 (11.7%) nets
[07/18 13:56:28    246s] 4     -	14	: 49 (35.8%) nets
[07/18 13:56:28    246s] 15    -	39	: 4 (2.9%) nets
[07/18 13:56:28    246s] 40    -	79	: 0 (0.0%) nets
[07/18 13:56:28    246s] 80    -	159	: 0 (0.0%) nets
[07/18 13:56:28    246s] 160   -	319	: 0 (0.0%) nets
[07/18 13:56:28    246s] 320   -	639	: 0 (0.0%) nets
[07/18 13:56:28    246s] 640   -	1279	: 0 (0.0%) nets
[07/18 13:56:28    246s] 1280  -	2559	: 0 (0.0%) nets
[07/18 13:56:28    246s] 2560  -	5119	: 0 (0.0%) nets
[07/18 13:56:28    246s] 5120+		: 0 (0.0%) nets
[07/18 13:56:28    246s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/18 13:56:28    246s] 
[07/18 13:56:28    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:56:28    246s] Summary for sequential cells identification: 
[07/18 13:56:28    246s]   Identified SBFF number: 104
[07/18 13:56:28    246s]   Identified MBFF number: 0
[07/18 13:56:28    246s]   Identified SB Latch number: 0
[07/18 13:56:28    246s]   Identified MB Latch number: 0
[07/18 13:56:28    246s]   Not identified SBFF number: 16
[07/18 13:56:28    246s]   Not identified MBFF number: 0
[07/18 13:56:28    246s]   Not identified SB Latch number: 0
[07/18 13:56:28    246s]   Not identified MB Latch number: 0
[07/18 13:56:28    246s]   Number of sequential cells which are not FFs: 32
[07/18 13:56:28    246s]  Visiting view : wc
[07/18 13:56:28    246s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 13:56:28    246s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 13:56:28    246s]  Visiting view : bc
[07/18 13:56:28    246s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 13:56:28    246s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 13:56:28    246s] TLC MultiMap info (StdDelay):
[07/18 13:56:28    246s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:56:28    246s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:56:28    246s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:56:28    246s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:56:28    246s]  Setting StdDelay to: 36.8ps
[07/18 13:56:28    246s] 
[07/18 13:56:28    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:56:28    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:28    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:28    246s] Start applying DEF ordered sections ...
[07/18 13:56:28    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:28    246s] *** Scan Sanity Check Summary:
[07/18 13:56:28    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:28    246s] Processing tracks to init pin-track alignment.
[07/18 13:56:28    246s] z: 2, totalTracks: 1
[07/18 13:56:28    246s] z: 4, totalTracks: 1
[07/18 13:56:28    246s] z: 6, totalTracks: 1
[07/18 13:56:28    246s] z: 8, totalTracks: 1
[07/18 13:56:28    246s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:28    246s] All LLGs are deleted
[07/18 13:56:28    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:28    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:28    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1863.5M, EPOCH TIME: 1721291188.028940
[07/18 13:56:28    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.029129
[07/18 13:56:28    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1863.5M, EPOCH TIME: 1721291188.029332
[07/18 13:56:28    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:28    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:28    246s] #std cell=128 (0 fixed + 128 movable) #buf cell=0 #inv cell=23 #block=0 (0 floating + 0 preplaced)
[07/18 13:56:28    246s] #ioInst=0 #net=137 #term=473 #term/net=3.45, #fixedIo=37, #floatIo=0, #fixedPin=0, #floatPin=37
[07/18 13:56:28    246s] stdCell: 128 single + 0 double + 0 multi
[07/18 13:56:28    246s] Total standard cell length = 0.1970 (mm), area = 0.0003 (mm^2)
[07/18 13:56:28    246s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1863.5M, EPOCH TIME: 1721291188.030207
[07/18 13:56:28    246s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:28    246s] Core basic site is CoreSite
[07/18 13:56:28    246s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1863.5M, EPOCH TIME: 1721291188.041322
[07/18 13:56:28    246s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 13:56:28    246s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/18 13:56:28    246s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.041467
[07/18 13:56:28    246s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 13:56:28    246s] SiteArray: use 20,480 bytes
[07/18 13:56:28    246s] SiteArray: current memory after site array memory allocation 1863.5M
[07/18 13:56:28    246s] SiteArray: FP blocked sites are writable
[07/18 13:56:28    246s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:28    246s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1863.5M, EPOCH TIME: 1721291188.041685
[07/18 13:56:28    246s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1863.5M, EPOCH TIME: 1721291188.042292
[07/18 13:56:28    246s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 13:56:28    246s] Atter site array init, number of instance map data is 0.
[07/18 13:56:28    246s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1863.5M, EPOCH TIME: 1721291188.042658
[07/18 13:56:28    246s] 
[07/18 13:56:28    246s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:28    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.013, MEM:1863.5M, EPOCH TIME: 1721291188.042739
[07/18 13:56:28    246s] 
[07/18 13:56:28    246s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:28    246s] Average module density = 0.400.
[07/18 13:56:28    246s] Density for the design = 0.400.
[07/18 13:56:28    246s]        = stdcell_area 985 sites (337 um^2) / alloc_area 2464 sites (843 um^2).
[07/18 13:56:28    246s] Pin Density = 0.1920.
[07/18 13:56:28    246s]             = total # of pins 473 / total area 2464.
[07/18 13:56:28    246s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1863.5M, EPOCH TIME: 1721291188.043773
[07/18 13:56:28    246s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.043863
[07/18 13:56:28    246s] OPERPROF: Starting pre-place ADS at level 1, MEM:1863.5M, EPOCH TIME: 1721291188.044164
[07/18 13:56:28    246s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1863.5M, EPOCH TIME: 1721291188.044690
[07/18 13:56:28    246s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1863.5M, EPOCH TIME: 1721291188.044722
[07/18 13:56:28    246s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.044754
[07/18 13:56:28    246s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1863.5M, EPOCH TIME: 1721291188.044779
[07/18 13:56:28    246s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1863.5M, EPOCH TIME: 1721291188.044798
[07/18 13:56:28    246s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.044970
[07/18 13:56:28    246s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1863.5M, EPOCH TIME: 1721291188.044996
[07/18 13:56:28    246s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.045044
[07/18 13:56:28    246s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.045064
[07/18 13:56:28    246s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1721291188.045085
[07/18 13:56:28    246s] ADSU 0.400 -> 0.515. site 2464.000 -> 1914.400. GS 13.680
[07/18 13:56:28    246s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1863.5M, EPOCH TIME: 1721291188.045216
[07/18 13:56:28    246s] OPERPROF: Starting spMPad at level 1, MEM:1663.5M, EPOCH TIME: 1721291188.045635
[07/18 13:56:28    246s] OPERPROF:   Starting spContextMPad at level 2, MEM:1663.5M, EPOCH TIME: 1721291188.045674
[07/18 13:56:28    246s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1663.5M, EPOCH TIME: 1721291188.045694
[07/18 13:56:28    246s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1663.5M, EPOCH TIME: 1721291188.045715
[07/18 13:56:28    246s] Initial padding reaches pin density 0.423 for top
[07/18 13:56:28    246s] InitPadU 0.515 -> 0.823 for top
[07/18 13:56:28    246s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1663.5M, EPOCH TIME: 1721291188.046590
[07/18 13:56:28    246s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1663.5M, EPOCH TIME: 1721291188.046654
[07/18 13:56:28    246s] === lastAutoLevel = 5 
[07/18 13:56:28    246s] OPERPROF: Starting spInitNetWt at level 1, MEM:1663.5M, EPOCH TIME: 1721291188.047041
[07/18 13:56:28    246s] no activity file in design. spp won't run.
[07/18 13:56:28    246s] [spp] 0
[07/18 13:56:28    246s] [adp] 0:1:1:3
[07/18 13:56:28    246s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1663.5M, EPOCH TIME: 1721291188.047481
[07/18 13:56:28    246s] no activity file in design. spp won't run.
[07/18 13:56:28    246s] no activity file in design. spp won't run.
[07/18 13:56:28    246s] Clock gating cells determined by native netlist tracing.
[07/18 13:56:28    246s] OPERPROF: Starting npMain at level 1, MEM:1663.5M, EPOCH TIME: 1721291188.048221
[07/18 13:56:29    246s] OPERPROF:   Starting npPlace at level 2, MEM:1663.5M, EPOCH TIME: 1721291189.054004
[07/18 13:56:29    246s] Iteration  1: Total net bbox = 1.098e+03 (5.83e+02 5.14e+02)
[07/18 13:56:29    246s]               Est.  stn bbox = 1.214e+03 (6.32e+02 5.82e+02)
[07/18 13:56:29    246s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1663.5M
[07/18 13:56:29    246s] Iteration  2: Total net bbox = 1.098e+03 (5.83e+02 5.14e+02)
[07/18 13:56:29    246s]               Est.  stn bbox = 1.214e+03 (6.32e+02 5.82e+02)
[07/18 13:56:29    246s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1663.5M
[07/18 13:56:29    246s] OPERPROF:     Starting InitSKP at level 3, MEM:1663.5M, EPOCH TIME: 1721291189.059813
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:56:29    246s] TLC MultiMap info (StdDelay):
[07/18 13:56:29    246s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:56:29    246s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:56:29    246s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:56:29    246s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:56:29    246s]  Setting StdDelay to: 36.8ps
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:56:29    246s] TLC MultiMap info (StdDelay):
[07/18 13:56:29    246s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:56:29    246s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:56:29    246s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:56:29    246s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:56:29    246s]  Setting StdDelay to: 36.8ps
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:56:29    246s] OPERPROF:     Finished InitSKP at level 3, CPU:0.374, REAL:0.380, MEM:1723.8M, EPOCH TIME: 1721291189.439372
[07/18 13:56:29    246s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[07/18 13:56:29    246s] exp_mt_sequential is set from setPlaceMode option to 1
[07/18 13:56:29    246s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/18 13:56:29    246s] place_exp_mt_interval set to default 32
[07/18 13:56:29    246s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/18 13:56:29    246s] Iteration  3: Total net bbox = 1.046e+03 (5.46e+02 5.00e+02)
[07/18 13:56:29    246s]               Est.  stn bbox = 1.230e+03 (6.23e+02 6.07e+02)
[07/18 13:56:29    246s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1708.2M
[07/18 13:56:29    246s] Iteration  4: Total net bbox = 1.162e+03 (6.20e+02 5.42e+02)
[07/18 13:56:29    246s]               Est.  stn bbox = 1.393e+03 (7.29e+02 6.64e+02)
[07/18 13:56:29    246s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1708.2M
[07/18 13:56:29    246s] Iteration  5: Total net bbox = 1.162e+03 (6.20e+02 5.42e+02)
[07/18 13:56:29    246s]               Est.  stn bbox = 1.393e+03 (7.29e+02 6.64e+02)
[07/18 13:56:29    246s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1708.2M
[07/18 13:56:29    246s] OPERPROF:   Finished npPlace at level 2, CPU:0.431, REAL:0.436, MEM:1708.2M, EPOCH TIME: 1721291189.489789
[07/18 13:56:29    246s] OPERPROF: Finished npMain at level 1, CPU:0.434, REAL:1.442, MEM:1708.2M, EPOCH TIME: 1721291189.490158
[07/18 13:56:29    246s] [adp] clock
[07/18 13:56:29    246s] [adp] weight, nr nets, wire length
[07/18 13:56:29    246s] [adp]      0        1  55.360000
[07/18 13:56:29    246s] [adp] data
[07/18 13:56:29    246s] [adp] weight, nr nets, wire length
[07/18 13:56:29    246s] [adp]      0      136  1161.796000
[07/18 13:56:29    246s] [adp] 0.000000|0.000000|0.000000
[07/18 13:56:29    246s] Clear WL Bound Manager after Global Placement... 
[07/18 13:56:29    246s] Iteration  6: Total net bbox = 1.217e+03 (6.58e+02 5.59e+02)
[07/18 13:56:29    246s]               Est.  stn bbox = 1.447e+03 (7.66e+02 6.81e+02)
[07/18 13:56:29    246s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1708.2M
[07/18 13:56:29    246s] Finished Global Placement (cpu=0:00:00.4, real=0:00:01.0, mem=1708.2M)
[07/18 13:56:29    246s] Keep Tdgp Graph and DB for later use
[07/18 13:56:29    246s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[07/18 13:56:29    246s] Saved padding area to DB
[07/18 13:56:29    246s] All LLGs are deleted
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1708.2M, EPOCH TIME: 1721291189.491096
[07/18 13:56:29    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1708.2M, EPOCH TIME: 1721291189.491285
[07/18 13:56:29    246s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[07/18 13:56:29    246s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:01.0
[07/18 13:56:29    246s] INFO: Running scanReorder auto flow in placeOpt
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Found 0 hierarchical instance(s) in the file.
[07/18 13:56:29    246s] *** Scan Skip Mode Summary:
[07/18 13:56:29    246s] Start flexRegrouping ...
[07/18 13:56:29    246s] INFO: running scan reGrouping ...
[07/18 13:56:29    246s] SC-INFO: saving current scan group ...
[07/18 13:56:29    246s] Regrouping fail in 0 partitions (total 1 partitions).
[07/18 13:56:29    246s] ReGrouping: total 1 chains and success 1 chains
[07/18 13:56:29    246s] INFO: finish scan reGrouping 
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] INFO: Auto effort scan reorder.
[07/18 13:56:29    246s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:29    246s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[07/18 13:56:29    246s] Successfully reordered 1 scan chain .
[07/18 13:56:29    246s] Initial total scan wire length:      315.814 (floating:      284.236)
[07/18 13:56:29    246s] Final   total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Improvement:       41.207   percent 13.05 (floating improvement:       41.207   percent 14.50)
[07/18 13:56:29    246s] Current max long connection 19.581
[07/18 13:56:29    246s] Base max long connection 19.581
[07/18 13:56:29    246s] Base total floating scan len 243.029
[07/18 13:56:29    246s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1900.2M) ***
[07/18 13:56:29    246s] Running long connection bin pre-assignment, iteration 1
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] INFO: running scan reGrouping ...
[07/18 13:56:29    246s] Regrouping fail in 0 partitions (total 1 partitions).
[07/18 13:56:29    246s] ReGrouping: total 1 chains and success 1 chains
[07/18 13:56:29    246s] INFO: finish scan reGrouping 
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] INFO: Auto effort scan reorder.
[07/18 13:56:29    246s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:29    246s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[07/18 13:56:29    246s] Successfully reordered 1 scan chain .
[07/18 13:56:29    246s] Initial total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Final   total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[07/18 13:56:29    246s] Current max long connection 19.581
[07/18 13:56:29    246s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.00%
[07/18 13:56:29    246s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1900.2M) ***
[07/18 13:56:29    246s] Running long connection bin pre-assignment, iteration 2
[07/18 13:56:29    246s] INFO: running scan reGrouping ...
[07/18 13:56:29    246s] Regrouping fail in 0 partitions (total 1 partitions).
[07/18 13:56:29    246s] ReGrouping: total 1 chains and success 1 chains
[07/18 13:56:29    246s] INFO: finish scan reGrouping 
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] SC-INFO: saving current scan group ...
[07/18 13:56:29    246s] INFO: Auto effort scan reorder.
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:29    246s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[07/18 13:56:29    246s] Successfully reordered 1 scan chain .
[07/18 13:56:29    246s] Initial total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Final   total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[07/18 13:56:29    246s] Current max long connection 19.581
[07/18 13:56:29    246s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.00%
[07/18 13:56:29    246s] The best result is iteration 1
[07/18 13:56:29    246s] roll back chain : top_chain_seg1_clk_rising ...
[07/18 13:56:29    246s] INFO: Auto effort scan reorder.
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:29    246s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[07/18 13:56:29    246s] Successfully reordered 1 scan chain .
[07/18 13:56:29    246s] Initial total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Final   total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[07/18 13:56:29    246s] Current max long connection 19.581
[07/18 13:56:29    246s] ........  ........
[07/18 13:56:29    246s] Start wep ...
[07/18 13:56:29    246s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:29    246s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:29    246s] Start applying DEF ordered sections ...
[07/18 13:56:29    246s] Successfully applied all DEF ordered sections.
[07/18 13:56:29    246s] *** Scan Sanity Check Summary:
[07/18 13:56:29    246s] *** 1 scan chain  passed sanity check.
[07/18 13:56:29    246s] INFO: Auto effort scan reorder.
[07/18 13:56:29    246s]       scan wire length bound is 14.54
[07/18 13:56:29    246s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:29    246s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[07/18 13:56:29    246s] Successfully reordered 1 scan chain .
[07/18 13:56:29    246s] Initial total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Final   total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[07/18 13:56:29    246s] Current max long connection 14.936
[07/18 13:56:29    246s] *info: wep done.
[07/18 13:56:29    246s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1900.2M) ***
[07/18 13:56:29    246s] Finished flexRegrouping
[07/18 13:56:29    246s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:29    246s] Initial total scan wire length:      315.814 (floating:      284.236)
[07/18 13:56:29    246s] Final   total scan wire length:      274.607 (floating:      243.029)
[07/18 13:56:29    246s] Improvement:       41.207   percent 13.05 (floating improvement:       41.207   percent 14.50)
[07/18 13:56:29    246s] Initial scan reorder max long connection:       39.877
[07/18 13:56:29    246s] Final   scan reorder max long connection:       14.936
[07/18 13:56:29    246s] Improvement:       24.942   percent 62.55
[07/18 13:56:29    246s] Total net length = 1.217e+03 (6.581e+02 5.590e+02) (ext = 6.223e+02)
[07/18 13:56:29    246s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=1900.2M) ***
[07/18 13:56:29    246s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1900.2M, EPOCH TIME: 1721291189.496419
[07/18 13:56:29    246s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1900.2M, EPOCH TIME: 1721291189.496442
[07/18 13:56:29    246s] Processing tracks to init pin-track alignment.
[07/18 13:56:29    246s] z: 2, totalTracks: 1
[07/18 13:56:29    246s] z: 4, totalTracks: 1
[07/18 13:56:29    246s] z: 6, totalTracks: 1
[07/18 13:56:29    246s] z: 8, totalTracks: 1
[07/18 13:56:29    246s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:29    246s] All LLGs are deleted
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1900.2M, EPOCH TIME: 1721291189.498073
[07/18 13:56:29    246s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.498233
[07/18 13:56:29    246s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1900.2M, EPOCH TIME: 1721291189.498271
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1900.2M, EPOCH TIME: 1721291189.498969
[07/18 13:56:29    246s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:29    246s] Core basic site is CoreSite
[07/18 13:56:29    246s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1900.2M, EPOCH TIME: 1721291189.510602
[07/18 13:56:29    246s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 13:56:29    246s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 13:56:29    246s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.510757
[07/18 13:56:29    246s] Fast DP-INIT is on for default
[07/18 13:56:29    246s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:29    246s] Atter site array init, number of instance map data is 0.
[07/18 13:56:29    246s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:1900.2M, EPOCH TIME: 1721291189.511337
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:29    246s] OPERPROF:       Starting CMU at level 4, MEM:1900.2M, EPOCH TIME: 1721291189.511402
[07/18 13:56:29    246s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1900.2M, EPOCH TIME: 1721291189.512236
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:29    246s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.014, MEM:1900.2M, EPOCH TIME: 1721291189.512290
[07/18 13:56:29    246s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1900.2M, EPOCH TIME: 1721291189.512302
[07/18 13:56:29    246s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.512315
[07/18 13:56:29    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1900.2MB).
[07/18 13:56:29    246s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.016, MEM:1900.2M, EPOCH TIME: 1721291189.512368
[07/18 13:56:29    246s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.016, MEM:1900.2M, EPOCH TIME: 1721291189.512386
[07/18 13:56:29    246s] TDRefine: refinePlace mode is spiral
[07/18 13:56:29    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.1
[07/18 13:56:29    246s] OPERPROF: Starting RefinePlace at level 1, MEM:1900.2M, EPOCH TIME: 1721291189.512646
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:29    246s] *** Starting place_detail (0:04:07 mem=1900.2M) ***
[07/18 13:56:29    246s] Total net bbox length = 1.370e+03 (7.530e+02 6.168e+02) (ext = 4.317e+02)
[07/18 13:56:29    246s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 13:56:29    246s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:29    246s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:29    246s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1900.2M, EPOCH TIME: 1721291189.515975
[07/18 13:56:29    246s] Starting refinePlace ...
[07/18 13:56:29    246s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:29    246s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:29    246s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1900.2M, EPOCH TIME: 1721291189.517850
[07/18 13:56:29    246s] DDP initSite1 nrRow 16 nrJob 16
[07/18 13:56:29    246s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1900.2M, EPOCH TIME: 1721291189.517893
[07/18 13:56:29    246s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.517907
[07/18 13:56:29    246s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1900.2M, EPOCH TIME: 1721291189.517918
[07/18 13:56:29    246s] DDP markSite nrRow 16 nrJob 16
[07/18 13:56:29    246s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.517935
[07/18 13:56:29    246s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.517945
[07/18 13:56:29    246s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/18 13:56:29    246s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1900.2M, EPOCH TIME: 1721291189.518526
[07/18 13:56:29    246s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1900.2M, EPOCH TIME: 1721291189.518537
[07/18 13:56:29    246s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.518567
[07/18 13:56:29    246s] ** Cut row section cpu time 0:00:00.0.
[07/18 13:56:29    246s]  ** Cut row section real time 0:00:00.0.
[07/18 13:56:29    246s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1721291189.518583
[07/18 13:56:29    246s]   Spread Effort: high, standalone mode, useDDP on.
[07/18 13:56:29    246s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1900.2MB) @(0:04:07 - 0:04:07).
[07/18 13:56:29    246s] Move report: preRPlace moves 128 insts, mean move: 1.16 um, max move: 3.58 um 
[07/18 13:56:29    246s] 	Max move on inst (vote_3_reg[3]): (30.87, 29.05) --> (28.60, 27.74)
[07/18 13:56:29    246s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[07/18 13:56:29    246s] wireLenOptFixPriorityInst 0 inst fixed
[07/18 13:56:29    246s] Placement tweakage begins.
[07/18 13:56:29    246s] wire length = 1.840e+03
[07/18 13:56:29    246s] wire length = 1.814e+03
[07/18 13:56:29    246s] Placement tweakage ends.
[07/18 13:56:29    246s] Move report: tweak moves 38 insts, mean move: 1.70 um, max move: 8.60 um 
[07/18 13:56:29    246s] 	Max move on inst (g1047__1666): (16.20, 20.90) --> (7.60, 20.90)
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 13:56:29    246s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 13:56:29    246s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:29    246s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:29    246s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1924.2MB) @(0:04:07 - 0:04:07).
[07/18 13:56:29    246s] Move report: Detail placement moves 128 insts, mean move: 1.40 um, max move: 8.92 um 
[07/18 13:56:29    246s] 	Max move on inst (g1047__1666): (16.16, 20.53) --> (7.60, 20.90)
[07/18 13:56:29    246s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.2MB
[07/18 13:56:29    246s] Statistics of distance of Instance movement in refine placement:
[07/18 13:56:29    246s]   maximum (X+Y) =         8.92 um
[07/18 13:56:29    246s]   inst (g1047__1666) with max move: (16.1565, 20.533) -> (7.6, 20.9)
[07/18 13:56:29    246s]   mean    (X+Y) =         1.40 um
[07/18 13:56:29    246s] Total instances moved : 128
[07/18 13:56:29    246s] Summary Report:
[07/18 13:56:29    246s] Instances move: 128 (out of 128 movable)
[07/18 13:56:29    246s] Instances flipped: 0
[07/18 13:56:29    246s] Mean displacement: 1.40 um
[07/18 13:56:29    246s] Max displacement: 8.92 um (Instance: g1047__1666) (16.1565, 20.533) -> (7.6, 20.9)
[07/18 13:56:29    246s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2XL
[07/18 13:56:29    246s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.012, REAL:0.014, MEM:1924.2M, EPOCH TIME: 1721291189.530361
[07/18 13:56:29    246s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1924.2MB) @(0:04:07 - 0:04:07).
[07/18 13:56:29    246s] Total net bbox length = 1.430e+03 (7.671e+02 6.633e+02) (ext = 4.222e+02)
[07/18 13:56:29    246s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.2MB
[07/18 13:56:29    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.1
[07/18 13:56:29    246s] *** Finished place_detail (0:04:07 mem=1924.2M) ***
[07/18 13:56:29    246s] OPERPROF: Finished RefinePlace at level 1, CPU:0.014, REAL:0.018, MEM:1924.2M, EPOCH TIME: 1721291189.530538
[07/18 13:56:29    246s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1924.2M, EPOCH TIME: 1721291189.530564
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:128).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] All LLGs are deleted
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1924.2M, EPOCH TIME: 1721291189.531041
[07/18 13:56:29    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1924.2M, EPOCH TIME: 1721291189.531201
[07/18 13:56:29    246s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1731.2M, EPOCH TIME: 1721291189.532217
[07/18 13:56:29    246s] Processing tracks to init pin-track alignment.
[07/18 13:56:29    246s] z: 2, totalTracks: 1
[07/18 13:56:29    246s] z: 4, totalTracks: 1
[07/18 13:56:29    246s] z: 6, totalTracks: 1
[07/18 13:56:29    246s] z: 8, totalTracks: 1
[07/18 13:56:29    246s] *** Finished Initial Placement (cpu=0:00:00.5, real=0:00:01.0, mem=1731.2M) ***
[07/18 13:56:29    246s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:29    246s] All LLGs are deleted
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1731.2M, EPOCH TIME: 1721291189.534237
[07/18 13:56:29    246s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1731.2M, EPOCH TIME: 1721291189.534410
[07/18 13:56:29    246s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1731.2M, EPOCH TIME: 1721291189.534457
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1731.2M, EPOCH TIME: 1721291189.535365
[07/18 13:56:29    246s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:29    246s] Core basic site is CoreSite
[07/18 13:56:29    246s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1731.2M, EPOCH TIME: 1721291189.547793
[07/18 13:56:29    246s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 13:56:29    246s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 13:56:29    246s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1731.2M, EPOCH TIME: 1721291189.547974
[07/18 13:56:29    246s] Fast DP-INIT is on for default
[07/18 13:56:29    246s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:29    246s] Atter site array init, number of instance map data is 0.
[07/18 13:56:29    246s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1731.2M, EPOCH TIME: 1721291189.548551
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:29    246s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:1731.2M, EPOCH TIME: 1721291189.548651
[07/18 13:56:29    246s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1731.2M, EPOCH TIME: 1721291189.548689
[07/18 13:56:29    246s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1731.2M, EPOCH TIME: 1721291189.548745
[07/18 13:56:29    246s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1731.2M, EPOCH TIME: 1721291189.548774
[07/18 13:56:29    246s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[07/18 13:56:29    246s] Density distribution unevenness ratio = 7.733%
[07/18 13:56:29    246s] Density distribution unevenness ratio (U70) = 0.000%
[07/18 13:56:29    246s] Density distribution unevenness ratio (U80) = 0.000%
[07/18 13:56:29    246s] Density distribution unevenness ratio (U90) = 0.000%
[07/18 13:56:29    246s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1731.2M, EPOCH TIME: 1721291189.548796
[07/18 13:56:29    246s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1731.2M, EPOCH TIME: 1721291189.548806
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] All LLGs are deleted
[07/18 13:56:29    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:29    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1731.2M, EPOCH TIME: 1721291189.549107
[07/18 13:56:29    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1731.2M, EPOCH TIME: 1721291189.549210
[07/18 13:56:29    246s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1731.2M, EPOCH TIME: 1721291189.549691
[07/18 13:56:29    246s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 13:56:29    246s] UM:*                                                                   final
[07/18 13:56:29    246s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 13:56:29    246s] UM:*                                                                   global_place
[07/18 13:56:29    246s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/18 13:56:29    246s] User Input Parameters:
[07/18 13:56:29    246s] - Congestion Driven    : On
[07/18 13:56:29    246s] - Timing Driven        : On
[07/18 13:56:29    246s] - Area-Violation Based : On
[07/18 13:56:29    246s] - Start Rollback Level : -5
[07/18 13:56:29    246s] - Legalized            : On
[07/18 13:56:29    246s] - Window Based         : Off
[07/18 13:56:29    246s] - eDen incr mode       : Off
[07/18 13:56:29    246s] - Small incr mode      : Off
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] *** Start incrementalPlace ***
[07/18 13:56:29    246s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1733.2M, EPOCH TIME: 1721291189.579081
[07/18 13:56:29    246s] No Views given, use default active views for adaptive view pruning
[07/18 13:56:29    246s] SKP will enable view:
[07/18 13:56:29    246s]   wc
[07/18 13:56:29    246s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.006, MEM:1733.2M, EPOCH TIME: 1721291189.584970
[07/18 13:56:29    246s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1733.2M, EPOCH TIME: 1721291189.585015
[07/18 13:56:29    246s] Starting Early Global Route congestion estimation: mem = 1733.2M
[07/18 13:56:29    246s] (I)      ==================== Layers =====================
[07/18 13:56:29    246s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:29    246s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 13:56:29    246s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:29    246s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 13:56:29    246s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 13:56:29    246s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:29    246s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 13:56:29    246s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 13:56:29    246s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 13:56:29    246s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 13:56:29    246s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 13:56:29    246s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 13:56:29    246s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 13:56:29    246s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 13:56:29    246s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 13:56:29    246s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 13:56:29    246s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 13:56:29    246s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 13:56:29    246s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 13:56:29    246s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 13:56:29    246s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:29    246s] (I)      Started Import and model ( Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:29    246s] (I)      == Non-default Options ==
[07/18 13:56:29    246s] (I)      Maximum routing layer                              : 11
[07/18 13:56:29    246s] (I)      Number of threads                                  : 1
[07/18 13:56:29    246s] (I)      Use non-blocking free Dbs wires                    : false
[07/18 13:56:29    246s] (I)      Method to set GCell size                           : row
[07/18 13:56:29    246s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 13:56:29    246s] (I)      Use row-based GCell size
[07/18 13:56:29    246s] (I)      Use row-based GCell align
[07/18 13:56:29    246s] (I)      layer 0 area = 80000
[07/18 13:56:29    246s] (I)      layer 1 area = 80000
[07/18 13:56:29    246s] (I)      layer 2 area = 80000
[07/18 13:56:29    246s] (I)      layer 3 area = 80000
[07/18 13:56:29    246s] (I)      layer 4 area = 80000
[07/18 13:56:29    246s] (I)      layer 5 area = 80000
[07/18 13:56:29    246s] (I)      layer 6 area = 80000
[07/18 13:56:29    246s] (I)      layer 7 area = 80000
[07/18 13:56:29    246s] (I)      layer 8 area = 80000
[07/18 13:56:29    246s] (I)      layer 9 area = 400000
[07/18 13:56:29    246s] (I)      layer 10 area = 400000
[07/18 13:56:29    246s] (I)      GCell unit size   : 3420
[07/18 13:56:29    246s] (I)      GCell multiplier  : 1
[07/18 13:56:29    246s] (I)      GCell row height  : 3420
[07/18 13:56:29    246s] (I)      Actual row height : 3420
[07/18 13:56:29    246s] (I)      GCell align ref   : 11200 11020
[07/18 13:56:29    246s] [NR-eGR] Track table information for default rule: 
[07/18 13:56:29    246s] [NR-eGR] Metal1 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal2 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal3 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal4 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal5 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal6 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal7 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal8 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal9 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal10 has single uniform track structure
[07/18 13:56:29    246s] [NR-eGR] Metal11 has single uniform track structure
[07/18 13:56:29    246s] (I)      ==================== Default via =====================
[07/18 13:56:29    246s] (I)      +----+------------------+----------------------------+
[07/18 13:56:29    246s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 13:56:29    246s] (I)      +----+------------------+----------------------------+
[07/18 13:56:29    246s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 13:56:29    246s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 13:56:29    246s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 13:56:29    246s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 13:56:29    246s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 13:56:29    246s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 13:56:29    246s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 13:56:29    246s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 13:56:29    246s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 13:56:29    246s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 13:56:29    246s] (I)      +----+------------------+----------------------------+
[07/18 13:56:29    246s] [NR-eGR] Read 2396 PG shapes
[07/18 13:56:29    246s] [NR-eGR] Read 0 clock shapes
[07/18 13:56:29    246s] [NR-eGR] Read 0 other shapes
[07/18 13:56:29    246s] [NR-eGR] #Routing Blockages  : 0
[07/18 13:56:29    246s] [NR-eGR] #Instance Blockages : 0
[07/18 13:56:29    246s] [NR-eGR] #PG Blockages       : 2396
[07/18 13:56:29    246s] [NR-eGR] #Halo Blockages     : 0
[07/18 13:56:29    246s] [NR-eGR] #Boundary Blockages : 0
[07/18 13:56:29    246s] [NR-eGR] #Clock Blockages    : 0
[07/18 13:56:29    246s] [NR-eGR] #Other Blockages    : 0
[07/18 13:56:29    246s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 13:56:29    246s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 13:56:29    246s] [NR-eGR] Read 137 nets ( ignored 0 )
[07/18 13:56:29    246s] (I)      early_global_route_priority property id does not exist.
[07/18 13:56:29    246s] (I)      Read Num Blocks=2396  Num Prerouted Wires=0  Num CS=0
[07/18 13:56:29    246s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 13:56:29    246s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 13:56:29    246s] (I)      Number of ignored nets                =      0
[07/18 13:56:29    246s] (I)      Number of connected nets              =      0
[07/18 13:56:29    246s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 13:56:29    246s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 13:56:29    246s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 13:56:29    246s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 13:56:29    246s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 13:56:29    246s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 13:56:29    246s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 13:56:29    246s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 13:56:29    246s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 13:56:29    246s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/18 13:56:29    246s] (I)      Ndr track 0 does not exist
[07/18 13:56:29    246s] (I)      ---------------------Grid Graph Info--------------------
[07/18 13:56:29    246s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 13:56:29    246s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 13:56:29    246s] (I)      Site width          :   400  (dbu)
[07/18 13:56:29    246s] (I)      Row height          :  3420  (dbu)
[07/18 13:56:29    246s] (I)      GCell row height    :  3420  (dbu)
[07/18 13:56:29    246s] (I)      GCell width         :  3420  (dbu)
[07/18 13:56:29    246s] (I)      GCell height        :  3420  (dbu)
[07/18 13:56:29    246s] (I)      Grid                :    25    23    11
[07/18 13:56:29    246s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 13:56:29    246s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 13:56:29    246s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 13:56:29    246s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 13:56:29    246s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 13:56:29    246s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 13:56:29    246s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 13:56:29    246s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 13:56:29    246s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 13:56:29    246s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 13:56:29    246s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 13:56:29    246s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 13:56:29    246s] (I)      --------------------------------------------------------
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] [NR-eGR] ============ Routing rule table ============
[07/18 13:56:29    246s] [NR-eGR] Rule id: 0  Nets: 137
[07/18 13:56:29    246s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 13:56:29    246s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 13:56:29    246s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 13:56:29    246s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:29    246s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:29    246s] [NR-eGR] ========================================
[07/18 13:56:29    246s] [NR-eGR] 
[07/18 13:56:29    246s] (I)      =============== Blocked Tracks ===============
[07/18 13:56:29    246s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:29    246s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 13:56:29    246s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:29    246s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 13:56:29    246s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 13:56:29    246s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 13:56:29    246s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 13:56:29    246s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 13:56:29    246s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 13:56:29    246s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 13:56:29    246s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 13:56:29    246s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 13:56:29    246s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 13:56:29    246s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 13:56:29    246s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:29    246s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] (I)      Reset routing kernel
[07/18 13:56:29    246s] (I)      Started Global Routing ( Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] (I)      totalPins=500  totalGlobalPin=461 (92.20%)
[07/18 13:56:29    246s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 13:56:29    246s] (I)      
[07/18 13:56:29    246s] (I)      ============  Phase 1a Route ============
[07/18 13:56:29    246s] [NR-eGR] Layer group 1: route 137 net(s) in layer range [2, 11]
[07/18 13:56:29    246s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:29    246s] (I)      
[07/18 13:56:29    246s] (I)      ============  Phase 1b Route ============
[07/18 13:56:29    246s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:29    246s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723680e+03um
[07/18 13:56:29    246s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 13:56:29    246s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 13:56:29    246s] (I)      
[07/18 13:56:29    246s] (I)      ============  Phase 1c Route ============
[07/18 13:56:29    246s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:29    246s] (I)      
[07/18 13:56:29    246s] (I)      ============  Phase 1d Route ============
[07/18 13:56:29    246s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:29    246s] (I)      
[07/18 13:56:29    246s] (I)      ============  Phase 1e Route ============
[07/18 13:56:29    246s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:29    246s] (I)      [07/18 13:56:29    246s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723680e+03um

[07/18 13:56:29    246s] (I)      ============  Phase 1l Route ============
[07/18 13:56:29    246s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 13:56:29    246s] (I)      Layer  2:       4370       578         0           0        4702    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  3:       4669       523         0           0        4968    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  4:       4370        58         0           0        4702    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  6:       4370         4         0           0        4702    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 13:56:29    246s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 13:56:29    246s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 13:56:29    246s] (I)      Total:         39129      1163         0         414       42132    ( 0.97%) 
[07/18 13:56:29    246s] (I)      
[07/18 13:56:29    246s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 13:56:29    246s] [NR-eGR]                        OverCon            
[07/18 13:56:29    246s] [NR-eGR]                         #Gcell     %Gcell
[07/18 13:56:29    246s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 13:56:29    246s] [NR-eGR] ----------------------------------------------
[07/18 13:56:29    246s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR] ----------------------------------------------
[07/18 13:56:29    246s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 13:56:29    246s] [NR-eGR] 
[07/18 13:56:29    246s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 13:56:29    246s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 13:56:29    246s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1733.2M
[07/18 13:56:29    246s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.017, REAL:0.073, MEM:1733.2M, EPOCH TIME: 1721291189.658124
[07/18 13:56:29    246s] OPERPROF: Starting HotSpotCal at level 1, MEM:1733.2M, EPOCH TIME: 1721291189.658186
[07/18 13:56:29    246s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:29    246s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 13:56:29    246s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:29    246s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 13:56:29    246s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:29    246s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 13:56:29    246s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 13:56:29    246s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1733.2M, EPOCH TIME: 1721291189.658799
[07/18 13:56:29    246s] Skipped repairing congestion.
[07/18 13:56:29    246s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1733.2M, EPOCH TIME: 1721291189.659043
[07/18 13:56:29    246s] Starting Early Global Route wiring: mem = 1733.2M
[07/18 13:56:29    246s] (I)      ============= Track Assignment ============
[07/18 13:56:29    246s] (I)      Started Track Assignment (1T) ( Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 13:56:29    246s] (I)      Run Multi-thread track assignment
[07/18 13:56:29    246s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] (I)      Started Export ( Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] [NR-eGR]                  Length (um)  Vias 
[07/18 13:56:29    246s] [NR-eGR] -----------------------------------
[07/18 13:56:29    246s] [NR-eGR]  Metal1   (1H)             0   463 
[07/18 13:56:29    246s] [NR-eGR]  Metal2   (2V)           789   755 
[07/18 13:56:29    246s] [NR-eGR]  Metal3   (3H)           935    52 
[07/18 13:56:29    246s] [NR-eGR]  Metal4   (4V)           100     2 
[07/18 13:56:29    246s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 13:56:29    246s] [NR-eGR]  Metal6   (6V)             7     0 
[07/18 13:56:29    246s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 13:56:29    246s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 13:56:29    246s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 13:56:29    246s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 13:56:29    246s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 13:56:29    246s] [NR-eGR] -----------------------------------
[07/18 13:56:29    246s] [NR-eGR]           Total         1832  1274 
[07/18 13:56:29    246s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:29    246s] [NR-eGR] Total half perimeter of net bounding box: 1430um
[07/18 13:56:29    246s] [NR-eGR] Total length: 1832um, number of vias: 1274
[07/18 13:56:29    246s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:29    246s] [NR-eGR] Total eGR-routed clock nets wire length: 126um, number of vias: 84
[07/18 13:56:29    246s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:29    246s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1733.21 MB )
[07/18 13:56:29    246s] Early Global Route wiring runtime: 0.01 seconds, mem = 1733.2M
[07/18 13:56:29    246s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.011, REAL:0.011, MEM:1733.2M, EPOCH TIME: 1721291189.670331
[07/18 13:56:29    246s] 0 delay mode for cte disabled.
[07/18 13:56:29    246s] SKP cleared!
[07/18 13:56:29    246s] 
[07/18 13:56:29    246s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[07/18 13:56:29    246s] ***** Total cpu  0:0:1
[07/18 13:56:29    246s] ***** Total real time  0:0:2
[07/18 13:56:29    246s] Tdgp not successfully inited but do clear! skip clearing
[07/18 13:56:29    246s] **place_design ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1733.2M **
[07/18 13:56:30    247s] AAE DB initialization (MEM=1756.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/18 13:56:30    247s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 13:56:30    247s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 13:56:30    247s] UM:*                                                                   final
[07/18 13:56:30    247s] UM: Running design category ...
[07/18 13:56:30    247s] All LLGs are deleted
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1756.1M, EPOCH TIME: 1721291190.078101
[07/18 13:56:30    247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.078258
[07/18 13:56:30    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1756.1M, EPOCH TIME: 1721291190.078282
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1756.1M, EPOCH TIME: 1721291190.078913
[07/18 13:56:30    247s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:30    247s] Core basic site is CoreSite
[07/18 13:56:30    247s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1756.1M, EPOCH TIME: 1721291190.089379
[07/18 13:56:30    247s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 13:56:30    247s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 13:56:30    247s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.089573
[07/18 13:56:30    247s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 13:56:30    247s] SiteArray: use 20,480 bytes
[07/18 13:56:30    247s] SiteArray: current memory after site array memory allocation 1756.1M
[07/18 13:56:30    247s] SiteArray: FP blocked sites are writable
[07/18 13:56:30    247s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1756.1M, EPOCH TIME: 1721291190.089812
[07/18 13:56:30    247s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1756.1M, EPOCH TIME: 1721291190.090447
[07/18 13:56:30    247s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 13:56:30    247s] Atter site array init, number of instance map data is 0.
[07/18 13:56:30    247s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1756.1M, EPOCH TIME: 1721291190.090814
[07/18 13:56:30    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1756.1M, EPOCH TIME: 1721291190.090840
[07/18 13:56:30    247s] All LLGs are deleted
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1756.1M, EPOCH TIME: 1721291190.091196
[07/18 13:56:30    247s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.091305
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] 	Current design flip-flop statistics
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] Single-Bit FF Count          :           28
[07/18 13:56:30    247s] Multi-Bit FF Count           :            0
[07/18 13:56:30    247s] Total Bit Count              :           28
[07/18 13:56:30    247s] Total FF Count               :           28
[07/18 13:56:30    247s] Bits Per Flop                :        1.000
[07/18 13:56:30    247s] Total Clock Pin Cap(FF)      :        5.796
[07/18 13:56:30    247s] Multibit Conversion Ratio(%) :         0.00
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s]             Multi-bit cell usage statistics
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] ============================================================
[07/18 13:56:30    247s] Sequential Multibit cells usage statistics
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] -FlipFlops               28                    0        0.00                    1.00
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] Seq_Mbit libcell              Bitwidth        Count
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] Total 0
[07/18 13:56:30    247s] ============================================================
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] Category            Num of Insts Rejected     Reasons
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s] ------------------------------------------------------------
[07/18 13:56:30    247s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 13:56:30    247s] UM:         247.31           1052                                      place_design
[07/18 13:56:30    247s] VSMManager cleared!
[07/18 13:56:30    247s] *** GlobalPlace #1 [finish] (place_opt_design #1) : [07/18 13:56:30    247s] 
cpu/real = 0:00:01.4/0:00:02.5 (0.6), totSession cpu/real = 0:04:07.3/0:17:27.7 (0.2), mem = 1756.1M
[07/18 13:56:30    247s] =============================================================================================
[07/18 13:56:30    247s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[07/18 13:56:30    247s] =============================================================================================
[07/18 13:56:30    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:30    247s] ---------------------------------------------------------------------------------------------
[07/18 13:56:30    247s] [ CellServerInit         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.5
[07/18 13:56:30    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:30    247s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:30    247s] [ MISC                   ]          0:00:02.4  (  99.0 % )     0:00:02.4 /  0:00:01.3    0.5
[07/18 13:56:30    247s] ---------------------------------------------------------------------------------------------
[07/18 13:56:30    247s]  GlobalPlace #1 TOTAL               0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.4    0.6
[07/18 13:56:30    247s] ---------------------------------------------------------------------------------------------
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] Enable CTE adjustment.
[07/18 13:56:30    247s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1643.1M, totSessionCpu=0:04:07 **
[07/18 13:56:30    247s] GigaOpt running with 1 threads.
[07/18 13:56:30    247s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:07.3/0:17:27.8 (0.2), mem = 1756.1M
[07/18 13:56:30    247s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[07/18 13:56:30    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:1756.1M, EPOCH TIME: 1721291190.148986
[07/18 13:56:30    247s] Processing tracks to init pin-track alignment.
[07/18 13:56:30    247s] z: 2, totalTracks: 1
[07/18 13:56:30    247s] z: 4, totalTracks: 1
[07/18 13:56:30    247s] z: 6, totalTracks: 1
[07/18 13:56:30    247s] z: 8, totalTracks: 1
[07/18 13:56:30    247s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:30    247s] All LLGs are deleted
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1756.1M, EPOCH TIME: 1721291190.150405
[07/18 13:56:30    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.150549
[07/18 13:56:30    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1756.1M, EPOCH TIME: 1721291190.150584
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1756.1M, EPOCH TIME: 1721291190.151206
[07/18 13:56:30    247s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:30    247s] Core basic site is CoreSite
[07/18 13:56:30    247s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1756.1M, EPOCH TIME: 1721291190.161732
[07/18 13:56:30    247s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 13:56:30    247s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 13:56:30    247s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.161882
[07/18 13:56:30    247s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 13:56:30    247s] SiteArray: use 20,480 bytes
[07/18 13:56:30    247s] SiteArray: current memory after site array memory allocation 1756.1M
[07/18 13:56:30    247s] SiteArray: FP blocked sites are writable
[07/18 13:56:30    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:30    247s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1756.1M, EPOCH TIME: 1721291190.162133
[07/18 13:56:30    247s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1756.1M, EPOCH TIME: 1721291190.162734
[07/18 13:56:30    247s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 13:56:30    247s] Atter site array init, number of instance map data is 0.
[07/18 13:56:30    247s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:1756.1M, EPOCH TIME: 1721291190.163091
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:30    247s] OPERPROF:     Starting CMU at level 3, MEM:1756.1M, EPOCH TIME: 1721291190.163152
[07/18 13:56:30    247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.163259
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:30    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1756.1M, EPOCH TIME: 1721291190.163292
[07/18 13:56:30    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1756.1M, EPOCH TIME: 1721291190.163302
[07/18 13:56:30    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1756.1M, EPOCH TIME: 1721291190.163313
[07/18 13:56:30    247s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1756.1MB).
[07/18 13:56:30    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:1756.1M, EPOCH TIME: 1721291190.163361
[07/18 13:56:30    247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1756.1M, EPOCH TIME: 1721291190.163399
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1756.1M, EPOCH TIME: 1721291190.164256
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] Trim Metal Layers:
[07/18 13:56:30    247s] LayerId::1 widthSet size::4
[07/18 13:56:30    247s] LayerId::2 widthSet size::4
[07/18 13:56:30    247s] LayerId::3 widthSet size::4
[07/18 13:56:30    247s] LayerId::4 widthSet size::4
[07/18 13:56:30    247s] LayerId::5 widthSet size::4
[07/18 13:56:30    247s] LayerId::6 widthSet size::4
[07/18 13:56:30    247s] LayerId::7 widthSet size::5
[07/18 13:56:30    247s] LayerId::8 widthSet size::5
[07/18 13:56:30    247s] LayerId::9 widthSet size::5
[07/18 13:56:30    247s] LayerId::10 widthSet size::4
[07/18 13:56:30    247s] LayerId::11 widthSet size::3
[07/18 13:56:30    247s] eee: pegSigSF::1.070000
[07/18 13:56:30    247s] Updating RC grid for preRoute extraction ...
[07/18 13:56:30    247s] Initializing multi-corner capacitance tables ... 
[07/18 13:56:30    247s] Initializing multi-corner resistance tables ...
[07/18 13:56:30    247s] Creating RPSQ from WeeR and WRes ...
[07/18 13:56:30    247s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 13:56:30    247s] eee: l::2 avDens::0.072183 usedTrk::49.373099 availTrk::684.000000 sigTrk::49.373099
[07/18 13:56:30    247s] eee: l::3 avDens::0.079099 usedTrk::56.950936 availTrk::720.000000 sigTrk::56.950936
[07/18 13:56:30    247s] eee: l::4 avDens::0.011579 usedTrk::7.919912 availTrk::684.000000 sigTrk::7.919912
[07/18 13:56:30    247s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 13:56:30    247s] eee: l::6 avDens::0.003593 usedTrk::0.614327 availTrk::171.000000 sigTrk::0.614327
[07/18 13:56:30    247s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:30    247s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:30    247s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:30    247s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 13:56:30    247s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 13:56:30    247s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:30    247s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.058697 aWlH=0.000000 lMod=0 pMax=0.806200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] Creating Lib Analyzer ...
[07/18 13:56:30    247s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[07/18 13:56:30    247s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[07/18 13:56:30    247s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:30    247s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=1764.1M
[07/18 13:56:30    247s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=1764.1M
[07/18 13:56:30    247s] Creating Lib Analyzer, finished. 
[07/18 13:56:30    247s] #optDebug: fT-S <1 2 3 1 0>
[07/18 13:56:30    247s] AAE DB initialization (MEM=1764.13 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/18 13:56:30    247s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/18 13:56:30    247s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/18 13:56:30    247s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1652.5M, totSessionCpu=0:04:08 **
[07/18 13:56:30    247s] *** opt_design -pre_cts ***
[07/18 13:56:30    247s] DRC Margin: user margin 0.0; extra margin 0.2
[07/18 13:56:30    247s] Setup Target Slack: user slack 0; extra slack 0.0
[07/18 13:56:30    247s] Hold Target Slack: user slack 0
[07/18 13:56:30    247s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/18 13:56:30    247s] Type 'man IMPOPT-3195' for more detail.
[07/18 13:56:30    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1764.1M, EPOCH TIME: 1721291190.552705
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:30    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:1764.1M, EPOCH TIME: 1721291190.564615
[07/18 13:56:30    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    247s] Multi-VT timing optimization disabled based on library information.
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:30    247s] Deleting Lib Analyzer.
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:30    247s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:56:30    247s] Summary for sequential cells identification: 
[07/18 13:56:30    247s]   Identified SBFF number: 104
[07/18 13:56:30    247s]   Identified MBFF number: 0
[07/18 13:56:30    247s]   Identified SB Latch number: 0
[07/18 13:56:30    247s]   Identified MB Latch number: 0
[07/18 13:56:30    247s]   Not identified SBFF number: 16
[07/18 13:56:30    247s]   Not identified MBFF number: 0
[07/18 13:56:30    247s]   Not identified SB Latch number: 0
[07/18 13:56:30    247s]   Not identified MB Latch number: 0
[07/18 13:56:30    247s]   Number of sequential cells which are not FFs: 32
[07/18 13:56:30    247s]  Visiting view : wc
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 13:56:30    247s]  Visiting view : bc
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 13:56:30    247s] TLC MultiMap info (StdDelay):
[07/18 13:56:30    247s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:56:30    247s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:56:30    247s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:56:30    247s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:56:30    247s]  Setting StdDelay to: 36.8ps
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] Creating Lib Analyzer ...
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:56:30    247s] Summary for sequential cells identification: 
[07/18 13:56:30    247s]   Identified SBFF number: 104
[07/18 13:56:30    247s]   Identified MBFF number: 0
[07/18 13:56:30    247s]   Identified SB Latch number: 0
[07/18 13:56:30    247s]   Identified MB Latch number: 0
[07/18 13:56:30    247s]   Not identified SBFF number: 16
[07/18 13:56:30    247s]   Not identified MBFF number: 0
[07/18 13:56:30    247s]   Not identified SB Latch number: 0
[07/18 13:56:30    247s]   Not identified MB Latch number: 0
[07/18 13:56:30    247s]   Number of sequential cells which are not FFs: 32
[07/18 13:56:30    247s]  Visiting view : wc
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 13:56:30    247s]  Visiting view : bc
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[07/18 13:56:30    247s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 13:56:30    247s] TLC MultiMap info (StdDelay):
[07/18 13:56:30    247s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:56:30    247s]   : min_delay + min_timing + 1 + rccorners := 13ps
[07/18 13:56:30    247s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:56:30    247s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[07/18 13:56:30    247s]  Setting StdDelay to: 38.8ps
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:56:30    247s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 13:56:30    247s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 13:56:30    247s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 13:56:30    247s] 
[07/18 13:56:30    247s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:30    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=1764.1M
[07/18 13:56:30    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=1764.1M
[07/18 13:56:30    248s] Creating Lib Analyzer, finished. 
[07/18 13:56:30    248s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1764.1M, EPOCH TIME: 1721291190.858220
[07/18 13:56:30    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] All LLGs are deleted
[07/18 13:56:30    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1764.1M, EPOCH TIME: 1721291190.858257
[07/18 13:56:30    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1764.1M, EPOCH TIME: 1721291190.858299
[07/18 13:56:30    248s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1764.1M, EPOCH TIME: 1721291190.858376
[07/18 13:56:30    248s] {MMLU 0 0 137}
[07/18 13:56:30    248s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=1764.1M
[07/18 13:56:30    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=1764.1M
[07/18 13:56:30    248s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      ==================== Layers =====================
[07/18 13:56:30    248s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:30    248s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 13:56:30    248s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:30    248s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 13:56:30    248s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 13:56:30    248s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:30    248s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 13:56:30    248s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 13:56:30    248s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 13:56:30    248s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 13:56:30    248s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 13:56:30    248s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 13:56:30    248s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 13:56:30    248s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 13:56:30    248s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 13:56:30    248s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 13:56:30    248s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 13:56:30    248s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 13:56:30    248s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 13:56:30    248s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 13:56:30    248s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:30    248s] (I)      Started Import and model ( Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:30    248s] (I)      Number of ignored instance 0
[07/18 13:56:30    248s] (I)      Number of inbound cells 0
[07/18 13:56:30    248s] (I)      Number of opened ILM blockages 0
[07/18 13:56:30    248s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/18 13:56:30    248s] (I)      numMoveCells=128, numMacros=0  numPads=37  numMultiRowHeightInsts=0
[07/18 13:56:30    248s] (I)      cell height: 3420, count: 128
[07/18 13:56:30    248s] (I)      Number of nets = 137 ( 0 ignored )
[07/18 13:56:30    248s] (I)      Read rows... (mem=1764.1M)
[07/18 13:56:30    248s] (I)      Done Read rows (cpu=0.000s, mem=1764.1M)
[07/18 13:56:30    248s] (I)      Identified Clock instances: Flop 28, Clock buffer/inverter 0, Gate 0, Logic 0
[07/18 13:56:30    248s] (I)      Read module constraints... (mem=1764.1M)
[07/18 13:56:30    248s] (I)      Done Read module constraints (cpu=0.000s, mem=1764.1M)
[07/18 13:56:30    248s] (I)      == Non-default Options ==
[07/18 13:56:30    248s] (I)      Maximum routing layer                              : 11
[07/18 13:56:30    248s] (I)      Buffering-aware routing                            : true
[07/18 13:56:30    248s] (I)      Spread congestion away from blockages              : true
[07/18 13:56:30    248s] (I)      Number of threads                                  : 1
[07/18 13:56:30    248s] (I)      Overflow penalty cost                              : 10
[07/18 13:56:30    248s] (I)      Punch through distance                             : 696.676000
[07/18 13:56:30    248s] (I)      Source-to-sink ratio                               : 0.300000
[07/18 13:56:30    248s] (I)      Method to set GCell size                           : row
[07/18 13:56:30    248s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 13:56:30    248s] (I)      Use row-based GCell size
[07/18 13:56:30    248s] (I)      Use row-based GCell align
[07/18 13:56:30    248s] (I)      layer 0 area = 80000
[07/18 13:56:30    248s] (I)      layer 1 area = 80000
[07/18 13:56:30    248s] (I)      layer 2 area = 80000
[07/18 13:56:30    248s] (I)      layer 3 area = 80000
[07/18 13:56:30    248s] (I)      layer 4 area = 80000
[07/18 13:56:30    248s] (I)      layer 5 area = 80000
[07/18 13:56:30    248s] (I)      layer 6 area = 80000
[07/18 13:56:30    248s] (I)      layer 7 area = 80000
[07/18 13:56:30    248s] (I)      layer 8 area = 80000
[07/18 13:56:30    248s] (I)      layer 9 area = 400000
[07/18 13:56:30    248s] (I)      layer 10 area = 400000
[07/18 13:56:30    248s] (I)      GCell unit size   : 3420
[07/18 13:56:30    248s] (I)      GCell multiplier  : 1
[07/18 13:56:30    248s] (I)      GCell row height  : 3420
[07/18 13:56:30    248s] (I)      Actual row height : 3420
[07/18 13:56:30    248s] (I)      GCell align ref   : 11200 11020
[07/18 13:56:30    248s] [NR-eGR] Track table information for default rule: 
[07/18 13:56:30    248s] [NR-eGR] Metal1 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal2 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal3 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal4 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal5 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal6 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal7 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal8 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal9 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal10 has single uniform track structure
[07/18 13:56:30    248s] [NR-eGR] Metal11 has single uniform track structure
[07/18 13:56:30    248s] (I)      ==================== Default via =====================
[07/18 13:56:30    248s] (I)      +----+------------------+----------------------------+
[07/18 13:56:30    248s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 13:56:30    248s] (I)      +----+------------------+----------------------------+
[07/18 13:56:30    248s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 13:56:30    248s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 13:56:30    248s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 13:56:30    248s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 13:56:30    248s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 13:56:30    248s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 13:56:30    248s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 13:56:30    248s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 13:56:30    248s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 13:56:30    248s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 13:56:30    248s] (I)      +----+------------------+----------------------------+
[07/18 13:56:30    248s] [NR-eGR] Read 2396 PG shapes
[07/18 13:56:30    248s] [NR-eGR] Read 0 clock shapes
[07/18 13:56:30    248s] [NR-eGR] Read 0 other shapes
[07/18 13:56:30    248s] [NR-eGR] #Routing Blockages  : 0
[07/18 13:56:30    248s] [NR-eGR] #Instance Blockages : 0
[07/18 13:56:30    248s] [NR-eGR] #PG Blockages       : 2396
[07/18 13:56:30    248s] [NR-eGR] #Halo Blockages     : 0
[07/18 13:56:30    248s] [NR-eGR] #Boundary Blockages : 0
[07/18 13:56:30    248s] [NR-eGR] #Clock Blockages    : 0
[07/18 13:56:30    248s] [NR-eGR] #Other Blockages    : 0
[07/18 13:56:30    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 13:56:30    248s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 13:56:30    248s] [NR-eGR] Read 137 nets ( ignored 0 )
[07/18 13:56:30    248s] (I)      early_global_route_priority property id does not exist.
[07/18 13:56:30    248s] (I)      Read Num Blocks=2396  Num Prerouted Wires=0  Num CS=0
[07/18 13:56:30    248s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 13:56:30    248s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 13:56:30    248s] (I)      Number of ignored nets                =      0
[07/18 13:56:30    248s] (I)      Number of connected nets              =      0
[07/18 13:56:30    248s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 13:56:30    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 13:56:30    248s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 13:56:30    248s] (I)      Constructing bin map
[07/18 13:56:30    248s] (I)      Initialize bin information with width=6840 height=6840
[07/18 13:56:30    248s] (I)      Done constructing bin map
[07/18 13:56:30    248s] (I)      Ndr track 0 does not exist
[07/18 13:56:30    248s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/18 13:56:30    248s] (I)      ---------------------Grid Graph Info--------------------
[07/18 13:56:30    248s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 13:56:30    248s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 13:56:30    248s] (I)      Site width          :   400  (dbu)
[07/18 13:56:30    248s] (I)      Row height          :  3420  (dbu)
[07/18 13:56:30    248s] (I)      GCell row height    :  3420  (dbu)
[07/18 13:56:30    248s] (I)      GCell width         :  3420  (dbu)
[07/18 13:56:30    248s] (I)      GCell height        :  3420  (dbu)
[07/18 13:56:30    248s] (I)      Grid                :    25    23    11
[07/18 13:56:30    248s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 13:56:30    248s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 13:56:30    248s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 13:56:30    248s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 13:56:30    248s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 13:56:30    248s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 13:56:30    248s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 13:56:30    248s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 13:56:30    248s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 13:56:30    248s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 13:56:30    248s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 13:56:30    248s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 13:56:30    248s] (I)      --------------------------------------------------------
[07/18 13:56:30    248s] 
[07/18 13:56:30    248s] [NR-eGR] ============ Routing rule table ============
[07/18 13:56:30    248s] [NR-eGR] Rule id: 0  Nets: 137
[07/18 13:56:30    248s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 13:56:30    248s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 13:56:30    248s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 13:56:30    248s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:30    248s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:30    248s] [NR-eGR] ========================================
[07/18 13:56:30    248s] [NR-eGR] 
[07/18 13:56:30    248s] (I)      =============== Blocked Tracks ===============
[07/18 13:56:30    248s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:30    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 13:56:30    248s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:30    248s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 13:56:30    248s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 13:56:30    248s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 13:56:30    248s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 13:56:30    248s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 13:56:30    248s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 13:56:30    248s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 13:56:30    248s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 13:56:30    248s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 13:56:30    248s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 13:56:30    248s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 13:56:30    248s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:30    248s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      Reset routing kernel
[07/18 13:56:30    248s] (I)      Started Global Routing ( Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      totalPins=500  totalGlobalPin=461 (92.20%)
[07/18 13:56:30    248s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 13:56:30    248s] (I)      #blocked areas for congestion spreading : 0
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] (I)      ============  Phase 1a Route ============
[07/18 13:56:30    248s] [NR-eGR] Layer group 1: route 137 net(s) in layer range [2, 11]
[07/18 13:56:30    248s] (I)      Usage: 1017 = (530 H, 487 V) = (2.51% H, 2.49% V) = (9.063e+02um H, 8.328e+02um V)
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] (I)      ============  Phase 1b Route ============
[07/18 13:56:30    248s] (I)      Usage: 1017 = (530 H, 487 V) = (2.51% H, 2.49% V) = (9.063e+02um H, 8.328e+02um V)
[07/18 13:56:30    248s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.739070e+03um
[07/18 13:56:30    248s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 13:56:30    248s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] (I)      ============  Phase 1c Route ============
[07/18 13:56:30    248s] (I)      Usage: 1017 = (530 H, 487 V) = (2.51% H, 2.49% V) = (9.063e+02um H, 8.328e+02um V)
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] (I)      ============  Phase 1d Route ============
[07/18 13:56:30    248s] (I)      Usage: 1017 = (530 H, 487 V) = (2.51% H, 2.49% V) = (9.063e+02um H, 8.328e+02um V)
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] (I)      ============  Phase 1e Route ============
[07/18 13:56:30    248s] (I)      Usage: 1017 = (530 H, 487 V) = (2.51% H, 2.49% V) = (9.063e+02um H, 8.328e+02um V)
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] (I)      ============  Phase 1l Route ============
[07/18 13:56:30    248s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.739070e+03um
[07/18 13:56:30    248s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 13:56:30    248s] (I)      Layer  2:       4370       576         0           0        4702    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  3:       4669       534         0           0        4968    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  4:       4370        65         0           0        4702    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  6:       4370         4         0           0        4702    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 13:56:30    248s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 13:56:30    248s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 13:56:30    248s] (I)      Total:         39129      1179         0         414       42132    ( 0.97%) 
[07/18 13:56:30    248s] (I)      
[07/18 13:56:30    248s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 13:56:30    248s] [NR-eGR]                        OverCon            
[07/18 13:56:30    248s] [NR-eGR]                         #Gcell     %Gcell
[07/18 13:56:30    248s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 13:56:30    248s] [NR-eGR] ----------------------------------------------
[07/18 13:56:30    248s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR] ----------------------------------------------
[07/18 13:56:30    248s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 13:56:30    248s] [NR-eGR] 
[07/18 13:56:30    248s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 13:56:30    248s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 13:56:30    248s] (I)      ============= Track Assignment ============
[07/18 13:56:30    248s] (I)      Started Track Assignment (1T) ( Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 13:56:30    248s] (I)      Run Multi-thread track assignment
[07/18 13:56:30    248s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      Started Export ( Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] [NR-eGR]                  Length (um)  Vias 
[07/18 13:56:30    248s] [NR-eGR] -----------------------------------
[07/18 13:56:30    248s] [NR-eGR]  Metal1   (1H)             0   463 
[07/18 13:56:30    248s] [NR-eGR]  Metal2   (2V)           775   748 
[07/18 13:56:30    248s] [NR-eGR]  Metal3   (3H)           948    65 
[07/18 13:56:30    248s] [NR-eGR]  Metal4   (4V)           115     2 
[07/18 13:56:30    248s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 13:56:30    248s] [NR-eGR]  Metal6   (6V)             7     0 
[07/18 13:56:30    248s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 13:56:30    248s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 13:56:30    248s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 13:56:30    248s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 13:56:30    248s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 13:56:30    248s] [NR-eGR] -----------------------------------
[07/18 13:56:30    248s] [NR-eGR]           Total         1846  1280 
[07/18 13:56:30    248s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:30    248s] [NR-eGR] Total half perimeter of net bounding box: 1430um
[07/18 13:56:30    248s] [NR-eGR] Total length: 1846um, number of vias: 1280
[07/18 13:56:30    248s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:30    248s] [NR-eGR] Total eGR-routed clock nets wire length: 129um, number of vias: 85
[07/18 13:56:30    248s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:30    248s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.08 sec, Curr Mem: 1764.13 MB )
[07/18 13:56:30    248s] (I)      ===================================== Runtime Summary ======================================
[07/18 13:56:30    248s] (I)       Step                                             %     Start    Finish      Real       CPU 
[07/18 13:56:30    248s] (I)      --------------------------------------------------------------------------------------------
[07/18 13:56:30    248s] (I)       Early Global Route kernel                  100.00%  1.27 sec  1.36 sec  0.08 sec  0.03 sec 
[07/18 13:56:30    248s] (I)       +-Import and model                          39.15%  1.28 sec  1.31 sec  0.03 sec  0.01 sec 
[07/18 13:56:30    248s] (I)       | +-Create place DB                          0.39%  1.28 sec  1.28 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Import place data                      0.36%  1.28 sec  1.28 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read instances and placement         0.11%  1.28 sec  1.28 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read nets                            0.13%  1.28 sec  1.28 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Create route DB                         33.07%  1.28 sec  1.30 sec  0.03 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Import route data (1T)                32.91%  1.28 sec  1.30 sec  0.03 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read blockages ( Layer 2-11 )       11.64%  1.29 sec  1.30 sec  0.01 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read routing blockages             0.00%  1.29 sec  1.29 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read instance blockages            0.02%  1.29 sec  1.29 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read PG blockages                  1.48%  1.29 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read clock blockages               1.08%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read other blockages               1.17%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read halo blockages                0.00%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Read boundary cut boxes            0.00%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read blackboxes                      0.01%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read prerouted                       0.02%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read unlegalized nets                0.01%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Read nets                            0.04%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Set up via pillars                   0.00%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Initialize 3D grid graph             0.02%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Model blockage capacity              0.34%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Initialize 3D capacity             0.29%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Read aux data                            0.04%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Others data preparation                  0.01%  1.30 sec  1.30 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Create route kernel                      5.46%  1.30 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       +-Global Routing                            46.25%  1.31 sec  1.35 sec  0.04 sec  0.01 sec 
[07/18 13:56:30    248s] (I)       | +-Initialization                           0.04%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Net group 1                              5.45%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Generate topology                      0.41%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Phase 1a                               0.41%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Pattern routing (1T)                 0.32%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Add via demand to 2D                 0.03%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Phase 1b                               0.02%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Phase 1c                               0.01%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Phase 1d                               0.01%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Phase 1e                               0.06%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Route legalization                   0.03%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | | +-Legalize Reach Aware Violations    0.00%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Phase 1l                               4.25%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | | +-Layer assignment (1T)                4.19%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Clean cong LA                            0.00%  1.31 sec  1.31 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       +-Export 3D cong map                         0.77%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Export 2D cong map                       0.12%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       +-Extract Global 3D Wires                    0.11%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       +-Track Assignment (1T)                      5.44%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Initialization                           0.09%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Track Assignment Kernel                  4.79%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Free Memory                              0.00%  1.35 sec  1.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       +-Export                                     4.26%  1.35 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Export DB wires                          1.91%  1.35 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Export all nets                        1.24%  1.35 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | | +-Set wire vias                          0.28%  1.36 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Report wirelength                        1.22%  1.36 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Update net boxes                         0.57%  1.36 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       | +-Update timing                            0.00%  1.36 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)       +-Postprocess design                         0.53%  1.36 sec  1.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)      ====================== Summary by functions ======================
[07/18 13:56:30    248s] (I)       Lv  Step                                   %      Real       CPU 
[07/18 13:56:30    248s] (I)      ------------------------------------------------------------------
[07/18 13:56:30    248s] (I)        0  Early Global Route kernel        100.00%  0.08 sec  0.03 sec 
[07/18 13:56:30    248s] (I)        1  Global Routing                    46.25%  0.04 sec  0.01 sec 
[07/18 13:56:30    248s] (I)        1  Import and model                  39.15%  0.03 sec  0.01 sec 
[07/18 13:56:30    248s] (I)        1  Track Assignment (1T)              5.44%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        1  Export                             4.26%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        1  Export 3D cong map                 0.77%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        1  Postprocess design                 0.53%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        1  Extract Global 3D Wires            0.11%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Create route DB                   33.07%  0.03 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Create route kernel                5.46%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Net group 1                        5.45%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Track Assignment Kernel            4.79%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Export DB wires                    1.91%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Report wirelength                  1.22%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Update net boxes                   0.57%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Create place DB                    0.39%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Initialization                     0.13%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Export 2D cong map                 0.12%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Read aux data                      0.04%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Others data preparation            0.01%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Import route data (1T)            32.91%  0.03 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Phase 1l                           4.25%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Export all nets                    1.24%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Phase 1a                           0.41%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Generate topology                  0.41%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Import place data                  0.36%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Set wire vias                      0.28%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Phase 1e                           0.06%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        3  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Read blockages ( Layer 2-11 )     11.64%  0.01 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Layer assignment (1T)              4.19%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Model blockage capacity            0.34%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Pattern routing (1T)               0.32%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Read nets                          0.17%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Read instances and placement       0.11%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Add via demand to 2D               0.03%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Route legalization                 0.03%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Read prerouted                     0.02%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        4  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read PG blockages                  1.48%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read other blockages               1.17%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read clock blockages               1.08%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Initialize 3D capacity             0.29%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read instance blockages            0.02%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Legalize Reach Aware Violations    0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read halo blockages                0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[07/18 13:56:30    248s] Extraction called for design 'voting_machine' of instances=128 and nets=143 using extraction engine 'pre_route' .
[07/18 13:56:30    248s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 13:56:30    248s] Type 'man IMPEXT-3530' for more detail.
[07/18 13:56:30    248s] pre_route RC Extraction called for design voting_machine.
[07/18 13:56:30    248s] RC Extraction called in multi-corner(1) mode.
[07/18 13:56:30    248s] RCMode: PreRoute
[07/18 13:56:30    248s]       RC Corner Indexes            0   
[07/18 13:56:30    248s] Capacitance Scaling Factor   : 1.00000 
[07/18 13:56:30    248s] Resistance Scaling Factor    : 1.00000 
[07/18 13:56:30    248s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 13:56:30    248s] Clock Res. Scaling Factor    : 1.00000 
[07/18 13:56:30    248s] Shrink Factor                : 0.90000
[07/18 13:56:30    248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 13:56:30    248s] Using capacitance table file ...
[07/18 13:56:30    248s] 
[07/18 13:56:30    248s] Trim Metal Layers:
[07/18 13:56:30    248s] LayerId::1 widthSet size::4
[07/18 13:56:30    248s] LayerId::2 widthSet size::4
[07/18 13:56:30    248s] LayerId::3 widthSet size::4
[07/18 13:56:30    248s] LayerId::4 widthSet size::4
[07/18 13:56:30    248s] LayerId::5 widthSet size::4
[07/18 13:56:30    248s] LayerId::6 widthSet size::4
[07/18 13:56:30    248s] LayerId::7 widthSet size::5
[07/18 13:56:30    248s] LayerId::8 widthSet size::5
[07/18 13:56:30    248s] LayerId::9 widthSet size::5
[07/18 13:56:30    248s] LayerId::10 widthSet size::4
[07/18 13:56:30    248s] LayerId::11 widthSet size::3
[07/18 13:56:30    248s] eee: pegSigSF::1.070000
[07/18 13:56:30    248s] Updating RC grid for preRoute extraction ...
[07/18 13:56:30    248s] Initializing multi-corner capacitance tables ... 
[07/18 13:56:30    248s] Initializing multi-corner resistance tables ...
[07/18 13:56:30    248s] Creating RPSQ from WeeR and WRes ...
[07/18 13:56:30    248s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 13:56:30    248s] eee: l::2 avDens::0.071348 usedTrk::48.801871 availTrk::684.000000 sigTrk::48.801871
[07/18 13:56:30    248s] eee: l::3 avDens::0.080255 usedTrk::57.783362 availTrk::720.000000 sigTrk::57.783362
[07/18 13:56:30    248s] eee: l::4 avDens::0.012948 usedTrk::8.856228 availTrk::684.000000 sigTrk::8.856228
[07/18 13:56:30    248s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 13:56:30    248s] eee: l::6 avDens::0.003593 usedTrk::0.614327 availTrk::171.000000 sigTrk::0.614327
[07/18 13:56:30    248s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:30    248s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:30    248s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:30    248s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 13:56:30    248s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 13:56:30    248s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:30    248s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.066416 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 13:56:30    248s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1764.133M)
[07/18 13:56:30    248s] All LLGs are deleted
[07/18 13:56:30    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1764.1M, EPOCH TIME: 1721291190.982084
[07/18 13:56:30    248s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1764.1M, EPOCH TIME: 1721291190.982245
[07/18 13:56:30    248s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1764.1M, EPOCH TIME: 1721291190.982280
[07/18 13:56:30    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1764.1M, EPOCH TIME: 1721291190.982915
[07/18 13:56:30    248s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:30    248s] Core basic site is CoreSite
[07/18 13:56:30    248s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1764.1M, EPOCH TIME: 1721291190.993758
[07/18 13:56:30    248s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 13:56:30    248s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 13:56:30    248s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1764.1M, EPOCH TIME: 1721291190.993931
[07/18 13:56:30    248s] Fast DP-INIT is on for default
[07/18 13:56:30    248s] Atter site array init, number of instance map data is 0.
[07/18 13:56:30    248s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1764.1M, EPOCH TIME: 1721291190.994441
[07/18 13:56:30    248s] 
[07/18 13:56:30    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:30    248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:1764.1M, EPOCH TIME: 1721291190.994525
[07/18 13:56:30    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:30    248s] Starting delay calculation for Setup views
[07/18 13:56:31    248s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 13:56:31    248s] #################################################################################
[07/18 13:56:31    248s] # Design Stage: PreRoute
[07/18 13:56:31    248s] # Design Name: voting_machine
[07/18 13:56:31    248s] # Design Mode: 90nm
[07/18 13:56:31    248s] # Analysis Mode: MMMC Non-OCV 
[07/18 13:56:31    248s] # Parasitics Mode: No SPEF/RCDB 
[07/18 13:56:31    248s] # Signoff Settings: SI Off 
[07/18 13:56:31    248s] #################################################################################
[07/18 13:56:31    248s] Calculate delays in BcWc mode...
[07/18 13:56:31    248s] Topological Sorting (REAL = 0:00:00.0, MEM = 1777.7M, InitMEM = 1776.7M)
[07/18 13:56:31    248s] Start delay calculation (fullDC) (1 T). (MEM=1777.71)
[07/18 13:56:31    248s] Start AAE Lib Loading. (MEM=1789.23)
[07/18 13:56:31    248s] End AAE Lib Loading. (MEM=1827.38 CPU=0:00:00.0 Real=0:00:00.0)
[07/18 13:56:31    248s] End AAE Lib Interpolated Model. (MEM=1827.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 13:56:31    248s] Total number of fetched objects 137
[07/18 13:56:31    248s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 13:56:31    248s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 13:56:31    248s] End delay calculation. (MEM=1914.84 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 13:56:31    248s] End delay calculation (fullDC). (MEM=1914.84 CPU=0:00:00.1 REAL=0:00:00.0)
[07/18 13:56:31    248s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1914.8M) ***
[07/18 13:56:31    248s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:04:08 mem=1906.8M)
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] ------------------------------------------------------------------
[07/18 13:56:31    248s]              Initial Summary
[07/18 13:56:31    248s] ------------------------------------------------------------------
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Setup views included:
[07/18 13:56:31    248s]  wc 
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] +--------------------+---------+
[07/18 13:56:31    248s] |     Setup mode     |   all   |
[07/18 13:56:31    248s] +--------------------+---------+
[07/18 13:56:31    248s] |           WNS (ns):|  8.107  |
[07/18 13:56:31    248s] |           TNS (ns):|  0.000  |
[07/18 13:56:31    248s] |    Violating Paths:|    0    |
[07/18 13:56:31    248s] |          All Paths:|   84    |
[07/18 13:56:31    248s] +--------------------+---------+
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] +----------------+-------------------------------+------------------+
[07/18 13:56:31    248s] |                |              Real             |       Total      |
[07/18 13:56:31    248s] |    DRVs        +------------------+------------+------------------|
[07/18 13:56:31    248s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/18 13:56:31    248s] +----------------+------------------+------------+------------------+
[07/18 13:56:31    248s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/18 13:56:31    248s] |   max_tran     |      3 (40)      |   -0.418   |      3 (40)      |
[07/18 13:56:31    248s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/18 13:56:31    248s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/18 13:56:31    248s] +----------------+------------------+------------+------------------+
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1922.1M, EPOCH TIME: 1721291191.120057
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:31    248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:1922.1M, EPOCH TIME: 1721291191.131629
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] Density: 39.976%
[07/18 13:56:31    248s] ------------------------------------------------------------------
[07/18 13:56:31    248s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1702.3M, totSessionCpu=0:04:08 **
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] =============================================================================================
[07/18 13:56:31    248s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[07/18 13:56:31    248s] =============================================================================================
[07/18 13:56:31    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.0 % )     0:00:00.2 /  0:00:00.1    0.9
[07/18 13:56:31    248s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  58.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/18 13:56:31    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.0    0.3
[07/18 13:56:31    248s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[07/18 13:56:31    248s] [ TimingUpdate           ]      1   0:00:00.0  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 13:56:31    248s] [ FullDelayCalc          ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.8
[07/18 13:56:31    248s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:04:08.2/0:17:28.7 (0.2), mem = 1878.1M
[07/18 13:56:31    248s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/18 13:56:31    248s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:31    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=1878.1M
[07/18 13:56:31    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:1878.1M, EPOCH TIME: 1721291191.134933
[07/18 13:56:31    248s] Processing tracks to init pin-track alignment.
[07/18 13:56:31    248s] z: 2, totalTracks: 1
[07/18 13:56:31    248s] z: 4, totalTracks: 1
[07/18 13:56:31    248s] z: 6, totalTracks: 1
[07/18 13:56:31    248s] z: 8, totalTracks: 1
[07/18 13:56:31    248s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:31    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1878.1M, EPOCH TIME: 1721291191.136432
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:31    248s] OPERPROF:     Starting CMU at level 3, MEM:1878.1M, EPOCH TIME: 1721291191.147912
[07/18 13:56:31    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1878.1M, EPOCH TIME: 1721291191.148039
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:31    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1878.1M, EPOCH TIME: 1721291191.148085
[07/18 13:56:31    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1878.1M, EPOCH TIME: 1721291191.148096
[07/18 13:56:31    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1878.1M, EPOCH TIME: 1721291191.148108
[07/18 13:56:31    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1878.1MB).
[07/18 13:56:31    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:1878.1M, EPOCH TIME: 1721291191.148140
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Initialization: 128
[07/18 13:56:31    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=1878.1M
[07/18 13:56:31    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1878.1M, EPOCH TIME: 1721291191.148368
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1878.1M, EPOCH TIME: 1721291191.149246
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Destruction: 128
[07/18 13:56:31    248s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:31    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=1878.1M
[07/18 13:56:31    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:1878.1M, EPOCH TIME: 1721291191.149446
[07/18 13:56:31    248s] Processing tracks to init pin-track alignment.
[07/18 13:56:31    248s] z: 2, totalTracks: 1
[07/18 13:56:31    248s] z: 4, totalTracks: 1
[07/18 13:56:31    248s] z: 6, totalTracks: 1
[07/18 13:56:31    248s] z: 8, totalTracks: 1
[07/18 13:56:31    248s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:31    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1878.1M, EPOCH TIME: 1721291191.150834
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:31    248s] OPERPROF:     Starting CMU at level 3, MEM:1878.1M, EPOCH TIME: 1721291191.162516
[07/18 13:56:31    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1878.1M, EPOCH TIME: 1721291191.162658
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:31    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1878.1M, EPOCH TIME: 1721291191.162711
[07/18 13:56:31    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1878.1M, EPOCH TIME: 1721291191.162722
[07/18 13:56:31    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1878.1M, EPOCH TIME: 1721291191.162737
[07/18 13:56:31    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1878.1MB).
[07/18 13:56:31    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:1878.1M, EPOCH TIME: 1721291191.162770
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Initialization: 128
[07/18 13:56:31    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=1878.1M
[07/18 13:56:31    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1878.1M, EPOCH TIME: 1721291191.162935
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1878.1M, EPOCH TIME: 1721291191.163800
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Destruction: 128
[07/18 13:56:31    248s] *** Starting optimizing excluded clock nets MEM= 1878.1M) ***
[07/18 13:56:31    248s] *info: No excluded clock nets to be optimized.
[07/18 13:56:31    248s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1878.1M) ***
[07/18 13:56:31    248s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/18 13:56:31    248s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/18 13:56:31    248s] Begin: GigaOpt Route Type Constraints Refinement
[07/18 13:56:31    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.1
[07/18 13:56:31    248s] ### Creating RouteCongInterface, started
[07/18 13:56:31    248s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:08.3/0:17:28.8 (0.2), mem = 1878.1M
[07/18 13:56:31    248s] ### Creating TopoMgr, started
[07/18 13:56:31    248s] ### Creating TopoMgr, finished
[07/18 13:56:31    248s] #optDebug: Start CG creation (mem=1878.1M)
[07/18 13:56:31    248s]  ...initializing CG  maxDriveDist 398.576000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.857500 
[07/18 13:56:31    248s] (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgPrt (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgEgp (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgPbk (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgNrb(cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgObs (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgCon (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgPdm (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2075.0M)
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] #optDebug: {0, 1.000}
[07/18 13:56:31    248s] ### Creating RouteCongInterface, finished
[07/18 13:56:31    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.1
[07/18 13:56:31    248s] Updated routing constraints on 0 nets.
[07/18 13:56:31    248s] Bottom Preferred Layer:
[07/18 13:56:31    248s]     None
[07/18 13:56:31    248s] Via Pillar Rule:
[07/18 13:56:31    248s]     None
[07/18 13:56:31    248s] Finished writing unified metrics of routing constraints.
[07/18 13:56:31    248s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:04:08.3/0:17:28.8 (0.2), mem = 2075.0M
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] =============================================================================================
[07/18 13:56:31    248s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[07/18 13:56:31    248s] =============================================================================================
[07/18 13:56:31    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  99.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 13:56:31    248s] [ MISC                   ]          0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] End: GigaOpt Route Type Constraints Refinement
[07/18 13:56:31    248s] The useful skew maximum allowed delay is: 0.3
[07/18 13:56:31    248s] Deleting Lib Analyzer.
[07/18 13:56:31    248s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:08.3/0:17:28.8 (0.2), mem = 2075.0M
[07/18 13:56:31    248s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:31    248s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2075.0M
[07/18 13:56:31    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2075.0M
[07/18 13:56:31    248s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/18 13:56:31    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.2
[07/18 13:56:31    248s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:31    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=2075.0M
[07/18 13:56:31    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2075.0M, EPOCH TIME: 1721291191.255713
[07/18 13:56:31    248s] Processing tracks to init pin-track alignment.
[07/18 13:56:31    248s] z: 2, totalTracks: 1
[07/18 13:56:31    248s] z: 4, totalTracks: 1
[07/18 13:56:31    248s] z: 6, totalTracks: 1
[07/18 13:56:31    248s] z: 8, totalTracks: 1
[07/18 13:56:31    248s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:31    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2075.0M, EPOCH TIME: 1721291191.257229
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:31    248s] OPERPROF:     Starting CMU at level 3, MEM:2075.0M, EPOCH TIME: 1721291191.268505
[07/18 13:56:31    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2075.0M, EPOCH TIME: 1721291191.268647
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:31    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2075.0M, EPOCH TIME: 1721291191.268689
[07/18 13:56:31    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2075.0M, EPOCH TIME: 1721291191.268700
[07/18 13:56:31    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2075.0M, EPOCH TIME: 1721291191.268712
[07/18 13:56:31    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2075.0MB).
[07/18 13:56:31    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2075.0M, EPOCH TIME: 1721291191.268741
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Initialization: 128
[07/18 13:56:31    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=2075.0M
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Footprint cell information for calculating maxBufDist
[07/18 13:56:31    248s] *info: There are 10 candidate Buffer cells
[07/18 13:56:31    248s] *info: There are 12 candidate Inverter cells
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] #optDebug: Start CG creation (mem=2075.0M)
[07/18 13:56:31    248s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[07/18 13:56:31    248s] (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgPrt (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgEgp (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgPbk (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgNrb(cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgObs (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgCon (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s]  ...processing cgPdm (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2075.0M)
[07/18 13:56:31    248s] ### Creating RouteCongInterface, started
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Creating Lib Analyzer ...
[07/18 13:56:31    248s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 13:56:31    248s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 13:56:31    248s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:31    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=2091.0M
[07/18 13:56:31    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=2091.0M
[07/18 13:56:31    248s] Creating Lib Analyzer, finished. 
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] #optDebug: {0, 1.000}
[07/18 13:56:31    248s] ### Creating RouteCongInterface, finished
[07/18 13:56:31    248s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:31    248s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2110.1M, EPOCH TIME: 1721291191.745791
[07/18 13:56:31    248s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2110.1M, EPOCH TIME: 1721291191.745836
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Netlist preparation processing... 
[07/18 13:56:31    248s] Removed 0 instance
[07/18 13:56:31    248s] *info: Marking 0 isolation instances dont touch
[07/18 13:56:31    248s] *info: Marking 0 level shifter instances dont touch
[07/18 13:56:31    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2091.0M, EPOCH TIME: 1721291191.747512
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:128).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1998.0M, EPOCH TIME: 1721291191.749082
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Destruction: 128
[07/18 13:56:31    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.2
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] =============================================================================================
[07/18 13:56:31    248s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[07/18 13:56:31    248s] =============================================================================================
[07/18 13:56:31    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:04:08.8/0:17:29.4 (0.2), mem = 1998.0M
[07/18 13:56:31    248s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  50.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:31    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/18 13:56:31    248s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:31    248s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  33.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/18 13:56:31    248s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:31    248s] [ MISC                   ]          0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s]  SimplifyNetlist #1 TOTAL           0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/18 13:56:31    248s] ---------------------------------------------------------------------------------------------
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Deleting Lib Analyzer.
[07/18 13:56:31    248s] Begin: GigaOpt high fanout net optimization
[07/18 13:56:31    248s] GigaOpt HFN: use maxLocalDensity 1.2
[07/18 13:56:31    248s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/18 13:56:31    248s] GigaOpt HFN: use maxLocalDensity 1.2
[07/18 13:56:31    248s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/18 13:56:31    248s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:08.9/0:17:29.4 (0.2), mem = 1998.0M
[07/18 13:56:31    248s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:31    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.3
[07/18 13:56:31    248s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:31    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=1998.0M
[07/18 13:56:31    248s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 13:56:31    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.0M, EPOCH TIME: 1721291191.756759
[07/18 13:56:31    248s] Processing tracks to init pin-track alignment.
[07/18 13:56:31    248s] z: 2, totalTracks: 1
[07/18 13:56:31    248s] z: 4, totalTracks: 1
[07/18 13:56:31    248s] z: 6, totalTracks: 1
[07/18 13:56:31    248s] z: 8, totalTracks: 1
[07/18 13:56:31    248s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:31    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1998.0M, EPOCH TIME: 1721291191.758351
[07/18 13:56:31    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:31    248s] OPERPROF:     Starting CMU at level 3, MEM:1998.0M, EPOCH TIME: 1721291191.769736
[07/18 13:56:31    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1998.0M, EPOCH TIME: 1721291191.769888
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:31    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1998.0M, EPOCH TIME: 1721291191.769935
[07/18 13:56:31    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1998.0M, EPOCH TIME: 1721291191.769950
[07/18 13:56:31    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1998.0M, EPOCH TIME: 1721291191.769963
[07/18 13:56:31    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1998.0MB).
[07/18 13:56:31    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:1998.0M, EPOCH TIME: 1721291191.769996
[07/18 13:56:31    248s] TotalInstCnt at PhyDesignMc Initialization: 128
[07/18 13:56:31    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=1998.0M
[07/18 13:56:31    248s] ### Creating RouteCongInterface, started
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] Creating Lib Analyzer ...
[07/18 13:56:31    248s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 13:56:31    248s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 13:56:31    248s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 13:56:31    248s] 
[07/18 13:56:31    248s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:32    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:09 mem=1998.0M
[07/18 13:56:32    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:09 mem=1998.0M
[07/18 13:56:32    249s] Creating Lib Analyzer, finished. 
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug: {0, 1.000}
[07/18 13:56:32    249s] ### Creating RouteCongInterface, finished
[07/18 13:56:32    249s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:32    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 13:56:32    249s] Total-nets :: 137, Stn-nets :: 0, ratio :: 0 %, Total-len 1846.25, Stn-len 0
[07/18 13:56:32    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2036.1M, EPOCH TIME: 1721291192.081672
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1998.1M, EPOCH TIME: 1721291192.082840
[07/18 13:56:32    249s] TotalInstCnt at PhyDesignMc Destruction: 128
[07/18 13:56:32    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.3
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] *** DrvOpt #1 [finish] (place_opt_design #1) : [07/18 13:56:32    249s] =============================================================================================
[07/18 13:56:32    249s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:09.2/0:17:29.7 (0.2), mem = 1998.1M
[07/18 13:56:32    249s] =============================================================================================
[07/18 13:56:32    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  81.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:32    249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/18 13:56:32    249s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:32    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ MISC                   ]          0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.1    1.1
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/18 13:56:32    249s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/18 13:56:32    249s] End: GigaOpt high fanout net optimization
[07/18 13:56:32    249s] Begin: GigaOpt DRV Optimization
[07/18 13:56:32    249s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/18 13:56:32    249s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/18 13:56:32    249s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.2/0:17:29.7 (0.2), mem = 1998.1M
[07/18 13:56:32    249s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:32    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.4
[07/18 13:56:32    249s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:32    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=1998.1M
[07/18 13:56:32    249s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 13:56:32    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.1M, EPOCH TIME: 1721291192.084980
[07/18 13:56:32    249s] Processing tracks to init pin-track alignment.
[07/18 13:56:32    249s] z: 2, totalTracks: 1
[07/18 13:56:32    249s] z: 4, totalTracks: 1
[07/18 13:56:32    249s] z: 6, totalTracks: 1
[07/18 13:56:32    249s] z: 8, totalTracks: 1
[07/18 13:56:32    249s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:32    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1998.1M, EPOCH TIME: 1721291192.086516
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:32    249s] OPERPROF:     Starting CMU at level 3, MEM:1998.1M, EPOCH TIME: 1721291192.098065
[07/18 13:56:32    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1998.1M, EPOCH TIME: 1721291192.098205
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:32    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1998.1M, EPOCH TIME: 1721291192.098249
[07/18 13:56:32    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1998.1M, EPOCH TIME: 1721291192.098260
[07/18 13:56:32    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1998.1M, EPOCH TIME: 1721291192.098272
[07/18 13:56:32    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1998.1MB).
[07/18 13:56:32    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:1998.1M, EPOCH TIME: 1721291192.098305
[07/18 13:56:32    249s] TotalInstCnt at PhyDesignMc Initialization: 128
[07/18 13:56:32    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=1998.1M
[07/18 13:56:32    249s] ### Creating RouteCongInterface, started
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug: {0, 1.000}
[07/18 13:56:32    249s] ### Creating RouteCongInterface, finished
[07/18 13:56:32    249s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:32    249s] [GPS-DRV] Optimizer parameters ============================= 
[07/18 13:56:32    249s] [GPS-DRV] maxDensity (design): 0.95
[07/18 13:56:32    249s] [GPS-DRV] maxLocalDensity: 1.2
[07/18 13:56:32    249s] [GPS-DRV] All active and enabled setup views
[07/18 13:56:32    249s] [GPS-DRV]     wc
[07/18 13:56:32    249s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/18 13:56:32    249s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/18 13:56:32    249s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/18 13:56:32    249s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/18 13:56:32    249s] [GPS-DRV] timing-driven DRV settings
[07/18 13:56:32    249s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[07/18 13:56:32    249s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2055.4M, EPOCH TIME: 1721291192.146296
[07/18 13:56:32    249s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2055.4M, EPOCH TIME: 1721291192.146330
[07/18 13:56:32    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:32    249s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/18 13:56:32    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:32    249s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/18 13:56:32    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:32    249s] Info: violation cost 84.017410 (cap = 0.000000, tran = 84.017410, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 13:56:32    249s] |     3|    40|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     8.11|     0.00|       0|       0|       0| 39.98%|          |         |
[07/18 13:56:32    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 13:56:32    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 13:56:32    249s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.11|     0.00|       0|       2|       2| 40.34%| 0:00:00.0|  2089.0M|
[07/18 13:56:32    249s] Finished writing unified metrics of routing constraints.
[07/18 13:56:32    249s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.11|     0.00|       0|       0|       0| 40.34%| 0:00:00.0|  2089.0M|
[07/18 13:56:32    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:32    249s] Bottom Preferred Layer:
[07/18 13:56:32    249s]     None
[07/18 13:56:32    249s] Via Pillar Rule:
[07/18 13:56:32    249s]     None
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2089.0M) ***
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Total-nets :: 139, Stn-nets :: 0, ratio :: 0 %, Total-len 1846.25, Stn-len 0
[07/18 13:56:32    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2069.9M, EPOCH TIME: 1721291192.179443
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2008.9M, EPOCH TIME: 1721291192.180704
[07/18 13:56:32    249s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 13:56:32    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.4
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] =============================================================================================
[07/18 13:56:32    249s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.15-s110_1
[07/18 13:56:32    249s] =============================================================================================
[07/18 13:56:32    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  14.3 % )     0:00:00.0 /  0:00:00.0    0.7
[07/18 13:56:32    249s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:32    249s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:32    249s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ OptEval                ]      2   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ OptCommit              ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 13:56:32    249s] [ IncrDelayCalc          ]      8   0:00:00.0  (  18.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 13:56:32    249s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ MISC                   ]          0:00:00.0  (  51.6 % )     0:00:00.0 /  0:00:00.1    1.0
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 13:56:32    249s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:09.3/0:17:29.8 (0.2), mem = 2008.9M
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] End: GigaOpt DRV Optimization
[07/18 13:56:32    249s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/18 13:56:32    249s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/18 13:56:32    249s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1810.9M, totSessionCpu=0:04:09 **
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Active setup views:
[07/18 13:56:32    249s]  wc
[07/18 13:56:32    249s]   Dominating endpoints: 0
[07/18 13:56:32    249s]   Dominating TNS: -0.000
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/18 13:56:32    249s] Deleting Lib Analyzer.
[07/18 13:56:32    249s] Begin: GigaOpt Global Optimization
[07/18 13:56:32    249s] *info: use new DP (enabled)
[07/18 13:56:32    249s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/18 13:56:32    249s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/18 13:56:32    249s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:32    249s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.3/0:17:29.8 (0.2), mem = 2047.1M
[07/18 13:56:32    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.5
[07/18 13:56:32    249s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:32    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=2047.1M
[07/18 13:56:32    249s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 13:56:32    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.1M, EPOCH TIME: 1721291192.190894
[07/18 13:56:32    249s] Processing tracks to init pin-track alignment.
[07/18 13:56:32    249s] z: 2, totalTracks: 1
[07/18 13:56:32    249s] z: 4, totalTracks: 1
[07/18 13:56:32    249s] z: 6, totalTracks: 1
[07/18 13:56:32    249s] z: 8, totalTracks: 1
[07/18 13:56:32    249s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:32    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.1M, EPOCH TIME: 1721291192.192409
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:32    249s] OPERPROF:     Starting CMU at level 3, MEM:2047.1M, EPOCH TIME: 1721291192.203878
[07/18 13:56:32    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1721291192.204083
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:32    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2047.1M, EPOCH TIME: 1721291192.204135
[07/18 13:56:32    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2047.1M, EPOCH TIME: 1721291192.204145
[07/18 13:56:32    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2047.1M, EPOCH TIME: 1721291192.204157
[07/18 13:56:32    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2047.1MB).
[07/18 13:56:32    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2047.1M, EPOCH TIME: 1721291192.204186
[07/18 13:56:32    249s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 13:56:32    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:09 mem=2047.1M
[07/18 13:56:32    249s] ### Creating RouteCongInterface, started
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Creating Lib Analyzer ...
[07/18 13:56:32    249s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 13:56:32    249s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 13:56:32    249s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:32    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:10 mem=2047.1M
[07/18 13:56:32    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:10 mem=2047.1M
[07/18 13:56:32    249s] Creating Lib Analyzer, finished. 
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug: {0, 1.000}
[07/18 13:56:32    249s] ### Creating RouteCongInterface, finished
[07/18 13:56:32    249s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:32    249s] *info: 1 clock net excluded
[07/18 13:56:32    249s] *info: 4 no-driver nets excluded.
[07/18 13:56:32    249s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2085.2M, EPOCH TIME: 1721291192.527749
[07/18 13:56:32    249s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2085.2M, EPOCH TIME: 1721291192.527798
[07/18 13:56:32    249s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/18 13:56:32    249s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[07/18 13:56:32    249s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[07/18 13:56:32    249s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[07/18 13:56:32    249s] |   0.000|   0.000|   40.34%|   0:00:00.0| 2085.2M|        wc|       NA| NA                   |
[07/18 13:56:32    249s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2085.2M) ***
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2085.2M) ***
[07/18 13:56:32    249s] Finished writing unified metrics of routing constraints.
[07/18 13:56:32    249s] Bottom Preferred Layer:
[07/18 13:56:32    249s]     None
[07/18 13:56:32    249s] Via Pillar Rule:
[07/18 13:56:32    249s]     None
[07/18 13:56:32    249s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/18 13:56:32    249s] Total-nets :: 139, Stn-nets :: 0, ratio :: 0 %, Total-len 1846.25, Stn-len 0
[07/18 13:56:32    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2066.1M, EPOCH TIME: 1721291192.569517
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2012.1M, EPOCH TIME: 1721291192.570957
[07/18 13:56:32    249s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 13:56:32    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.5
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] =============================================================================================
[07/18 13:56:32    249s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[07/18 13:56:32    249s] =============================================================================================
[07/18 13:56:32    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  66.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:32    249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:04:09.7/0:17:30.2 (0.2), mem = 2012.1M
[07/18 13:56:32    249s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/18 13:56:32    249s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.1
[07/18 13:56:32    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    249s] [ TransformInit          ]      1   0:00:00.1  (  17.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 13:56:32    249s] [ MISC                   ]          0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.0    1.2
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 13:56:32    249s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] End: GigaOpt Global Optimization
[07/18 13:56:32    249s] *** Timing Is met
[07/18 13:56:32    249s] *** Check timing (0:00:00.0)
[07/18 13:56:32    249s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/18 13:56:32    249s] Deleting Lib Analyzer.
[07/18 13:56:32    249s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/18 13:56:32    249s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/18 13:56:32    249s] ### Creating LA Mngr. totSessionCpu=0:04:10 mem=2012.1M
[07/18 13:56:32    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:10 mem=2012.1M
[07/18 13:56:32    249s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/18 13:56:32    249s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:32    249s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:32    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:10 mem=2069.4M
[07/18 13:56:32    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:2069.4M, EPOCH TIME: 1721291192.581124
[07/18 13:56:32    249s] Processing tracks to init pin-track alignment.
[07/18 13:56:32    249s] z: 2, totalTracks: 1
[07/18 13:56:32    249s] z: 4, totalTracks: 1
[07/18 13:56:32    249s] z: 6, totalTracks: 1
[07/18 13:56:32    249s] z: 8, totalTracks: 1
[07/18 13:56:32    249s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:32    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2069.4M, EPOCH TIME: 1721291192.582621
[07/18 13:56:32    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:32    249s] OPERPROF:     Starting CMU at level 3, MEM:2069.4M, EPOCH TIME: 1721291192.594232
[07/18 13:56:32    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2069.4M, EPOCH TIME: 1721291192.594365
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:32    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2069.4M, EPOCH TIME: 1721291192.594407
[07/18 13:56:32    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2069.4M, EPOCH TIME: 1721291192.594418
[07/18 13:56:32    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2069.4M, EPOCH TIME: 1721291192.594429
[07/18 13:56:32    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2069.4MB).
[07/18 13:56:32    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2069.4M, EPOCH TIME: 1721291192.594459
[07/18 13:56:32    249s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 13:56:32    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:10 mem=2069.4M
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] Creating Lib Analyzer ...
[07/18 13:56:32    249s] Begin: Area Reclaim Optimization
[07/18 13:56:32    249s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.7/0:17:30.2 (0.2), mem = 2069.4M
[07/18 13:56:32    249s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 13:56:32    249s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 13:56:32    249s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:32    249s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:10 mem=2071.4M
[07/18 13:56:32    249s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:10 mem=2071.4M
[07/18 13:56:32    249s] Creating Lib Analyzer, finished. 
[07/18 13:56:32    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.6
[07/18 13:56:32    249s] ### Creating RouteCongInterface, started
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 13:56:32    249s] 
[07/18 13:56:32    249s] #optDebug: {0, 1.000}
[07/18 13:56:32    249s] ### Creating RouteCongInterface, finished
[07/18 13:56:32    249s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:32    250s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2071.4M, EPOCH TIME: 1721291192.934799
[07/18 13:56:32    250s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2071.4M, EPOCH TIME: 1721291192.934862
[07/18 13:56:32    250s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.34
[07/18 13:56:32    250s] +---------+---------+--------+--------+------------+--------+
[07/18 13:56:32    250s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/18 13:56:32    250s] +---------+---------+--------+--------+------------+--------+
[07/18 13:56:32    250s] |   40.34%|        -|   0.000|   0.000|   0:00:00.0| 2071.4M|
[07/18 13:56:32    250s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/18 13:56:32    250s] |   40.34%|        0|   0.000|   0.000|   0:00:00.0| 2072.4M|
[07/18 13:56:32    250s] |   40.34%|        0|   0.000|   0.000|   0:00:00.0| 2072.4M|
[07/18 13:56:32    250s] |   40.34%|        0|   0.000|   0.000|   0:00:00.0| 2072.4M|
[07/18 13:56:32    250s] |   40.30%|        1|   0.000|   0.000|   0:00:00.0| 2097.0M|
[07/18 13:56:32    250s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/18 13:56:32    250s] |   40.30%|        0|   0.000|   0.000|   0:00:00.0| 2097.0M|
[07/18 13:56:32    250s] |   40.30%|        0|   0.000|   0.000|   0:00:00.0| 2097.0M|
[07/18 13:56:32    250s] +---------+---------+--------+--------+------------+--------+
[07/18 13:56:32    250s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.30
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[07/18 13:56:32    250s] --------------------------------------------------------------
[07/18 13:56:32    250s] |                                   | Total     | Sequential |
[07/18 13:56:32    250s] --------------------------------------------------------------
[07/18 13:56:32    250s] | Num insts resized                 |       1  |       0    |
[07/18 13:56:32    250s] | Num insts undone                  |       0  |       0    |
[07/18 13:56:32    250s] | Num insts Downsized               |       1  |       0    |
[07/18 13:56:32    250s] | Num insts Samesized               |       0  |       0    |
[07/18 13:56:32    250s] | Num insts Upsized                 |       0  |       0    |
[07/18 13:56:32    250s] | Num multiple commits+uncommits    |       0  |       -    |
[07/18 13:56:32    250s] --------------------------------------------------------------
[07/18 13:56:32    250s] Finished writing unified metrics of routing constraints.
[07/18 13:56:32    250s] Bottom Preferred Layer:
[07/18 13:56:32    250s]     None
[07/18 13:56:32    250s] Via Pillar Rule:
[07/18 13:56:32    250s]     None
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/18 13:56:32    250s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[07/18 13:56:32    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.6
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s] =============================================================================================
[07/18 13:56:32    250s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[07/18 13:56:32    250s] =============================================================================================
[07/18 13:56:32    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:32    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    250s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:04:10.1/0:17:30.6 (0.2), mem = 2097.0M
[07/18 13:56:32    250s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  80.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 13:56:32    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 13:56:32    250s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[07/18 13:56:32    250s] [ OptGetWeight           ]     40   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ OptEval                ]     40   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ OptCommit              ]     40   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ PostCommitDelayUpdate  ]     40   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:32    250s] [ MISC                   ]          0:00:00.0  (  13.8 % )     0:00:00.0 /  0:00:00.1    1.0
[07/18 13:56:32    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    250s]  AreaOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 13:56:32    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s] Executing incremental physical updates
[07/18 13:56:32    250s] Executing incremental physical updates
[07/18 13:56:32    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2077.9M, EPOCH TIME: 1721291192.955672
[07/18 13:56:32    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:32    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2016.9M, EPOCH TIME: 1721291192.956917
[07/18 13:56:32    250s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 13:56:32    250s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2016.89M, totSessionCpu=0:04:10).
[07/18 13:56:32    250s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2016.9M, EPOCH TIME: 1721291192.963062
[07/18 13:56:32    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:32    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2016.9M, EPOCH TIME: 1721291192.976077
[07/18 13:56:32    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:32    250s] **INFO: Flow update: Design is easy to close.
[07/18 13:56:32    250s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:10.1/0:17:30.6 (0.2), mem = 2016.9M
[07/18 13:56:32    250s] User Input Parameters:
[07/18 13:56:32    250s] - Congestion Driven    : On
[07/18 13:56:32    250s] - Timing Driven        : On
[07/18 13:56:32    250s] - Area-Violation Based : On
[07/18 13:56:32    250s] - Start Rollback Level : -5
[07/18 13:56:32    250s] - Legalized            : On
[07/18 13:56:32    250s] - Window Based         : Off
[07/18 13:56:32    250s] - eDen incr mode       : Off
[07/18 13:56:32    250s] - Small incr mode      : Off
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s] 
[07/18 13:56:32    250s] *** Start incrementalPlace ***
[07/18 13:56:32    250s] no activity file in design. spp won't run.
[07/18 13:56:32    250s] Effort level <high> specified for reg2reg path_group
[07/18 13:56:33    250s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.009089
[07/18 13:56:33    250s] No Views given, use default active views for adaptive view pruning
[07/18 13:56:33    250s] SKP will enable view:
[07/18 13:56:33    250s]   wc
[07/18 13:56:33    250s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2018.9M, EPOCH TIME: 1721291193.010655
[07/18 13:56:33    250s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.010689
[07/18 13:56:33    250s] Starting Early Global Route congestion estimation: mem = 2018.9M
[07/18 13:56:33    250s] (I)      ==================== Layers =====================
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 13:56:33    250s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 13:56:33    250s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 13:56:33    250s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 13:56:33    250s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      Started Import and model ( Curr Mem: 2018.89 MB )
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      == Non-default Options ==
[07/18 13:56:33    250s] (I)      Maximum routing layer                              : 11
[07/18 13:56:33    250s] (I)      Number of threads                                  : 1
[07/18 13:56:33    250s] (I)      Use non-blocking free Dbs wires                    : false
[07/18 13:56:33    250s] (I)      Method to set GCell size                           : row
[07/18 13:56:33    250s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 13:56:33    250s] (I)      Use row-based GCell size
[07/18 13:56:33    250s] (I)      Use row-based GCell align
[07/18 13:56:33    250s] (I)      layer 0 area = 80000
[07/18 13:56:33    250s] (I)      layer 1 area = 80000
[07/18 13:56:33    250s] (I)      layer 2 area = 80000
[07/18 13:56:33    250s] (I)      layer 3 area = 80000
[07/18 13:56:33    250s] (I)      layer 4 area = 80000
[07/18 13:56:33    250s] (I)      layer 5 area = 80000
[07/18 13:56:33    250s] (I)      layer 6 area = 80000
[07/18 13:56:33    250s] (I)      layer 7 area = 80000
[07/18 13:56:33    250s] (I)      layer 8 area = 80000
[07/18 13:56:33    250s] (I)      layer 9 area = 400000
[07/18 13:56:33    250s] (I)      layer 10 area = 400000
[07/18 13:56:33    250s] (I)      GCell unit size   : 3420
[07/18 13:56:33    250s] (I)      GCell multiplier  : 1
[07/18 13:56:33    250s] (I)      GCell row height  : 3420
[07/18 13:56:33    250s] (I)      Actual row height : 3420
[07/18 13:56:33    250s] (I)      GCell align ref   : 11200 11020
[07/18 13:56:33    250s] [NR-eGR] Track table information for default rule: 
[07/18 13:56:33    250s] [NR-eGR] Metal1 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal2 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal3 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal4 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal5 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal6 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal7 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal8 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal9 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal10 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal11 has single uniform track structure
[07/18 13:56:33    250s] (I)      ==================== Default via =====================
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 13:56:33    250s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 13:56:33    250s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 13:56:33    250s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 13:56:33    250s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 13:56:33    250s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 13:56:33    250s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] [NR-eGR] Read 2396 PG shapes
[07/18 13:56:33    250s] [NR-eGR] Read 0 clock shapes
[07/18 13:56:33    250s] [NR-eGR] Read 0 other shapes
[07/18 13:56:33    250s] [NR-eGR] #Routing Blockages  : 0
[07/18 13:56:33    250s] [NR-eGR] #Instance Blockages : 0
[07/18 13:56:33    250s] [NR-eGR] #PG Blockages       : 2396
[07/18 13:56:33    250s] [NR-eGR] #Halo Blockages     : 0
[07/18 13:56:33    250s] [NR-eGR] #Boundary Blockages : 0
[07/18 13:56:33    250s] [NR-eGR] #Clock Blockages    : 0
[07/18 13:56:33    250s] [NR-eGR] #Other Blockages    : 0
[07/18 13:56:33    250s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 13:56:33    250s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 13:56:33    250s] [NR-eGR] Read 139 nets ( ignored 0 )
[07/18 13:56:33    250s] (I)      early_global_route_priority property id does not exist.
[07/18 13:56:33    250s] (I)      Read Num Blocks=2396  Num Prerouted Wires=0  Num CS=0
[07/18 13:56:33    250s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 13:56:33    250s] (I)      Number of ignored nets                =      0
[07/18 13:56:33    250s] (I)      Number of connected nets              =      0
[07/18 13:56:33    250s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 13:56:33    250s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 13:56:33    250s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Ndr track 0 does not exist
[07/18 13:56:33    250s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/18 13:56:33    250s] (I)      ---------------------Grid Graph Info--------------------
[07/18 13:56:33    250s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 13:56:33    250s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 13:56:33    250s] (I)      Site width          :   400  (dbu)
[07/18 13:56:33    250s] (I)      Row height          :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell row height    :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell width         :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell height        :  3420  (dbu)
[07/18 13:56:33    250s] (I)      Grid                :    25    23    11
[07/18 13:56:33    250s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 13:56:33    250s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 13:56:33    250s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 13:56:33    250s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 13:56:33    250s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 13:56:33    250s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 13:56:33    250s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 13:56:33    250s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 13:56:33    250s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 13:56:33    250s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 13:56:33    250s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 13:56:33    250s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 13:56:33    250s] (I)      --------------------------------------------------------
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] [NR-eGR] ============ Routing rule table ============
[07/18 13:56:33    250s] [NR-eGR] Rule id: 0  Nets: 139
[07/18 13:56:33    250s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 13:56:33    250s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 13:56:33    250s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 13:56:33    250s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:33    250s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:33    250s] [NR-eGR] ========================================
[07/18 13:56:33    250s] [NR-eGR] 
[07/18 13:56:33    250s] (I)      =============== Blocked Tracks ===============
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 13:56:33    250s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 13:56:33    250s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 13:56:33    250s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2018.89 MB )
[07/18 13:56:33    250s] (I)      Reset routing kernel
[07/18 13:56:33    250s] (I)      Started Global Routing ( Curr Mem: 2018.89 MB )
[07/18 13:56:33    250s] (I)      totalPins=504  totalGlobalPin=461 (91.47%)
[07/18 13:56:33    250s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1a Route ============
[07/18 13:56:33    250s] [NR-eGR] Layer group 1: route 139 net(s) in layer range [2, 11]
[07/18 13:56:33    250s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1b Route ============
[07/18 13:56:33    250s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:33    250s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723680e+03um
[07/18 13:56:33    250s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 13:56:33    250s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1c Route ============
[07/18 13:56:33    250s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1d Route ============
[07/18 13:56:33    250s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1e Route ============
[07/18 13:56:33    250s] (I)      Usage: 1008 = (521 H, 487 V) = (2.47% H, 2.49% V) = (8.909e+02um H, 8.328e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1l Route ============
[07/18 13:56:33    250s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.723680e+03um
[07/18 13:56:33    250s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 13:56:33    250s] (I)      Layer  2:       4370       580         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  3:       4669       523         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  4:       4370        58         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  6:       4370         4         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 13:56:33    250s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 13:56:33    250s] (I)      Total:         39129      1165         0         414       42132    ( 0.97%) 
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 13:56:33    250s] [NR-eGR]                        OverCon            
[07/18 13:56:33    250s] [NR-eGR]                         #Gcell     %Gcell
[07/18 13:56:33    250s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 13:56:33    250s] [NR-eGR] ----------------------------------------------
[07/18 13:56:33    250s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] ----------------------------------------------
[07/18 13:56:33    250s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] 
[07/18 13:56:33    250s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 2018.89 MB )
[07/18 13:56:33    250s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 13:56:33    250s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 13:56:33    250s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.082, MEM:2018.9M, EPOCH TIME: 1721291193.092206
[07/18 13:56:33    250s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2018.9M
[07/18 13:56:33    250s] OPERPROF: Starting HotSpotCal at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.092269
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 13:56:33    250s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 13:56:33    250s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.000, MEM:2018.9M, EPOCH TIME: 1721291193.092690
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] === incrementalPlace Internal Loop 1 ===
[07/18 13:56:33    250s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/18 13:56:33    250s] OPERPROF: Starting IPInitSPData at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.093673
[07/18 13:56:33    250s] Processing tracks to init pin-track alignment.
[07/18 13:56:33    250s] z: 2, totalTracks: 1
[07/18 13:56:33    250s] z: 4, totalTracks: 1
[07/18 13:56:33    250s] z: 6, totalTracks: 1
[07/18 13:56:33    250s] z: 8, totalTracks: 1
[07/18 13:56:33    250s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:33    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2018.9M, EPOCH TIME: 1721291193.097358
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2018.9M, EPOCH TIME: 1721291193.110800
[07/18 13:56:33    250s] OPERPROF:   Starting post-place ADS at level 2, MEM:2018.9M, EPOCH TIME: 1721291193.110844
[07/18 13:56:33    250s] ADSU 0.403 -> 0.403. site 2464.000 -> 2464.000. GS 13.680
[07/18 13:56:33    250s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2018.9M, EPOCH TIME: 1721291193.111033
[07/18 13:56:33    250s] OPERPROF:   Starting spMPad at level 2, MEM:2018.9M, EPOCH TIME: 1721291193.111121
[07/18 13:56:33    250s] OPERPROF:     Starting spContextMPad at level 3, MEM:2018.9M, EPOCH TIME: 1721291193.111138
[07/18 13:56:33    250s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2018.9M, EPOCH TIME: 1721291193.111147
[07/18 13:56:33    250s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2018.9M, EPOCH TIME: 1721291193.111183
[07/18 13:56:33    250s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2018.9M, EPOCH TIME: 1721291193.111219
[07/18 13:56:33    250s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2018.9M, EPOCH TIME: 1721291193.111237
[07/18 13:56:33    250s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2018.9M, EPOCH TIME: 1721291193.111253
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] [spp] 0
[07/18 13:56:33    250s] [adp] 0:1:1:3
[07/18 13:56:33    250s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2018.9M, EPOCH TIME: 1721291193.111286
[07/18 13:56:33    250s] SP #FI/SF FL/PI 0/0 130/0
[07/18 13:56:33    250s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.018, REAL:0.018, MEM:2018.9M, EPOCH TIME: 1721291193.111306
[07/18 13:56:33    250s] PP off. flexM 0
[07/18 13:56:33    250s] OPERPROF: Starting CDPad at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.111386
[07/18 13:56:33    250s] 3DP is on.
[07/18 13:56:33    250s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/18 13:56:33    250s] design sh 0.357. rd 0.200
[07/18 13:56:33    250s] design sh 0.357. rd 0.200
[07/18 13:56:33    250s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/18 13:56:33    250s] design sh 0.357. rd 0.200
[07/18 13:56:33    250s] CDPadU 0.800 -> 0.454. R=0.403, N=130, GS=1.710
[07/18 13:56:33    250s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:2018.9M, EPOCH TIME: 1721291193.112207
[07/18 13:56:33    250s] OPERPROF: Starting InitSKP at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.112222
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] OPERPROF: Finished InitSKP at level 1, CPU:0.009, REAL:0.009, MEM:2018.9M, EPOCH TIME: 1721291193.120839
[07/18 13:56:33    250s] NP #FI/FS/SF FL/PI: 0/0/0 130/0
[07/18 13:56:33    250s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] OPERPROF: Starting npPlace at level 1, MEM:2018.9M, EPOCH TIME: 1721291193.121851
[07/18 13:56:33    250s] OPERPROF: Finished npPlace at level 1, CPU:0.019, REAL:0.019, MEM:1997.8M, EPOCH TIME: 1721291193.141307
[07/18 13:56:33    250s] Iteration  4: Total net bbox = 1.098e+03 (5.66e+02 5.32e+02)
[07/18 13:56:33    250s]               Est.  stn bbox = 1.293e+03 (6.52e+02 6.41e+02)
[07/18 13:56:33    250s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1997.8M
[07/18 13:56:33    250s] Legalizing MH Cells... 0 / 0 (level 2)
[07/18 13:56:33    250s] No instances found in the vector
[07/18 13:56:33    250s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1997.8M, DRC: 0)
[07/18 13:56:33    250s] 0 (out of 0) MH cells were successfully legalized.
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] NP #FI/FS/SF FL/PI: 0/0/0 130/0
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] OPERPROF: Starting npPlace at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.142354
[07/18 13:56:33    250s] OPERPROF: Finished npPlace at level 1, CPU:0.018, REAL:0.018, MEM:1997.8M, EPOCH TIME: 1721291193.159863
[07/18 13:56:33    250s] Iteration  5: Total net bbox = 1.000e+03 (4.68e+02 5.32e+02)
[07/18 13:56:33    250s]               Est.  stn bbox = 1.190e+03 (5.39e+02 6.51e+02)
[07/18 13:56:33    250s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1997.8M
[07/18 13:56:33    250s] Legalizing MH Cells... 0 / 0 (level 3)
[07/18 13:56:33    250s] No instances found in the vector
[07/18 13:56:33    250s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1997.8M, DRC: 0)
[07/18 13:56:33    250s] 0 (out of 0) MH cells were successfully legalized.
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] NP #FI/FS/SF FL/PI: 0/0/0 130/0
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] OPERPROF: Starting npPlace at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.160922
[07/18 13:56:33    250s] OPERPROF: Finished npPlace at level 1, CPU:0.032, REAL:0.032, MEM:1997.8M, EPOCH TIME: 1721291193.192599
[07/18 13:56:33    250s] Iteration  6: Total net bbox = 1.122e+03 (5.28e+02 5.93e+02)
[07/18 13:56:33    250s]               Est.  stn bbox = 1.323e+03 (6.04e+02 7.19e+02)
[07/18 13:56:33    250s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1997.8M
[07/18 13:56:33    250s] Legalizing MH Cells... 0 / 0 (level 4)
[07/18 13:56:33    250s] No instances found in the vector
[07/18 13:56:33    250s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1997.8M, DRC: 0)
[07/18 13:56:33    250s] 0 (out of 0) MH cells were successfully legalized.
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] NP #FI/FS/SF FL/PI: 0/0/0 130/0
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] OPERPROF: Starting npPlace at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.193679
[07/18 13:56:33    250s] GP RA stats: MHOnly 0 nrInst 130 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/18 13:56:33    250s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1997.8M, EPOCH TIME: 1721291193.244434
[07/18 13:56:33    250s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1721291193.244487
[07/18 13:56:33    250s] OPERPROF: Finished npPlace at level 1, CPU:0.051, REAL:0.051, MEM:1997.8M, EPOCH TIME: 1721291193.244589
[07/18 13:56:33    250s] Iteration  7: Total net bbox = 1.205e+03 (5.99e+02 6.06e+02)
[07/18 13:56:33    250s]               Est.  stn bbox = 1.414e+03 (6.80e+02 7.33e+02)
[07/18 13:56:33    250s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1997.8M
[07/18 13:56:33    250s] Legalizing MH Cells... 0 / 0 (level 5)
[07/18 13:56:33    250s] No instances found in the vector
[07/18 13:56:33    250s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1997.8M, DRC: 0)
[07/18 13:56:33    250s] 0 (out of 0) MH cells were successfully legalized.
[07/18 13:56:33    250s] Move report: Timing Driven Placement moves 130 insts, mean move: 7.99 um, max move: 18.23 um 
[07/18 13:56:33    250s] 	Max move on inst (g1090): (32.80, 5.51) --> (19.62, 10.56)
[07/18 13:56:33    250s] no activity file in design. spp won't run.
[07/18 13:56:33    250s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.245172
[07/18 13:56:33    250s] Saved padding area to DB
[07/18 13:56:33    250s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1997.8M, EPOCH TIME: 1721291193.246029
[07/18 13:56:33    250s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1721291193.246058
[07/18 13:56:33    250s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1997.8M, EPOCH TIME: 1721291193.246086
[07/18 13:56:33    250s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/18 13:56:33    250s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1721291193.246129
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1997.8M, EPOCH TIME: 1721291193.246476
[07/18 13:56:33    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1721291193.246618
[07/18 13:56:33    250s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.001, REAL:0.002, MEM:1997.8M, EPOCH TIME: 1721291193.247166
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Finished Incremental Placement (cpu=0:00:00.2, real=0:00:00.0, mem=1997.8M)
[07/18 13:56:33    250s] INFO: Running scanReorder auto flow in preCTS
[07/18 13:56:33    250s] INFO: Auto effort scan reorder.
[07/18 13:56:33    250s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 13:56:33    250s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 13:56:33    250s] Start applying DEF ordered sections ...
[07/18 13:56:33    250s] Successfully applied all DEF ordered sections.
[07/18 13:56:33    250s] *** Scan Sanity Check Summary:
[07/18 13:56:33    250s] *** 1 scan chain  passed sanity check.
[07/18 13:56:33    250s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:33    250s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[07/18 13:56:33    250s] Successfully reordered 1 scan chain .
[07/18 13:56:33    250s] Initial total scan wire length:      264.783 (floating:      223.574)
[07/18 13:56:33    250s] Final   total scan wire length:      232.348 (floating:      191.139)
[07/18 13:56:33    250s] Improvement:       32.435   percent 12.25 (floating improvement:       32.435   percent 14.51)
[07/18 13:56:33    250s] Current max long connection 14.517
[07/18 13:56:33    250s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=2189.8M) ***
[07/18 13:56:33    250s] *** Summary: Scan Reorder within scan chain
[07/18 13:56:33    250s] Initial total scan wire length:      264.783 (floating:      223.574)
[07/18 13:56:33    250s] Final   total scan wire length:      232.348 (floating:      191.139)
[07/18 13:56:33    250s] Improvement:       32.435   percent 12.25 (floating improvement:       32.435   percent 14.51)
[07/18 13:56:33    250s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[07/18 13:56:33    250s] Final   scan reorder max long connection:       14.517
[07/18 13:56:33    250s] Total net length = 2.347e+03 (1.534e+03 8.136e+02) (ext = 6.923e+02)
[07/18 13:56:33    250s] *** End of reorder_scan (cpu=0:00:00.0, real=0:00:00.0, mem=2189.8M) ***
[07/18 13:56:33    250s] CongRepair sets shifter mode to gplace
[07/18 13:56:33    250s] TDRefine: refinePlace mode is spiral
[07/18 13:56:33    250s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2189.8M, EPOCH TIME: 1721291193.249139
[07/18 13:56:33    250s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2189.8M, EPOCH TIME: 1721291193.249164
[07/18 13:56:33    250s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2189.8M, EPOCH TIME: 1721291193.249183
[07/18 13:56:33    250s] Processing tracks to init pin-track alignment.
[07/18 13:56:33    250s] z: 2, totalTracks: 1
[07/18 13:56:33    250s] z: 4, totalTracks: 1
[07/18 13:56:33    250s] z: 6, totalTracks: 1
[07/18 13:56:33    250s] z: 8, totalTracks: 1
[07/18 13:56:33    250s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:33    250s] All LLGs are deleted
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2189.8M, EPOCH TIME: 1721291193.250861
[07/18 13:56:33    250s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.251033
[07/18 13:56:33    250s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2189.8M, EPOCH TIME: 1721291193.251076
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2189.8M, EPOCH TIME: 1721291193.251776
[07/18 13:56:33    250s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:33    250s] Core basic site is CoreSite
[07/18 13:56:33    250s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2189.8M, EPOCH TIME: 1721291193.263503
[07/18 13:56:33    250s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 13:56:33    250s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 13:56:33    250s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.263668
[07/18 13:56:33    250s] Fast DP-INIT is on for default
[07/18 13:56:33    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:33    250s] Atter site array init, number of instance map data is 0.
[07/18 13:56:33    250s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.012, REAL:0.012, MEM:2189.8M, EPOCH TIME: 1721291193.264261
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:         Starting CMU at level 5, MEM:2189.8M, EPOCH TIME: 1721291193.264349
[07/18 13:56:33    250s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.264473
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:33    250s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.013, REAL:0.013, MEM:2189.8M, EPOCH TIME: 1721291193.264519
[07/18 13:56:33    250s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2189.8M, EPOCH TIME: 1721291193.264531
[07/18 13:56:33    250s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.264543
[07/18 13:56:33    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2189.8MB).
[07/18 13:56:33    250s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.015, REAL:0.015, MEM:2189.8M, EPOCH TIME: 1721291193.264576
[07/18 13:56:33    250s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2189.8M, EPOCH TIME: 1721291193.264586
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.2
[07/18 13:56:33    250s] OPERPROF:   Starting RefinePlace at level 2, MEM:2189.8M, EPOCH TIME: 1721291193.264604
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 13:56:33    250s] *** Starting place_detail (0:04:10 mem=2189.8M) ***
[07/18 13:56:33    250s] Total net bbox length = 1.241e+03 (6.332e+02 6.074e+02) (ext = 3.895e+02)
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2189.8M, EPOCH TIME: 1721291193.265820
[07/18 13:56:33    250s] Starting refinePlace ...
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2189.8M, EPOCH TIME: 1721291193.266844
[07/18 13:56:33    250s] DDP initSite1 nrRow 16 nrJob 16
[07/18 13:56:33    250s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2189.8M, EPOCH TIME: 1721291193.266865
[07/18 13:56:33    250s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.266883
[07/18 13:56:33    250s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2189.8M, EPOCH TIME: 1721291193.266893
[07/18 13:56:33    250s] DDP markSite nrRow 16 nrJob 16
[07/18 13:56:33    250s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.266906
[07/18 13:56:33    250s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.266915
[07/18 13:56:33    250s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/18 13:56:33    250s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2189.8M, EPOCH TIME: 1721291193.267389
[07/18 13:56:33    250s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2189.8M, EPOCH TIME: 1721291193.267401
[07/18 13:56:33    250s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.267426
[07/18 13:56:33    250s] ** Cut row section cpu time 0:00:00.0.
[07/18 13:56:33    250s]  ** Cut row section real time 0:00:00.0.
[07/18 13:56:33    250s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1721291193.267444
[07/18 13:56:33    250s]   Spread Effort: high, pre-route mode, useDDP on.
[07/18 13:56:33    250s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2189.8MB) @(0:04:10 - 0:04:10).
[07/18 13:56:33    250s] Move report: preRPlace moves 130 insts, mean move: 0.12 um, max move: 1.01 um 
[07/18 13:56:33    250s] 	Max move on inst (g1064__7482): (5.98, 14.70) --> (5.60, 14.06)
[07/18 13:56:33    250s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[07/18 13:56:33    250s] wireLenOptFixPriorityInst 0 inst fixed
[07/18 13:56:33    250s] Placement tweakage begins.
[07/18 13:56:33    250s] wire length = 1.578e+03
[07/18 13:56:33    250s] wire length = 1.567e+03
[07/18 13:56:33    250s] Placement tweakage ends.
[07/18 13:56:33    250s] Move report: tweak moves 39 insts, mean move: 1.90 um, max move: 6.40 um 
[07/18 13:56:33    250s] 	Max move on inst (g976__5526): (13.00, 22.61) --> (19.40, 22.61)
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 13:56:33    250s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 13:56:33    250s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2189.8MB) @(0:04:10 - 0:04:10).
[07/18 13:56:33    250s] Move report: Detail placement moves 130 insts, mean move: 0.68 um, max move: 6.49 um 
[07/18 13:56:33    250s] 	Max move on inst (g976__5526): (12.91, 22.61) --> (19.40, 22.61)
[07/18 13:56:33    250s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2189.8MB
[07/18 13:56:33    250s] Statistics of distance of Instance movement in refine placement:
[07/18 13:56:33    250s]   maximum (X+Y) =         6.49 um
[07/18 13:56:33    250s]   inst (g976__5526) with max move: (12.912, 22.6055) -> (19.4, 22.61)
[07/18 13:56:33    250s]   mean    (X+Y) =         0.68 um
[07/18 13:56:33    250s] Total instances moved : 130
[07/18 13:56:33    250s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.008, REAL:0.008, MEM:2189.8M, EPOCH TIME: 1721291193.273931
[07/18 13:56:33    250s] Summary Report:
[07/18 13:56:33    250s] Instances move: 130 (out of 130 movable)
[07/18 13:56:33    250s] Instances flipped: 0
[07/18 13:56:33    250s] Mean displacement: 0.68 um
[07/18 13:56:33    250s] Max displacement: 6.49 um (Instance: g976__5526) (12.912, 22.6055) -> (19.4, 22.61)
[07/18 13:56:33    250s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
[07/18 13:56:33    250s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 13:56:33    250s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2189.8MB) @(0:04:10 - 0:04:10).
[07/18 13:56:33    250s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2189.8MB
[07/18 13:56:33    250s] *** Finished place_detail (0:04:10 mem=2189.8M) ***
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.2
[07/18 13:56:33    250s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.009, MEM:2189.8M, EPOCH TIME: 1721291193.274040
[07/18 13:56:33    250s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2189.8M, EPOCH TIME: 1721291193.274055
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:1997.8M, EPOCH TIME: 1721291193.275306
[07/18 13:56:33    250s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.027, REAL:0.026, MEM:1997.8M, EPOCH TIME: 1721291193.275337
[07/18 13:56:33    250s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.275663
[07/18 13:56:33    250s] Starting Early Global Route congestion estimation: mem = 1997.8M
[07/18 13:56:33    250s] (I)      ==================== Layers =====================
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 13:56:33    250s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 13:56:33    250s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 13:56:33    250s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 13:56:33    250s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      Started Import and model ( Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      == Non-default Options ==
[07/18 13:56:33    250s] (I)      Maximum routing layer                              : 11
[07/18 13:56:33    250s] (I)      Number of threads                                  : 1
[07/18 13:56:33    250s] (I)      Use non-blocking free Dbs wires                    : false
[07/18 13:56:33    250s] (I)      Method to set GCell size                           : row
[07/18 13:56:33    250s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 13:56:33    250s] (I)      Use row-based GCell size
[07/18 13:56:33    250s] (I)      Use row-based GCell align
[07/18 13:56:33    250s] (I)      layer 0 area = 80000
[07/18 13:56:33    250s] (I)      layer 1 area = 80000
[07/18 13:56:33    250s] (I)      layer 2 area = 80000
[07/18 13:56:33    250s] (I)      layer 3 area = 80000
[07/18 13:56:33    250s] (I)      layer 4 area = 80000
[07/18 13:56:33    250s] (I)      layer 5 area = 80000
[07/18 13:56:33    250s] (I)      layer 6 area = 80000
[07/18 13:56:33    250s] (I)      layer 7 area = 80000
[07/18 13:56:33    250s] (I)      layer 8 area = 80000
[07/18 13:56:33    250s] (I)      layer 9 area = 400000
[07/18 13:56:33    250s] (I)      layer 10 area = 400000
[07/18 13:56:33    250s] (I)      GCell unit size   : 3420
[07/18 13:56:33    250s] (I)      GCell multiplier  : 1
[07/18 13:56:33    250s] (I)      GCell row height  : 3420
[07/18 13:56:33    250s] (I)      Actual row height : 3420
[07/18 13:56:33    250s] (I)      GCell align ref   : 11200 11020
[07/18 13:56:33    250s] [NR-eGR] Track table information for default rule: 
[07/18 13:56:33    250s] [NR-eGR] Metal1 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal2 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal3 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal4 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal5 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal6 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal7 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal8 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal9 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal10 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal11 has single uniform track structure
[07/18 13:56:33    250s] (I)      ==================== Default via =====================
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 13:56:33    250s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 13:56:33    250s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 13:56:33    250s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 13:56:33    250s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 13:56:33    250s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 13:56:33    250s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] [NR-eGR] Read 2396 PG shapes
[07/18 13:56:33    250s] [NR-eGR] Read 0 clock shapes
[07/18 13:56:33    250s] [NR-eGR] Read 0 other shapes
[07/18 13:56:33    250s] [NR-eGR] #Routing Blockages  : 0
[07/18 13:56:33    250s] [NR-eGR] #Instance Blockages : 0
[07/18 13:56:33    250s] [NR-eGR] #PG Blockages       : 2396
[07/18 13:56:33    250s] [NR-eGR] #Halo Blockages     : 0
[07/18 13:56:33    250s] [NR-eGR] #Boundary Blockages : 0
[07/18 13:56:33    250s] [NR-eGR] #Clock Blockages    : 0
[07/18 13:56:33    250s] [NR-eGR] #Other Blockages    : 0
[07/18 13:56:33    250s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 13:56:33    250s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 13:56:33    250s] [NR-eGR] Read 139 nets ( ignored 0 )
[07/18 13:56:33    250s] (I)      early_global_route_priority property id does not exist.
[07/18 13:56:33    250s] (I)      Read Num Blocks=2396  Num Prerouted Wires=0  Num CS=0
[07/18 13:56:33    250s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 13:56:33    250s] (I)      Number of ignored nets                =      0
[07/18 13:56:33    250s] (I)      Number of connected nets              =      0
[07/18 13:56:33    250s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 13:56:33    250s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 13:56:33    250s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Ndr track 0 does not exist
[07/18 13:56:33    250s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/18 13:56:33    250s] (I)      ---------------------Grid Graph Info--------------------
[07/18 13:56:33    250s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 13:56:33    250s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 13:56:33    250s] (I)      Site width          :   400  (dbu)
[07/18 13:56:33    250s] (I)      Row height          :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell row height    :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell width         :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell height        :  3420  (dbu)
[07/18 13:56:33    250s] (I)      Grid                :    25    23    11
[07/18 13:56:33    250s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 13:56:33    250s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 13:56:33    250s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 13:56:33    250s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 13:56:33    250s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 13:56:33    250s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 13:56:33    250s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 13:56:33    250s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 13:56:33    250s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 13:56:33    250s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 13:56:33    250s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 13:56:33    250s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 13:56:33    250s] (I)      --------------------------------------------------------
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] [NR-eGR] ============ Routing rule table ============
[07/18 13:56:33    250s] [NR-eGR] Rule id: 0  Nets: 139
[07/18 13:56:33    250s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 13:56:33    250s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 13:56:33    250s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 13:56:33    250s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:33    250s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:33    250s] [NR-eGR] ========================================
[07/18 13:56:33    250s] [NR-eGR] 
[07/18 13:56:33    250s] (I)      =============== Blocked Tracks ===============
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 13:56:33    250s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 13:56:33    250s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 13:56:33    250s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] (I)      Reset routing kernel
[07/18 13:56:33    250s] (I)      Started Global Routing ( Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] (I)      totalPins=504  totalGlobalPin=465 (92.26%)
[07/18 13:56:33    250s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1a Route ============
[07/18 13:56:33    250s] [NR-eGR] Layer group 1: route 139 net(s) in layer range [2, 11]
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1b Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.448370e+03um
[07/18 13:56:33    250s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 13:56:33    250s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1c Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1d Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1e Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1l Route ============
[07/18 13:56:33    250s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.448370e+03um
[07/18 13:56:33    250s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 13:56:33    250s] (I)      Layer  2:       4370       544         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  3:       4669       451         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  4:       4370        13         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  6:       4370         5         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 13:56:33    250s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 13:56:33    250s] (I)      Total:         39129      1013         0         414       42132    ( 0.97%) 
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 13:56:33    250s] [NR-eGR]                        OverCon            
[07/18 13:56:33    250s] [NR-eGR]                         #Gcell     %Gcell
[07/18 13:56:33    250s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 13:56:33    250s] [NR-eGR] ----------------------------------------------
[07/18 13:56:33    250s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] ----------------------------------------------
[07/18 13:56:33    250s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] 
[07/18 13:56:33    250s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 13:56:33    250s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 13:56:33    250s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1997.8M
[07/18 13:56:33    250s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.026, REAL:0.087, MEM:1997.8M, EPOCH TIME: 1721291193.363042
[07/18 13:56:33    250s] OPERPROF: Starting HotSpotCal at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.363144
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 13:56:33    250s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 13:56:33    250s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1997.8M, EPOCH TIME: 1721291193.363660
[07/18 13:56:33    250s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.363819
[07/18 13:56:33    250s] Starting Early Global Route wiring: mem = 1997.8M
[07/18 13:56:33    250s] (I)      ============= Track Assignment ============
[07/18 13:56:33    250s] (I)      Started Track Assignment (1T) ( Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 13:56:33    250s] (I)      Run Multi-thread track assignment
[07/18 13:56:33    250s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] (I)      Started Export ( Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] [NR-eGR]                  Length (um)  Vias 
[07/18 13:56:33    250s] [NR-eGR] -----------------------------------
[07/18 13:56:33    250s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 13:56:33    250s] [NR-eGR]  Metal2   (2V)           740   734 
[07/18 13:56:33    250s] [NR-eGR]  Metal3   (3H)           839    30 
[07/18 13:56:33    250s] [NR-eGR]  Metal4   (4V)            23     2 
[07/18 13:56:33    250s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 13:56:33    250s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 13:56:33    250s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 13:56:33    250s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 13:56:33    250s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 13:56:33    250s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 13:56:33    250s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 13:56:33    250s] [NR-eGR] -----------------------------------
[07/18 13:56:33    250s] [NR-eGR]           Total         1612  1235 
[07/18 13:56:33    250s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:33    250s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 13:56:33    250s] [NR-eGR] Total length: 1612um, number of vias: 1235
[07/18 13:56:33    250s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:33    250s] [NR-eGR] Total eGR-routed clock nets wire length: 126um, number of vias: 90
[07/18 13:56:33    250s] [NR-eGR] --------------------------------------------------------------------------
[07/18 13:56:33    250s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.79 MB )
[07/18 13:56:33    250s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.009, REAL:0.008, MEM:1997.8M, EPOCH TIME: 1721291193.371998
[07/18 13:56:33    250s] Early Global Route wiring runtime: 0.01 seconds, mem = 1997.8M
[07/18 13:56:33    250s] SKP cleared!
[07/18 13:56:33    250s] 0 delay mode for cte disabled.
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:01.0)***
[07/18 13:56:33    250s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1997.8M, EPOCH TIME: 1721291193.384276
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] All LLGs are deleted
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1997.8M, EPOCH TIME: 1721291193.384373
[07/18 13:56:33    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1721291193.384407
[07/18 13:56:33    250s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1997.8M, EPOCH TIME: 1721291193.384563
[07/18 13:56:33    250s] Start to check current routing status for nets...
[07/18 13:56:33    250s] All nets are already routed correctly.
[07/18 13:56:33    250s] End to check current routing status for nets (mem=1997.8M)
[07/18 13:56:33    250s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 13:56:33    250s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 13:56:33    250s] Type 'man IMPEXT-3530' for more detail.
[07/18 13:56:33    250s] pre_route RC Extraction called for design voting_machine.
[07/18 13:56:33    250s] RC Extraction called in multi-corner(1) mode.
[07/18 13:56:33    250s] RCMode: PreRoute
[07/18 13:56:33    250s]       RC Corner Indexes            0   
[07/18 13:56:33    250s] Capacitance Scaling Factor   : 1.00000 
[07/18 13:56:33    250s] Resistance Scaling Factor    : 1.00000 
[07/18 13:56:33    250s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 13:56:33    250s] Clock Res. Scaling Factor    : 1.00000 
[07/18 13:56:33    250s] Shrink Factor                : 0.90000
[07/18 13:56:33    250s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 13:56:33    250s] Using capacitance table file ...
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Trim Metal Layers:
[07/18 13:56:33    250s] LayerId::1 widthSet size::4
[07/18 13:56:33    250s] LayerId::2 widthSet size::4
[07/18 13:56:33    250s] LayerId::3 widthSet size::4
[07/18 13:56:33    250s] LayerId::4 widthSet size::4
[07/18 13:56:33    250s] LayerId::5 widthSet size::4
[07/18 13:56:33    250s] LayerId::6 widthSet size::4
[07/18 13:56:33    250s] LayerId::7 widthSet size::5
[07/18 13:56:33    250s] LayerId::8 widthSet size::5
[07/18 13:56:33    250s] LayerId::9 widthSet size::5
[07/18 13:56:33    250s] LayerId::10 widthSet size::4
[07/18 13:56:33    250s] LayerId::11 widthSet size::3
[07/18 13:56:33    250s] eee: pegSigSF::1.070000
[07/18 13:56:33    250s] Updating RC grid for preRoute extraction ...
[07/18 13:56:33    250s] Initializing multi-corner capacitance tables ... 
[07/18 13:56:33    250s] Initializing multi-corner resistance tables ...
[07/18 13:56:33    250s] Creating RPSQ from WeeR and WRes ...
[07/18 13:56:33    250s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 13:56:33    250s] eee: l::2 avDens::0.068347 usedTrk::46.749648 availTrk::684.000000 sigTrk::46.749648
[07/18 13:56:33    250s] eee: l::3 avDens::0.070462 usedTrk::50.732544 availTrk::720.000000 sigTrk::50.732544
[07/18 13:56:33    250s] eee: l::4 avDens::0.004619 usedTrk::1.974445 availTrk::427.500000 sigTrk::1.974445
[07/18 13:56:33    250s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 13:56:33    250s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 13:56:33    250s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:33    250s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:33    250s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:33    250s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 13:56:33    250s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 13:56:33    250s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:33    250s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.020475 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 13:56:33    250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1997.793M)
[07/18 13:56:33    250s] Compute RC Scale Done ...
[07/18 13:56:33    250s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1794.6M, totSessionCpu=0:04:10 **
[07/18 13:56:33    250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 13:56:33    250s] #################################################################################
[07/18 13:56:33    250s] # Design Stage: PreRoute
[07/18 13:56:33    250s] # Design Name: voting_machine
[07/18 13:56:33    250s] # Design Mode: 90nm
[07/18 13:56:33    250s] # Analysis Mode: MMMC Non-OCV 
[07/18 13:56:33    250s] # Parasitics Mode: No SPEF/RCDB 
[07/18 13:56:33    250s] # Signoff Settings: SI Off 
[07/18 13:56:33    250s] #################################################################################
[07/18 13:56:33    250s] Calculate delays in BcWc mode...
[07/18 13:56:33    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 1994.7M, InitMEM = 1994.7M)
[07/18 13:56:33    250s] Start delay calculation (fullDC) (1 T). (MEM=1994.65)
[07/18 13:56:33    250s] End AAE Lib Interpolated Model. (MEM=2006.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 13:56:33    250s] Total number of fetched objects 139
[07/18 13:56:33    250s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 13:56:33    250s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 13:56:33    250s] End delay calculation. (MEM=2028.13 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 13:56:33    250s] End delay calculation (fullDC). (MEM=2028.13 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 13:56:33    250s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2028.1M) ***
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] =============================================================================================
[07/18 13:56:33    250s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[07/18 13:56:33    250s] =============================================================================================
[07/18 13:56:33    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.6 (0.8), totSession cpu/real = 0:04:10.5/0:17:31.1 (0.2), mem = 2028.1M
[07/18 13:56:33    250s] [ ExtractRC              ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:33    250s] [ TimingUpdate           ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ FullDelayCalc          ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/18 13:56:33    250s] [ MISC                   ]          0:00:00.5  (  87.6 % )     0:00:00.5 /  0:00:00.4    0.8
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s]  IncrReplace #1 TOTAL               0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.4    0.8
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] *** Timing Is met
[07/18 13:56:33    250s] *** Check timing (0:00:00.0)
[07/18 13:56:33    250s] *** Timing Is met
[07/18 13:56:33    250s] *** Check timing (0:00:00.0)
[07/18 13:56:33    250s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/18 13:56:33    250s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/18 13:56:33    250s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2044.1M
[07/18 13:56:33    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2044.1M
[07/18 13:56:33    250s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:33    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:33    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=2063.2M
[07/18 13:56:33    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.2M, EPOCH TIME: 1721291193.556317
[07/18 13:56:33    250s] Processing tracks to init pin-track alignment.
[07/18 13:56:33    250s] z: 2, totalTracks: 1
[07/18 13:56:33    250s] z: 4, totalTracks: 1
[07/18 13:56:33    250s] z: 6, totalTracks: 1
[07/18 13:56:33    250s] z: 8, totalTracks: 1
[07/18 13:56:33    250s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:33    250s] All LLGs are deleted
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2063.2M, EPOCH TIME: 1721291193.558032
[07/18 13:56:33    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1721291193.558191
[07/18 13:56:33    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.2M, EPOCH TIME: 1721291193.558228
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2063.2M, EPOCH TIME: 1721291193.558846
[07/18 13:56:33    250s] Max number of tech site patterns supported in site array is 256.
[07/18 13:56:33    250s] Core basic site is CoreSite
[07/18 13:56:33    250s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2063.2M, EPOCH TIME: 1721291193.569385
[07/18 13:56:33    250s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 13:56:33    250s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 13:56:33    250s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1721291193.569535
[07/18 13:56:33    250s] Fast DP-INIT is on for default
[07/18 13:56:33    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 13:56:33    250s] Atter site array init, number of instance map data is 0.
[07/18 13:56:33    250s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2063.2M, EPOCH TIME: 1721291193.570113
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:     Starting CMU at level 3, MEM:2063.2M, EPOCH TIME: 1721291193.570184
[07/18 13:56:33    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1721291193.570310
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:33    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2063.2M, EPOCH TIME: 1721291193.570351
[07/18 13:56:33    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2063.2M, EPOCH TIME: 1721291193.570362
[07/18 13:56:33    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1721291193.570374
[07/18 13:56:33    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.2MB).
[07/18 13:56:33    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2063.2M, EPOCH TIME: 1721291193.570405
[07/18 13:56:33    250s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 13:56:33    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2063.2M
[07/18 13:56:33    250s] Begin: Area Reclaim Optimization
[07/18 13:56:33    250s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:10.6/0:17:31.2 (0.2), mem = 2063.2M
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.7
[07/18 13:56:33    250s] ### Creating RouteCongInterface, started
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] #optDebug: {0, 1.000}
[07/18 13:56:33    250s] ### Creating RouteCongInterface, finished
[07/18 13:56:33    250s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:33    250s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2063.2M
[07/18 13:56:33    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2063.2M
[07/18 13:56:33    250s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2063.2M, EPOCH TIME: 1721291193.614609
[07/18 13:56:33    250s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1721291193.614664
[07/18 13:56:33    250s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.30
[07/18 13:56:33    250s] +---------+---------+--------+--------+------------+--------+
[07/18 13:56:33    250s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/18 13:56:33    250s] +---------+---------+--------+--------+------------+--------+
[07/18 13:56:33    250s] |   40.30%|        -|   0.000|   0.000|   0:00:00.0| 2079.2M|
[07/18 13:56:33    250s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/18 13:56:33    250s] |   40.30%|        0|   0.000|   0.000|   0:00:00.0| 2079.2M|
[07/18 13:56:33    250s] |   40.30%|        0|   0.000|   0.000|   0:00:00.0| 2079.2M|
[07/18 13:56:33    250s] |   40.26%|        1|   0.000|   0.000|   0:00:00.0| 2098.3M|
[07/18 13:56:33    250s] |   40.26%|        0|   0.000|   0.000|   0:00:00.0[07/18 13:56:33    250s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
| 2098.3M|
[07/18 13:56:33    250s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[07/18 13:56:33    250s] |   40.26%|        0|   0.000|   0.000|   0:00:00.0| 2098.3M|
[07/18 13:56:33    250s] +---------+---------+--------+--------+------------+--------+
[07/18 13:56:33    250s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.26
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[07/18 13:56:33    250s] --------------------------------------------------------------
[07/18 13:56:33    250s] |                                   | Total     | Sequential |
[07/18 13:56:33    250s] --------------------------------------------------------------
[07/18 13:56:33    250s] | Num insts resized                 |       1  |       0    |
[07/18 13:56:33    250s] | Num insts undone                  |       0  |       0    |
[07/18 13:56:33    250s] | Num insts Downsized               |       1  |       0    |
[07/18 13:56:33    250s] | Num insts Samesized               |       0  |       0    |
[07/18 13:56:33    250s] | Num insts Upsized                 |       0  |       0    |
[07/18 13:56:33    250s] | Num multiple commits+uncommits    |       0  |       -    |
[07/18 13:56:33    250s] --------------------------------------------------------------
[07/18 13:56:33    250s] Bottom Preferred Layer:
[07/18 13:56:33    250s]     None
[07/18 13:56:33    250s] Via Pillar Rule:
[07/18 13:56:33    250s]     None
[07/18 13:56:33    250s] Finished writing unified metrics of routing constraints.
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
[07/18 13:56:33    250s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[07/18 13:56:33    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2098.3M, EPOCH TIME: 1721291193.636946
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2096.3M, EPOCH TIME: 1721291193.638369
[07/18 13:56:33    250s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2096.3M, EPOCH TIME: 1721291193.638974
[07/18 13:56:33    250s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2096.3M, EPOCH TIME: 1721291193.639011
[07/18 13:56:33    250s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2096.3M, EPOCH TIME: 1721291193.640430
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:       Starting CMU at level 4, MEM:2096.3M, EPOCH TIME: 1721291193.652249
[07/18 13:56:33    250s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2096.3M, EPOCH TIME: 1721291193.652414
[07/18 13:56:33    250s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2096.3M, EPOCH TIME: 1721291193.652466
[07/18 13:56:33    250s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2096.3M, EPOCH TIME: 1721291193.652477
[07/18 13:56:33    250s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2096.3M, EPOCH TIME: 1721291193.652488
[07/18 13:56:33    250s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2096.3M, EPOCH TIME: 1721291193.652507
[07/18 13:56:33    250s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2096.3M, EPOCH TIME: 1721291193.652536
[07/18 13:56:33    250s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.014, MEM:2096.3M, EPOCH TIME: 1721291193.652557
[07/18 13:56:33    250s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2096.3M, EPOCH TIME: 1721291193.652568
[07/18 13:56:33    250s] TDRefine: refinePlace mode is spiral
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.3
[07/18 13:56:33    250s] OPERPROF: Starting RefinePlace at level 1, MEM:2096.3M, EPOCH TIME: 1721291193.652590
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] *** Starting place_detail (0:04:11 mem=2096.3M) ***
[07/18 13:56:33    250s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 13:56:33    250s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2096.3M, EPOCH TIME: 1721291193.653819
[07/18 13:56:33    250s] Starting refinePlace ...
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] One DDP V2 for no tweak run.
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 13:56:33    250s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 13:56:33    250s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2096.3MB) @(0:04:11 - 0:04:11).
[07/18 13:56:33    250s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 13:56:33    250s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.3MB
[07/18 13:56:33    250s] Statistics of distance of Instance movement in refine placement:
[07/18 13:56:33    250s]   maximum (X+Y) =         0.00 um
[07/18 13:56:33    250s]   mean    (X+Y) =         0.00 um
[07/18 13:56:33    250s] Total instances moved : 0
[07/18 13:56:33    250s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.003, MEM:2096.3M, EPOCH TIME: 1721291193.657306
[07/18 13:56:33    250s] Summary Report:
[07/18 13:56:33    250s] Instances move: 0 (out of 130 movable)
[07/18 13:56:33    250s] Instances flipped: 0
[07/18 13:56:33    250s] Mean displacement: 0.00 um
[07/18 13:56:33    250s] Max displacement: 0.00 um 
[07/18 13:56:33    250s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2096.3MB) @(0:04:11 - 0:04:11).
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.3
[07/18 13:56:33    250s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 13:56:33    250s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2096.3MB
[07/18 13:56:33    250s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:2096.3M, EPOCH TIME: 1721291193.657406
[07/18 13:56:33    250s] *** Finished place_detail (0:04:11 mem=2096.3M) ***
[07/18 13:56:33    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2096.3M, EPOCH TIME: 1721291193.657706
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2096.3M, EPOCH TIME: 1721291193.658770
[07/18 13:56:33    250s] *** maximum move = 0.00 um ***
[07/18 13:56:33    250s] *** Finished re-routing un-routed nets (2096.3M) ***
[07/18 13:56:33    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2096.3M, EPOCH TIME: 1721291193.660436
[07/18 13:56:33    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2096.3M, EPOCH TIME: 1721291193.661891
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:     Starting CMU at level 3, MEM:2096.3M, EPOCH TIME: 1721291193.674193
[07/18 13:56:33    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2096.3M, EPOCH TIME: 1721291193.674352
[07/18 13:56:33    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.013, MEM:2096.3M, EPOCH TIME: 1721291193.674403
[07/18 13:56:33    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2096.3M, EPOCH TIME: 1721291193.674415
[07/18 13:56:33    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2096.3M, EPOCH TIME: 1721291193.674427
[07/18 13:56:33    250s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2096.3M, EPOCH TIME: 1721291193.674447
[07/18 13:56:33    250s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2096.3M, EPOCH TIME: 1721291193.674477
[07/18 13:56:33    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2096.3M, EPOCH TIME: 1721291193.674496
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2096.3M) ***
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.7
[07/18 13:56:33    250s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:04:10.7/0:17:31.3 (0.2), mem = 2096.3M
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] =============================================================================================
[07/18 13:56:33    250s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[07/18 13:56:33    250s] =============================================================================================
[07/18 13:56:33    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:33    250s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:33    250s] [ OptGetWeight           ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ OptEval                ]     30   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ OptCommit              ]     30   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[07/18 13:56:33    250s] [ IncrDelayCalc          ]      4   0:00:00.0  (  11.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/18 13:56:33    250s] [ RefinePlace            ]      1   0:00:00.0  (  36.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:33    250s] [ TimingUpdate           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ MISC                   ]          0:00:00.0  (  41.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2077.2M, EPOCH TIME: 1721291193.675834
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2016.2M, EPOCH TIME: 1721291193.676959
[07/18 13:56:33    250s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 13:56:33    250s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2016.21M, totSessionCpu=0:04:11).
[07/18 13:56:33    250s] **INFO: Flow update: Design timing is met.
[07/18 13:56:33    250s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/18 13:56:33    250s] Begin: GigaOpt postEco DRV Optimization
[07/18 13:56:33    250s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/18 13:56:33    250s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:10.7/0:17:31.3 (0.2), mem = 2016.2M
[07/18 13:56:33    250s] Info: 1 clock net  excluded from IPO operation.
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.8
[07/18 13:56:33    250s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 13:56:33    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=2016.2M
[07/18 13:56:33    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2016.2M, EPOCH TIME: 1721291193.687690
[07/18 13:56:33    250s] Processing tracks to init pin-track alignment.
[07/18 13:56:33    250s] z: 2, totalTracks: 1
[07/18 13:56:33    250s] z: 4, totalTracks: 1
[07/18 13:56:33    250s] z: 6, totalTracks: 1
[07/18 13:56:33    250s] z: 8, totalTracks: 1
[07/18 13:56:33    250s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:33    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2016.2M, EPOCH TIME: 1721291193.689356
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:     Starting CMU at level 3, MEM:2016.2M, EPOCH TIME: 1721291193.700588
[07/18 13:56:33    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2016.2M, EPOCH TIME: 1721291193.700709
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:33    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2016.2M, EPOCH TIME: 1721291193.700755
[07/18 13:56:33    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2016.2M, EPOCH TIME: 1721291193.700766
[07/18 13:56:33    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2016.2M, EPOCH TIME: 1721291193.700777
[07/18 13:56:33    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.2MB).
[07/18 13:56:33    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2016.2M, EPOCH TIME: 1721291193.700806
[07/18 13:56:33    250s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 13:56:33    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2016.2M
[07/18 13:56:33    250s] ### Creating RouteCongInterface, started
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] #optDebug: {0, 1.000}
[07/18 13:56:33    250s] ### Creating RouteCongInterface, finished
[07/18 13:56:33    250s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 13:56:33    250s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2016.2M
[07/18 13:56:33    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2016.2M
[07/18 13:56:33    250s] [GPS-DRV] Optimizer parameters ============================= 
[07/18 13:56:33    250s] [GPS-DRV] maxDensity (design): 0.95
[07/18 13:56:33    250s] [GPS-DRV] maxLocalDensity: 0.98
[07/18 13:56:33    250s] [GPS-DRV] All active and enabled setup views
[07/18 13:56:33    250s] [GPS-DRV]     wc
[07/18 13:56:33    250s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/18 13:56:33    250s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/18 13:56:33    250s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/18 13:56:33    250s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/18 13:56:33    250s] [GPS-DRV] timing-driven DRV settings
[07/18 13:56:33    250s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[07/18 13:56:33    250s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2073.4M, EPOCH TIME: 1721291193.748263
[07/18 13:56:33    250s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2073.4M, EPOCH TIME: 1721291193.748298
[07/18 13:56:33    250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:33    250s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/18 13:56:33    250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:33    250s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/18 13:56:33    250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:33    250s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 13:56:33    250s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 13:56:33    250s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.17|     0.00|       0|       0|       0| 40.26%|          |         |
[07/18 13:56:33    250s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.17|     0.00|       0|       0|       0| 40.26%| 0:00:00.0|  2073.4M|
[07/18 13:56:33    250s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 13:56:33    250s] Bottom Preferred Layer:
[07/18 13:56:33    250s]     None
[07/18 13:56:33    250s] Via Pillar Rule:
[07/18 13:56:33    250s]     None
[07/18 13:56:33    250s] Finished writing unified metrics of routing constraints.
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2073.4M) ***
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Total-nets :: 139, Stn-nets :: 0, ratio :: 0 %, Total-len 1611.74, Stn-len 0
[07/18 13:56:33    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2054.4M, EPOCH TIME: 1721291193.750168
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2016.4M, EPOCH TIME: 1721291193.751203
[07/18 13:56:33    250s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.8
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] =============================================================================================
[07/18 13:56:33    250s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.15-s110_1
[07/18 13:56:33    250s] =============================================================================================
[07/18 13:56:33    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  21.1 % )     0:00:00.0 /  0:00:00.0    1.5
[07/18 13:56:33    250s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:04:10.7/0:17:31.4 (0.2), mem = 2016.4M
[07/18 13:56:33    250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:33    250s] [ MISC                   ]          0:00:00.0  (  76.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 13:56:33    250s] ---------------------------------------------------------------------------------------------
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] End: GigaOpt postEco DRV Optimization
[07/18 13:56:33    250s] **INFO: Flow update: Design timing is met.
[07/18 13:56:33    250s] Running refinePlace -preserveRouting true -hardFence false
[07/18 13:56:33    250s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2016.4M, EPOCH TIME: 1721291193.753131
[07/18 13:56:33    250s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2016.4M, EPOCH TIME: 1721291193.753165
[07/18 13:56:33    250s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2016.4M, EPOCH TIME: 1721291193.753183
[07/18 13:56:33    250s] Processing tracks to init pin-track alignment.
[07/18 13:56:33    250s] z: 2, totalTracks: 1
[07/18 13:56:33    250s] z: 4, totalTracks: 1
[07/18 13:56:33    250s] z: 6, totalTracks: 1
[07/18 13:56:33    250s] z: 8, totalTracks: 1
[07/18 13:56:33    250s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 13:56:33    250s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2016.4M, EPOCH TIME: 1721291193.754676
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] OPERPROF:         Starting CMU at level 5, MEM:2016.4M, EPOCH TIME: 1721291193.766079
[07/18 13:56:33    250s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.766215
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 13:56:33    250s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.012, REAL:0.012, MEM:2016.4M, EPOCH TIME: 1721291193.766266
[07/18 13:56:33    250s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2016.4M, EPOCH TIME: 1721291193.766277
[07/18 13:56:33    250s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.766288
[07/18 13:56:33    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2016.4MB).
[07/18 13:56:33    250s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:2016.4M, EPOCH TIME: 1721291193.766317
[07/18 13:56:33    250s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.013, MEM:2016.4M, EPOCH TIME: 1721291193.766327
[07/18 13:56:33    250s] TDRefine: refinePlace mode is spiral
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.4
[07/18 13:56:33    250s] OPERPROF:   Starting RefinePlace at level 2, MEM:2016.4M, EPOCH TIME: 1721291193.766344
[07/18 13:56:33    250s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:33    250s] *** Starting place_detail (0:04:11 mem=2016.4M) ***
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] User Input Parameters:
[07/18 13:56:33    250s] - Congestion Driven    : Off
[07/18 13:56:33    250s] - Timing Driven        : Off
[07/18 13:56:33    250s] - Area-Violation Based : Off
[07/18 13:56:33    250s] - Start Rollback Level : -5
[07/18 13:56:33    250s] - Legalized            : On
[07/18 13:56:33    250s] - Window Based         : Off
[07/18 13:56:33    250s] - eDen incr mode       : Off
[07/18 13:56:33    250s] - Small incr mode      : On
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2016.4M, EPOCH TIME: 1721291193.768585
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Starting Small incrNP...
[07/18 13:56:33    250s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2016.4M, EPOCH TIME: 1721291193.768635
[07/18 13:56:33    250s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.768666
[07/18 13:56:33    250s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[07/18 13:56:33    250s] Density distribution unevenness ratio = 30.043%
[07/18 13:56:33    250s] Density distribution unevenness ratio (U70) = 0.000%
[07/18 13:56:33    250s] Density distribution unevenness ratio (U80) = 0.000%
[07/18 13:56:33    250s] Density distribution unevenness ratio (U90) = 0.000%
[07/18 13:56:33    250s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.768689
[07/18 13:56:33    250s] cost 0.638372, thresh 1.000000
[07/18 13:56:33    250s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2016.4M)
[07/18 13:56:33    250s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2016.4M, EPOCH TIME: 1721291193.768721
[07/18 13:56:33    250s] Starting refinePlace ...
[07/18 13:56:33    250s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] One DDP V2 for no tweak run.
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2016.4M, EPOCH TIME: 1721291193.769781
[07/18 13:56:33    250s] DDP initSite1 nrRow 16 nrJob 16
[07/18 13:56:33    250s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2016.4M, EPOCH TIME: 1721291193.769801
[07/18 13:56:33    250s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.769811
[07/18 13:56:33    250s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2016.4M, EPOCH TIME: 1721291193.769821
[07/18 13:56:33    250s] DDP markSite nrRow 16 nrJob 16
[07/18 13:56:33    250s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.769834
[07/18 13:56:33    250s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.769842
[07/18 13:56:33    250s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/18 13:56:33    250s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2016.4M, EPOCH TIME: 1721291193.770307
[07/18 13:56:33    250s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2016.4M, EPOCH TIME: 1721291193.770318
[07/18 13:56:33    250s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.770346
[07/18 13:56:33    250s] ** Cut row section cpu time 0:00:00.0.
[07/18 13:56:33    250s]  ** Cut row section real time 0:00:00.0.
[07/18 13:56:33    250s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2016.4M, EPOCH TIME: 1721291193.770361
[07/18 13:56:33    250s]   Spread Effort: high, pre-route mode, useDDP on.
[07/18 13:56:33    250s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2016.4MB) @(0:04:11 - 0:04:11).
[07/18 13:56:33    250s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 13:56:33    250s] wireLenOptFixPriorityInst 0 inst fixed
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 13:56:33    250s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 13:56:33    250s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 13:56:33    250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2016.4MB) @(0:04:11 - 0:04:11).
[07/18 13:56:33    250s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 13:56:33    250s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2016.4MB
[07/18 13:56:33    250s] Statistics of distance of Instance movement in refine placement:
[07/18 13:56:33    250s]   maximum (X+Y) =         0.00 um
[07/18 13:56:33    250s]   mean    (X+Y) =         0.00 um
[07/18 13:56:33    250s] Total instances moved : 0
[07/18 13:56:33    250s] Summary Report:
[07/18 13:56:33    250s] Instances move: 0 (out of 130 movable)
[07/18 13:56:33    250s] Instances flipped: 0
[07/18 13:56:33    250s] Mean displacement: 0.00 um
[07/18 13:56:33    250s] Max displacement: 0.00 um 
[07/18 13:56:33    250s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.005, REAL:0.005, MEM:2016.4M, EPOCH TIME: 1721291193.773625
[07/18 13:56:33    250s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 13:56:33    250s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2016.4MB
[07/18 13:56:33    250s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2016.4MB) @(0:04:11 - 0:04:11).
[07/18 13:56:33    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.4
[07/18 13:56:33    250s] *** Finished place_detail (0:04:11 mem=2016.4M) ***
[07/18 13:56:33    250s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.007, REAL:0.007, MEM:2016.4M, EPOCH TIME: 1721291193.773728
[07/18 13:56:33    250s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2016.4M, EPOCH TIME: 1721291193.773741
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2016.4M, EPOCH TIME: 1721291193.774803
[07/18 13:56:33    250s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.021, REAL:0.022, MEM:2016.4M, EPOCH TIME: 1721291193.774830
[07/18 13:56:33    250s] **INFO: Flow update: Design timing is met.
[07/18 13:56:33    250s] **INFO: Flow update: Design timing is met.
[07/18 13:56:33    250s] **INFO: Flow update: Design timing is met.
[07/18 13:56:33    250s] Register exp ratio and priority group on 0 nets on 139 nets : 
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Active setup views:
[07/18 13:56:33    250s]  wc
[07/18 13:56:33    250s]   Dominating endpoints: 0
[07/18 13:56:33    250s]   Dominating TNS: -0.000
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] RC Grid backup saved.
[07/18 13:56:33    250s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 13:56:33    250s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 13:56:33    250s] Type 'man IMPEXT-3530' for more detail.
[07/18 13:56:33    250s] pre_route RC Extraction called for design voting_machine.
[07/18 13:56:33    250s] RC Extraction called in multi-corner(1) mode.
[07/18 13:56:33    250s] RCMode: PreRoute
[07/18 13:56:33    250s]       RC Corner Indexes            0   
[07/18 13:56:33    250s] Capacitance Scaling Factor   : 1.00000 
[07/18 13:56:33    250s] Resistance Scaling Factor    : 1.00000 
[07/18 13:56:33    250s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 13:56:33    250s] Clock Res. Scaling Factor    : 1.00000 
[07/18 13:56:33    250s] Shrink Factor                : 0.90000
[07/18 13:56:33    250s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 13:56:33    250s] Using capacitance table file ...
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] Trim Metal Layers:
[07/18 13:56:33    250s] LayerId::1 widthSet size::4
[07/18 13:56:33    250s] LayerId::2 widthSet size::4
[07/18 13:56:33    250s] LayerId::3 widthSet size::4
[07/18 13:56:33    250s] LayerId::4 widthSet size::4
[07/18 13:56:33    250s] LayerId::5 widthSet size::4
[07/18 13:56:33    250s] LayerId::6 widthSet size::4
[07/18 13:56:33    250s] LayerId::7 widthSet size::5
[07/18 13:56:33    250s] LayerId::8 widthSet size::5
[07/18 13:56:33    250s] LayerId::9 widthSet size::5
[07/18 13:56:33    250s] LayerId::10 widthSet size::4
[07/18 13:56:33    250s] LayerId::11 widthSet size::3
[07/18 13:56:33    250s] eee: pegSigSF::1.070000
[07/18 13:56:33    250s] Skipped RC grid update for preRoute extraction.
[07/18 13:56:33    250s] Initializing multi-corner capacitance tables ... 
[07/18 13:56:33    250s] Initializing multi-corner resistance tables ...
[07/18 13:56:33    250s] Creating RPSQ from WeeR and WRes ...
[07/18 13:56:33    250s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 13:56:33    250s] eee: l::2 avDens::0.068347 usedTrk::46.749648 availTrk::684.000000 sigTrk::46.749648
[07/18 13:56:33    250s] eee: l::3 avDens::0.070462 usedTrk::50.732544 availTrk::720.000000 sigTrk::50.732544
[07/18 13:56:33    250s] eee: l::4 avDens::0.004619 usedTrk::1.974445 availTrk::427.500000 sigTrk::1.974445
[07/18 13:56:33    250s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 13:56:33    250s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 13:56:33    250s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:33    250s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:33    250s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 13:56:33    250s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 13:56:33    250s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 13:56:33    250s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 13:56:33    250s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 13:56:33    250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1994.008M)
[07/18 13:56:33    250s] Skewing Data Summary (End_of_FINAL)
[07/18 13:56:33    250s] --------------------------------------------------
[07/18 13:56:33    250s]  Total skewed count:0
[07/18 13:56:33    250s] --------------------------------------------------
[07/18 13:56:33    250s] Starting delay calculation for Setup views
[07/18 13:56:33    250s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 13:56:33    250s] #################################################################################
[07/18 13:56:33    250s] # Design Stage: PreRoute
[07/18 13:56:33    250s] # Design Name: voting_machine
[07/18 13:56:33    250s] # Design Mode: 90nm
[07/18 13:56:33    250s] # Analysis Mode: MMMC Non-OCV 
[07/18 13:56:33    250s] # Parasitics Mode: No SPEF/RCDB 
[07/18 13:56:33    250s] # Signoff Settings: SI Off 
[07/18 13:56:33    250s] #################################################################################
[07/18 13:56:33    250s] Calculate delays in BcWc mode...
[07/18 13:56:33    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 2002.8M, InitMEM = 2002.8M)
[07/18 13:56:33    250s] Start delay calculation (fullDC) (1 T). (MEM=2002.81)
[07/18 13:56:33    250s] End AAE Lib Interpolated Model. (MEM=2014.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 13:56:33    250s] Total number of fetched objects 139
[07/18 13:56:33    250s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 13:56:33    250s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 13:56:33    250s] End delay calculation. (MEM=2030.02 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 13:56:33    250s] End delay calculation (fullDC). (MEM=2030.02 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 13:56:33    250s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2030.0M) ***
[07/18 13:56:33    250s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:11 mem=2030.0M)
[07/18 13:56:33    250s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2030.02 MB )
[07/18 13:56:33    250s] (I)      ==================== Layers =====================
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 13:56:33    250s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 13:56:33    250s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 13:56:33    250s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 13:56:33    250s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 13:56:33    250s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 13:56:33    250s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 13:56:33    250s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 13:56:33    250s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 13:56:33    250s] (I)      Started Import and model ( Curr Mem: 2030.02 MB )
[07/18 13:56:33    250s] (I)      Default pattern map key = voting_machine_default.
[07/18 13:56:33    250s] (I)      == Non-default Options ==
[07/18 13:56:33    250s] (I)      Build term to term wires                           : false
[07/18 13:56:33    250s] (I)      Maximum routing layer                              : 11
[07/18 13:56:33    250s] (I)      Number of threads                                  : 1
[07/18 13:56:33    250s] (I)      Method to set GCell size                           : row
[07/18 13:56:33    250s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 13:56:33    250s] (I)      Use row-based GCell size
[07/18 13:56:33    250s] (I)      Use row-based GCell align
[07/18 13:56:33    250s] (I)      layer 0 area = 80000
[07/18 13:56:33    250s] (I)      layer 1 area = 80000
[07/18 13:56:33    250s] (I)      layer 2 area = 80000
[07/18 13:56:33    250s] (I)      layer 3 area = 80000
[07/18 13:56:33    250s] (I)      layer 4 area = 80000
[07/18 13:56:33    250s] (I)      layer 5 area = 80000
[07/18 13:56:33    250s] (I)      layer 6 area = 80000
[07/18 13:56:33    250s] (I)      layer 7 area = 80000
[07/18 13:56:33    250s] (I)      layer 8 area = 80000
[07/18 13:56:33    250s] (I)      layer 9 area = 400000
[07/18 13:56:33    250s] (I)      layer 10 area = 400000
[07/18 13:56:33    250s] (I)      GCell unit size   : 3420
[07/18 13:56:33    250s] (I)      GCell multiplier  : 1
[07/18 13:56:33    250s] (I)      GCell row height  : 3420
[07/18 13:56:33    250s] (I)      Actual row height : 3420
[07/18 13:56:33    250s] (I)      GCell align ref   : 11200 11020
[07/18 13:56:33    250s] [NR-eGR] Track table information for default rule: 
[07/18 13:56:33    250s] [NR-eGR] Metal1 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal2 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal3 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal4 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal5 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal6 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal7 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal8 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal9 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal10 has single uniform track structure
[07/18 13:56:33    250s] [NR-eGR] Metal11 has single uniform track structure
[07/18 13:56:33    250s] (I)      ==================== Default via =====================
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 13:56:33    250s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 13:56:33    250s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 13:56:33    250s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 13:56:33    250s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 13:56:33    250s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 13:56:33    250s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 13:56:33    250s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 13:56:33    250s] (I)      +----+------------------+----------------------------+
[07/18 13:56:33    250s] [NR-eGR] Read 2396 PG shapes
[07/18 13:56:33    250s] [NR-eGR] Read 0 clock shapes
[07/18 13:56:33    250s] [NR-eGR] Read 0 other shapes
[07/18 13:56:33    250s] [NR-eGR] #Routing Blockages  : 0
[07/18 13:56:33    250s] [NR-eGR] #Instance Blockages : 0
[07/18 13:56:33    250s] [NR-eGR] #PG Blockages       : 2396
[07/18 13:56:33    250s] [NR-eGR] #Halo Blockages     : 0
[07/18 13:56:33    250s] [NR-eGR] #Boundary Blockages : 0
[07/18 13:56:33    250s] [NR-eGR] #Clock Blockages    : 0
[07/18 13:56:33    250s] [NR-eGR] #Other Blockages    : 0
[07/18 13:56:33    250s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 13:56:33    250s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 13:56:33    250s] [NR-eGR] Read 139 nets ( ignored 0 )
[07/18 13:56:33    250s] (I)      early_global_route_priority property id does not exist.
[07/18 13:56:33    250s] (I)      Read Num Blocks=2396  Num Prerouted Wires=0  Num CS=0
[07/18 13:56:33    250s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 13:56:33    250s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 13:56:33    250s] (I)      Number of ignored nets                =      0
[07/18 13:56:33    250s] (I)      Number of connected nets              =      0
[07/18 13:56:33    250s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 13:56:33    250s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 13:56:33    250s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 13:56:33    250s] (I)      Ndr track 0 does not exist
[07/18 13:56:33    250s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/18 13:56:33    250s] (I)      ---------------------Grid Graph Info--------------------
[07/18 13:56:33    250s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 13:56:33    250s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 13:56:33    250s] (I)      Site width          :   400  (dbu)
[07/18 13:56:33    250s] (I)      Row height          :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell row height    :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell width         :  3420  (dbu)
[07/18 13:56:33    250s] (I)      GCell height        :  3420  (dbu)
[07/18 13:56:33    250s] (I)      Grid                :    25    23    11
[07/18 13:56:33    250s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 13:56:33    250s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 13:56:33    250s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 13:56:33    250s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 13:56:33    250s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 13:56:33    250s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 13:56:33    250s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 13:56:33    250s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 13:56:33    250s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 13:56:33    250s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 13:56:33    250s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 13:56:33    250s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 13:56:33    250s] (I)      --------------------------------------------------------
[07/18 13:56:33    250s] 
[07/18 13:56:33    250s] [NR-eGR] ============ Routing rule table ============
[07/18 13:56:33    250s] [NR-eGR] Rule id: 0  Nets: 139
[07/18 13:56:33    250s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 13:56:33    250s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 13:56:33    250s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 13:56:33    250s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:33    250s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 13:56:33    250s] [NR-eGR] ========================================
[07/18 13:56:33    250s] [NR-eGR] 
[07/18 13:56:33    250s] (I)      =============== Blocked Tracks ===============
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 13:56:33    250s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 13:56:33    250s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 13:56:33    250s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 13:56:33    250s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 13:56:33    250s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 13:56:33    250s] (I)      +-------+---------+----------+---------------+
[07/18 13:56:33    250s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2030.02 MB )
[07/18 13:56:33    250s] (I)      Reset routing kernel
[07/18 13:56:33    250s] (I)      Started Global Routing ( Curr Mem: 2030.02 MB )
[07/18 13:56:33    250s] (I)      totalPins=504  totalGlobalPin=465 (92.26%)
[07/18 13:56:33    250s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1a Route ============
[07/18 13:56:33    250s] [NR-eGR] Layer group 1: route 139 net(s) in layer range [2, 11]
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1b Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.448370e+03um
[07/18 13:56:33    250s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 13:56:33    250s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1c Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1d Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1e Route ============
[07/18 13:56:33    250s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] (I)      ============  Phase 1l Route ============
[07/18 13:56:33    250s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.448370e+03um
[07/18 13:56:33    250s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 13:56:33    250s] (I)      Layer  2:       4370       544         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  3:       4669       451         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  4:       4370        13         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  6:       4370         5         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 13:56:33    250s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 13:56:33    250s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 13:56:33    250s] (I)      Total:         39129      1013         0         414       42132    ( 0.97%) 
[07/18 13:56:33    250s] (I)      
[07/18 13:56:33    250s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 13:56:33    250s] [NR-eGR]                        OverCon            
[07/18 13:56:33    250s] [NR-eGR]                         #Gcell     %Gcell
[07/18 13:56:33    250s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 13:56:33    250s] [NR-eGR] ----------------------------------------------
[07/18 13:56:33    250s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] ----------------------------------------------
[07/18 13:56:33    250s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 13:56:33    250s] [NR-eGR] 
[07/18 13:56:33    250s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2038.02 MB )
[07/18 13:56:33    250s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 13:56:33    250s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 13:56:33    250s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2038.02 MB )
[07/18 13:56:33    250s] (I)      =================================== Runtime Summary ====================================
[07/18 13:56:33    250s] (I)       Step                                         %     Start    Finish      Real       CPU 
[07/18 13:56:33    250s] (I)      ----------------------------------------------------------------------------------------
[07/18 13:56:33    250s] (I)       Early Global Route kernel              100.00%  4.32 sec  4.40 sec  0.08 sec  0.02 sec 
[07/18 13:56:33    250s] (I)       +-Import and model                      43.40%  4.33 sec  4.36 sec  0.03 sec  0.01 sec 
[07/18 13:56:33    250s] (I)       | +-Create place DB                      0.34%  4.33 sec  4.33 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Import place data                  0.30%  4.33 sec  4.33 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read instances and placement     0.10%  4.33 sec  4.33 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read nets                        0.13%  4.33 sec  4.33 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Create route DB                     36.20%  4.33 sec  4.35 sec  0.03 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Import route data (1T)            36.04%  4.33 sec  4.35 sec  0.03 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read blockages ( Layer 2-11 )   13.59%  4.34 sec  4.35 sec  0.01 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read routing blockages         0.00%  4.34 sec  4.34 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read instance blockages        0.03%  4.34 sec  4.34 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read PG blockages              1.57%  4.34 sec  4.34 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read clock blockages           1.28%  4.34 sec  4.34 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read other blockages           1.33%  4.34 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read halo blockages            0.00%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Read boundary cut boxes        0.00%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read blackboxes                  0.01%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read prerouted                   0.06%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read unlegalized nets            0.01%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Read nets                        0.04%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Set up via pillars               0.00%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Initialize 3D grid graph         0.01%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Model blockage capacity          0.43%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | | +-Initialize 3D capacity         0.37%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Read aux data                        0.00%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Others data preparation              0.01%  4.35 sec  4.35 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Create route kernel                  6.66%  4.35 sec  4.36 sec  0.01 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       +-Global Routing                        53.23%  4.36 sec  4.40 sec  0.04 sec  0.01 sec 
[07/18 13:56:33    250s] (I)       | +-Initialization                       0.04%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Net group 1                          5.84%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Generate topology                  0.17%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Phase 1a                           0.50%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Pattern routing (1T)             0.39%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Add via demand to 2D             0.03%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Phase 1b                           0.03%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Phase 1c                           0.01%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Phase 1d                           0.01%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Phase 1e                           0.04%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Route legalization               0.00%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | +-Phase 1l                           4.76%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | | | +-Layer assignment (1T)            4.69%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Clean cong LA                        0.00%  4.36 sec  4.36 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       +-Export 3D cong map                     0.60%  4.40 sec  4.40 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)       | +-Export 2D cong map                   0.12%  4.40 sec  4.40 sec  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)      ===================== Summary by functions =====================
[07/18 13:56:33    250s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 13:56:33    250s] (I)      ----------------------------------------------------------------
[07/18 13:56:33    250s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[07/18 13:56:33    250s] (I)        1  Global Routing                  53.23%  0.04 sec  0.01 sec 
[07/18 13:56:33    250s] (I)        1  Import and model                43.40%  0.03 sec  0.01 sec 
[07/18 13:56:33    250s] (I)        1  Export 3D cong map               0.60%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Create route DB                 36.20%  0.03 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Create route kernel              6.66%  0.01 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Net group 1                      5.84%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Create place DB                  0.34%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Initialization                   0.04%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Import route data (1T)          36.04%  0.03 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Phase 1l                         4.76%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Phase 1a                         0.50%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Import place data                0.30%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Generate topology                0.17%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Read blockages ( Layer 2-11 )   13.59%  0.01 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Layer assignment (1T)            4.69%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Model blockage capacity          0.43%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Pattern routing (1T)             0.39%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Read nets                        0.17%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Read instances and placement     0.10%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Read prerouted                   0.06%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Initialize 3D grid graph         0.01%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read PG blockages                1.57%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read other blockages             1.33%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read clock blockages             1.28%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Initialize 3D capacity           0.37%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read instance blockages          0.03%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 13:56:33    250s] OPERPROF: Starting HotSpotCal at level 1, MEM:2038.0M, EPOCH TIME: 1721291193.993381
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 13:56:33    250s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 13:56:33    250s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2038.0M, EPOCH TIME: 1721291193.993565
[07/18 13:56:33    250s] [hotspot] Hotspot report including placement blocked areas
[07/18 13:56:33    250s] OPERPROF: Starting HotSpotCal at level 1, MEM:2038.0M, EPOCH TIME: 1721291193.993631
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 13:56:33    250s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 13:56:33    250s] [hotspot] +------------+---------------+---------------+
[07/18 13:56:33    250s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 13:56:33    250s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2038.0M, EPOCH TIME: 1721291193.993734
[07/18 13:56:33    250s] Reported timing to dir ./timingReports
[07/18 13:56:33    250s] **opt_design ... cpu = 0:00:04, real = 0:00:03, mem = 1833.2M, totSessionCpu=0:04:11 **
[07/18 13:56:33    250s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1993.0M, EPOCH TIME: 1721291193.996811
[07/18 13:56:33    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:33    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:34    250s] 
[07/18 13:56:34    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:34    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:1993.0M, EPOCH TIME: 1721291194.008309
[07/18 13:56:34    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:34    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] ------------------------------------------------------------------
[07/18 13:56:37    250s]      opt_design Final Summary
[07/18 13:56:37    250s] ------------------------------------------------------------------
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] Setup views included:
[07/18 13:56:37    250s]  wc 
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] +--------------------+---------+---------+---------+
[07/18 13:56:37    250s] |     Setup mode     |   all   | reg2reg | default |
[07/18 13:56:37    250s] +--------------------+---------+---------+---------+
[07/18 13:56:37    250s] |           WNS (ns):|  8.173  |  8.173  |  8.455  |
[07/18 13:56:37    250s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/18 13:56:37    250s] |    Violating Paths:|    0    |    0    |    0    |
[07/18 13:56:37    250s] |          All Paths:|   84    |   55    |   57    |
[07/18 13:56:37    250s] +--------------------+---------+---------+---------+
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] +----------------+-------------------------------+------------------+
[07/18 13:56:37    250s] |                |              Real             |       Total      |
[07/18 13:56:37    250s] |    DRVs        +------------------+------------+------------------|
[07/18 13:56:37    250s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/18 13:56:37    250s] +----------------+------------------+------------+------------------+
[07/18 13:56:37    250s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/18 13:56:37    250s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/18 13:56:37    250s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/18 13:56:37    250s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/18 13:56:37    250s] +----------------+------------------+------------+------------------+
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2008.5M, EPOCH TIME: 1721291197.284486
[07/18 13:56:37    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:37    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2008.5M, EPOCH TIME: 1721291197.296377
[07/18 13:56:37    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] Density: 40.260%
[07/18 13:56:37    250s] Routing Overflow: 0.00% H and 0.00% V
[07/18 13:56:37    250s] ------------------------------------------------------------------
[07/18 13:56:37    250s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2008.5M, EPOCH TIME: 1721291197.298577
[07/18 13:56:37    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 13:56:37    250s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2008.5M, EPOCH TIME: 1721291197.309989
[07/18 13:56:37    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    250s] **opt_design ... cpu = 0:00:04, real = 0:00:07, mem = 1837.3M, totSessionCpu=0:04:11 **
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:37    250s] Deleting Lib Analyzer.
[07/18 13:56:37    250s] 
[07/18 13:56:37    250s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:37    251s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/18 13:56:37    251s] Type 'man IMPOPT-3195' for more detail.
[07/18 13:56:37    251s] *** Finished opt_design ***
[07/18 13:56:37    251s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 13:56:37    251s] UM:*                                       0.000 ns          8.173 ns  final
[07/18 13:56:37    251s] UM: Running design category ...
[07/18 13:56:37    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2008.5M, EPOCH TIME: 1721291197.334254
[07/18 13:56:37    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2008.5M, EPOCH TIME: 1721291197.345929
[07/18 13:56:37    251s] All LLGs are deleted
[07/18 13:56:37    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2008.5M, EPOCH TIME: 1721291197.346335
[07/18 13:56:37    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2008.5M, EPOCH TIME: 1721291197.346465
[07/18 13:56:37    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 13:56:37    251s] Summary for sequential cells identification: 
[07/18 13:56:37    251s]   Identified SBFF number: 104
[07/18 13:56:37    251s]   Identified MBFF number: 0
[07/18 13:56:37    251s]   Identified SB Latch number: 0
[07/18 13:56:37    251s]   Identified MB Latch number: 0
[07/18 13:56:37    251s]   Not identified SBFF number: 16
[07/18 13:56:37    251s]   Not identified MBFF number: 0
[07/18 13:56:37    251s]   Not identified SB Latch number: 0
[07/18 13:56:37    251s]   Not identified MB Latch number: 0
[07/18 13:56:37    251s]   Number of sequential cells which are not FFs: 32
[07/18 13:56:37    251s]  Visiting view : wc
[07/18 13:56:37    251s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 13:56:37    251s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 13:56:37    251s]  Visiting view : bc
[07/18 13:56:37    251s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 13:56:37    251s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 13:56:37    251s] TLC MultiMap info (StdDelay):
[07/18 13:56:37    251s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 13:56:37    251s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 13:56:37    251s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 13:56:37    251s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 13:56:37    251s]  Setting StdDelay to: 36.8ps
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] 	Current design flip-flop statistics
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] Single-Bit FF Count          :           28
[07/18 13:56:37    251s] Multi-Bit FF Count           :            0
[07/18 13:56:37    251s] Total Bit Count              :           28
[07/18 13:56:37    251s] Total FF Count               :           28
[07/18 13:56:37    251s] Bits Per Flop                :        1.000
[07/18 13:56:37    251s] Total Clock Pin Cap(FF)      :        5.796
[07/18 13:56:37    251s] Multibit Conversion Ratio(%) :         0.00
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s]             Multi-bit cell usage statistics
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] ============================================================
[07/18 13:56:37    251s] Sequential Multibit cells usage statistics
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] -FlipFlops               28                    0        0.00                    1.00
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] Seq_Mbit libcell              Bitwidth        Count
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] Total 0
[07/18 13:56:37    251s] ============================================================
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] Category            Num of Insts Rejected     Reasons
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s] ------------------------------------------------------------
[07/18 13:56:37    251s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 13:56:37    251s] UM:           3.75              7          0.000 ns          8.173 ns  opt_design_prects
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.4 real=0:00:08.0)
[07/18 13:56:37    251s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[07/18 13:56:37    251s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[07/18 13:56:37    251s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.5 real=0:00:00.5)
[07/18 13:56:37    251s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.4)
[07/18 13:56:37    251s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[07/18 13:56:37    251s] clean pInstBBox. size 0
[07/18 13:56:37    251s] All LLGs are deleted
[07/18 13:56:37    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 13:56:37    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2008.5M, EPOCH TIME: 1721291197.413452
[07/18 13:56:37    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2008.5M, EPOCH TIME: 1721291197.413503
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] TimeStamp Deleting Cell Server Begin ...
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] TimeStamp Deleting Cell Server End ...
[07/18 13:56:37    251s] Disable CTE adjustment.
[07/18 13:56:37    251s] Info: pop threads available for lower-level modules during optimization.
[07/18 13:56:37    251s] #optDebug: fT-D <X 1 0 0 0>
[07/18 13:56:37    251s] VSMManager cleared!
[07/18 13:56:37    251s] #optDebug: fT-D <X 1 0 0 0>
[07/18 13:56:37    251s] **place_opt_design ... cpu = 0:00:05, real = 0:00:10, mem = 1904.5M **
[07/18 13:56:37    251s] *** Finished GigaPlace ***
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] *** Summary of all messages that are not suppressed in this session:
[07/18 13:56:37    251s] Severity  ID               Count  Summary                                  
[07/18 13:56:37    251s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/18 13:56:37    251s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] =============================================================================================
[07/18 13:56:37    251s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[07/18 13:56:37    251s] =============================================================================================
[07/18 13:56:37    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 13:56:37    251s] ---------------------------------------------------------------------------------------------
[07/18 13:56:37    251s] [ InitOpt                ]      1   0:00:00.7  (   7.3 % )     0:00:01.0 /  0:00:00.9    0.9
[07/18 13:56:37    251s] [ GlobalOpt              ]      1   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 13:56:37    251s] [ DrvOpt                 ]      3   0:00:00.5  (   5.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/18 13:56:37    251s] [ SimplifyNetlist        ]      1   0:00:00.5  (   5.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/18 13:56:37    251s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[07/18 13:56:37    251s] [ AreaOpt                ]      2   0:00:00.4  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[07/18 13:56:37    251s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:03.5 /  0:00:00.2    0.1
[07/18 13:56:37    251s] [ DrvReport              ]      2   0:00:03.2  (  33.0 % )     0:00:03.2 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 13:56:37    251s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 13:56:37    251s] *** Message Summary: 5 warning(s), 0 error(s)
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] *** place_opt_design #1 [finish] : cpu/real = 0:00:05.2/0:00:09.8 (0.5), totSession cpu/real = 0:04:11.1/0:17:35.0 (0.2), mem = 1904.5M
[07/18 13:56:37    251s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ GlobalPlace            ]      1   0:00:02.5  (  25.0 % )     0:00:02.5 /  0:00:01.4    0.6
[07/18 13:56:37    251s] [ IncrReplace            ]      1   0:00:00.5  (   4.9 % )     0:00:00.6 /  0:00:00.4    0.8
[07/18 13:56:37    251s] [ RefinePlace            ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 13:56:37    251s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.1    0.3
[07/18 13:56:37    251s] [ ExtractRC              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 13:56:37    251s] [ TimingUpdate           ]     30   0:00:00.1  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/18 13:56:37    251s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 13:56:37    251s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 13:56:37    251s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/18 13:56:37    251s] [ MISC                   ]          0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.3    0.9
[07/18 13:56:37    251s] ---------------------------------------------------------------------------------------------
[07/18 13:56:37    251s]  place_opt_design #1 TOTAL          0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:05.2    0.5
[07/18 13:56:37    251s] ---------------------------------------------------------------------------------------------
[07/18 13:56:37    251s] 
[07/18 13:56:37    251s] @innovus 18> write_db placeOpt

[07/18 14:02:55    338s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 14:02:55    338s] #% Begin save design ... (date=07/18 14:02:55, mem=1835.4M)
[07/18 14:02:55    338s] % Begin Save ccopt configuration ... (date=07/18 14:02:55, mem=1835.4M)
[07/18 14:02:55    338s] % End Save ccopt configuration ... (date=07/18 14:02:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1836.5M, current mem=1836.5M)
[07/18 14:02:55    338s] % Begin Save netlist data ... (date=07/18 14:02:55, mem=1836.5M)
[07/18 14:02:55    338s] Writing Binary DB to placeOpt/voting_machine.v.bin in single-threaded mode...
[07/18 14:02:55    338s] % End Save netlist data ... (date=07/18 14:02:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1836.9M, current mem=1836.9M)
[07/18 14:02:55    338s] Saving symbol-table file ...
[07/18 14:02:56    338s] Saving congestion map file placeOpt/voting_machine.route.congmap.gz ...
[07/18 14:02:56    338s] % Begin Save AAE data ... (date=07/18 14:02:56, mem=1836.9M)
[07/18 14:02:56    338s] Saving AAE Data ...
[07/18 14:02:56    338s] % End Save AAE data ... (date=07/18 14:02:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1836.9M, current mem=1836.9M)
[07/18 14:02:56    338s] Saving preference file placeOpt/gui.pref.tcl ...
[07/18 14:02:56    338s] Saving mode setting ...
[07/18 14:02:56    338s] Saving root attributes to be loaded post write_db ...
[07/18 14:02:57    338s] Saving global file ...
[07/18 14:02:57    338s] Saving root attributes to be loaded previous write_db ...
[07/18 14:02:57    339s] % Begin Save floorplan data ... (date=07/18 14:02:57, mem=1839.7M)
[07/18 14:02:57    339s] Saving floorplan file ...
[07/18 14:02:58    339s] % End Save floorplan data ... (date=07/18 14:02:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=1839.8M, current mem=1839.8M)
[07/18 14:02:58    339s] Saving PG file placeOpt/voting_machine.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jul 18 14:02:58 2024)
[07/18 14:02:58    339s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1964.7M) ***
[07/18 14:02:58    339s] Saving Drc markers ...
[07/18 14:02:58    339s] ... No Drc file written since there is no markers found.
[07/18 14:02:58    339s] % Begin Save placement data ... (date=07/18 14:02:58, mem=1839.8M)
[07/18 14:02:58    339s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/18 14:02:58    339s] Save Adaptive View Pruning View Names to Binary file
[07/18 14:02:58    339s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1967.7M) ***
[07/18 14:02:58    339s] % End Save placement data ... (date=07/18 14:02:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1840.0M, current mem=1840.0M)
[07/18 14:02:58    339s] % Begin Save routing data ... (date=07/18 14:02:58, mem=1840.0M)
[07/18 14:02:58    339s] Saving route file ...
[07/18 14:02:59    339s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1964.7M) ***
[07/18 14:02:59    339s] % End Save routing data ... (date=07/18 14:02:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=1840.1M, current mem=1840.1M)
[07/18 14:02:59    339s] Saving SCANDEF file ...
[07/18 14:02:59    339s] 
[07/18 14:02:59    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:02:59    339s] Summary for sequential cells identification: 
[07/18 14:02:59    339s]   Identified SBFF number: 104
[07/18 14:02:59    339s]   Identified MBFF number: 0
[07/18 14:02:59    339s]   Identified SB Latch number: 0
[07/18 14:02:59    339s]   Identified MB Latch number: 0
[07/18 14:02:59    339s]   Not identified SBFF number: 16
[07/18 14:02:59    339s]   Not identified MBFF number: 0
[07/18 14:02:59    339s]   Not identified SB Latch number: 0
[07/18 14:02:59    339s]   Not identified MB Latch number: 0
[07/18 14:02:59    339s]   Number of sequential cells which are not FFs: 32
[07/18 14:02:59    339s]  Visiting view : wc
[07/18 14:02:59    339s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 14:02:59    339s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 14:02:59    339s]  Visiting view : bc
[07/18 14:02:59    339s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 14:02:59    339s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 14:02:59    339s] TLC MultiMap info (StdDelay):
[07/18 14:02:59    339s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 14:02:59    339s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 14:02:59    339s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 14:02:59    339s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 14:02:59    339s]  Setting StdDelay to: 36.8ps
[07/18 14:02:59    339s] 
[07/18 14:02:59    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:02:59    339s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 14:02:59    339s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 14:02:59    339s] Start applying DEF ordered sections ...
[07/18 14:02:59    339s] Successfully applied all DEF ordered sections.
[07/18 14:02:59    339s] *** Scan Sanity Check Summary:
[07/18 14:02:59    339s] *** 1 scan chain  passed sanity check.
[07/18 14:02:59    339s] Saving property file placeOpt/voting_machine.prop
[07/18 14:02:59    339s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2160.7M) ***
[07/18 14:02:59    339s] Saving rc congestion map placeOpt/voting_machine.congmap.gz ...
[07/18 14:02:59    339s] % Begin Save power constraints data ... (date=07/18 14:02:59, mem=1841.4M)
[07/18 14:02:59    339s] % End Save power constraints data ... (date=07/18 14:02:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1841.4M, current mem=1841.4M)
[07/18 14:03:00    339s] Generated self-contained design placeOpt
[07/18 14:03:00    339s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 14:03:00    339s] #% End save design ... (date=07/18 14:03:00, total cpu=0:00:00.7, real=0:00:05.0, peak res=1870.4M, current mem=1841.8M)
[07/18 14:03:00    339s] *** Message Summary: 0 warning(s), 0 error(s)
[07/18 14:03:00    339s] 
[07/18 14:03:00    339s] 0
[07/18 14:03:00    339s] @innovus 19> create_clock_tree_spec

[07/18 14:03:31    346s] Creating clock tree spec for modes (timing configs): sdc_cons
[07/18 14:03:31    346s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/18 14:03:31    346s] Reset timing graph...
[07/18 14:03:31    346s] Ignoring AAE DB Resetting ...
[07/18 14:03:31    346s] Reset timing graph done.
[07/18 14:03:31    346s] Ignoring AAE DB Resetting ...
[07/18 14:03:31    346s] Analyzing clock structure...
[07/18 14:03:31    346s] Analyzing clock structure done.
[07/18 14:03:31    346s] Reset timing graph...
[07/18 14:03:31    346s] Ignoring AAE DB Resetting ...
[07/18 14:03:31    346s] Reset timing graph done.
[07/18 14:03:31    346s] Extracting original clock gating for clk...
[07/18 14:03:31    346s]   clock_tree clk contains 28 sinks and 0 clock gates.
[07/18 14:03:31    346s] Extracting original clock gating for clk done.
[07/18 14:03:31    346s] The skew group clk/sdc_cons was created. It contains 28 sinks and 1 sources.
[07/18 14:03:31    346s] Checking clock tree convergence...
[07/18 14:03:31    346s] Checking clock tree convergence done.
[07/18 14:03:31    346s] @innovus 20> ccopt_design

[07/18 14:05:31    372s] #% Begin ccopt_design (date=07/18 14:05:31, mem=1831.4M)
[07/18 14:05:31    372s] Turning off fast DC mode.
[07/18 14:05:31    372s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:06:12.6/0:26:29.4 (0.2), mem = 1985.3M
[07/18 14:05:31    372s] Runtime...
[07/18 14:05:31    372s] **INFO: User's settings:
[07/18 14:05:35    376s] delaycal_enable_high_fanout                                    true
[07/18 14:05:35    376s] delaycal_ignore_net_load                                       false
[07/18 14:05:35    376s] delaycal_socv_accuracy_mode                                    low
[07/18 14:05:35    376s] setAnalysisMode -cts                                           postCTS
[07/18 14:05:35    376s] setDelayCalMode -engine                                        aae
[07/18 14:05:35    376s] extract_rc_engine                                              pre_route
[07/18 14:05:35    376s] extract_rc_shrink_factor                                       0.9
[07/18 14:05:35    376s] opt_drv_margin                                                 0.0
[07/18 14:05:35    376s] opt_fix_drv                                                    true
[07/18 14:05:35    376s] opt_preserve_all_sequential                                    true
[07/18 14:05:35    376s] opt_resize_flip_flops                                          true
[07/18 14:05:35    376s] opt_setup_target_slack                                         0.0
[07/18 14:05:35    376s] opt_view_pruning_hold_views_active_list                        { bc }
[07/18 14:05:35    376s] opt_view_pruning_setup_views_active_list                       { wc }
[07/18 14:05:35    376s] opt_view_pruning_setup_views_persistent_list                   { wc}
[07/18 14:05:35    376s] opt_view_pruning_tdgr_setup_views_persistent_list              { wc}
[07/18 14:05:35    376s] reorder_scan_comp_logic                                        true
[07/18 14:05:35    376s] route_design_extract_third_party_compatible                    false
[07/18 14:05:35    376s] route_design_global_exp_timing_driven_std_delay                38.8
[07/18 14:05:36    376s] getAnalysisMode -cts                                           postCTS
[07/18 14:05:36    376s] getDelayCalMode -engine                                        aae
[07/18 14:05:36    376s] getIlmMode -keepHighFanoutCriticalInsts                        false
[07/18 14:05:36    376s] get_power_analysis_mode -report_power_quiet                    false
[07/18 14:05:36    376s] getAnalysisMode -cts                                           postCTS
[07/18 14:05:36    376s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/18 14:05:36    376s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[07/18 14:05:36    376s] Set place::cacheFPlanSiteMark to 1
[07/18 14:05:36    376s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[07/18 14:05:36    376s] Using CCOpt effort standard.
[07/18 14:05:36    376s] CCOpt::Phase::Initialization...
[07/18 14:05:36    376s] Check Prerequisites...
[07/18 14:05:36    376s] Leaving CCOpt scope - CheckPlace...
[07/18 14:05:36    376s] OPERPROF: Starting checkPlace at level 1, MEM:1985.3M, EPOCH TIME: 1721291736.009094
[07/18 14:05:36    376s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    376s] z: 2, totalTracks: 1
[07/18 14:05:36    376s] z: 4, totalTracks: 1
[07/18 14:05:36    376s] z: 6, totalTracks: 1
[07/18 14:05:36    376s] z: 8, totalTracks: 1
[07/18 14:05:36    376s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    376s] All LLGs are deleted
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1985.3M, EPOCH TIME: 1721291736.010410
[07/18 14:05:36    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1985.3M, EPOCH TIME: 1721291736.010579
[07/18 14:05:36    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1985.3M, EPOCH TIME: 1721291736.010600
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1985.3M, EPOCH TIME: 1721291736.011239
[07/18 14:05:36    376s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:36    376s] Core basic site is CoreSite
[07/18 14:05:36    376s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1985.3M, EPOCH TIME: 1721291736.011298
[07/18 14:05:36    376s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 14:05:36    376s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 14:05:36    376s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1985.3M, EPOCH TIME: 1721291736.011424
[07/18 14:05:36    376s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 14:05:36    376s] SiteArray: use 20,480 bytes
[07/18 14:05:36    376s] SiteArray: current memory after site array memory allocation 1985.3M
[07/18 14:05:36    376s] SiteArray: FP blocked sites are writable
[07/18 14:05:36    376s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 14:05:36    376s] Atter site array init, number of instance map data is 0.
[07/18 14:05:36    376s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1985.3M, EPOCH TIME: 1721291736.011642
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1985.3M, EPOCH TIME: 1721291736.011701
[07/18 14:05:36    376s] Begin checking placement ... (start mem=1985.3M, init mem=1985.3M)
[07/18 14:05:36    376s] Begin checking exclusive groups violation ...
[07/18 14:05:36    376s] There are 0 groups to check, max #box is 0, total #box is 0
[07/18 14:05:36    376s] Finished checking exclusive groups violations. Found 0 Vio.
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Running CheckPlace using 1 thread in normal mode...
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] ...checkPlace normal is done!
[07/18 14:05:36    376s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1985.3M, EPOCH TIME: 1721291736.013199
[07/18 14:05:36    376s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1985.3M, EPOCH TIME: 1721291736.013259
[07/18 14:05:36    376s] All LLGs are deleted
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1985.3M, EPOCH TIME: 1721291736.013656
[07/18 14:05:36    376s] *info: Placed = 130           
[07/18 14:05:36    376s] *info: Unplaced = 0           
[07/18 14:05:36    376s] Placement Density:40.26%(339/843)
[07/18 14:05:36    376s] Placement Density (including fixed std cells):40.26%(339/843)
[07/18 14:05:36    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1985.3M, EPOCH TIME: 1721291736.013765
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF: Finished checkPlace at level 1, CPU:0.005, REAL:0.005, MEM:1985.3M, EPOCH TIME: 1721291736.014331
[07/18 14:05:36    376s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1985.3M)
[07/18 14:05:36    376s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Innovus will update I/O latencies
[07/18 14:05:36    376s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    376s] UM:*                                                                   Check Prerequisites
[07/18 14:05:36    376s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] Info: 1 threads available for lower-level modules during optimization.
[07/18 14:05:36    376s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    376s] UM:*                                                                   CCOpt::Phase::Initialization
[07/18 14:05:36    376s] Executing ccopt post-processing.
[07/18 14:05:36    376s] Synthesizing clock trees with CCOpt...
[07/18 14:05:36    376s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 14:05:36    376s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:16.8/0:26:33.6 (0.2), mem = 1985.3M
[07/18 14:05:36    376s] CCOpt::Phase::PreparingToBalance...
[07/18 14:05:36    376s] Leaving CCOpt scope - Initializing power interface...
[07/18 14:05:36    376s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Positive (advancing) pin insertion delays
[07/18 14:05:36    376s] =========================================
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Negative (delaying) pin insertion delays
[07/18 14:05:36    376s] ========================================
[07/18 14:05:36    376s] Found 0 advancing pin insertion delay (0.000% of 28 clock tree sinks)
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Found 0 delaying pin insertion delay (0.000% of 28 clock tree sinks)
[07/18 14:05:36    376s] Notify start of optimization...
[07/18 14:05:36    376s] Notify start of optimization done.
[07/18 14:05:36    376s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/18 14:05:36    376s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1985.3M, EPOCH TIME: 1721291736.039882
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] All LLGs are deleted
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1985.3M, EPOCH TIME: 1721291736.039920
[07/18 14:05:36    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1985.3M, EPOCH TIME: 1721291736.039935
[07/18 14:05:36    376s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.040081
[07/18 14:05:36    376s] ### Creating LA Mngr. totSessionCpu=0:06:17 mem=1983.3M
[07/18 14:05:36    376s] ### Creating LA Mngr, finished. totSessionCpu=0:06:17 mem=1983.3M
[07/18 14:05:36    376s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      ==================== Layers =====================
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:36    376s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:36    376s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:36    376s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:36    376s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      Started Import and model ( Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    376s] (I)      == Non-default Options ==
[07/18 14:05:36    376s] (I)      Maximum routing layer                              : 11
[07/18 14:05:36    376s] (I)      Number of threads                                  : 1
[07/18 14:05:36    376s] (I)      Method to set GCell size                           : row
[07/18 14:05:36    376s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:36    376s] (I)      Use row-based GCell size
[07/18 14:05:36    376s] (I)      Use row-based GCell align
[07/18 14:05:36    376s] (I)      layer 0 area = 80000
[07/18 14:05:36    376s] (I)      layer 1 area = 80000
[07/18 14:05:36    376s] (I)      layer 2 area = 80000
[07/18 14:05:36    376s] (I)      layer 3 area = 80000
[07/18 14:05:36    376s] (I)      layer 4 area = 80000
[07/18 14:05:36    376s] (I)      layer 5 area = 80000
[07/18 14:05:36    376s] (I)      layer 6 area = 80000
[07/18 14:05:36    376s] (I)      layer 7 area = 80000
[07/18 14:05:36    376s] (I)      layer 8 area = 80000
[07/18 14:05:36    376s] (I)      layer 9 area = 400000
[07/18 14:05:36    376s] (I)      layer 10 area = 400000
[07/18 14:05:36    376s] (I)      GCell unit size   : 3420
[07/18 14:05:36    376s] (I)      GCell multiplier  : 1
[07/18 14:05:36    376s] (I)      GCell row height  : 3420
[07/18 14:05:36    376s] (I)      Actual row height : 3420
[07/18 14:05:36    376s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:36    376s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:36    376s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:36    376s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:36    376s] (I)      ==================== Default via =====================
[07/18 14:05:36    376s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    376s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 14:05:36    376s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    376s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 14:05:36    376s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 14:05:36    376s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 14:05:36    376s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 14:05:36    376s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 14:05:36    376s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 14:05:36    376s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 14:05:36    376s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 14:05:36    376s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 14:05:36    376s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 14:05:36    376s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    376s] [NR-eGR] Read 2396 PG shapes
[07/18 14:05:36    376s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:36    376s] [NR-eGR] Read 0 other shapes
[07/18 14:05:36    376s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:36    376s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:36    376s] [NR-eGR] #PG Blockages       : 2396
[07/18 14:05:36    376s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:36    376s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:36    376s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:36    376s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:36    376s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:36    376s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 14:05:36    376s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:36    376s] [NR-eGR] Read 139 nets ( ignored 0 )
[07/18 14:05:36    376s] (I)      Read Num Blocks=2396  Num Prerouted Wires=0  Num CS=0
[07/18 14:05:36    376s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 14:05:36    376s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 14:05:36    376s] (I)      Number of ignored nets                =      0
[07/18 14:05:36    376s] (I)      Number of connected nets              =      0
[07/18 14:05:36    376s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:36    376s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:36    376s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:36    376s] (I)      Ndr track 0 does not exist
[07/18 14:05:36    376s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:36    376s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:36    376s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:36    376s] (I)      Site width          :   400  (dbu)
[07/18 14:05:36    376s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:36    376s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:36    376s] (I)      GCell width         :  3420  (dbu)
[07/18 14:05:36    376s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:36    376s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/18 14:05:36    376s] (I)      Grid                :    25    23    11
[07/18 14:05:36    376s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:36    376s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:36    376s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:36    376s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:36    376s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:36    376s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:36    376s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:36    376s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:36    376s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:36    376s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:36    376s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:36    376s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:36    376s] (I)      --------------------------------------------------------
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:36    376s] [NR-eGR] Rule id: 0  Nets: 139
[07/18 14:05:36    376s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 14:05:36    376s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 14:05:36    376s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 14:05:36    376s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:36    376s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:36    376s] [NR-eGR] ========================================
[07/18 14:05:36    376s] [NR-eGR] 
[07/18 14:05:36    376s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:36    376s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    376s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:36    376s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    376s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:36    376s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:36    376s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:36    376s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:36    376s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:36    376s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:36    376s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:36    376s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:36    376s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:36    376s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:36    376s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:36    376s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    376s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      Reset routing kernel
[07/18 14:05:36    376s] (I)      Started Global Routing ( Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      totalPins=504  totalGlobalPin=465 (92.26%)
[07/18 14:05:36    376s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    376s] [NR-eGR] Layer group 1: route 139 net(s) in layer range [2, 11]
[07/18 14:05:36    376s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    376s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 14:05:36    376s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.448370e+03um
[07/18 14:05:36    376s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:36    376s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    376s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    376s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    376s] (I)      Usage: 847 = (451 H, 396 V) = (2.14% H, 2.03% V) = (7.712e+02um H, 6.772e+02um V)
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] (I)      ============  Phase 1l Route ============
[07/18 14:05:36    376s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.448370e+03um
[07/18 14:05:36    376s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 14:05:36    376s] (I)      Layer  2:       4370       544         0           0        4702    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  3:       4669       451         0           0        4968    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  4:       4370        13         0           0        4702    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  6:       4370         5         0           0        4702    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 14:05:36    376s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 14:05:36    376s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 14:05:36    376s] (I)      Total:         39129      1013         0         414       42132    ( 0.97%) 
[07/18 14:05:36    376s] (I)      
[07/18 14:05:36    376s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:36    376s] [NR-eGR]                        OverCon            
[07/18 14:05:36    376s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:36    376s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:36    376s] [NR-eGR] ----------------------------------------------
[07/18 14:05:36    376s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR] ----------------------------------------------
[07/18 14:05:36    376s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    376s] [NR-eGR] 
[07/18 14:05:36    376s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 14:05:36    376s] (I)      ============= Track Assignment ============
[07/18 14:05:36    376s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:36    376s] (I)      Started Track Assignment (1T) ( Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:36    376s] (I)      Run Multi-thread track assignment
[07/18 14:05:36    376s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      Started Export ( Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:36    376s] [NR-eGR] -----------------------------------
[07/18 14:05:36    376s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:36    376s] [NR-eGR]  Metal2   (2V)           741   734 
[07/18 14:05:36    376s] [NR-eGR]  Metal3   (3H)           838    30 
[07/18 14:05:36    376s] [NR-eGR]  Metal4   (4V)            23     2 
[07/18 14:05:36    376s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 14:05:36    376s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:36    376s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:36    376s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:36    376s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:36    376s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:36    376s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:36    376s] [NR-eGR] -----------------------------------
[07/18 14:05:36    376s] [NR-eGR]           Total         1612  1235 
[07/18 14:05:36    376s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    376s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 14:05:36    376s] [NR-eGR] Total length: 1612um, number of vias: 1235
[07/18 14:05:36    376s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    376s] [NR-eGR] Total eGR-routed clock nets wire length: 126um, number of vias: 90
[07/18 14:05:36    376s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    376s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] Saved RC grid cleaned up.
[07/18 14:05:36    376s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 1983.26 MB )
[07/18 14:05:36    376s] (I)      ===================================== Runtime Summary ======================================
[07/18 14:05:36    376s] (I)       Step                                         %       Start      Finish      Real       CPU 
[07/18 14:05:36    376s] (I)      --------------------------------------------------------------------------------------------
[07/18 14:05:36    376s] (I)       Early Global Route kernel              100.00%  546.45 sec  546.53 sec  0.07 sec  0.02 sec 
[07/18 14:05:36    376s] (I)       +-Import and model                      39.19%  546.46 sec  546.48 sec  0.03 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Create place DB                      0.33%  546.46 sec  546.46 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Import place data                  0.30%  546.46 sec  546.46 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read instances and placement     0.10%  546.46 sec  546.46 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read nets                        0.14%  546.46 sec  546.46 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Create route DB                     32.49%  546.46 sec  546.48 sec  0.02 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Import route data (1T)            32.32%  546.46 sec  546.48 sec  0.02 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read blockages ( Layer 2-11 )   13.09%  546.47 sec  546.48 sec  0.01 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read routing blockages         0.00%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read instance blockages        0.03%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read PG blockages              1.49%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read clock blockages           1.37%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read other blockages           1.24%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read halo blockages            0.00%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Read boundary cut boxes        0.00%  546.47 sec  546.47 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read blackboxes                  0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read prerouted                   0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read unlegalized nets            0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Read nets                        0.05%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Set up via pillars               0.00%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Initialize 3D grid graph         0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Model blockage capacity          0.42%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | | +-Initialize 3D capacity         0.36%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Read aux data                        0.00%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Others data preparation              0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Create route kernel                  6.18%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       +-Global Routing                        49.07%  546.48 sec  546.52 sec  0.04 sec  0.01 sec 
[07/18 14:05:36    376s] (I)       | +-Initialization                       0.03%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Net group 1                          5.80%  546.48 sec  546.49 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Generate topology                  0.13%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Phase 1a                           0.47%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Pattern routing (1T)             0.37%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Add via demand to 2D             0.03%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Phase 1b                           0.03%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Phase 1c                           0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Phase 1d                           0.01%  546.48 sec  546.48 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Phase 1e                           0.04%  546.48 sec  546.49 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Route legalization               0.00%  546.49 sec  546.49 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Phase 1l                           4.81%  546.49 sec  546.49 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | | +-Layer assignment (1T)            4.74%  546.49 sec  546.49 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Clean cong LA                        0.00%  546.49 sec  546.49 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       +-Export 3D cong map                     0.39%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Export 2D cong map                   0.08%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       +-Extract Global 3D Wires                0.06%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       +-Track Assignment (1T)                  4.53%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Initialization                       0.05%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Track Assignment Kernel              4.15%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Free Memory                          0.00%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       +-Export                                 3.07%  546.52 sec  546.53 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Export DB wires                      1.40%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Export all nets                    0.97%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | | +-Set wire vias                      0.20%  546.52 sec  546.52 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Report wirelength                    0.95%  546.52 sec  546.53 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Update net boxes                     0.40%  546.53 sec  546.53 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       | +-Update timing                        0.00%  546.53 sec  546.53 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)       +-Postprocess design                     0.46%  546.53 sec  546.53 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)      ===================== Summary by functions =====================
[07/18 14:05:36    376s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 14:05:36    376s] (I)      ----------------------------------------------------------------
[07/18 14:05:36    376s] (I)        0  Early Global Route kernel      100.00%  0.07 sec  0.02 sec 
[07/18 14:05:36    376s] (I)        1  Global Routing                  49.07%  0.04 sec  0.01 sec 
[07/18 14:05:36    376s] (I)        1  Import and model                39.19%  0.03 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        1  Track Assignment (1T)            4.53%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        1  Export                           3.07%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        1  Postprocess design               0.46%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        1  Export 3D cong map               0.39%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Create route DB                 32.49%  0.02 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Create route kernel              6.18%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Net group 1                      5.80%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Track Assignment Kernel          4.15%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Export DB wires                  1.40%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Report wirelength                0.95%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Update net boxes                 0.40%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Create place DB                  0.33%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Import route data (1T)          32.32%  0.02 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Phase 1l                         4.81%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Export all nets                  0.97%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Phase 1a                         0.47%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Import place data                0.30%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Set wire vias                    0.20%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Generate topology                0.13%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Read blockages ( Layer 2-11 )   13.09%  0.01 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Layer assignment (1T)            4.74%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Model blockage capacity          0.42%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Pattern routing (1T)             0.37%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Read nets                        0.19%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Read instances and placement     0.10%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Initialize 3D grid graph         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Read prerouted                   0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read PG blockages                1.49%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read clock blockages             1.37%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read other blockages             1.24%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Initialize 3D capacity           0.36%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read instance blockages          0.03%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    376s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/18 14:05:36    376s] Legalization setup...
[07/18 14:05:36    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1983.3M, EPOCH TIME: 1721291736.119252
[07/18 14:05:36    376s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    376s] z: 2, totalTracks: 1
[07/18 14:05:36    376s] z: 4, totalTracks: 1
[07/18 14:05:36    376s] z: 6, totalTracks: 1
[07/18 14:05:36    376s] z: 8, totalTracks: 1
[07/18 14:05:36    376s] Using cell based legalization.
[07/18 14:05:36    376s] Initializing placement interface...
[07/18 14:05:36    376s]   Use check_library -place or consult logv if problems occur.
[07/18 14:05:36    376s]   Leaving CCOpt scope - Initializing placement interface...
[07/18 14:05:36    376s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    376s] All LLGs are deleted
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1983.3M, EPOCH TIME: 1721291736.120935
[07/18 14:05:36    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.121094
[07/18 14:05:36    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1983.3M, EPOCH TIME: 1721291736.121132
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1983.3M, EPOCH TIME: 1721291736.121738
[07/18 14:05:36    376s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:36    376s] Core basic site is CoreSite
[07/18 14:05:36    376s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1983.3M, EPOCH TIME: 1721291736.132122
[07/18 14:05:36    376s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 14:05:36    376s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 14:05:36    376s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.132250
[07/18 14:05:36    376s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 14:05:36    376s] SiteArray: use 20,480 bytes
[07/18 14:05:36    376s] SiteArray: current memory after site array memory allocation 1983.3M
[07/18 14:05:36    376s] SiteArray: FP blocked sites are writable
[07/18 14:05:36    376s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 14:05:36    376s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1983.3M, EPOCH TIME: 1721291736.132469
[07/18 14:05:36    376s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.001, REAL:0.001, MEM:1983.3M, EPOCH TIME: 1721291736.133090
[07/18 14:05:36    376s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 14:05:36    376s] Atter site array init, number of instance map data is 0.
[07/18 14:05:36    376s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:1983.3M, EPOCH TIME: 1721291736.133496
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    376s] OPERPROF:     Starting CMU at level 3, MEM:1983.3M, EPOCH TIME: 1721291736.133565
[07/18 14:05:36    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.133787
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1983.3M, EPOCH TIME: 1721291736.133828
[07/18 14:05:36    376s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1983.3M, EPOCH TIME: 1721291736.133840
[07/18 14:05:36    376s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.133852
[07/18 14:05:36    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1983.3MB).
[07/18 14:05:36    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:1983.3M, EPOCH TIME: 1721291736.133909
[07/18 14:05:36    376s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1983.3M, EPOCH TIME: 1721291736.133965
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] Initializing placement interface done.
[07/18 14:05:36    376s] Leaving CCOpt scope - Cleaning up placement interface...
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1983.3M, EPOCH TIME: 1721291736.134847
[07/18 14:05:36    376s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1983.3M, EPOCH TIME: 1721291736.136055
[07/18 14:05:36    376s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    376s] z: 2, totalTracks: 1
[07/18 14:05:36    376s] z: 4, totalTracks: 1
[07/18 14:05:36    376s] Leaving CCOpt scope - Initializing placement interface...
[07/18 14:05:36    376s] z: 6, totalTracks: 1
[07/18 14:05:36    376s] z: 8, totalTracks: 1
[07/18 14:05:36    376s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1983.3M, EPOCH TIME: 1721291736.137394
[07/18 14:05:36    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    376s] OPERPROF:     Starting CMU at level 3, MEM:1983.3M, EPOCH TIME: 1721291736.148775
[07/18 14:05:36    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.149042
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:1983.3M, EPOCH TIME: 1721291736.149096
[07/18 14:05:36    376s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1983.3M, EPOCH TIME: 1721291736.149108
[07/18 14:05:36    376s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1983.3M, EPOCH TIME: 1721291736.149119
[07/18 14:05:36    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1983.3MB).
[07/18 14:05:36    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:1983.3M, EPOCH TIME: 1721291736.149148
[07/18 14:05:36    376s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    376s] (I)      Load db... (mem=1983.3M)
[07/18 14:05:36    376s] (I)      Read data from FE... (mem=1983.3M)
[07/18 14:05:36    376s] (I)      Number of ignored instance 0
[07/18 14:05:36    376s] (I)      Number of inbound cells 0
[07/18 14:05:36    376s] (I)      Number of opened ILM blockages 0
[07/18 14:05:36    376s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/18 14:05:36    376s] (I)      numMoveCells=130, numMacros=0  numPads=37  numMultiRowHeightInsts=0
[07/18 14:05:36    376s] (I)      cell height: 3420, count: 130
[07/18 14:05:36    376s] (I)      Read rows... (mem=1983.3M)
[07/18 14:05:36    376s] (I)      Done Read rows (cpu=0.000s, mem=1983.3M)
[07/18 14:05:36    376s] (I)      Done Read data from FE (cpu=0.001s, mem=1983.3M)
[07/18 14:05:36    376s] (I)      Done Load db (cpu=0.001s, mem=1983.3M)
[07/18 14:05:36    376s] (I)      Constructing placeable region... (mem=1983.3M)
[07/18 14:05:36    376s] (I)      Constructing bin map
[07/18 14:05:36    376s] (I)      Initialize bin information with width=34200 height=34200
[07/18 14:05:36    376s] (I)      Done constructing bin map
[07/18 14:05:36    376s] (I)      Compute region effective width... (mem=1983.3M)
[07/18 14:05:36    376s] (I)      Done Compute region effective width (cpu=0.000s, mem=1983.3M)
[07/18 14:05:36    376s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1983.3M)
[07/18 14:05:36    376s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    376s] UM:*                                                                   Legalization setup
[07/18 14:05:36    376s] Validating CTS configuration...
[07/18 14:05:36    376s] Checking module port directions...
[07/18 14:05:36    376s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    376s] Non-default attributes:
[07/18 14:05:36    376s]   Public non-default attributes:
[07/18 14:05:36    376s]     cts_merge_clock_gates is set for at least one object
[07/18 14:05:36    376s]     cts_merge_clock_logic is set for at least one object
[07/18 14:05:36    376s]     cts_route_type is set for at least one object
[07/18 14:05:36    376s]     cts_target_max_transition_time_sdc is set for at least one object
[07/18 14:05:36    376s]   No private non-default attributes
[07/18 14:05:36    376s] Route type trimming info:
[07/18 14:05:36    376s]   No route type modifications were made.
[07/18 14:05:36    376s] 
[07/18 14:05:36    376s] Trim Metal Layers:
[07/18 14:05:36    376s] LayerId::1 widthSet size::4
[07/18 14:05:36    376s] LayerId::2 widthSet size::4
[07/18 14:05:36    376s] LayerId::3 widthSet size::4
[07/18 14:05:36    376s] LayerId::4 widthSet size::4
[07/18 14:05:36    376s] LayerId::5 widthSet size::4
[07/18 14:05:36    376s] LayerId::6 widthSet size::4
[07/18 14:05:36    376s] LayerId::7 widthSet size::5
[07/18 14:05:36    376s] LayerId::8 widthSet size::5
[07/18 14:05:36    376s] LayerId::9 widthSet size::5
[07/18 14:05:36    376s] LayerId::10 widthSet size::4
[07/18 14:05:36    376s] LayerId::11 widthSet size::3
[07/18 14:05:36    376s] eee: pegSigSF::1.070000
[07/18 14:05:36    376s] Updating RC grid for preRoute extraction ...
[07/18 14:05:36    376s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:36    376s] Initializing multi-corner resistance tables ...
[07/18 14:05:36    376s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:36    376s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:36    376s] eee: l::2 avDens::0.068380 usedTrk::46.771871 availTrk::684.000000 sigTrk::46.771871
[07/18 14:05:36    376s] eee: l::3 avDens::0.070446 usedTrk::50.720848 availTrk::720.000000 sigTrk::50.720848
[07/18 14:05:36    376s] eee: l::4 avDens::0.004619 usedTrk::1.974445 availTrk::427.500000 sigTrk::1.974445
[07/18 14:05:36    376s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 14:05:36    376s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 14:05:36    376s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:36    376s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:36    376s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:36    376s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:36    376s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:36    376s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:36    376s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.020473 aWlH=0.000000 lMod=0 pMax=0.804800 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:36    376s] End AAE Lib Interpolated Model. (MEM=1983.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 6.3e-05
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 7.5e-05
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 8.3e-05
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 9.1e-05
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 9.7e-05
[07/18 14:05:36    376s] (I)      Return empty region as tech site is not initialized
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000102
[07/18 14:05:36    376s] (I)      Initializing Steiner engine. 
[07/18 14:05:36    376s] (I)      ==================== Layers =====================
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:36    376s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:36    376s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:36    376s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:36    376s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:36    376s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:36    376s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:36    376s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:36    376s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    376s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[07/18 14:05:36    376s] Original list had 5 cells:
[07/18 14:05:36    376s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[07/18 14:05:36    376s] New trimmed list has 3 cells:
[07/18 14:05:36    376s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000118
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000142
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000148
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.00015
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.00016
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000166
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.00017
[07/18 14:05:36    376s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[07/18 14:05:36    376s] Original list had 7 cells:
[07/18 14:05:36    376s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[07/18 14:05:36    376s] New trimmed list has 4 cells:
[07/18 14:05:36    376s] INVX3 INVX2 INVX1 INVXL 
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000215
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.00023
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000239
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000248
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000262
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000271
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000284
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000295
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000304
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000311
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000321
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000328
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000337
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000345
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000357
[07/18 14:05:36    376s] Accumulated time to calculate placeable region: 0.000363
[07/18 14:05:36    377s] Clock tree balancer configuration for clock_tree clk:
[07/18 14:05:36    377s] Non-default attributes:
[07/18 14:05:36    377s]   Public non-default attributes:
[07/18 14:05:36    377s]     cts_merge_clock_gates: true (default: false)
[07/18 14:05:36    377s]     cts_merge_clock_logic: true (default: false)
[07/18 14:05:36    377s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[07/18 14:05:36    377s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[07/18 14:05:36    377s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[07/18 14:05:36    377s]   No private non-default attributes
[07/18 14:05:36    377s] For power domain auto-default:
[07/18 14:05:36    377s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[07/18 14:05:36    377s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[07/18 14:05:36    377s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[07/18 14:05:36    377s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[07/18 14:05:36    377s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 842.688um^2
[07/18 14:05:36    377s] Top Routing info:
[07/18 14:05:36    377s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/18 14:05:36    377s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[07/18 14:05:36    377s] Trunk Routing info:
[07/18 14:05:36    377s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/18 14:05:36    377s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[07/18 14:05:36    377s] Leaf Routing info:
[07/18 14:05:36    377s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/18 14:05:36    377s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[07/18 14:05:36    377s] For timing_corner max_delay:setup, late and power domain auto-default:
[07/18 14:05:36    377s]   Slew time target (leaf):    0.100ns
[07/18 14:05:36    377s]   Slew time target (trunk):   0.100ns
[07/18 14:05:36    377s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[07/18 14:05:36    377s]   Buffer unit delay: 0.102ns
[07/18 14:05:36    377s]   Buffer max distance: 77.500um
[07/18 14:05:36    377s] Fastest wire driving cells and distances:
[07/18 14:05:36    377s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
[07/18 14:05:36    377s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
[07/18 14:05:36    377s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
[07/18 14:05:36    377s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Logic Sizing Table:
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] ----------------------------------------------------------
[07/18 14:05:36    377s] Cell    Instance count    Source    Eligible library cells
[07/18 14:05:36    377s] ----------------------------------------------------------
[07/18 14:05:36    377s]   (empty table)
[07/18 14:05:36    377s] ----------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Clock tree balancer configuration for skew_group clk/sdc_cons:
[07/18 14:05:36    377s]   Sources:                     pin clk
[07/18 14:05:36    377s]   Total number of sinks:       28
[07/18 14:05:36    377s]   Delay constrained sinks:     28
[07/18 14:05:36    377s]   Constrains:                  default
[07/18 14:05:36    377s]   Non-leaf sinks:              0
[07/18 14:05:36    377s]   Ignore pins:                 0
[07/18 14:05:36    377s]  Timing corner max_delay:setup.late:
[07/18 14:05:36    377s]   Skew target:                 0.102ns
[07/18 14:05:36    377s] Primary reporting skew groups are:
[07/18 14:05:36    377s] skew_group clk/sdc_cons with 28 clock sinks
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Clock DAG stats initial state:
[07/18 14:05:36    377s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]   sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]   misc counts      : r=1, pp=0
[07/18 14:05:36    377s] Clock DAG hash initial state: 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s] CTS services accumulated run-time stats initial state:
[07/18 14:05:36    377s]   delay calculator: calls=4697, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]   steiner router: calls=4698, total_wall_time=0.010s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   InitialState
[07/18 14:05:36    377s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/18 14:05:36    377s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Layer information for route type default_route_type_leaf:
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] Layer      Preferred    Route    Res.          Cap.          RC
[07/18 14:05:36    377s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] Metal1     N            H          3.605         0.129         0.466
[07/18 14:05:36    377s] Metal2     N            V          3.302         0.157         0.520
[07/18 14:05:36    377s] Metal3     Y            H          3.274         0.157         0.513
[07/18 14:05:36    377s] Metal4     Y            V          3.302         0.156         0.516
[07/18 14:05:36    377s] Metal5     N            H          3.274         0.157         0.514
[07/18 14:05:36    377s] Metal6     N            V          3.302         0.144         0.475
[07/18 14:05:36    377s] Metal7     N            H          0.695         0.238         0.165
[07/18 14:05:36    377s] Metal8     N            V          0.695         0.223         0.155
[07/18 14:05:36    377s] Metal9     N            H          0.291         0.410         0.119
[07/18 14:05:36    377s] Metal10    N            V          0.153         0.226         0.035
[07/18 14:05:36    377s] Metal11    N            H          0.095         0.658         0.063
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/18 14:05:36    377s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Layer information for route type default_route_type_nonleaf:
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] Layer      Preferred    Route    Res.          Cap.          RC
[07/18 14:05:36    377s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] Metal1     N            H          3.995         0.158         0.633
[07/18 14:05:36    377s] Metal2     N            V          3.808         0.173         0.660
[07/18 14:05:36    377s] Metal3     Y            H          3.965         0.175         0.694
[07/18 14:05:36    377s] Metal4     Y            V          3.808         0.173         0.657
[07/18 14:05:36    377s] Metal5     N            H          3.965         0.175         0.694
[07/18 14:05:36    377s] Metal6     N            V          3.808         0.165         0.628
[07/18 14:05:36    377s] Metal7     N            H          1.187         0.394         0.467
[07/18 14:05:36    377s] Metal8     N            V          1.080         0.371         0.400
[07/18 14:05:36    377s] Metal9     N            H          0.444         0.833         0.370
[07/18 14:05:36    377s] Metal10    N            V          0.159         0.343         0.054
[07/18 14:05:36    377s] Metal11    N            H          0.095         1.114         0.106
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/18 14:05:36    377s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Layer information for route type default_route_type_nonleaf:
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] Layer      Preferred    Route    Res.          Cap.          RC
[07/18 14:05:36    377s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] Metal1     N            H          3.605         0.129         0.466
[07/18 14:05:36    377s] Metal2     N            V          3.302         0.157         0.520
[07/18 14:05:36    377s] Metal3     Y            H          3.274         0.157         0.513
[07/18 14:05:36    377s] Metal4     Y            V          3.302         0.156         0.516
[07/18 14:05:36    377s] Metal5     N            H          3.274         0.157         0.514
[07/18 14:05:36    377s] Metal6     N            V          3.302         0.144         0.475
[07/18 14:05:36    377s] Metal7     N            H          0.695         0.238         0.165
[07/18 14:05:36    377s] Metal8     N            V          0.695         0.223         0.155
[07/18 14:05:36    377s] Metal9     N            H          0.291         0.410         0.119
[07/18 14:05:36    377s] Metal10    N            V          0.153         0.226         0.035
[07/18 14:05:36    377s] Metal11    N            H          0.095         0.658         0.063
[07/18 14:05:36    377s] ----------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Via selection for estimated routes (rule default):
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] ----------------------------------------------------------------------------
[07/18 14:05:36    377s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[07/18 14:05:36    377s] Range                                (Ohm)    (fF)     (fs)     Only
[07/18 14:05:36    377s] ----------------------------------------------------------------------------
[07/18 14:05:36    377s] Metal1-Metal2      M2_M1_VH          8.000    0.015    0.116    false
[07/18 14:05:36    377s] Metal2-Metal3      M3_M2_HH          8.000    0.011    0.085    false
[07/18 14:05:36    377s] Metal3-Metal4      M4_M3_VH          8.000    0.012    0.099    false
[07/18 14:05:36    377s] Metal4-Metal5      M5_M4_HH          8.000    0.011    0.085    false
[07/18 14:05:36    377s] Metal5-Metal6      M6_M5_VH          8.000    0.012    0.095    false
[07/18 14:05:36    377s] Metal6-Metal7      M7_M6_HV          2.000    0.015    0.030    false
[07/18 14:05:36    377s] Metal7-Metal8      M8_M7_VV          2.000    0.016    0.032    false
[07/18 14:05:36    377s] Metal8-Metal9      M9_M8_VH          0.530    0.017    0.009    false
[07/18 14:05:36    377s] Metal9-Metal10     M10_M9_VH         0.530    0.064    0.034    false
[07/18 14:05:36    377s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.033    0.002    false
[07/18 14:05:36    377s] ----------------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] No ideal or dont_touch nets found in the clock tree
[07/18 14:05:36    377s] No dont_touch hnets found in the clock tree
[07/18 14:05:36    377s] No dont_touch hpins found in the clock network.
[07/18 14:05:36    377s] Checking for illegal sizes of clock logic instances...
[07/18 14:05:36    377s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Filtering reasons for cell type: buffer
[07/18 14:05:36    377s] =======================================
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] ---------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] Clock trees    Power domain    Reason                         Library cells
[07/18 14:05:36    377s] ---------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[07/18 14:05:36    377s]                                                                 CLKBUFX8 }
[07/18 14:05:36    377s] all            auto-default    Cannot be legalized            { BUFX2 }
[07/18 14:05:36    377s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[07/18 14:05:36    377s] ---------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Filtering reasons for cell type: inverter
[07/18 14:05:36    377s] =========================================
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] --------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] Clock trees    Power domain    Reason                         Library cells
[07/18 14:05:36    377s] --------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[07/18 14:05:36    377s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[07/18 14:05:36    377s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[07/18 14:05:36    377s] --------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Validating CTS configuration
[07/18 14:05:36    377s] CCOpt configuration status: all checks passed.
[07/18 14:05:36    377s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[07/18 14:05:36    377s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/18 14:05:36    377s]   No exclusion drivers are needed.
[07/18 14:05:36    377s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[07/18 14:05:36    377s] Antenna diode management...
[07/18 14:05:36    377s]   Found 0 antenna diodes in the clock trees.
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s] Antenna diode management done.
[07/18 14:05:36    377s] Adding driver cells for primary IOs...
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------------------------
[07/18 14:05:36    377s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------------------------
[07/18 14:05:36    377s]     (empty table)
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------------------------
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s] Adding driver cells for primary IOs done.
[07/18 14:05:36    377s] Adding driver cell for primary IO roots...
[07/18 14:05:36    377s] Adding driver cell for primary IO roots done.
[07/18 14:05:36    377s] Maximizing clock DAG abstraction...
[07/18 14:05:36    377s]   Removing clock DAG drivers
[07/18 14:05:36    377s] Maximizing clock DAG abstraction done.
[07/18 14:05:36    377s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.3 real=0:00:00.4)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[07/18 14:05:36    377s] Synthesizing clock trees...
[07/18 14:05:36    377s]   Preparing To Balance...
[07/18 14:05:36    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2035.5M, EPOCH TIME: 1721291736.452186
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2035.5M, EPOCH TIME: 1721291736.453293
[07/18 14:05:36    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2026.0M, EPOCH TIME: 1721291736.453408
[07/18 14:05:36    377s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    377s] z: 2, totalTracks: 1
[07/18 14:05:36    377s] z: 4, totalTracks: 1
[07/18 14:05:36    377s] z: 6, totalTracks: 1
[07/18 14:05:36    377s] z: 8, totalTracks: 1
[07/18 14:05:36    377s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]   Leaving CCOpt scope - Initializing placement interface...
[07/18 14:05:36    377s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2026.0M, EPOCH TIME: 1721291736.454982
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    377s] OPERPROF:     Starting CMU at level 3, MEM:2026.0M, EPOCH TIME: 1721291736.467382
[07/18 14:05:36    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2026.0M, EPOCH TIME: 1721291736.467638
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2026.0M, EPOCH TIME: 1721291736.467693
[07/18 14:05:36    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2026.0M, EPOCH TIME: 1721291736.467706
[07/18 14:05:36    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2026.0M, EPOCH TIME: 1721291736.467718
[07/18 14:05:36    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2026.0MB).
[07/18 14:05:36    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2026.0M, EPOCH TIME: 1721291736.467752
[07/18 14:05:36    377s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]   Merging duplicate siblings in DAG...
[07/18 14:05:36    377s]     Clock DAG stats before merging:
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]     Clock DAG hash before merging: 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before merging:
[07/18 14:05:36    377s]       delay calculator: calls=4697, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4698, total_wall_time=0.010s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   before merging
[07/18 14:05:36    377s]     Resynthesising clock tree into netlist...
[07/18 14:05:36    377s]       Reset timing graph...
[07/18 14:05:36    377s] Ignoring AAE DB Resetting ...
[07/18 14:05:36    377s]       Reset timing graph done.
[07/18 14:05:36    377s]     Resynthesising clock tree into netlist done.
[07/18 14:05:36    377s]     Merging duplicate clock dag driver clones in DAG...
[07/18 14:05:36    377s]     Merging duplicate clock dag driver clones in DAG done.
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     Disconnecting clock tree from netlist...
[07/18 14:05:36    377s]     Disconnecting clock tree from netlist done.
[07/18 14:05:36    377s]   Merging duplicate siblings in DAG done.
[07/18 14:05:36    377s]   Applying movement limits...
[07/18 14:05:36    377s]   Applying movement limits done.
[07/18 14:05:36    377s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Preparing To Balance
[07/18 14:05:36    377s]   CCOpt::Phase::Construction...
[07/18 14:05:36    377s]   Stage::Clustering...
[07/18 14:05:36    377s]     Clock DAG hash before 'Clustering': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]   Clustering...
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Clustering':
[07/18 14:05:36    377s]       delay calculator: calls=4697, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4698, total_wall_time=0.010s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Initialize for clustering...
[07/18 14:05:36    377s]     Clock DAG stats before clustering:
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG hash before clustering: 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before clustering:
[07/18 14:05:36    377s]       delay calculator: calls=4697, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4698, total_wall_time=0.010s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   before clustering
[07/18 14:05:36    377s]     Computing max distances from locked parents...
[07/18 14:05:36    377s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/18 14:05:36    377s]     Computing max distances from locked parents done.
[07/18 14:05:36    377s]     Computing optimal clock node locations...
[07/18 14:05:36    377s]     : ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:36    377s]     Optimal path computation stats:
[07/18 14:05:36    377s]       Successful          : 0
[07/18 14:05:36    377s]       Unsuccessful        : 0
[07/18 14:05:36    377s]       Immovable           : 140518445023233
[07/18 14:05:36    377s]       lockedParentLocation: 0
[07/18 14:05:36    377s]       Region hash         : e4d0d11cb7a6f7ec
[07/18 14:05:36    377s]     Unsuccessful details:
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s] End AAE Lib Interpolated Model. (MEM=2025.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:36    377s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Initialize for clustering
[07/18 14:05:36    377s]     Bottom-up phase...
[07/18 14:05:36    377s]     Clustering bottom-up starting from leaves...
[07/18 14:05:36    377s]       Clustering clock_tree clk...
[07/18 14:05:36    377s]       Clustering clock_tree clk done.
[07/18 14:05:36    377s]     Clustering bottom-up starting from leaves done.
[07/18 14:05:36    377s]     Rebuilding the clock tree after clustering...
[07/18 14:05:36    377s]     Rebuilding the clock tree after clustering done.
[07/18 14:05:36    377s]     Clock DAG stats after bottom-up phase:
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG hash after bottom-up phase: 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after bottom-up phase:
[07/18 14:05:36    377s]       delay calculator: calls=4699, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4700, total_wall_time=0.010s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   after bottom-up phase
[07/18 14:05:36    377s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Bottom-up phase
[07/18 14:05:36    377s]     Legalizing clock trees...
[07/18 14:05:36    377s]     Resynthesising clock tree into netlist...
[07/18 14:05:36    377s]       Reset timing graph...
[07/18 14:05:36    377s] Ignoring AAE DB Resetting ...
[07/18 14:05:36    377s]       Reset timing graph done.
[07/18 14:05:36    377s]     Resynthesising clock tree into netlist done.
[07/18 14:05:36    377s]     Commiting net attributes....
[07/18 14:05:36    377s]     Commiting net attributes. done.
[07/18 14:05:36    377s]     Leaving CCOpt scope - ClockRefiner...
[07/18 14:05:36    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2026.1M, EPOCH TIME: 1721291736.544731
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1988.1M, EPOCH TIME: 1721291736.545783
[07/18 14:05:36    377s]     Assigned high priority to 28 instances.
[07/18 14:05:36    377s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/18 14:05:36    377s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1988.1M, EPOCH TIME: 1721291736.546831
[07/18 14:05:36    377s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1988.1M, EPOCH TIME: 1721291736.546862
[07/18 14:05:36    377s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    377s] z: 2, totalTracks: 1
[07/18 14:05:36    377s] z: 4, totalTracks: 1
[07/18 14:05:36    377s] z: 6, totalTracks: 1
[07/18 14:05:36    377s] z: 8, totalTracks: 1
[07/18 14:05:36    377s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/18 14:05:36    377s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    377s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1988.1M, EPOCH TIME: 1721291736.548218
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    377s] OPERPROF:       Starting CMU at level 4, MEM:1988.1M, EPOCH TIME: 1721291736.559672
[07/18 14:05:36    377s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.559917
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    377s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:1988.1M, EPOCH TIME: 1721291736.559974
[07/18 14:05:36    377s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1988.1M, EPOCH TIME: 1721291736.559985
[07/18 14:05:36    377s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.559996
[07/18 14:05:36    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1988.1MB).
[07/18 14:05:36    377s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1988.1M, EPOCH TIME: 1721291736.560025
[07/18 14:05:36    377s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:1988.1M, EPOCH TIME: 1721291736.560034
[07/18 14:05:36    377s] TDRefine: refinePlace mode is spiral
[07/18 14:05:36    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.5
[07/18 14:05:36    377s] OPERPROF: Starting RefinePlace at level 1, MEM:1988.1M, EPOCH TIME: 1721291736.560054
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    377s] Move report: placeLevelShifters[07/18 14:05:36    377s] *** Starting place_detail (0:06:17 mem=1988.1M) ***
[07/18 14:05:36    377s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
 moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:36    377s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    377s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    377s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1988.1M, EPOCH TIME: 1721291736.561283
[07/18 14:05:36    377s] Starting refinePlace ...
[07/18 14:05:36    377s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    377s] One DDP V2 for no tweak run.
[07/18 14:05:36    377s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    377s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1988.1M, EPOCH TIME: 1721291736.562329
[07/18 14:05:36    377s] DDP initSite1 nrRow 16 nrJob 16
[07/18 14:05:36    377s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1988.1M, EPOCH TIME: 1721291736.562351
[07/18 14:05:36    377s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.562364
[07/18 14:05:36    377s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1988.1M, EPOCH TIME: 1721291736.562374
[07/18 14:05:36    377s] DDP markSite nrRow 16 nrJob 16
[07/18 14:05:36    377s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.562387
[07/18 14:05:36    377s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.562396
[07/18 14:05:36    377s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1988.1M, EPOCH TIME: 1721291736.562428
[07/18 14:05:36    377s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1988.1M, EPOCH TIME: 1721291736.562437
[07/18 14:05:36    377s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.562462
[07/18 14:05:36    377s] ** Cut row section cpu time 0:00:00.0.
[07/18 14:05:36    377s]  ** Cut row section real time 0:00:00.0.
[07/18 14:05:36    377s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1988.1M, EPOCH TIME: 1721291736.562477
[07/18 14:05:36    377s]   Spread Effort: high, standalone mode, useDDP on.
[07/18 14:05:36    377s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1988.1MB) @(0:06:17 - 0:06:17).
[07/18 14:05:36    377s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:36    377s] wireLenOptFixPriorityInst 28 inst fixed
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 14:05:36    377s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 14:05:36    377s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:36    377s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:36    377s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2004.1MB) @(0:06:17 - 0:06:17).
[07/18 14:05:36    377s] Statistics of distance of Instance movement in refine placement:
[07/18 14:05:36    377s]   maximum (X+Y) =         0.00 um
[07/18 14:05:36    377s]   mean    (X+Y) =         0.00 um
[07/18 14:05:36    377s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:36    377s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2004.1MB
[07/18 14:05:36    377s] Total instances moved : 0
[07/18 14:05:36    377s] Summary Report:
[07/18 14:05:36    377s] Instances move: 0 (out of 130 movable)
[07/18 14:05:36    377s] Instances flipped: 0
[07/18 14:05:36    377s] Mean displacement: 0.00 um
[07/18 14:05:36    377s] Max displacement: 0.00 um 
[07/18 14:05:36    377s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.005, MEM:2004.1M, EPOCH TIME: 1721291736.565842
[07/18 14:05:36    377s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2004.1MB) @(0:06:17 - 0:06:17).
[07/18 14:05:36    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.5
[07/18 14:05:36    377s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:36    377s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2004.1MB
[07/18 14:05:36    377s] *** Finished place_detail (0:06:17 mem=2004.1M) ***
[07/18 14:05:36    377s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.006, MEM:2004.1M, EPOCH TIME: 1721291736.565939
[07/18 14:05:36    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2004.1M, EPOCH TIME: 1721291736.565959
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2004.1M, EPOCH TIME: 1721291736.566916
[07/18 14:05:36    377s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/18 14:05:36    377s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 28).
[07/18 14:05:36    377s]     Revert refine place priority changes on 0 instances.
[07/18 14:05:36    377s]     ClockRefiner summary
[07/18 14:05:36    377s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 28).
[07/18 14:05:36    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2004.1M, EPOCH TIME: 1721291736.567781
[07/18 14:05:36    377s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    377s] z: 2, totalTracks: 1
[07/18 14:05:36    377s] z: 4, totalTracks: 1
[07/18 14:05:36    377s] z: 6, totalTracks: 1
[07/18 14:05:36    377s] z: 8, totalTracks: 1
[07/18 14:05:36    377s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2004.1M, EPOCH TIME: 1721291736.569137
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    377s] OPERPROF:     Starting CMU at level 3, MEM:2004.1M, EPOCH TIME: 1721291736.581319
[07/18 14:05:36    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2004.1M, EPOCH TIME: 1721291736.581575
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2004.1M, EPOCH TIME: 1721291736.581630
[07/18 14:05:36    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2004.1M, EPOCH TIME: 1721291736.581641
[07/18 14:05:36    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2004.1M, EPOCH TIME: 1721291736.581654
[07/18 14:05:36    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.1MB).
[07/18 14:05:36    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2004.1M, EPOCH TIME: 1721291736.581684
[07/18 14:05:36    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2004.1M, EPOCH TIME: 1721291736.581854
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]     Disconnecting clock tree from netlist...
[07/18 14:05:36    377s]     Disconnecting clock tree from netlist done.
[07/18 14:05:36    377s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2004.1M, EPOCH TIME: 1721291736.582818
[07/18 14:05:36    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2004.1M, EPOCH TIME: 1721291736.582892
[07/18 14:05:36    377s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    377s] z: 2, totalTracks: 1
[07/18 14:05:36    377s] z: 4, totalTracks: 1
[07/18 14:05:36    377s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]     Leaving CCOpt scope - Initializing placement interface...
[07/18 14:05:36    377s] z: 6, totalTracks: 1
[07/18 14:05:36    377s] z: 8, totalTracks: 1
[07/18 14:05:36    377s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2004.1M, EPOCH TIME: 1721291736.584330
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    377s] OPERPROF:     Starting CMU at level 3, MEM:2004.1M, EPOCH TIME: 1721291736.595946
[07/18 14:05:36    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2004.1M, EPOCH TIME: 1721291736.596216
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2004.1M, EPOCH TIME: 1721291736.596269
[07/18 14:05:36    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2004.1M, EPOCH TIME: 1721291736.596280
[07/18 14:05:36    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2004.1M, EPOCH TIME: 1721291736.596291
[07/18 14:05:36    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.1MB).
[07/18 14:05:36    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2004.1M, EPOCH TIME: 1721291736.596319
[07/18 14:05:36    377s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]     Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:36    377s] End AAE Lib Interpolated Model. (MEM=2004.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:36    377s]     Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     Clock tree legalization - Histogram:
[07/18 14:05:36    377s]     ====================================
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     --------------------------------
[07/18 14:05:36    377s]     Movement (um)    Number of cells
[07/18 14:05:36    377s]     --------------------------------
[07/18 14:05:36    377s]       (empty table)
[07/18 14:05:36    377s]     --------------------------------
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     Clock tree legalization - There are no Movements:
[07/18 14:05:36    377s]     =================================================
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     ---------------------------------------------
[07/18 14:05:36    377s]     Movement (um)    Desired     Achieved    Node
[07/18 14:05:36    377s]                      location    location    
[07/18 14:05:36    377s]     ---------------------------------------------
[07/18 14:05:36    377s]       (empty table)
[07/18 14:05:36    377s]     ---------------------------------------------
[07/18 14:05:36    377s]     
[07/18 14:05:36    377s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Legalizing clock trees
[07/18 14:05:36    377s]     Clock DAG stats after 'Clustering':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Clustering': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/18 14:05:36    377s]     Clock DAG hash after 'Clustering': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Clustering':
[07/18 14:05:36    377s]       delay calculator: calls=4700, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4701, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Clustering':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Clustering':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:36    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   Post-Clustering Statistics Report
[07/18 14:05:36    377s]   =================================
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   Fanout Statistics:
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------
[07/18 14:05:36    377s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[07/18 14:05:36    377s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------
[07/18 14:05:36    377s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[07/18 14:05:36    377s]   Leaf          1      28.000      28        28        0.000      {1 <= 28}
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   Clustering Failure Statistics:
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Clustering
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   --------------------------------
[07/18 14:05:36    377s]   Net Type    Clusters    Clusters
[07/18 14:05:36    377s]               Tried       Failed
[07/18 14:05:36    377s]   --------------------------------
[07/18 14:05:36    377s]     (empty table)
[07/18 14:05:36    377s]   --------------------------------
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   Clustering Partition Statistics:
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------------
[07/18 14:05:36    377s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[07/18 14:05:36    377s]               Fraction    Fraction    Count        Size    Size    Size    Size
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------------
[07/18 14:05:36    377s]     (empty table)
[07/18 14:05:36    377s]   ----------------------------------------------------------------------------------
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   
[07/18 14:05:36    377s]   Looking for fanout violations...
[07/18 14:05:36    377s]   Looking for fanout violations done.
[07/18 14:05:36    377s]   CongRepair After Initial Clustering...
[07/18 14:05:36    377s]   Reset timing graph...
[07/18 14:05:36    377s] Ignoring AAE DB Resetting ...
[07/18 14:05:36    377s]   Reset timing graph done.
[07/18 14:05:36    377s]   Leaving CCOpt scope - Early Global Route...
[07/18 14:05:36    377s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2042.2M, EPOCH TIME: 1721291736.627533
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] All LLGs are deleted
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2042.2M, EPOCH TIME: 1721291736.628021
[07/18 14:05:36    377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2042.2M, EPOCH TIME: 1721291736.628153
[07/18 14:05:36    377s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2004.2M, EPOCH TIME: 1721291736.628747
[07/18 14:05:36    377s]   Clock implementation routing...
[07/18 14:05:36    377s] Net route status summary:
[07/18 14:05:36    377s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:36    377s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:36    377s]     Routing using eGR only...
[07/18 14:05:36    377s]       Early Global Route - eGR only step...
[07/18 14:05:36    377s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[07/18 14:05:36    377s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[07/18 14:05:36    377s] (ccopt eGR): Start to route 1 all nets
[07/18 14:05:36    377s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      ==================== Layers =====================
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:36    377s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:36    377s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:36    377s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:36    377s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      Started Import and model ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    377s] (I)      == Non-default Options ==
[07/18 14:05:36    377s] (I)      Clean congestion better                            : true
[07/18 14:05:36    377s] (I)      Estimate vias on DPT layer                         : true
[07/18 14:05:36    377s] (I)      Clean congestion layer assignment rounds           : 3
[07/18 14:05:36    377s] (I)      Layer constraints as soft constraints              : true
[07/18 14:05:36    377s] (I)      Soft top layer                                     : true
[07/18 14:05:36    377s] (I)      Skip prospective layer relax nets                  : true
[07/18 14:05:36    377s] (I)      Better NDR handling                                : true
[07/18 14:05:36    377s] (I)      Improved NDR modeling in LA                        : true
[07/18 14:05:36    377s] (I)      Routing cost fix for NDR handling                  : true
[07/18 14:05:36    377s] (I)      Block tracks for preroutes                         : true
[07/18 14:05:36    377s] (I)      Assign IRoute by net group key                     : true
[07/18 14:05:36    377s] (I)      Block unroutable channels                          : true
[07/18 14:05:36    377s] (I)      Block unroutable channels 3D                       : true
[07/18 14:05:36    377s] (I)      Bound layer relaxed segment wl                     : true
[07/18 14:05:36    377s] (I)      Blocked pin reach length threshold                 : 2
[07/18 14:05:36    377s] (I)      Check blockage within NDR space in TA              : true
[07/18 14:05:36    377s] (I)      Skip must join for term with via pillar            : true
[07/18 14:05:36    377s] (I)      Model find APA for IO pin                          : true
[07/18 14:05:36    377s] (I)      On pin location for off pin term                   : true
[07/18 14:05:36    377s] (I)      Handle EOL spacing                                 : true
[07/18 14:05:36    377s] (I)      Merge PG vias by gap                               : true
[07/18 14:05:36    377s] (I)      Maximum routing layer                              : 11
[07/18 14:05:36    377s] (I)      Route selected nets only                           : true
[07/18 14:05:36    377s] (I)      Refine MST                                         : true
[07/18 14:05:36    377s] (I)      Honor PRL                                          : true
[07/18 14:05:36    377s] (I)      Strong congestion aware                            : true
[07/18 14:05:36    377s] (I)      Improved initial location for IRoutes              : true
[07/18 14:05:36    377s] (I)      Multi panel TA                                     : true
[07/18 14:05:36    377s] (I)      Penalize wire overlap                              : true
[07/18 14:05:36    377s] (I)      Expand small instance blockage                     : true
[07/18 14:05:36    377s] (I)      Reduce via in TA                                   : true
[07/18 14:05:36    377s] (I)      SS-aware routing                                   : true
[07/18 14:05:36    377s] (I)      Improve tree edge sharing                          : true
[07/18 14:05:36    377s] (I)      Improve 2D via estimation                          : true
[07/18 14:05:36    377s] (I)      Refine Steiner tree                                : true
[07/18 14:05:36    377s] (I)      Build spine tree                                   : true
[07/18 14:05:36    377s] (I)      Model pass through capacity                        : true
[07/18 14:05:36    377s] (I)      Extend blockages by a half GCell                   : true
[07/18 14:05:36    377s] (I)      Consider pin shapes                                : true
[07/18 14:05:36    377s] (I)      Consider pin shapes for all nodes                  : true
[07/18 14:05:36    377s] (I)      Consider NR APA                                    : true
[07/18 14:05:36    377s] (I)      Consider IO pin shape                              : true
[07/18 14:05:36    377s] (I)      Fix pin connection bug                             : true
[07/18 14:05:36    377s] (I)      Consider layer RC for local wires                  : true
[07/18 14:05:36    377s] (I)      Route to clock mesh pin                            : true
[07/18 14:05:36    377s] (I)      LA-aware pin escape length                         : 2
[07/18 14:05:36    377s] (I)      Connect multiple ports                             : true
[07/18 14:05:36    377s] (I)      Split for must join                                : true
[07/18 14:05:36    377s] (I)      Number of threads                                  : 1
[07/18 14:05:36    377s] (I)      Routing effort level                               : 10000
[07/18 14:05:36    377s] (I)      Prefer layer length threshold                      : 8
[07/18 14:05:36    377s] (I)      Overflow penalty cost                              : 10
[07/18 14:05:36    377s] (I)      A-star cost                                        : 0.300000
[07/18 14:05:36    377s] (I)      Misalignment cost                                  : 10.000000
[07/18 14:05:36    377s] (I)      Threshold for short IRoute                         : 6
[07/18 14:05:36    377s] (I)      Via cost during post routing                       : 1.000000
[07/18 14:05:36    377s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/18 14:05:36    377s] (I)      Source-to-sink ratio                               : 0.300000
[07/18 14:05:36    377s] (I)      Scenic ratio bound                                 : 3.000000
[07/18 14:05:36    377s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/18 14:05:36    377s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/18 14:05:36    377s] (I)      PG-aware similar topology routing                  : true
[07/18 14:05:36    377s] (I)      Maze routing via cost fix                          : true
[07/18 14:05:36    377s] (I)      Apply PRL on PG terms                              : true
[07/18 14:05:36    377s] (I)      Apply PRL on obs objects                           : true
[07/18 14:05:36    377s] (I)      Handle range-type spacing rules                    : true
[07/18 14:05:36    377s] (I)      PG gap threshold multiplier                        : 10.000000
[07/18 14:05:36    377s] (I)      Parallel spacing query fix                         : true
[07/18 14:05:36    377s] (I)      Force source to root IR                            : true
[07/18 14:05:36    377s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/18 14:05:36    377s] (I)      Do not relax to DPT layer                          : true
[07/18 14:05:36    377s] (I)      No DPT in post routing                             : true
[07/18 14:05:36    377s] (I)      Modeling PG via merging fix                        : true
[07/18 14:05:36    377s] (I)      Shield aware TA                                    : true
[07/18 14:05:36    377s] (I)      Strong shield aware TA                             : true
[07/18 14:05:36    377s] (I)      Overflow calculation fix in LA                     : true
[07/18 14:05:36    377s] (I)      Post routing fix                                   : true
[07/18 14:05:36    377s] (I)      Strong post routing                                : true
[07/18 14:05:36    377s] (I)      Access via pillar from top                         : true
[07/18 14:05:36    377s] (I)      NDR via pillar fix                                 : true
[07/18 14:05:36    377s] (I)      Violation on path threshold                        : 1
[07/18 14:05:36    377s] (I)      Pass through capacity modeling                     : true
[07/18 14:05:36    377s] (I)      Select the non-relaxed segments in post routing stage : true
[07/18 14:05:36    377s] (I)      Select term pin box for io pin                     : true
[07/18 14:05:36    377s] (I)      Penalize NDR sharing                               : true
[07/18 14:05:36    377s] (I)      Enable special modeling                            : false
[07/18 14:05:36    377s] (I)      Keep fixed segments                                : true
[07/18 14:05:36    377s] (I)      Reorder net groups by key                          : true
[07/18 14:05:36    377s] (I)      Increase net scenic ratio                          : true
[07/18 14:05:36    377s] (I)      Method to set GCell size                           : row
[07/18 14:05:36    377s] (I)      Connect multiple ports and must join fix           : true
[07/18 14:05:36    377s] (I)      Avoid high resistance layers                       : true
[07/18 14:05:36    377s] (I)      Model find APA for IO pin fix                      : true
[07/18 14:05:36    377s] (I)      Avoid connecting non-metal layers                  : true
[07/18 14:05:36    377s] (I)      Use track pitch for NDR                            : true
[07/18 14:05:36    377s] (I)      Enable layer relax to lower layer                  : true
[07/18 14:05:36    377s] (I)      Enable layer relax to upper layer                  : true
[07/18 14:05:36    377s] (I)      Top layer relaxation fix                           : true
[07/18 14:05:36    377s] (I)      Handle non-default track width                     : false
[07/18 14:05:36    377s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:36    377s] (I)      Use row-based GCell size
[07/18 14:05:36    377s] (I)      Use row-based GCell align
[07/18 14:05:36    377s] (I)      layer 0 area = 80000
[07/18 14:05:36    377s] (I)      layer 1 area = 80000
[07/18 14:05:36    377s] (I)      layer 2 area = 80000
[07/18 14:05:36    377s] (I)      layer 3 area = 80000
[07/18 14:05:36    377s] (I)      layer 4 area = 80000
[07/18 14:05:36    377s] (I)      layer 5 area = 80000
[07/18 14:05:36    377s] (I)      layer 6 area = 80000
[07/18 14:05:36    377s] (I)      layer 7 area = 80000
[07/18 14:05:36    377s] (I)      layer 8 area = 80000
[07/18 14:05:36    377s] (I)      layer 9 area = 400000
[07/18 14:05:36    377s] (I)      layer 10 area = 400000
[07/18 14:05:36    377s] (I)      GCell unit size   : 3420
[07/18 14:05:36    377s] (I)      GCell multiplier  : 1
[07/18 14:05:36    377s] (I)      GCell row height  : 3420
[07/18 14:05:36    377s] (I)      Actual row height : 3420
[07/18 14:05:36    377s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:36    377s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:36    377s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:36    377s] (I)      ==================== Default via =====================
[07/18 14:05:36    377s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    377s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 14:05:36    377s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    377s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 14:05:36    377s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 14:05:36    377s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 14:05:36    377s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 14:05:36    377s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 14:05:36    377s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 14:05:36    377s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 14:05:36    377s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 14:05:36    377s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 14:05:36    377s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 14:05:36    377s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    377s] [NR-eGR] Read 604 PG shapes
[07/18 14:05:36    377s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:36    377s] [NR-eGR] Read 0 other shapes
[07/18 14:05:36    377s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:36    377s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:36    377s] [NR-eGR] #PG Blockages       : 604
[07/18 14:05:36    377s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:36    377s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:36    377s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:36    377s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:36    377s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:36    377s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 14:05:36    377s] [NR-eGR] Read 139 nets ( ignored 138 )
[07/18 14:05:36    377s] [NR-eGR] Connected 0 must-join pins/ports
[07/18 14:05:36    377s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:36    377s] (I)      Read Num Blocks=1765  Num Prerouted Wires=0  Num CS=0
[07/18 14:05:36    377s] (I)      Layer 1 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 2 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 3 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 4 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 5 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 6 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 7 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 8 (H) : #blockages 374 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 9 (V) : #blockages 64 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[07/18 14:05:36    377s] (I)      Moved 1 terms for better access 
[07/18 14:05:36    377s] (I)      Number of ignored nets                =      0
[07/18 14:05:36    377s] (I)      Number of connected nets              =      0
[07/18 14:05:36    377s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:36    377s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:36    377s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Ndr track 0 does not exist
[07/18 14:05:36    377s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[07/18 14:05:36    377s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:36    377s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:36    377s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:36    377s] (I)      Site width          :   400  (dbu)
[07/18 14:05:36    377s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:36    377s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:36    377s] (I)      GCell width         :  3420  (dbu)
[07/18 14:05:36    377s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:36    377s] (I)      Grid                :    25    23    11
[07/18 14:05:36    377s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:36    377s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:36    377s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:36    377s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:36    377s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:36    377s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:36    377s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:36    377s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:36    377s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:36    377s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:36    377s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:36    377s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:36    377s] (I)      --------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:36    377s] [NR-eGR] Rule id: 1  Nets: 1
[07/18 14:05:36    377s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[07/18 14:05:36    377s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[07/18 14:05:36    377s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[07/18 14:05:36    377s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[07/18 14:05:36    377s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[07/18 14:05:36    377s] [NR-eGR] ========================================
[07/18 14:05:36    377s] [NR-eGR] 
[07/18 14:05:36    377s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:36    377s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    377s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:36    377s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    377s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:36    377s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:36    377s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:36    377s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:36    377s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:36    377s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:36    377s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:36    377s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    377s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Reset routing kernel
[07/18 14:05:36    377s] (I)      Started Global Routing ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      totalPins=29  totalGlobalPin=29 (100.00%)
[07/18 14:05:36    377s] (I)      total 2D Cap : 9232 = (4774 H, 4458 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/18 14:05:36    377s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.214100e+02um
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1f Route ============
[07/18 14:05:36    377s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1g Route ============
[07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.214100e+02um
[07/18 14:05:36    377s] (I)      Usage: 64 = (29 H, 35 V) = (0.61% H, 0.79% V) = (4.959e+01um H, 5.985e+01um V)
[07/18 14:05:36    377s] (I)      #Nets         : 1
[07/18 14:05:36    377s] (I)      #Relaxed nets : 1
[07/18 14:05:36    377s] (I)      Wire length   : 0
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1h Route ============
[07/18 14:05:36    377s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[07/18 14:05:36    377s] (I)      Usage: 64 = (29 H, 35 V) = (0.61% H, 0.79% V) = (4.959e+01um H, 5.985e+01um V)
[07/18 14:05:36    377s] (I)      total 2D Cap : 18618 = (9606 H, 9012 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[07/18 14:05:36    377s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.308500e+02um
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1f Route ============
[07/18 14:05:36    377s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1g Route ============
[07/18 14:05:36    377s] (I)      Usage: 128 = (58 H, 70 V) = (0.60% H, 0.78% V) = (9.918e+01um H, 1.197e+02um V)
[07/18 14:05:36    377s] (I)      #Nets         : 1
[07/18 14:05:36    377s] (I)      [07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.308500e+02um
#Relaxed nets : 1
[07/18 14:05:36    377s] (I)      Wire length   : 0
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1h Route ============
[07/18 14:05:36    377s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[07/18 14:05:36    377s] (I)      Usage: 128 = (58 H, 70 V) = (0.60% H, 0.78% V) = (9.918e+01um H, 1.197e+02um V)
[07/18 14:05:36    377s] (I)      total 2D Cap : 28170 = (14536 H, 13634 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[07/18 14:05:36    377s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.402900e+02um
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1f Route ============
[07/18 14:05:36    377s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1g Route ============
[07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.402900e+02um
[07/18 14:05:36    377s] (I)      Usage: 192 = (87 H, 105 V) = (0.60% H, 0.77% V) = (1.488e+02um H, 1.796e+02um V)
[07/18 14:05:36    377s] (I)      #Nets         : 1
[07/18 14:05:36    377s] (I)      #Relaxed nets : 1
[07/18 14:05:36    377s] (I)      Wire length   : 0
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1h Route ============
[07/18 14:05:36    377s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[07/18 14:05:36    377s] (I)      Usage: 192 = (87 H, 105 V) = (0.60% H, 0.77% V) = (1.488e+02um H, 1.796e+02um V)
[07/18 14:05:36    377s] (I)      total 2D Cap : 34295 = (19292 H, 15003 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[07/18 14:05:36    377s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.497300e+02um
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1f Route ============
[07/18 14:05:36    377s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1g Route ============
[07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.497300e+02um
[07/18 14:05:36    377s] (I)      Usage: 256 = (116 H, 140 V) = (0.60% H, 0.93% V) = (1.984e+02um H, 2.394e+02um V)
[07/18 14:05:36    377s] (I)      #Nets         : 1
[07/18 14:05:36    377s] (I)      #Relaxed nets : 1
[07/18 14:05:36    377s] (I)      Wire length   : 0
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1h Route ============
[07/18 14:05:36    377s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[07/18 14:05:36    377s] (I)      Usage: 256 = (116 H, 140 V) = (0.60% H, 0.93% V) = (1.984e+02um H, 2.394e+02um V)
[07/18 14:05:36    377s] (I)      total 2D Cap : 36083 = (21080 H, 15003 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[07/18 14:05:36    377s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.591700e+02um
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1f Route ============
[07/18 14:05:36    377s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1g Route ============
[07/18 14:05:36    377s] (I)      Usage: 320 = (145 H, 175 V) = (0.69% H, 1.17% V) = (2.480e+02um H, 2.992e+02um V)
[07/18 14:05:36    377s] (I)      #Nets         : 1
[07/18 14:05:36    377s] (I)      [07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.591700e+02um
#Relaxed nets : 1
[07/18 14:05:36    377s] (I)      Wire length   : 0
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1h Route ============
[07/18 14:05:36    377s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[07/18 14:05:36    377s] (I)      Usage: 320 = (145 H, 175 V) = (0.69% H, 1.17% V) = (2.480e+02um H, 2.992e+02um V)
[07/18 14:05:36    377s] (I)      total 2D Cap : 40605 = (21080 H, 19525 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[07/18 14:05:36    377s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.831800e+02um
[07/18 14:05:36    377s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:36    377s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1f Route ============
[07/18 14:05:36    377s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1g Route ============
[07/18 14:05:36    377s] (I)      Usage: 457 = (208 H, 249 V) = (0.99% H, 1.28% V) = (3.557e+02um H, 4.258e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1h Route ============
[07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.831800e+02um
[07/18 14:05:36    377s] (I)      Usage: 457 = (208 H, 249 V) = (0.99% H, 1.28% V) = (3.557e+02um H, 4.258e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:36    377s] [NR-eGR]                        OverCon            
[07/18 14:05:36    377s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:36    377s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:36    377s] [NR-eGR] ----------------------------------------------
[07/18 14:05:36    377s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] ----------------------------------------------
[07/18 14:05:36    377s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] 
[07/18 14:05:36    377s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      total 2D Cap : 40963 = (21210 H, 19753 V)
[07/18 14:05:36    377s] (I)      ============= Track Assignment ============
[07/18 14:05:36    377s] (I)      Started Track Assignment (1T) ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:36    377s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:36    377s] (I)      Run Multi-thread track assignment
[07/18 14:05:36    377s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Started Export ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:36    377s] [NR-eGR] -----------------------------------
[07/18 14:05:36    377s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:36    377s] [NR-eGR]  Metal2   (2V)           707   708 
[07/18 14:05:36    377s] [NR-eGR]  Metal3   (3H)           832    43 
[07/18 14:05:36    377s] [NR-eGR]  Metal4   (4V)            59     2 
[07/18 14:05:36    377s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 14:05:36    377s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:36    377s] [NR-eGR] -----------------------------------
[07/18 14:05:36    377s] [NR-eGR]           Total         1608  1222 
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 14:05:36    377s] [NR-eGR] Total length: 1608um, number of vias: 1222
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Total eGR-routed clock nets wire length: 121um, number of vias: 77
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Report for selected net(s) only.
[07/18 14:05:36    377s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:36    377s] [NR-eGR] -----------------------------------
[07/18 14:05:36    377s] [NR-eGR]  Metal1   (1H)             0    28 
[07/18 14:05:36    377s] [NR-eGR]  Metal2   (2V)            29    36 
[07/18 14:05:36    377s] [NR-eGR]  Metal3   (3H)            57    13 
[07/18 14:05:36    377s] [NR-eGR]  Metal4   (4V)            35     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal5   (5H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal6   (6V)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:36    377s] [NR-eGR] -----------------------------------
[07/18 14:05:36    377s] [NR-eGR]           Total          121    77 
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Total half perimeter of net bounding box: 48um
[07/18 14:05:36    377s] [NR-eGR] Total length: 121um, number of vias: 77
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Total routed clock nets wire length: 121um, number of vias: 77
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      ===================================== Runtime Summary ======================================
[07/18 14:05:36    377s] (I)       Step                                         %       Start      Finish      Real       CPU 
[07/18 14:05:36    377s] (I)      --------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] (I)       Early Global Route kernel              100.00%  547.05 sec  547.13 sec  0.08 sec  0.02 sec 
[07/18 14:05:36    377s] (I)       +-Import and model                      42.02%  547.05 sec  547.08 sec  0.03 sec  0.01 sec 
[07/18 14:05:36    377s] (I)       | +-Create place DB                      0.30%  547.05 sec  547.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Import place data                  0.27%  547.05 sec  547.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read instances and placement     0.09%  547.05 sec  547.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read nets                        0.13%  547.05 sec  547.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Create route DB                     34.84%  547.05 sec  547.08 sec  0.03 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Import route data (1T)            34.27%  547.05 sec  547.08 sec  0.03 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read blockages ( Layer 2-11 )   15.02%  547.07 sec  547.08 sec  0.01 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read routing blockages         0.00%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read instance blockages        0.02%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read PG blockages              1.99%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read clock blockages           1.56%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read other blockages           1.51%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read halo blockages            0.00%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Read boundary cut boxes        0.00%  547.07 sec  547.07 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read blackboxes                  0.01%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read prerouted                   0.04%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read unlegalized nets            0.01%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Read nets                        0.01%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Set up via pillars               0.00%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Initialize 3D grid graph         0.03%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Model blockage capacity          0.42%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | | +-Initialize 3D capacity         0.36%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Move terms for access (1T)       0.02%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Read aux data                        0.00%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Others data preparation              0.01%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Create route kernel                  6.70%  547.08 sec  547.08 sec  0.01 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       +-Global Routing                        49.50%  547.08 sec  547.12 sec  0.04 sec  0.01 sec 
[07/18 14:05:36    377s] (I)       | +-Initialization                       0.02%  547.08 sec  547.08 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Net group 1                          1.02%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Generate topology                  0.13%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1a                           0.27%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Pattern routing (1T)             0.22%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1b                           0.03%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1c                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1d                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1e                           0.05%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Route legalization               0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1f                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1g                           0.09%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.05%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1h                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Net group 2                          0.89%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Generate topology                  0.10%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1a                           0.24%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Pattern routing (1T)             0.20%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1b                           0.02%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1c                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1d                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1e                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Route legalization               0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1f                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1g                           0.07%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.03%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1h                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Net group 3                          0.89%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Generate topology                  0.09%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1a                           0.25%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Pattern routing (1T)             0.20%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1b                           0.02%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1c                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1d                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1e                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Route legalization               0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1f                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1g                           0.07%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.03%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1h                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Net group 4                          0.89%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Generate topology                  0.08%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1a                           0.24%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Pattern routing (1T)             0.20%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1b                           0.02%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1c                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1d                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1e                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Route legalization               0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1f                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1g                           0.10%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.03%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1h                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Net group 5                          0.86%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Generate topology                  0.07%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1a                           0.24%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Pattern routing (1T)             0.20%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1b                           0.02%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1c                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1d                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1e                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Route legalization               0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1f                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1g                           0.06%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.03%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1h                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Net group 6                          1.18%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Generate topology                  0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1a                           0.29%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Pattern routing (1T)             0.22%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Add via demand to 2D             0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1b                           0.03%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1c                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1d                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1e                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Route legalization               0.00%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1f                           0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1g                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Phase 1h                           0.04%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | | +-Post Routing                     0.01%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Layer assignment (1T)              0.26%  547.09 sec  547.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       +-Export 3D cong map                     0.42%  547.12 sec  547.12 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Export 2D cong map                   0.08%  547.12 sec  547.12 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       +-Extract Global 3D Wires                0.01%  547.12 sec  547.12 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       +-Track Assignment (1T)                  1.78%  547.12 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Initialization                       0.04%  547.12 sec  547.12 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Track Assignment Kernel              1.43%  547.12 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Free Memory                          0.00%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       +-Export                                 2.61%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Export DB wires                      0.28%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Export all nets                    0.09%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | | +-Set wire vias                      0.02%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Report wirelength                    1.38%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Update net boxes                     0.62%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       | +-Update timing                        0.00%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)       +-Postprocess design                     0.64%  547.13 sec  547.13 sec  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)      ===================== Summary by functions =====================
[07/18 14:05:36    377s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 14:05:36    377s] (I)      ----------------------------------------------------------------
[07/18 14:05:36    377s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[07/18 14:05:36    377s] (I)        1  Global Routing                  49.50%  0.04 sec  0.01 sec 
[07/18 14:05:36    377s] (I)        1  Import and model                42.02%  0.03 sec  0.01 sec 
[07/18 14:05:36    377s] (I)        1  Export                           2.61%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        1  Track Assignment (1T)            1.78%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        1  Postprocess design               0.64%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        1  Export 3D cong map               0.42%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Create route DB                 34.84%  0.03 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Create route kernel              6.70%  0.01 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Track Assignment Kernel          1.43%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Report wirelength                1.38%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Net group 6                      1.18%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Net group 1                      1.02%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Net group 2                      0.89%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Net group 3                      0.89%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Net group 4                      0.89%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Net group 5                      0.86%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Update net boxes                 0.62%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Create place DB                  0.30%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Export DB wires                  0.28%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Import route data (1T)          34.27%  0.03 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1a                         1.53%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Generate topology                0.48%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1g                         0.43%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Import place data                0.27%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Layer assignment (1T)            0.26%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1h                         0.24%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1e                         0.23%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Export all nets                  0.09%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Read blockages ( Layer 2-11 )   15.02%  0.01 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Pattern routing (1T)             1.25%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Model blockage capacity          0.42%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Post Routing                     0.21%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Read nets                        0.13%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Read instances and placement     0.09%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Add via demand to 2D             0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read PG blockages                1.99%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read clock blockages             1.56%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read other blockages             1.51%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Initialize 3D capacity           0.36%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read instance blockages          0.02%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 14:05:36    377s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Early Global Route - eGR only step
[07/18 14:05:36    377s]     Routing using eGR only done.
[07/18 14:05:36    377s] Net route status summary:
[07/18 14:05:36    377s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:36    377s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] CCOPT: Done with clock implementation routing.
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]   Clock implementation routing done.
[07/18 14:05:36    377s]   Fixed 1 wires.
[07/18 14:05:36    377s]   CCOpt: Starting congestion repair using flow wrapper...
[07/18 14:05:36    377s]     Congestion Repair...
[07/18 14:05:36    377s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:17.4/0:26:34.3 (0.2), mem = 2004.2M
[07/18 14:05:36    377s] User Input Parameters:
[07/18 14:05:36    377s] - Congestion Driven    : On
[07/18 14:05:36    377s] - Timing Driven        : Off
[07/18 14:05:36    377s] - Area-Violation Based : On
[07/18 14:05:36    377s] - Start Rollback Level : -5
[07/18 14:05:36    377s] - Legalized            : On
[07/18 14:05:36    377s] - Window Based         : Off
[07/18 14:05:36    377s] - eDen incr mode       : Off
[07/18 14:05:36    377s] - Small incr mode      : Off
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Info: Disable timing driven in postCTS congRepair.
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Starting congRepair ...
[07/18 14:05:36    377s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2004.2M, EPOCH TIME: 1721291736.742945
[07/18 14:05:36    377s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:2004.2M, EPOCH TIME: 1721291736.744356
[07/18 14:05:36    377s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2004.2M, EPOCH TIME: 1721291736.744394
[07/18 14:05:36    377s] Starting Early Global Route congestion estimation: mem = 2004.2M
[07/18 14:05:36    377s] (I)      ==================== Layers =====================
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:36    377s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:36    377s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:36    377s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:36    377s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:36    377s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:36    377s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:36    377s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:36    377s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:36    377s] (I)      Started Import and model ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:36    377s] (I)      == Non-default Options ==
[07/18 14:05:36    377s] (I)      Maximum routing layer                              : 11
[07/18 14:05:36    377s] (I)      Number of threads                                  : 1
[07/18 14:05:36    377s] (I)      Use non-blocking free Dbs wires                    : false
[07/18 14:05:36    377s] (I)      Method to set GCell size                           : row
[07/18 14:05:36    377s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:36    377s] (I)      Use row-based GCell size
[07/18 14:05:36    377s] (I)      Use row-based GCell align
[07/18 14:05:36    377s] (I)      layer 0 area = 80000
[07/18 14:05:36    377s] (I)      layer 1 area = 80000
[07/18 14:05:36    377s] (I)      layer 2 area = 80000
[07/18 14:05:36    377s] (I)      layer 3 area = 80000
[07/18 14:05:36    377s] (I)      layer 4 area = 80000
[07/18 14:05:36    377s] (I)      layer 5 area = 80000
[07/18 14:05:36    377s] (I)      layer 6 area = 80000
[07/18 14:05:36    377s] (I)      layer 7 area = 80000
[07/18 14:05:36    377s] (I)      layer 8 area = 80000
[07/18 14:05:36    377s] (I)      layer 9 area = 400000
[07/18 14:05:36    377s] (I)      layer 10 area = 400000
[07/18 14:05:36    377s] (I)      GCell unit size   : 3420
[07/18 14:05:36    377s] (I)      GCell multiplier  : 1
[07/18 14:05:36    377s] (I)      GCell row height  : 3420
[07/18 14:05:36    377s] (I)      Actual row height : 3420
[07/18 14:05:36    377s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:36    377s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:36    377s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:36    377s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:36    377s] (I)      ==================== Default via =====================
[07/18 14:05:36    377s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    377s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 14:05:36    377s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    377s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 14:05:36    377s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 14:05:36    377s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 14:05:36    377s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 14:05:36    377s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 14:05:36    377s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 14:05:36    377s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 14:05:36    377s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 14:05:36    377s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 14:05:36    377s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 14:05:36    377s] (I)      +----+------------------+----------------------------+
[07/18 14:05:36    377s] [NR-eGR] Read 2396 PG shapes
[07/18 14:05:36    377s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:36    377s] [NR-eGR] Read 0 other shapes
[07/18 14:05:36    377s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:36    377s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:36    377s] [NR-eGR] #PG Blockages       : 2396
[07/18 14:05:36    377s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:36    377s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:36    377s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:36    377s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:36    377s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:36    377s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 100
[07/18 14:05:36    377s] [NR-eGR] Read 139 nets ( ignored 1 )
[07/18 14:05:36    377s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:36    377s] (I)      Read Num Blocks=2396  Num Prerouted Wires=100  Num CS=0
[07/18 14:05:36    377s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 64
[07/18 14:05:36    377s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 33
[07/18 14:05:36    377s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 3
[07/18 14:05:36    377s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 14:05:36    377s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 14:05:36    377s] (I)      Number of ignored nets                =      1
[07/18 14:05:36    377s] (I)      Number of connected nets              =      0
[07/18 14:05:36    377s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:36    377s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:36    377s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:36    377s] (I)      Ndr track 0 does not exist
[07/18 14:05:36    377s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:36    377s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:36    377s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:36    377s] (I)      Site width          :   400  (dbu)
[07/18 14:05:36    377s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:36    377s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:36    377s] (I)      GCell width         :  3420  (dbu)
[07/18 14:05:36    377s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:36    377s] (I)      Grid                :    25    23    11
[07/18 14:05:36    377s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:36    377s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:36    377s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:36    377s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:36    377s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:36    377s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:36    377s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:36    377s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:36    377s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:36    377s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:36    377s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:36    377s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:36    377s] (I)      --------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:36    377s] [NR-eGR] Rule id: 0  Nets: 138
[07/18 14:05:36    377s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 14:05:36    377s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 14:05:36    377s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 14:05:36    377s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:36    377s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:36    377s] [NR-eGR] ========================================
[07/18 14:05:36    377s] [NR-eGR] 
[07/18 14:05:36    377s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:36    377s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    377s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:36    377s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    377s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:36    377s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:36    377s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:36    377s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:36    377s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:36    377s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:36    377s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:36    377s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:36    377s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:36    377s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Reset routing kernel
[07/18 14:05:36    377s] (I)      Started Global Routing ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      totalPins=475  totalGlobalPin=436 (91.79%)
[07/18 14:05:36    377s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1a Route ============
[07/18 14:05:36    377s] [NR-eGR] Layer group 1: route 138 net(s) in layer range [2, 11]
[07/18 14:05:36    377s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1b Route ============
[07/18 14:05:36    377s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:36    377s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.332090e+03um
[07/18 14:05:36    377s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:36    377s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1c Route ============
[07/18 14:05:36    377s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1d Route ============
[07/18 14:05:36    377s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1e Route ============
[07/18 14:05:36    377s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] (I)      ============  Phase 1l Route ============
[07/18 14:05:36    377s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.332090e+03um
[07/18 14:05:36    377s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 14:05:36    377s] (I)      Layer  2:       4370       552         0           0        4702    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  3:       4669       508         0           0        4968    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  4:       4370        85         0           0        4702    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  5:       4669        15         0           0        4968    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  6:       4370         5         0           0        4702    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 14:05:36    377s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 14:05:36    377s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 14:05:36    377s] (I)      Total:         39129      1165         0         414       42132    ( 0.97%) 
[07/18 14:05:36    377s] (I)      
[07/18 14:05:36    377s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:36    377s] [NR-eGR]                        OverCon            
[07/18 14:05:36    377s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:36    377s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:36    377s] [NR-eGR] ----------------------------------------------
[07/18 14:05:36    377s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] ----------------------------------------------
[07/18 14:05:36    377s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:36    377s] [NR-eGR] 
[07/18 14:05:36    377s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 14:05:36    377s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.012, REAL:0.065, MEM:2004.2M, EPOCH TIME: 1721291736.809702
[07/18 14:05:36    377s] OPERPROF: Starting HotSpotCal at level 1, MEM:2004.2M, EPOCH TIME: 1721291736.809742
[07/18 14:05:36    377s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:36    377s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2004.2M
[07/18 14:05:36    377s] [hotspot] +------------+---------------+---------------+
[07/18 14:05:36    377s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 14:05:36    377s] [hotspot] +------------+---------------+---------------+
[07/18 14:05:36    377s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 14:05:36    377s] [hotspot] +------------+---------------+---------------+
[07/18 14:05:36    377s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 14:05:36    377s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.000, MEM:2004.2M, EPOCH TIME: 1721291736.810058
[07/18 14:05:36    377s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2004.2M, EPOCH TIME: 1721291736.810107
[07/18 14:05:36    377s] Starting Early Global Route wiring: mem = 2004.2M
[07/18 14:05:36    377s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 14:05:36    377s] Skipped repairing congestion.
[07/18 14:05:36    377s] (I)      ============= Track Assignment ============
[07/18 14:05:36    377s] (I)      Started Track Assignment (1T) ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:36    377s] (I)      Run Multi-thread track assignment
[07/18 14:05:36    377s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] (I)      Started Export ( Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:36    377s] [NR-eGR] -----------------------------------
[07/18 14:05:36    377s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:36    377s] [NR-eGR]  Metal2   (2V)           684   703 
[07/18 14:05:36    377s] [NR-eGR]  Metal3   (3H)           804    43 
[07/18 14:05:36    377s] [NR-eGR]  Metal4   (4V)            78     4 
[07/18 14:05:36    377s] [NR-eGR]  Metal5   (5H)            26     2 
[07/18 14:05:36    377s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:36    377s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:36    377s] [NR-eGR] -----------------------------------
[07/18 14:05:36    377s] [NR-eGR]           Total         1601  1219 
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 14:05:36    377s] [NR-eGR] Total length: 1601um, number of vias: 1219
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/18 14:05:36    377s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:36    377s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.21 MB )
[07/18 14:05:36    377s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:2004.2M, EPOCH TIME: 1721291736.816114
[07/18 14:05:36    377s] Early Global Route wiring runtime: 0.01 seconds, mem = 2004.2M
[07/18 14:05:36    377s] Tdgp not successfully inited but do clear! skip clearing
[07/18 14:05:36    377s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] =============================================================================================
[07/18 14:05:36    377s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[07/18 14:05:36    377s] =============================================================================================
[07/18 14:05:36    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:36    377s] ---------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:06:17.4/0:26:34.4 (0.2), mem = 2004.2M
[07/18 14:05:36    377s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.3
[07/18 14:05:36    377s] ---------------------------------------------------------------------------------------------
[07/18 14:05:36    377s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.3
[07/18 14:05:36    377s] ---------------------------------------------------------------------------------------------
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]     Congestion Repair done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Congestion Repair
[07/18 14:05:36    377s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/18 14:05:36    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:2004.2M, EPOCH TIME: 1721291736.835240
[07/18 14:05:36    377s] Processing tracks to init pin-track alignment.
[07/18 14:05:36    377s] z: 2, totalTracks: 1
[07/18 14:05:36    377s] z: 4, totalTracks: 1
[07/18 14:05:36    377s] z: 6, totalTracks: 1
[07/18 14:05:36    377s] z: 8, totalTracks: 1
[07/18 14:05:36    377s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:36    377s] All LLGs are deleted
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2004.2M, EPOCH TIME: 1721291736.836676
[07/18 14:05:36    377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2004.2M, EPOCH TIME: 1721291736.836822
[07/18 14:05:36    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2004.2M, EPOCH TIME: 1721291736.836860
[07/18 14:05:36    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:36    377s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2004.2M, EPOCH TIME: 1721291736.837496
[07/18 14:05:36    377s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:36    377s] Core basic site is CoreSite
[07/18 14:05:36    377s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2004.2M, EPOCH TIME: 1721291736.848055
[07/18 14:05:36    377s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:05:36    377s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:05:36    377s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2004.2M, EPOCH TIME: 1721291736.848188
[07/18 14:05:36    377s] Fast DP-INIT is on for default
[07/18 14:05:36    377s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 14:05:36    377s] Atter site array init, number of instance map data is 0.
[07/18 14:05:36    377s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2004.2M, EPOCH TIME: 1721291736.848689
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:36    377s] OPERPROF:     Starting CMU at level 3, MEM:2004.2M, EPOCH TIME: 1721291736.848864
[07/18 14:05:36    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2004.2M, EPOCH TIME: 1721291736.849111
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:36    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2004.2M, EPOCH TIME: 1721291736.849163
[07/18 14:05:36    377s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2004.2M, EPOCH TIME: 1721291736.849173
[07/18 14:05:36    377s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2004.2M, EPOCH TIME: 1721291736.849185
[07/18 14:05:36    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.2MB).
[07/18 14:05:36    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2004.2M, EPOCH TIME: 1721291736.849214
[07/18 14:05:36    377s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.2)
[07/18 14:05:36    377s]   Leaving CCOpt scope - extractRC...
[07/18 14:05:36    377s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[07/18 14:05:36    377s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 14:05:36    377s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:05:36    377s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:05:36    377s] pre_route RC Extraction called for design voting_machine.
[07/18 14:05:36    377s] RC Extraction called in multi-corner(1) mode.
[07/18 14:05:36    377s] RCMode: PreRoute
[07/18 14:05:36    377s]       RC Corner Indexes            0   
[07/18 14:05:36    377s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:05:36    377s] Resistance Scaling Factor    : 1.00000 
[07/18 14:05:36    377s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:05:36    377s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:05:36    377s] Shrink Factor                : 0.90000
[07/18 14:05:36    377s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 14:05:36    377s] Using capacitance table file ...
[07/18 14:05:36    377s] 
[07/18 14:05:36    377s] Trim Metal Layers:
[07/18 14:05:36    377s] LayerId::1 widthSet size::4
[07/18 14:05:36    377s] LayerId::2 widthSet size::4
[07/18 14:05:36    377s] LayerId::3 widthSet size::4
[07/18 14:05:36    377s] LayerId::4 widthSet size::4
[07/18 14:05:36    377s] LayerId::5 widthSet size::4
[07/18 14:05:36    377s] LayerId::6 widthSet size::4
[07/18 14:05:36    377s] LayerId::7 widthSet size::5
[07/18 14:05:36    377s] LayerId::8 widthSet size::5
[07/18 14:05:36    377s] LayerId::9 widthSet size::5
[07/18 14:05:36    377s] LayerId::10 widthSet size::4
[07/18 14:05:36    377s] LayerId::11 widthSet size::3
[07/18 14:05:36    377s] eee: pegSigSF::1.070000
[07/18 14:05:36    377s] Updating RC grid for preRoute extraction ...
[07/18 14:05:36    377s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:36    377s] Initializing multi-corner resistance tables ...
[07/18 14:05:36    377s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:36    377s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:36    377s] eee: l::2 avDens::0.063480 usedTrk::43.420146 availTrk::684.000000 sigTrk::43.420146
[07/18 14:05:36    377s] eee: l::3 avDens::0.066873 usedTrk::48.148859 availTrk::720.000000 sigTrk::48.148859
[07/18 14:05:36    377s] eee: l::4 avDens::0.008736 usedTrk::5.228509 availTrk::598.500000 sigTrk::5.228509
[07/18 14:05:36    377s] eee: l::5 avDens::0.005699 usedTrk::2.051520 availTrk::360.000000 sigTrk::2.051520
[07/18 14:05:36    377s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 14:05:36    377s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:36    377s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:36    377s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:36    377s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:36    377s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:36    377s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:36    377s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.052511 aWlH=0.000000 lMod=0 pMax=0.805900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:36    377s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2004.215M)
[07/18 14:05:36    377s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[07/18 14:05:36    377s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:36    377s] End AAE Lib Interpolated Model. (MEM=2004.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:36    377s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]   Clock DAG stats after clustering cong repair call:
[07/18 14:05:36    377s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]     sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]     misc counts      : r=1, pp=0
[07/18 14:05:36    377s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]     sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]   Clock DAG net violations after clustering cong repair call: none
[07/18 14:05:36    377s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/18 14:05:36    377s]     Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]   Clock DAG hash after clustering cong repair call: 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/18 14:05:36    377s]     delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]     steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]   Primary reporting skew groups after clustering cong repair call:
[07/18 14:05:36    377s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:36    377s]         min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]         max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]   Skew group summary after clustering cong repair call:
[07/18 14:05:36    377s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:36    377s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.1 real=0:00:00.3)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   CongRepair After Initial Clustering
[07/18 14:05:36    377s]   Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.4)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Stage::Clustering
[07/18 14:05:36    377s]   Stage::DRV Fixing...
[07/18 14:05:36    377s]   Fixing clock tree slew time and max cap violations...
[07/18 14:05:36    377s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:36    377s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/18 14:05:36    377s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[07/18 14:05:36    377s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/18 14:05:36    377s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:36    377s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:36    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[07/18 14:05:36    377s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Stage::DRV Fixing
[07/18 14:05:36    377s]   Stage::Insertion Delay Reduction...
[07/18 14:05:36    377s]   Removing unnecessary root buffering...
[07/18 14:05:36    377s]     Clock DAG hash before 'Removing unnecessary root buffering': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     Clock DAG hash after 'Removing unnecessary root buffering': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Removing unnecessary root buffering':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Removing unnecessary root buffering
[07/18 14:05:36    377s]   Removing unconstrained drivers...
[07/18 14:05:36    377s]     Clock DAG hash before 'Removing unconstrained drivers': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     Clock DAG hash after 'Removing unconstrained drivers': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Removing unconstrained drivers':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Removing unconstrained drivers
[07/18 14:05:36    377s]   Reducing insertion delay 1...
[07/18 14:05:36    377s]     Clock DAG hash before 'Reducing insertion delay 1': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/18 14:05:36    377s]       delay calculator: calls=4701, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[07/18 14:05:36    377s]       steiner router: calls=4703, total_wall_time=0.011s, mean_wall_time=0.002ms
[07/18 14:05:36    377s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     Clock DAG hash after 'Reducing insertion delay 1': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/18 14:05:36    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:36    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Reducing insertion delay 1':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:36    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:36    377s] UM:*                                                                   Reducing insertion delay 1
[07/18 14:05:36    377s]   Removing longest path buffering...
[07/18 14:05:36    377s]     Clock DAG hash before 'Removing longest path buffering': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/18 14:05:36    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:36    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:36    377s]     Clock DAG stats after 'Removing longest path buffering':
[07/18 14:05:36    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:36    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:36    377s]       misc counts      : r=1, pp=0
[07/18 14:05:36    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:36    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:36    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:36    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:36    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:36    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:36    377s]     Clock DAG net violations after 'Removing longest path buffering': none
[07/18 14:05:36    377s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/18 14:05:36    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:36    377s]     Clock DAG hash after 'Removing longest path buffering': 2334831207677979969 5430176625906329761
[07/18 14:05:36    377s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/18 14:05:36    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:36    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:36    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:36    377s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:36    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:36    377s]     Skew group summary after 'Removing longest path buffering':
[07/18 14:05:36    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:36    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:36    377s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Removing longest path buffering
[07/18 14:05:37    377s]   Reducing insertion delay 2...
[07/18 14:05:37    377s]     Clock DAG hash before 'Reducing insertion delay 2': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Path optimization required 0 stage delay updates 
[07/18 14:05:37    377s]     Clock DAG stats after 'Reducing insertion delay 2':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[07/18 14:05:37    377s]     Clock DAG hash after 'Reducing insertion delay 2': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Reducing insertion delay 2':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Reducing insertion delay 2
[07/18 14:05:37    377s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Stage::Insertion Delay Reduction
[07/18 14:05:37    377s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.4 real=0:00:00.5)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   CCOpt::Phase::Construction
[07/18 14:05:37    377s]   CCOpt::Phase::Implementation...
[07/18 14:05:37    377s]   Stage::Reducing Power...
[07/18 14:05:37    377s]   Improving clock tree routing...
[07/18 14:05:37    377s]     Clock DAG hash before 'Improving clock tree routing': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Iteration 1...
[07/18 14:05:37    377s]     Iteration 1 done.
[07/18 14:05:37    377s]     Clock DAG stats after 'Improving clock tree routing':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Improving clock tree routing': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Improving clock tree routing': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Improving clock tree routing':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]     Clock DAG hash before 'Reducing clock tree power 1': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Improving clock tree routing
[07/18 14:05:37    377s]   Reducing clock tree power 1...
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s] 
[07/18 14:05:37    377s]     Legalizer releasing space for clock trees
[07/18 14:05:37    377s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/18 14:05:37    377s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Legalizing clock trees
[07/18 14:05:37    377s]     100% 
[07/18 14:05:37    377s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/18 14:05:37    377s]     Clock DAG hash after 'Reducing clock tree power 1': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Reducing clock tree power 1':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Reducing clock tree power 1
[07/18 14:05:37    377s]     Clock DAG hash before 'Reducing clock tree power 2': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]   Reducing clock tree power 2...
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Path optimization required 0 stage delay updates 
[07/18 14:05:37    377s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Reducing clock tree power 2': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Reducing clock tree power 2':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Reducing clock tree power 2
[07/18 14:05:37    377s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Stage::Reducing Power
[07/18 14:05:37    377s]   Stage::Balancing...
[07/18 14:05:37    377s]   Approximately balancing fragments step...
[07/18 14:05:37    377s]     Clock DAG hash before 'Approximately balancing fragments step': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/18 14:05:37    377s]       delay calculator: calls=4708, total_wall_time=0.025s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4710, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Resolve constraints - Approximately balancing fragments...
[07/18 14:05:37    377s]     Resolving skew group constraints...
[07/18 14:05:37    377s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/18 14:05:37    377s]     Resolving skew group constraints done.
[07/18 14:05:37    377s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[07/18 14:05:37    377s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[07/18 14:05:37    377s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[07/18 14:05:37    377s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[07/18 14:05:37    377s]     Approximately balancing fragments...
[07/18 14:05:37    377s]       Moving gates to improve sub-tree skew...
[07/18 14:05:37    377s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/18 14:05:37    377s]           delay calculator: calls=4740, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4742, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Tried: 2 Succeeded: 0
[07/18 14:05:37    377s]         Topology Tried: 0 Succeeded: 0
[07/18 14:05:37    377s]         0 Succeeded with SS ratio
[07/18 14:05:37    377s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/18 14:05:37    377s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/18 14:05:37    377s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/18 14:05:37    377s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]           sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]           misc counts      : r=1, pp=0
[07/18 14:05:37    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]           sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[07/18 14:05:37    377s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/18 14:05:37    377s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/18 14:05:37    377s]           Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]           delay calculator: calls=4740, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4742, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Moving gates to improve sub-tree skew
[07/18 14:05:37    377s]       Approximately balancing fragments bottom up...
[07/18 14:05:37    377s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/18 14:05:37    377s]           delay calculator: calls=4740, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4742, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:37    377s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/18 14:05:37    377s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]           sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]           misc counts      : r=1, pp=0
[07/18 14:05:37    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]           sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[07/18 14:05:37    377s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/18 14:05:37    377s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/18 14:05:37    377s]           delay calculator: calls=4740, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4742, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]           Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Approximately balancing fragments bottom up
[07/18 14:05:37    377s]       Approximately balancing fragments, wire and cell delays...
[07/18 14:05:37    377s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[07/18 14:05:37    377s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/18 14:05:37    377s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]           sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]           misc counts      : r=1, pp=0
[07/18 14:05:37    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]           sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[07/18 14:05:37    377s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/18 14:05:37    377s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/18 14:05:37    377s]           Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]           delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/18 14:05:37    377s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[07/18 14:05:37    377s]     Approximately balancing fragments done.
[07/18 14:05:37    377s]     Clock DAG stats after 'Approximately balancing fragments step':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/18 14:05:37    377s]     Clock DAG hash after 'Approximately balancing fragments step': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Approximately balancing fragments step
[07/18 14:05:37    377s]   Clock DAG stats after Approximately balancing fragments:
[07/18 14:05:37    377s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]     sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]     misc counts      : r=1, pp=0
[07/18 14:05:37    377s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]     sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]   Clock DAG net violations after Approximately balancing fragments: none
[07/18 14:05:37    377s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/18 14:05:37    377s]   Clock DAG hash after Approximately balancing fragments: 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[07/18 14:05:37    377s]     delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]     legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]     steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]   Primary reporting skew groups after Approximately balancing fragments:
[07/18 14:05:37    377s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]         min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]         max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]   Skew group summary after Approximately balancing fragments:
[07/18 14:05:37    377s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]   Improving fragments clock skew...
[07/18 14:05:37    377s]     Clock DAG hash before 'Improving fragments clock skew': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Clock DAG stats after 'Improving fragments clock skew':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Improving fragments clock skew': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Improving fragments clock skew': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Improving fragments clock skew':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Improving fragments clock skew':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Improving fragments clock skew
[07/18 14:05:37    377s]   Approximately balancing step...
[07/18 14:05:37    377s]     Clock DAG hash before 'Approximately balancing step': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Resolve constraints - Approximately balancing...
[07/18 14:05:37    377s]     Resolving skew group constraints...
[07/18 14:05:37    377s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/18 14:05:37    377s]     Resolving skew group constraints done.
[07/18 14:05:37    377s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Resolve constraints - Approximately balancing
[07/18 14:05:37    377s]     Approximately balancing...
[07/18 14:05:37    377s]       Approximately balancing, wire and cell delays...
[07/18 14:05:37    377s]       Approximately balancing, wire and cell delays, iteration 1...
[07/18 14:05:37    377s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/18 14:05:37    377s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]           sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]           misc counts      : r=1, pp=0
[07/18 14:05:37    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]           sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[07/18 14:05:37    377s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/18 14:05:37    377s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/18 14:05:37    377s]           delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]           steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/18 14:05:37    377s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Approximately balancing, wire and cell delays
[07/18 14:05:37    377s]     Approximately balancing done.
[07/18 14:05:37    377s]     Clock DAG stats after 'Approximately balancing step':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Approximately balancing step': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Approximately balancing step': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Approximately balancing step':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Approximately balancing step':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Approximately balancing step
[07/18 14:05:37    377s]   Fixing clock tree overload...
[07/18 14:05:37    377s]     Clock DAG hash before 'Fixing clock tree overload': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:37    377s]     Clock DAG stats after 'Fixing clock tree overload':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Fixing clock tree overload': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Fixing clock tree overload': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Fixing clock tree overload':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Fixing clock tree overload':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Fixing clock tree overload
[07/18 14:05:37    377s]     Clock DAG hash before 'Approximately balancing paths': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]   Approximately balancing paths...
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Added 0 buffers.
[07/18 14:05:37    377s]     Clock DAG stats after 'Approximately balancing paths':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Approximately balancing paths': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Approximately balancing paths': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/18 14:05:37    377s]       delay calculator: calls=4741, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4743, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Approximately balancing paths':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Approximately balancing paths
[07/18 14:05:37    377s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Stage::Balancing
[07/18 14:05:37    377s]   Stage::Polishing...
[07/18 14:05:37    377s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:37    377s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]   Clock DAG stats before polishing:
[07/18 14:05:37    377s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]     sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]     misc counts      : r=1, pp=0
[07/18 14:05:37    377s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]     sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]   Clock DAG net violations before polishing: none
[07/18 14:05:37    377s]   Clock DAG primary half-corner transition distribution before polishing:
[07/18 14:05:37    377s]     Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]   Clock DAG hash before polishing: 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]   CTS services accumulated run-time stats before polishing:
[07/18 14:05:37    377s]     delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]     legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]     steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]   Primary reporting skew groups before polishing:
[07/18 14:05:37    377s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]         min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]         max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]   Skew group summary before polishing:
[07/18 14:05:37    377s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]   Merging balancing drivers for power...
[07/18 14:05:37    377s]     Clock DAG hash before 'Merging balancing drivers for power': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Tried: 2 Succeeded: 0
[07/18 14:05:37    377s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Merging balancing drivers for power': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Merging balancing drivers for power':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Merging balancing drivers for power
[07/18 14:05:37    377s]   Improving clock skew...
[07/18 14:05:37    377s]     Clock DAG hash before 'Improving clock skew': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Clock DAG stats after 'Improving clock skew':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Improving clock skew': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Improving clock skew': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Improving clock skew':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Improving clock skew':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Improving clock skew
[07/18 14:05:37    377s]   Moving gates to reduce wire capacitance...
[07/18 14:05:37    377s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/18 14:05:37    377s]         Clock DAG hash before 'Artificially removing short and long paths': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     Iteration 1...
[07/18 14:05:37    377s]       Artificially removing short and long paths...
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         For skew_group clk/sdc_cons target band (0.001, 0.002)
[07/18 14:05:37    377s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Legalizer releasing space for clock trees
[07/18 14:05:37    377s]         Legalizing clock trees...
[07/18 14:05:37    377s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Legalizing clock trees
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/18 14:05:37    377s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s] 
[07/18 14:05:37    377s]         Legalizer releasing space for clock trees
[07/18 14:05:37    377s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/18 14:05:37    377s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Legalizing clock trees
[07/18 14:05:37    377s]         100% 
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]     Iteration 1 done.
[07/18 14:05:37    377s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/18 14:05:37    377s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Moving gates to reduce wire capacitance
[07/18 14:05:37    377s]     Clock DAG hash before 'Reducing clock tree power 3': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]   Reducing clock tree power 3...
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Clock DAG hash before 'Artificially removing short and long paths': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/18 14:05:37    377s]         delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]         steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Artificially removing short and long paths...
[07/18 14:05:37    377s]       For skew_group clk/sdc_cons target band (0.001, 0.002)
[07/18 14:05:37    377s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]     Initial gate capacitance is (rise=0.006pF fall=0.005pF).
[07/18 14:05:37    377s]     Resizing gates: [07/18 14:05:37    377s] 
[07/18 14:05:37    377s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/18 14:05:37    377s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Legalizing clock trees
[07/18 14:05:37    377s]     100% 
[07/18 14:05:37    377s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Reducing clock tree power 3': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Reducing clock tree power 3':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Reducing clock tree power 3
[07/18 14:05:37    377s]   Improving insertion delay...
[07/18 14:05:37    377s]     Clock DAG hash before 'Improving insertion delay': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Clock DAG stats after 'Improving insertion delay':
[07/18 14:05:37    377s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]       misc counts      : r=1, pp=0
[07/18 14:05:37    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]     Clock DAG net violations after 'Improving insertion delay': none
[07/18 14:05:37    377s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/18 14:05:37    377s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]     Clock DAG hash after 'Improving insertion delay': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Primary reporting skew groups after 'Improving insertion delay':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]           min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]     Skew group summary after 'Improving insertion delay':
[07/18 14:05:37    377s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Improving insertion delay
[07/18 14:05:37    377s]   Wire Opt OverFix...
[07/18 14:05:37    377s]     Clock DAG hash before 'Wire Opt OverFix': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/18 14:05:37    377s]       delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Clock DAG hash before 'Wire Reduction extra effort': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/18 14:05:37    377s]         delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]         steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]     Wire Reduction extra effort...
[07/18 14:05:37    377s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/18 14:05:37    377s]       Artificially removing short and long paths...
[07/18 14:05:37    377s]         Clock DAG hash before 'Artificially removing short and long paths': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         For skew_group clk/sdc_cons target band (0.001, 0.002)
[07/18 14:05:37    377s]         Clock DAG hash before 'Global shorten wires A0': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Clock DAG hash before 'Move For Wirelength - core': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Global shorten wires A0...
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Move For Wirelength - core...
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Clock DAG hash before 'Global shorten wires A1': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Clock DAG hash before 'Move For Wirelength - core': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/18 14:05:37    377s]         Max accepted move=0.000um, total accepted move=0.000um
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Global shorten wires A1...
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Move For Wirelength - core...
[07/18 14:05:37    377s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/18 14:05:37    377s]         Max accepted move=0.000um, total accepted move=0.000um
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Global shorten wires B...
[07/18 14:05:37    377s]         Clock DAG hash before 'Global shorten wires B': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Clock DAG hash before 'Move For Wirelength - branch': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/18 14:05:37    377s]           delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]           steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Move For Wirelength - branch...
[07/18 14:05:37    377s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/18 14:05:37    377s]         Max accepted move=0.000um, total accepted move=0.000um
[07/18 14:05:37    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/18 14:05:37    377s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/18 14:05:37    377s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    377s]         sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    377s]         misc counts      : r=1, pp=0
[07/18 14:05:37    377s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    377s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    377s]         sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    377s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:37    377s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=122.575um, total=122.575um
[07/18 14:05:37    377s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    377s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[07/18 14:05:37    377s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/18 14:05:37    377s]         Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    377s]       Clock DAG hash after 'Wire Reduction extra effort': 2334831207677979969 5430176625906329761
[07/18 14:05:37    377s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/18 14:05:37    377s]         delay calculator: calls=4742, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    377s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    377s]         steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    377s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/18 14:05:37    377s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]             min path sink: vote_1_reg[7]/CK
[07/18 14:05:37    377s]             max path sink: vote_1_reg[0]/CK
[07/18 14:05:37    377s]       Skew group summary after 'Wire Reduction extra effort':
[07/18 14:05:37    377s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    377s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    377s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   Wire Reduction extra effort
[07/18 14:05:37    377s]     Optimizing orientation...
[07/18 14:05:37    377s]     FlipOpt...
[07/18 14:05:37    377s]     Disconnecting clock tree from netlist...
[07/18 14:05:37    377s]     Disconnecting clock tree from netlist done.
[07/18 14:05:37    377s]     Performing Single Threaded FlipOpt
[07/18 14:05:37    377s]     Optimizing orientation on clock cells...
[07/18 14:05:37    377s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[07/18 14:05:37    377s]     Optimizing orientation on clock cells done.
[07/18 14:05:37    377s]     Resynthesising clock tree into netlist...
[07/18 14:05:37    377s]       Reset timing graph...
[07/18 14:05:37    377s] Ignoring AAE DB Resetting ...
[07/18 14:05:37    377s]       Reset timing graph done.
[07/18 14:05:37    377s]     Resynthesising clock tree into netlist done.
[07/18 14:05:37    377s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    377s] UM:*                                                                   FlipOpt
[07/18 14:05:37    377s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Optimizing orientation
[07/18 14:05:37    378s] End AAE Lib Interpolated Model. (MEM=2042.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:37    378s]     Clock DAG stats after 'Wire Opt OverFix':
[07/18 14:05:37    378s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    378s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    378s]       misc counts      : r=1, pp=0
[07/18 14:05:37    378s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    378s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    378s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    378s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
[07/18 14:05:37    378s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=121.260um, total=121.260um
[07/18 14:05:37    378s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    378s]     Clock DAG net violations after 'Wire Opt OverFix': none
[07/18 14:05:37    378s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/18 14:05:37    378s]     Clock DAG hash after 'Wire Opt OverFix': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    378s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/18 14:05:37    378s]       delay calculator: calls=4743, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]       steiner router: calls=4744, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/18 14:05:37    378s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    378s]           min path sink: vote_3_reg[5]/CK
[07/18 14:05:37    378s]           max path sink: vote_1_reg[1]/CK
[07/18 14:05:37    378s]     Skew group summary after 'Wire Opt OverFix':
[07/18 14:05:37    378s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    378s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    378s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Wire Opt OverFix
[07/18 14:05:37    378s]   Total capacitance is (rise=0.022pF fall=0.022pF), of which (rise=0.017pF fall=0.017pF) is wire, and (rise=0.006pF fall=0.005pF) is gate.
[07/18 14:05:37    378s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Stage::Polishing
[07/18 14:05:37    378s]   Stage::Updating netlist...
[07/18 14:05:37    378s]   Reset timing graph...
[07/18 14:05:37    378s] Ignoring AAE DB Resetting ...
[07/18 14:05:37    378s]   Reset timing graph done.
[07/18 14:05:37    378s]   Setting non-default rules before calling refine place.
[07/18 14:05:37    378s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2042.4M, EPOCH TIME: 1721291737.449759
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[07/18 14:05:37    378s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2004.4M, EPOCH TIME: 1721291737.450950
[07/18 14:05:37    378s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]   Assigned high priority to 0 instances.
[07/18 14:05:37    378s]   Leaving CCOpt scope - ClockRefiner...
[07/18 14:05:37    378s]   Soft fixed 0 clock instances.
[07/18 14:05:37    378s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[07/18 14:05:37    378s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2004.4M, EPOCH TIME: 1721291737.452081
[07/18 14:05:37    378s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2004.4M, EPOCH TIME: 1721291737.452115
[07/18 14:05:37    378s]   Performing Clock Only Refine Place.
[07/18 14:05:37    378s] Processing tracks to init pin-track alignment.
[07/18 14:05:37    378s] z: 2, totalTracks: 1
[07/18 14:05:37    378s] z: 4, totalTracks: 1
[07/18 14:05:37    378s] z: 6, totalTracks: 1
[07/18 14:05:37    378s] z: 8, totalTracks: 1
[07/18 14:05:37    378s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:37    378s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2004.4M, EPOCH TIME: 1721291737.453514
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:37    378s] OPERPROF:       Starting CMU at level 4, MEM:2004.4M, EPOCH TIME: 1721291737.466098
[07/18 14:05:37    378s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.466358
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:37    378s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2004.4M, EPOCH TIME: 1721291737.466416
[07/18 14:05:37    378s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2004.4M, EPOCH TIME: 1721291737.466429
[07/18 14:05:37    378s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.466441
[07/18 14:05:37    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.4MB).
[07/18 14:05:37    378s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2004.4M, EPOCH TIME: 1721291737.466472
[07/18 14:05:37    378s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2004.4M, EPOCH TIME: 1721291737.466482
[07/18 14:05:37    378s] TDRefine: refinePlace mode is spiral
[07/18 14:05:37    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.6
[07/18 14:05:37    378s] OPERPROF: Starting RefinePlace at level 1, MEM:2004.4M, EPOCH TIME: 1721291737.466504
[07/18 14:05:37    378s] *** Starting place_detail (0:06:18 mem=2004.4M) ***
[07/18 14:05:37    378s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:37    378s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2004.4M, EPOCH TIME: 1721291737.467810
[07/18 14:05:37    378s] Starting refinePlace ...
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] One DDP V2 for no tweak run.
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2004.4M, EPOCH TIME: 1721291737.468943
[07/18 14:05:37    378s] DDP initSite1 nrRow 16 nrJob 16
[07/18 14:05:37    378s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2004.4M, EPOCH TIME: 1721291737.468967
[07/18 14:05:37    378s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.468982
[07/18 14:05:37    378s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2004.4M, EPOCH TIME: 1721291737.468993
[07/18 14:05:37    378s] DDP markSite nrRow 16 nrJob 16
[07/18 14:05:37    378s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.469008
[07/18 14:05:37    378s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.469018
[07/18 14:05:37    378s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2004.4M, EPOCH TIME: 1721291737.469053
[07/18 14:05:37    378s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2004.4M, EPOCH TIME: 1721291737.469064
[07/18 14:05:37    378s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.469094
[07/18 14:05:37    378s] ** Cut row section cpu time 0:00:00.0.
[07/18 14:05:37    378s]  ** Cut row section real time 0:00:00.0.
[07/18 14:05:37    378s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.469111
[07/18 14:05:37    378s]   Spread Effort: high, standalone mode, useDDP on.
[07/18 14:05:37    378s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2004.4MB) @(0:06:18 - 0:06:18).
[07/18 14:05:37    378s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:37    378s] wireLenOptFixPriorityInst 28 inst fixed
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 14:05:37    378s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 14:05:37    378s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:37    378s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:37    378s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2004.4MB) @(0:06:18 - 0:06:18).
[07/18 14:05:37    378s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:37    378s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2004.4MB
[07/18 14:05:37    378s] Statistics of distance of Instance movement in refine placement:
[07/18 14:05:37    378s]   maximum (X+Y) =         0.00 um
[07/18 14:05:37    378s]   mean    (X+Y) =         0.00 um
[07/18 14:05:37    378s] Total instances moved : 0
[07/18 14:05:37    378s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2004.4M, EPOCH TIME: 1721291737.471902
[07/18 14:05:37    378s] Summary Report:
[07/18 14:05:37    378s] Instances move: 0 (out of 130 movable)
[07/18 14:05:37    378s] Instances flipped: 0
[07/18 14:05:37    378s] Mean displacement: 0.00 um
[07/18 14:05:37    378s] Max displacement: 0.00 um 
[07/18 14:05:37    378s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:37    378s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2004.4MB
[07/18 14:05:37    378s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2004.4MB) @(0:06:18 - 0:06:18).
[07/18 14:05:37    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.6
[07/18 14:05:37    378s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.005, MEM:2004.4M, EPOCH TIME: 1721291737.471994
[07/18 14:05:37    378s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2004.4M, EPOCH TIME: 1721291737.472009
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] *** Finished place_detail (0:06:18 mem=2004.4M) ***
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2004.4M, EPOCH TIME: 1721291737.473049
[07/18 14:05:37    378s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/18 14:05:37    378s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 28).
[07/18 14:05:37    378s]   Revert refine place priority changes on 0 instances.
[07/18 14:05:37    378s]   ClockRefiner summary
[07/18 14:05:37    378s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 28).
[07/18 14:05:37    378s]   Restoring place_status_cts on 0 clock instances.
[07/18 14:05:37    378s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Stage::Updating netlist
[07/18 14:05:37    378s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.5 real=0:00:00.4)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   CCOpt::Phase::Implementation
[07/18 14:05:37    378s]   CCOpt::Phase::eGRPC...
[07/18 14:05:37    378s]   eGR Post Conditioning loop iteration 0...
[07/18 14:05:37    378s]     Clock implementation routing...
[07/18 14:05:37    378s]       Leaving CCOpt scope - Routing Tools...
[07/18 14:05:37    378s] Net route status summary:
[07/18 14:05:37    378s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:37    378s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:37    378s]       Routing using eGR only...
[07/18 14:05:37    378s]         Early Global Route - eGR only step...
[07/18 14:05:37    378s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[07/18 14:05:37    378s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[07/18 14:05:37    378s] (ccopt eGR): Start to route 1 all nets
[07/18 14:05:37    378s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      ==================== Layers =====================
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:37    378s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:37    378s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:37    378s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:37    378s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      Started Import and model ( Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] (I)      == Non-default Options ==
[07/18 14:05:37    378s] (I)      Clean congestion better                            : true
[07/18 14:05:37    378s] (I)      Estimate vias on DPT layer                         : true
[07/18 14:05:37    378s] (I)      Clean congestion layer assignment rounds           : 3
[07/18 14:05:37    378s] (I)      Layer constraints as soft constraints              : true
[07/18 14:05:37    378s] (I)      Soft top layer                                     : true
[07/18 14:05:37    378s] (I)      Skip prospective layer relax nets                  : true
[07/18 14:05:37    378s] (I)      Better NDR handling                                : true
[07/18 14:05:37    378s] (I)      Improved NDR modeling in LA                        : true
[07/18 14:05:37    378s] (I)      Routing cost fix for NDR handling                  : true
[07/18 14:05:37    378s] (I)      Block tracks for preroutes                         : true
[07/18 14:05:37    378s] (I)      Assign IRoute by net group key                     : true
[07/18 14:05:37    378s] (I)      Block unroutable channels                          : true
[07/18 14:05:37    378s] (I)      Block unroutable channels 3D                       : true
[07/18 14:05:37    378s] (I)      Bound layer relaxed segment wl                     : true
[07/18 14:05:37    378s] (I)      Blocked pin reach length threshold                 : 2
[07/18 14:05:37    378s] (I)      Check blockage within NDR space in TA              : true
[07/18 14:05:37    378s] (I)      Skip must join for term with via pillar            : true
[07/18 14:05:37    378s] (I)      Model find APA for IO pin                          : true
[07/18 14:05:37    378s] (I)      On pin location for off pin term                   : true
[07/18 14:05:37    378s] (I)      Handle EOL spacing                                 : true
[07/18 14:05:37    378s] (I)      Merge PG vias by gap                               : true
[07/18 14:05:37    378s] (I)      Maximum routing layer                              : 11
[07/18 14:05:37    378s] (I)      Route selected nets only                           : true
[07/18 14:05:37    378s] (I)      Refine MST                                         : true
[07/18 14:05:37    378s] (I)      Honor PRL                                          : true
[07/18 14:05:37    378s] (I)      Strong congestion aware                            : true
[07/18 14:05:37    378s] (I)      Improved initial location for IRoutes              : true
[07/18 14:05:37    378s] (I)      Multi panel TA                                     : true
[07/18 14:05:37    378s] (I)      Penalize wire overlap                              : true
[07/18 14:05:37    378s] (I)      Expand small instance blockage                     : true
[07/18 14:05:37    378s] (I)      Reduce via in TA                                   : true
[07/18 14:05:37    378s] (I)      SS-aware routing                                   : true
[07/18 14:05:37    378s] (I)      Improve tree edge sharing                          : true
[07/18 14:05:37    378s] (I)      Improve 2D via estimation                          : true
[07/18 14:05:37    378s] (I)      Refine Steiner tree                                : true
[07/18 14:05:37    378s] (I)      Build spine tree                                   : true
[07/18 14:05:37    378s] (I)      Model pass through capacity                        : true
[07/18 14:05:37    378s] (I)      Extend blockages by a half GCell                   : true
[07/18 14:05:37    378s] (I)      Consider pin shapes                                : true
[07/18 14:05:37    378s] (I)      Consider pin shapes for all nodes                  : true
[07/18 14:05:37    378s] (I)      Consider NR APA                                    : true
[07/18 14:05:37    378s] (I)      Consider IO pin shape                              : true
[07/18 14:05:37    378s] (I)      Fix pin connection bug                             : true
[07/18 14:05:37    378s] (I)      Consider layer RC for local wires                  : true
[07/18 14:05:37    378s] (I)      Route to clock mesh pin                            : true
[07/18 14:05:37    378s] (I)      LA-aware pin escape length                         : 2
[07/18 14:05:37    378s] (I)      Connect multiple ports                             : true
[07/18 14:05:37    378s] (I)      Split for must join                                : true
[07/18 14:05:37    378s] (I)      Number of threads                                  : 1
[07/18 14:05:37    378s] (I)      Routing effort level                               : 10000
[07/18 14:05:37    378s] (I)      Prefer layer length threshold                      : 8
[07/18 14:05:37    378s] (I)      Overflow penalty cost                              : 10
[07/18 14:05:37    378s] (I)      A-star cost                                        : 0.300000
[07/18 14:05:37    378s] (I)      Misalignment cost                                  : 10.000000
[07/18 14:05:37    378s] (I)      Threshold for short IRoute                         : 6
[07/18 14:05:37    378s] (I)      Via cost during post routing                       : 1.000000
[07/18 14:05:37    378s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/18 14:05:37    378s] (I)      Source-to-sink ratio                               : 0.300000
[07/18 14:05:37    378s] (I)      Scenic ratio bound                                 : 3.000000
[07/18 14:05:37    378s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/18 14:05:37    378s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/18 14:05:37    378s] (I)      PG-aware similar topology routing                  : true
[07/18 14:05:37    378s] (I)      Maze routing via cost fix                          : true
[07/18 14:05:37    378s] (I)      Apply PRL on PG terms                              : true
[07/18 14:05:37    378s] (I)      Apply PRL on obs objects                           : true
[07/18 14:05:37    378s] (I)      Handle range-type spacing rules                    : true
[07/18 14:05:37    378s] (I)      PG gap threshold multiplier                        : 10.000000
[07/18 14:05:37    378s] (I)      Parallel spacing query fix                         : true
[07/18 14:05:37    378s] (I)      Force source to root IR                            : true
[07/18 14:05:37    378s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/18 14:05:37    378s] (I)      Do not relax to DPT layer                          : true
[07/18 14:05:37    378s] (I)      No DPT in post routing                             : true
[07/18 14:05:37    378s] (I)      Modeling PG via merging fix                        : true
[07/18 14:05:37    378s] (I)      Shield aware TA                                    : true
[07/18 14:05:37    378s] (I)      Strong shield aware TA                             : true
[07/18 14:05:37    378s] (I)      Overflow calculation fix in LA                     : true
[07/18 14:05:37    378s] (I)      Post routing fix                                   : true
[07/18 14:05:37    378s] (I)      Strong post routing                                : true
[07/18 14:05:37    378s] (I)      Access via pillar from top                         : true
[07/18 14:05:37    378s] (I)      NDR via pillar fix                                 : true
[07/18 14:05:37    378s] (I)      Violation on path threshold                        : 1
[07/18 14:05:37    378s] (I)      Pass through capacity modeling                     : true
[07/18 14:05:37    378s] (I)      Select the non-relaxed segments in post routing stage : true
[07/18 14:05:37    378s] (I)      Select term pin box for io pin                     : true
[07/18 14:05:37    378s] (I)      Penalize NDR sharing                               : true
[07/18 14:05:37    378s] (I)      Enable special modeling                            : false
[07/18 14:05:37    378s] (I)      Keep fixed segments                                : true
[07/18 14:05:37    378s] (I)      Reorder net groups by key                          : true
[07/18 14:05:37    378s] (I)      Increase net scenic ratio                          : true
[07/18 14:05:37    378s] (I)      Method to set GCell size                           : row
[07/18 14:05:37    378s] (I)      Connect multiple ports and must join fix           : true
[07/18 14:05:37    378s] (I)      Avoid high resistance layers                       : true
[07/18 14:05:37    378s] (I)      Model find APA for IO pin fix                      : true
[07/18 14:05:37    378s] (I)      Avoid connecting non-metal layers                  : true
[07/18 14:05:37    378s] (I)      Use track pitch for NDR                            : true
[07/18 14:05:37    378s] (I)      Enable layer relax to lower layer                  : true
[07/18 14:05:37    378s] (I)      Enable layer relax to upper layer                  : true
[07/18 14:05:37    378s] (I)      Top layer relaxation fix                           : true
[07/18 14:05:37    378s] (I)      Handle non-default track width                     : false
[07/18 14:05:37    378s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:37    378s] (I)      Use row-based GCell size
[07/18 14:05:37    378s] (I)      Use row-based GCell align
[07/18 14:05:37    378s] (I)      layer 0 area = 80000
[07/18 14:05:37    378s] (I)      layer 1 area = 80000
[07/18 14:05:37    378s] (I)      layer 2 area = 80000
[07/18 14:05:37    378s] (I)      layer 3 area = 80000
[07/18 14:05:37    378s] (I)      layer 4 area = 80000
[07/18 14:05:37    378s] (I)      layer 5 area = 80000
[07/18 14:05:37    378s] (I)      layer 6 area = 80000
[07/18 14:05:37    378s] (I)      layer 7 area = 80000
[07/18 14:05:37    378s] (I)      layer 8 area = 80000
[07/18 14:05:37    378s] (I)      layer 9 area = 400000
[07/18 14:05:37    378s] (I)      layer 10 area = 400000
[07/18 14:05:37    378s] (I)      GCell unit size   : 3420
[07/18 14:05:37    378s] (I)      GCell multiplier  : 1
[07/18 14:05:37    378s] (I)      GCell row height  : 3420
[07/18 14:05:37    378s] (I)      Actual row height : 3420
[07/18 14:05:37    378s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:37    378s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:37    378s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:37    378s] (I)      ==================== Default via =====================
[07/18 14:05:37    378s] (I)      +----+------------------+----------------------------+
[07/18 14:05:37    378s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 14:05:37    378s] (I)      +----+------------------+----------------------------+
[07/18 14:05:37    378s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 14:05:37    378s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 14:05:37    378s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 14:05:37    378s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 14:05:37    378s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 14:05:37    378s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 14:05:37    378s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 14:05:37    378s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 14:05:37    378s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 14:05:37    378s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 14:05:37    378s] (I)      +----+------------------+----------------------------+
[07/18 14:05:37    378s] [NR-eGR] Read 604 PG shapes
[07/18 14:05:37    378s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:37    378s] [NR-eGR] Read 0 other shapes
[07/18 14:05:37    378s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:37    378s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:37    378s] [NR-eGR] #PG Blockages       : 604
[07/18 14:05:37    378s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:37    378s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:37    378s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:37    378s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:37    378s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:37    378s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 14:05:37    378s] [NR-eGR] Read 139 nets ( ignored 138 )
[07/18 14:05:37    378s] [NR-eGR] Connected 0 must-join pins/ports
[07/18 14:05:37    378s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:37    378s] (I)      Read Num Blocks=1765  Num Prerouted Wires=0  Num CS=0
[07/18 14:05:37    378s] (I)      Layer 1 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 2 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 3 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 4 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 5 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 6 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 7 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 8 (H) : #blockages 374 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 9 (V) : #blockages 64 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[07/18 14:05:37    378s] (I)      Moved 1 terms for better access 
[07/18 14:05:37    378s] (I)      Number of ignored nets                =      0
[07/18 14:05:37    378s] (I)      Number of connected nets              =      0
[07/18 14:05:37    378s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:37    378s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:37    378s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Ndr track 0 does not exist
[07/18 14:05:37    378s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:37    378s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:37    378s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:37    378s] (I)      Site width          :   400  (dbu)
[07/18 14:05:37    378s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:37    378s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:37    378s] (I)      GCell width         :  3420  (dbu)
[07/18 14:05:37    378s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:37    378s] (I)      Grid                :    25    23    11
[07/18 14:05:37    378s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[07/18 14:05:37    378s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:37    378s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:37    378s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:37    378s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:37    378s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:37    378s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:37    378s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:37    378s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:37    378s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:37    378s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:37    378s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:37    378s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:37    378s] (I)      --------------------------------------------------------
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:37    378s] [NR-eGR] Rule id: 1  Nets: 1
[07/18 14:05:37    378s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[07/18 14:05:37    378s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[07/18 14:05:37    378s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[07/18 14:05:37    378s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[07/18 14:05:37    378s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[07/18 14:05:37    378s] [NR-eGR] ========================================
[07/18 14:05:37    378s] [NR-eGR] 
[07/18 14:05:37    378s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:37    378s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:37    378s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:37    378s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:37    378s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:37    378s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:37    378s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:37    378s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:37    378s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:37    378s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:37    378s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:37    378s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:37    378s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      Reset routing kernel
[07/18 14:05:37    378s] (I)      Started Global Routing ( Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      totalPins=29  totalGlobalPin=29 (100.00%)
[07/18 14:05:37    378s] (I)      total 2D Cap : 9232 = (4774 H, 4458 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.214100e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.214100e+02um

[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      Usage: 64 = (29 H, 35 V) = (0.61% H, 0.79% V) = (4.959e+01um H, 5.985e+01um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[07/18 14:05:37    378s] (I)      Usage: 64 = (29 H, 35 V) = (0.61% H, 0.79% V) = (4.959e+01um H, 5.985e+01um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 18618 = (9606 H, 9012 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.308500e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      Usage: 128 = (58 H, 70 V) = (0.60% H, 0.78% V) = (9.918e+01um H, 1.197e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.308500e+02um
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[07/18 14:05:37    378s] (I)      Usage: 128 = (58 H, 70 V) = (0.60% H, 0.78% V) = (9.918e+01um H, 1.197e+02um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 28170 = (14536 H, 13634 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.402900e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      Usage: 192 = (87 H, 105 V) = (0.60% H, 0.77% V) = (1.488e+02um H, 1.796e+02um V)
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.402900e+02um
#Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[07/18 14:05:37    378s] (I)      Usage: 192 = (87 H, 105 V) = (0.60% H, 0.77% V) = (1.488e+02um H, 1.796e+02um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 34295 = (19292 H, 15003 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.497300e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      Usage: 256 = (116 H, 140 V) = (0.60% H, 0.93% V) = (1.984e+02um H, 2.394e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.497300e+02um
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[07/18 14:05:37    378s] (I)      Usage: 256 = (116 H, 140 V) = (0.60% H, 0.93% V) = (1.984e+02um H, 2.394e+02um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 36083 = (21080 H, 15003 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.591700e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      Usage: 320 = (145 H, 175 V) = (0.69% H, 1.17% V) = (2.480e+02um H, 2.992e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.591700e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[07/18 14:05:37    378s] (I)      Usage: 320 = (145 H, 175 V) = (0.69% H, 1.17% V) = (2.480e+02um H, 2.992e+02um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 40605 = (21080 H, 19525 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.831800e+02um
[07/18 14:05:37    378s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:37    378s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.831800e+02um
[07/18 14:05:37    378s] (I)      Usage: 457 = (208 H, 249 V) = (0.99% H, 1.28% V) = (3.557e+02um H, 4.258e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] (I)      Usage: 457 = (208 H, 249 V) = (0.99% H, 1.28% V) = (3.557e+02um H, 4.258e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:37    378s] [NR-eGR]                        OverCon            
[07/18 14:05:37    378s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:37    378s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:37    378s] [NR-eGR] ----------------------------------------------
[07/18 14:05:37    378s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] ----------------------------------------------
[07/18 14:05:37    378s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] 
[07/18 14:05:37    378s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      total 2D Cap : 40963 = (21210 H, 19753 V)
[07/18 14:05:37    378s] (I)      ============= Track Assignment ============
[07/18 14:05:37    378s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:37    378s] (I)      Started Track Assignment (1T) ( Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:37    378s] (I)      Run Multi-thread track assignment
[07/18 14:05:37    378s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      Started Export ( Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:37    378s] [NR-eGR]  Metal2   (2V)           684   703 
[07/18 14:05:37    378s] [NR-eGR]  Metal3   (3H)           804    43 
[07/18 14:05:37    378s] [NR-eGR]  Metal4   (4V)            78     4 
[07/18 14:05:37    378s] [NR-eGR]  Metal5   (5H)            26     2 
[07/18 14:05:37    378s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]           Total         1601  1219 
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 14:05:37    378s] [NR-eGR] Total length: 1601um, number of vias: 1219
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total eGR-routed clock nets wire length: 121um, number of vias: 77
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Report for selected net(s) only.
[07/18 14:05:37    378s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]  Metal1   (1H)             0    28 
[07/18 14:05:37    378s] [NR-eGR]  Metal2   (2V)            29    36 
[07/18 14:05:37    378s] [NR-eGR]  Metal3   (3H)            57    13 
[07/18 14:05:37    378s] [NR-eGR]  Metal4   (4V)            35     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal5   (5H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal6   (6V)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]           Total          121    77 
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total half perimeter of net bounding box: 48um
[07/18 14:05:37    378s] [NR-eGR] Total length: 121um, number of vias: 77
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total routed clock nets wire length: 121um, number of vias: 77
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2004.37 MB )
[07/18 14:05:37    378s] (I)      ===================================== Runtime Summary ======================================
[07/18 14:05:37    378s] (I)       Step                                         %       Start      Finish      Real       CPU 
[07/18 14:05:37    378s] (I)      --------------------------------------------------------------------------------------------
[07/18 14:05:37    378s] (I)       Early Global Route kernel              100.00%  547.92 sec  547.99 sec  0.07 sec  0.02 sec 
[07/18 14:05:37    378s] (I)       +-Import and model                      38.52%  547.92 sec  547.95 sec  0.03 sec  0.01 sec 
[07/18 14:05:37    378s] (I)       | +-Create place DB                      0.30%  547.92 sec  547.92 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Import place data                  0.27%  547.92 sec  547.92 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read instances and placement     0.09%  547.92 sec  547.92 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read nets                        0.12%  547.92 sec  547.92 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Create route DB                     31.93%  547.92 sec  547.94 sec  0.02 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Import route data (1T)            31.35%  547.92 sec  547.94 sec  0.02 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read blockages ( Layer 2-11 )   13.02%  547.93 sec  547.94 sec  0.01 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read routing blockages         0.00%  547.93 sec  547.93 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read instance blockages        0.02%  547.93 sec  547.93 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read PG blockages              1.72%  547.93 sec  547.93 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read clock blockages           1.29%  547.93 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read other blockages           1.17%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read halo blockages            0.00%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read boundary cut boxes        0.00%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read blackboxes                  0.01%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read prerouted                   0.04%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read unlegalized nets            0.01%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read nets                        0.01%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Set up via pillars               0.00%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Initialize 3D grid graph         0.03%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Model blockage capacity          0.41%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Initialize 3D capacity         0.36%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Move terms for access (1T)       0.01%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Read aux data                        0.00%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Others data preparation              0.01%  547.94 sec  547.94 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Create route kernel                  6.11%  547.94 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Global Routing                        52.80%  547.95 sec  547.99 sec  0.04 sec  0.01 sec 
[07/18 14:05:37    378s] (I)       | +-Initialization                       0.02%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 1                          0.99%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.15%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.26%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.21%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.08%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.05%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 2                          0.92%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.11%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.24%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.20%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.07%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 3                          0.89%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.09%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.24%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.20%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.06%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 4                          0.87%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.08%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.24%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.20%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.06%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 5                          0.86%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.08%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.24%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.20%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.06%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 6                          1.27%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.27%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.20%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Add via demand to 2D             0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.03%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.04%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.01%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Layer assignment (1T)              0.42%  547.95 sec  547.95 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Export 3D cong map                     0.41%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Export 2D cong map                   0.07%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Extract Global 3D Wires                0.02%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Track Assignment (1T)                  1.79%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Initialization                       0.04%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Track Assignment Kernel              1.42%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Free Memory                          0.00%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Export                                 2.74%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Export DB wires                      0.27%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Export all nets                    0.09%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Set wire vias                      0.02%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Report wirelength                    1.46%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Update net boxes                     0.65%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Update timing                        0.00%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Postprocess design                     0.59%  547.99 sec  547.99 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)      ===================== Summary by functions =====================
[07/18 14:05:37    378s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 14:05:37    378s] (I)      ----------------------------------------------------------------
[07/18 14:05:37    378s] (I)        0  Early Global Route kernel      100.00%  0.07 sec  0.02 sec 
[07/18 14:05:37    378s] (I)        1  Global Routing                  52.80%  0.04 sec  0.01 sec 
[07/18 14:05:37    378s] (I)        1  Import and model                38.52%  0.03 sec  0.01 sec 
[07/18 14:05:37    378s] (I)        1  Export                           2.74%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Track Assignment (1T)            1.79%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Postprocess design               0.59%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Export 3D cong map               0.41%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Create route DB                 31.93%  0.02 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Create route kernel              6.11%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Report wirelength                1.46%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Track Assignment Kernel          1.42%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 6                      1.27%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 1                      0.99%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 2                      0.92%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 3                      0.89%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 4                      0.87%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 5                      0.86%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Update net boxes                 0.65%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Create place DB                  0.30%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Export DB wires                  0.27%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Import route data (1T)          31.35%  0.02 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1a                         1.48%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Generate topology                0.52%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Layer assignment (1T)            0.42%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1g                         0.38%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Import place data                0.27%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1e                         0.23%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1h                         0.22%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1b                         0.13%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Export all nets                  0.09%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read blockages ( Layer 2-11 )   13.02%  0.01 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Pattern routing (1T)             1.21%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Model blockage capacity          0.41%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Post Routing                     0.20%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read nets                        0.13%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read instances and placement     0.09%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Move terms for access (1T)       0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Add via demand to 2D             0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read PG blockages                1.72%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read clock blockages             1.29%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read other blockages             1.17%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Initialize 3D capacity           0.36%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read instance blockages          0.02%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Early Global Route - eGR only step
[07/18 14:05:37    378s]       Routing using eGR only done.
[07/18 14:05:37    378s] Net route status summary:
[07/18 14:05:37    378s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:37    378s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] CCOPT: Done with clock implementation routing.
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:37    378s]     Clock implementation routing done.
[07/18 14:05:37    378s]     Leaving CCOpt scope - extractRC...
[07/18 14:05:37    378s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[07/18 14:05:37    378s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 14:05:37    378s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:05:37    378s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:05:37    378s] pre_route RC Extraction called for design voting_machine.
[07/18 14:05:37    378s] RC Extraction called in multi-corner(1) mode.
[07/18 14:05:37    378s] RCMode: PreRoute
[07/18 14:05:37    378s]       RC Corner Indexes            0   
[07/18 14:05:37    378s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:05:37    378s] Resistance Scaling Factor    : 1.00000 
[07/18 14:05:37    378s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:05:37    378s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:05:37    378s] Shrink Factor                : 0.90000
[07/18 14:05:37    378s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 14:05:37    378s] Using capacitance table file ...
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] Trim Metal Layers:
[07/18 14:05:37    378s] LayerId::1 widthSet size::4
[07/18 14:05:37    378s] LayerId::2 widthSet size::4
[07/18 14:05:37    378s] LayerId::3 widthSet size::4
[07/18 14:05:37    378s] LayerId::4 widthSet size::4
[07/18 14:05:37    378s] LayerId::5 widthSet size::4
[07/18 14:05:37    378s] LayerId::6 widthSet size::4
[07/18 14:05:37    378s] LayerId::7 widthSet size::5
[07/18 14:05:37    378s] LayerId::8 widthSet size::5
[07/18 14:05:37    378s] LayerId::9 widthSet size::5
[07/18 14:05:37    378s] LayerId::10 widthSet size::4
[07/18 14:05:37    378s] LayerId::11 widthSet size::3
[07/18 14:05:37    378s] eee: pegSigSF::1.070000
[07/18 14:05:37    378s] Updating RC grid for preRoute extraction ...
[07/18 14:05:37    378s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:37    378s] Initializing multi-corner resistance tables ...
[07/18 14:05:37    378s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:37    378s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:37    378s] eee: l::2 avDens::0.063480 usedTrk::43.420146 availTrk::684.000000 sigTrk::43.420146
[07/18 14:05:37    378s] eee: l::3 avDens::0.066873 usedTrk::48.148859 availTrk::720.000000 sigTrk::48.148859
[07/18 14:05:37    378s] eee: l::4 avDens::0.008736 usedTrk::5.228509 availTrk::598.500000 sigTrk::5.228509
[07/18 14:05:37    378s] eee: l::5 avDens::0.005699 usedTrk::2.051520 availTrk::360.000000 sigTrk::2.051520
[07/18 14:05:37    378s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 14:05:37    378s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:37    378s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:37    378s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:37    378s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:37    378s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:37    378s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:37    378s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.052511 aWlH=0.000000 lMod=0 pMax=0.805900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:37    378s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2004.371M)
[07/18 14:05:37    378s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[07/18 14:05:37    378s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:2004.4M, EPOCH TIME: 1721291737.626950
[07/18 14:05:37    378s] Processing tracks to init pin-track alignment.
[07/18 14:05:37    378s] z: 2, totalTracks: 1
[07/18 14:05:37    378s] z: 4, totalTracks: 1
[07/18 14:05:37    378s] z: 6, totalTracks: 1
[07/18 14:05:37    378s] z: 8, totalTracks: 1
[07/18 14:05:37    378s]     Leaving CCOpt scope - Initializing placement interface...
[07/18 14:05:37    378s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:37    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2004.4M, EPOCH TIME: 1721291737.628550
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:37    378s] OPERPROF:     Starting CMU at level 3, MEM:2004.4M, EPOCH TIME: 1721291737.640348
[07/18 14:05:37    378s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.640606
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:37    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2004.4M, EPOCH TIME: 1721291737.640661
[07/18 14:05:37    378s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2004.4M, EPOCH TIME: 1721291737.640672
[07/18 14:05:37    378s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2004.4M, EPOCH TIME: 1721291737.640684
[07/18 14:05:37    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.4MB).
[07/18 14:05:37    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2004.4M, EPOCH TIME: 1721291737.640714
[07/18 14:05:37    378s]     Legalizer reserving space for clock trees
[07/18 14:05:37    378s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]     Calling post conditioning for eGRPC...
[07/18 14:05:37    378s]       eGRPC...
[07/18 14:05:37    378s]         eGRPC active optimizations:
[07/18 14:05:37    378s]          - Move Down
[07/18 14:05:37    378s]          - Downsizing before DRV sizing
[07/18 14:05:37    378s]          - DRV fixing with sizing
[07/18 14:05:37    378s]          - Move to fanout
[07/18 14:05:37    378s]          - Cloning
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Currently running CTS, using active skew data
[07/18 14:05:37    378s]         Reset bufferability constraints...
[07/18 14:05:37    378s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/18 14:05:37    378s]         Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:37    378s] End AAE Lib Interpolated Model. (MEM=2004.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:37    378s]         Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]         Clock DAG stats eGRPC initial state:
[07/18 14:05:37    378s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    378s]           sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    378s]           misc counts      : r=1, pp=0
[07/18 14:05:37    378s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    378s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    378s]           sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    378s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
[07/18 14:05:37    378s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=121.260um, total=121.260um
[07/18 14:05:37    378s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    378s]         Clock DAG net violations eGRPC initial state: none
[07/18 14:05:37    378s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/18 14:05:37    378s]         Clock DAG hash eGRPC initial state: 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]           Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    378s]         CTS services accumulated run-time stats eGRPC initial state:
[07/18 14:05:37    378s]           delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]           steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]         Primary reporting skew groups eGRPC initial state:
[07/18 14:05:37    378s]           skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    378s]               min path sink: vote_3_reg[5]/CK
[07/18 14:05:37    378s]               max path sink: vote_1_reg[1]/CK
[07/18 14:05:37    378s]         Skew group summary eGRPC initial state:
[07/18 14:05:37    378s]           skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    378s]         eGRPC Moving buffers...
[07/18 14:05:37    378s]           Clock DAG hash before 'eGRPC Moving buffers': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/18 14:05:37    378s]             delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]             legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]             steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]           Violation analysis...
[07/18 14:05:37    378s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Violation analysis
[07/18 14:05:37    378s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/18 14:05:37    378s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    378s]             sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    378s]             misc counts      : r=1, pp=0
[07/18 14:05:37    378s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    378s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    378s]             sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    378s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
[07/18 14:05:37    378s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=121.260um, total=121.260um
[07/18 14:05:37    378s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    378s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[07/18 14:05:37    378s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/18 14:05:37    378s]             Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    378s]           Clock DAG hash after 'eGRPC Moving buffers': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/18 14:05:37    378s]             delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]             legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]             steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/18 14:05:37    378s]             skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    378s]                 min path sink: vote_3_reg[5]/CK
[07/18 14:05:37    378s]                 max path sink: vote_1_reg[1]/CK
[07/18 14:05:37    378s]           Skew group summary after 'eGRPC Moving buffers':
[07/18 14:05:37    378s]             skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    378s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    378s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   eGRPC Moving buffers
[07/18 14:05:37    378s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/18 14:05:37    378s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/18 14:05:37    378s]             delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]             legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]             steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]             Clock DAG hash before 'Artificially removing long paths': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[07/18 14:05:37    378s]               delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]               legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]               steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]           Artificially removing long paths...
[07/18 14:05:37    378s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    378s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]           Modifying slew-target multiplier from 1 to 0.9
[07/18 14:05:37    378s]           Downsizing prefiltering...
[07/18 14:05:37    378s]           Downsizing prefiltering done.
[07/18 14:05:37    378s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:37    378s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[07/18 14:05:37    378s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/18 14:05:37    378s]           Reverting slew-target multiplier from 0.9 to 1
[07/18 14:05:37    378s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/18 14:05:37    378s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    378s]             sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    378s]             misc counts      : r=1, pp=0
[07/18 14:05:37    378s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    378s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    378s]             sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    378s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
[07/18 14:05:37    378s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=121.260um, total=121.260um
[07/18 14:05:37    378s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    378s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[07/18 14:05:37    378s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/18 14:05:37    378s]             Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    378s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/18 14:05:37    378s]             delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]             legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]             steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/18 14:05:37    378s]             skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    378s]                 min path sink: vote_3_reg[5]/CK
[07/18 14:05:37    378s]                 max path sink: vote_1_reg[1]/CK
[07/18 14:05:37    378s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/18 14:05:37    378s]             skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    378s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    378s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[07/18 14:05:37    378s]         eGRPC Fixing DRVs...
[07/18 14:05:37    378s]           Clock DAG hash before 'eGRPC Fixing DRVs': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/18 14:05:37    378s]             delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]             legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]             steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:37    378s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/18 14:05:37    378s]           
[07/18 14:05:37    378s]           Statistics: Fix DRVs (cell sizing):
[07/18 14:05:37    378s]           ===================================
[07/18 14:05:37    378s]           
[07/18 14:05:37    378s]           Cell changes by Net Type:
[07/18 14:05:37    378s]           
[07/18 14:05:37    378s]           -------------------------------------------------------------------------------------------------
[07/18 14:05:37    378s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/18 14:05:37    378s]           -------------------------------------------------------------------------------------------------
[07/18 14:05:37    378s]           top                0            0           0            0                    0                0
[07/18 14:05:37    378s]           trunk              0            0           0            0                    0                0
[07/18 14:05:37    378s]           leaf               0            0           0            0                    0                0
[07/18 14:05:37    378s]           -------------------------------------------------------------------------------------------------
[07/18 14:05:37    378s]           Total              0            0           0            0                    0                0
[07/18 14:05:37    378s]           -------------------------------------------------------------------------------------------------
[07/18 14:05:37    378s]           
[07/18 14:05:37    378s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/18 14:05:37    378s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/18 14:05:37    378s]           
[07/18 14:05:37    378s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/18 14:05:37    378s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    378s]             sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    378s]             misc counts      : r=1, pp=0
[07/18 14:05:37    378s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    378s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    378s]             sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    378s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
[07/18 14:05:37    378s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=121.260um, total=121.260um
[07/18 14:05:37    378s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    378s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[07/18 14:05:37    378s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/18 14:05:37    378s]             Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    378s]           Clock DAG hash after 'eGRPC Fixing DRVs': 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/18 14:05:37    378s]             delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]             legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]             steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/18 14:05:37    378s]             skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    378s]                 min path sink: vote_3_reg[5]/CK
[07/18 14:05:37    378s]                 max path sink: vote_1_reg[1]/CK
[07/18 14:05:37    378s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/18 14:05:37    378s]             skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:37    378s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:37    378s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   eGRPC Fixing DRVs
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Slew Diagnostics: After DRV fixing
[07/18 14:05:37    378s]         ==================================
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Global Causes:
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         -------------------------------------
[07/18 14:05:37    378s]         Cause
[07/18 14:05:37    378s]         -------------------------------------
[07/18 14:05:37    378s]         DRV fixing with buffering is disabled
[07/18 14:05:37    378s]         -------------------------------------
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Top 5 overslews:
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         ---------------------------------
[07/18 14:05:37    378s]         Overslew    Causes    Driving Pin
[07/18 14:05:37    378s]         ---------------------------------
[07/18 14:05:37    378s]           (empty table)
[07/18 14:05:37    378s]         ---------------------------------
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         -------------------
[07/18 14:05:37    378s]         Cause    Occurences
[07/18 14:05:37    378s]         -------------------
[07/18 14:05:37    378s]           (empty table)
[07/18 14:05:37    378s]         -------------------
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         -------------------
[07/18 14:05:37    378s]         Cause    Occurences
[07/18 14:05:37    378s]         -------------------
[07/18 14:05:37    378s]           (empty table)
[07/18 14:05:37    378s]         -------------------
[07/18 14:05:37    378s]         
[07/18 14:05:37    378s]         Reconnecting optimized routes...
[07/18 14:05:37    378s]         Reset timing graph...
[07/18 14:05:37    378s] Ignoring AAE DB Resetting ...
[07/18 14:05:37    378s]         Reset timing graph done.
[07/18 14:05:37    378s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]         Violation analysis...
[07/18 14:05:37    378s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]         Clock instances to consider for cloning: 0
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Violation analysis
[07/18 14:05:37    378s]         Set dirty flag on 0 instances, 0 nets
[07/18 14:05:37    378s]         Reset timing graph...
[07/18 14:05:37    378s] Ignoring AAE DB Resetting ...
[07/18 14:05:37    378s]         Reset timing graph done.
[07/18 14:05:37    378s]         Clock DAG stats before routing clock trees:
[07/18 14:05:37    378s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:37    378s]           sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:37    378s]           misc counts      : r=1, pp=0
[07/18 14:05:37    378s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:37    378s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:37    378s]           sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:37    378s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.017pF, total=0.017pF
[07/18 14:05:37    378s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=121.260um, total=121.260um
[07/18 14:05:37    378s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:37    378s]         Clock DAG net violations before routing clock trees: none
[07/18 14:05:37    378s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/18 14:05:37    378s]           Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:37    378s]         Clock DAG hash before routing clock trees: 2334831207677979969 5430176625906329761
[07/18 14:05:37    378s]         CTS services accumulated run-time stats before routing clock trees:
[07/18 14:05:37    378s]           delay calculator: calls=4744, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:37    378s]           legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:37    378s]           steiner router: calls=4745, total_wall_time=0.012s, mean_wall_time=0.003ms
[07/18 14:05:37    378s]         Primary reporting skew groups before routing clock trees:
[07/18 14:05:37    378s]           skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    378s]               min path sink: vote_3_reg[5]/CK
[07/18 14:05:37    378s]               max path sink: vote_1_reg[1]/CK
[07/18 14:05:37    378s]         Skew group summary before routing clock trees:
[07/18 14:05:37    378s]           skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:37    378s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2042.5M, EPOCH TIME: 1721291737.712687
[07/18 14:05:37    378s]       eGRPC done.
[07/18 14:05:37    378s]     Calling post conditioning for eGRPC done.
[07/18 14:05:37    378s]   eGR Post Conditioning loop iteration 0 done.
[07/18 14:05:37    378s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/18 14:05:37    378s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2004.5M, EPOCH TIME: 1721291737.713826
[07/18 14:05:37    378s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]   Assigned high priority to 0 instances.
[07/18 14:05:37    378s]   Leaving CCOpt scope - ClockRefiner...
[07/18 14:05:37    378s]   Soft fixed 0 clock instances.
[07/18 14:05:37    378s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/18 14:05:37    378s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2004.5M, EPOCH TIME: 1721291737.714935
[07/18 14:05:37    378s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2004.5M, EPOCH TIME: 1721291737.714971
[07/18 14:05:37    378s]   Performing Single Pass Refine Place.
[07/18 14:05:37    378s] Processing tracks to init pin-track alignment.
[07/18 14:05:37    378s] z: 2, totalTracks: 1
[07/18 14:05:37    378s] z: 4, totalTracks: 1
[07/18 14:05:37    378s] z: 6, totalTracks: 1
[07/18 14:05:37    378s] z: 8, totalTracks: 1
[07/18 14:05:37    378s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:37    378s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2004.5M, EPOCH TIME: 1721291737.716401
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:37    378s] OPERPROF:       Starting CMU at level 4, MEM:2004.5M, EPOCH TIME: 1721291737.728955
[07/18 14:05:37    378s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.729225
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:37    378s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:2004.5M, EPOCH TIME: 1721291737.729282
[07/18 14:05:37    378s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2004.5M, EPOCH TIME: 1721291737.729294
[07/18 14:05:37    378s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.729305
[07/18 14:05:37    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2004.5MB).
[07/18 14:05:37    378s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2004.5M, EPOCH TIME: 1721291737.729335
[07/18 14:05:37    378s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2004.5M, EPOCH TIME: 1721291737.729345
[07/18 14:05:37    378s] TDRefine: refinePlace mode is spiral
[07/18 14:05:37    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.7
[07/18 14:05:37    378s] OPERPROF: Starting RefinePlace at level 1, MEM:2004.5M, EPOCH TIME: 1721291737.729367
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:37    378s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:37    378s] *** Starting place_detail (0:06:18 mem=2004.5M) ***
[07/18 14:05:37    378s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2004.5M, EPOCH TIME: 1721291737.730681
[07/18 14:05:37    378s] Starting refinePlace ...
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] One DDP V2 for no tweak run.
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2004.5M, EPOCH TIME: 1721291737.731795
[07/18 14:05:37    378s] DDP initSite1 nrRow 16 nrJob 16
[07/18 14:05:37    378s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2004.5M, EPOCH TIME: 1721291737.731818
[07/18 14:05:37    378s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.731830
[07/18 14:05:37    378s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2004.5M, EPOCH TIME: 1721291737.731842
[07/18 14:05:37    378s] DDP markSite nrRow 16 nrJob 16
[07/18 14:05:37    378s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.731857
[07/18 14:05:37    378s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.731867
[07/18 14:05:37    378s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2004.5M, EPOCH TIME: 1721291737.731907
[07/18 14:05:37    378s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2004.5M, EPOCH TIME: 1721291737.731918
[07/18 14:05:37    378s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.731949
[07/18 14:05:37    378s] ** Cut row section cpu time 0:00:00.0.
[07/18 14:05:37    378s]  ** Cut row section real time 0:00:00.0.
[07/18 14:05:37    378s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2004.5M, EPOCH TIME: 1721291737.731966
[07/18 14:05:37    378s]   Spread Effort: high, standalone mode, useDDP on.
[07/18 14:05:37    378s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2004.5MB) @(0:06:18 - 0:06:18).
[07/18 14:05:37    378s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:37    378s] wireLenOptFixPriorityInst 28 inst fixed
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 14:05:37    378s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 14:05:37    378s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:37    378s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:37    378s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2004.5MB) @(0:06:18 - 0:06:18).
[07/18 14:05:37    378s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:37    378s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2004.5MB
[07/18 14:05:37    378s] Statistics of distance of Instance movement in refine placement:
[07/18 14:05:37    378s]   maximum (X+Y) =         0.00 um
[07/18 14:05:37    378s]   mean    (X+Y) =         0.00 um
[07/18 14:05:37    378s] Total instances moved : 0
[07/18 14:05:37    378s] Summary Report:
[07/18 14:05:37    378s] Instances move: 0 (out of 130 movable)
[07/18 14:05:37    378s] Instances flipped: 0
[07/18 14:05:37    378s] Mean displacement: 0.00 um
[07/18 14:05:37    378s] Max displacement: 0.00 um 
[07/18 14:05:37    378s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2004.5M, EPOCH TIME: 1721291737.734886
[07/18 14:05:37    378s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2004.5MB) @(0:06:18 - 0:06:18).
[07/18 14:05:37    378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.7
[07/18 14:05:37    378s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.006, MEM:2004.5M, EPOCH TIME: 1721291737.734982
[07/18 14:05:37    378s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:37    378s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2004.5MB
[07/18 14:05:37    378s] *** Finished place_detail (0:06:18 mem=2004.5M) ***
[07/18 14:05:37    378s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2004.5M, EPOCH TIME: 1721291737.734997
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:37    378s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2004.5M, EPOCH TIME: 1721291737.736024
[07/18 14:05:37    378s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/18 14:05:37    378s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 28).
[07/18 14:05:37    378s]   Revert refine place priority changes on 0 instances.
[07/18 14:05:37    378s]   ClockRefiner summary
[07/18 14:05:37    378s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 28).
[07/18 14:05:37    378s]   Restoring place_status_cts on 0 clock instances.
[07/18 14:05:37    378s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:37    378s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   CCOpt::Phase::eGRPC
[07/18 14:05:37    378s]   CCOpt::Phase::Routing...
[07/18 14:05:37    378s]   Clock implementation routing...
[07/18 14:05:37    378s]     Leaving CCOpt scope - Routing Tools...
[07/18 14:05:37    378s] Net route status summary:
[07/18 14:05:37    378s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:37    378s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:37    378s]     Routing using eGR in eGR->NR Step...
[07/18 14:05:37    378s]       Early Global Route - eGR->Nr High Frequency step...
[07/18 14:05:37    378s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[07/18 14:05:37    378s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[07/18 14:05:37    378s] (ccopt eGR): Start to route 1 all nets
[07/18 14:05:37    378s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      ==================== Layers =====================
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:37    378s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:37    378s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:37    378s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:37    378s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:37    378s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:37    378s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:37    378s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:37    378s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:37    378s] (I)      Started Import and model ( Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:37    378s] (I)      == Non-default Options ==
[07/18 14:05:37    378s] (I)      Clean congestion better                            : true
[07/18 14:05:37    378s] (I)      Estimate vias on DPT layer                         : true
[07/18 14:05:37    378s] (I)      Clean congestion layer assignment rounds           : 3
[07/18 14:05:37    378s] (I)      Layer constraints as soft constraints              : true
[07/18 14:05:37    378s] (I)      Soft top layer                                     : true
[07/18 14:05:37    378s] (I)      Skip prospective layer relax nets                  : true
[07/18 14:05:37    378s] (I)      Better NDR handling                                : true
[07/18 14:05:37    378s] (I)      Improved NDR modeling in LA                        : true
[07/18 14:05:37    378s] (I)      Routing cost fix for NDR handling                  : true
[07/18 14:05:37    378s] (I)      Block tracks for preroutes                         : true
[07/18 14:05:37    378s] (I)      Assign IRoute by net group key                     : true
[07/18 14:05:37    378s] (I)      Block unroutable channels                          : true
[07/18 14:05:37    378s] (I)      Block unroutable channels 3D                       : true
[07/18 14:05:37    378s] (I)      Bound layer relaxed segment wl                     : true
[07/18 14:05:37    378s] (I)      Blocked pin reach length threshold                 : 2
[07/18 14:05:37    378s] (I)      Check blockage within NDR space in TA              : true
[07/18 14:05:37    378s] (I)      Skip must join for term with via pillar            : true
[07/18 14:05:37    378s] (I)      Model find APA for IO pin                          : true
[07/18 14:05:37    378s] (I)      On pin location for off pin term                   : true
[07/18 14:05:37    378s] (I)      Handle EOL spacing                                 : true
[07/18 14:05:37    378s] (I)      Merge PG vias by gap                               : true
[07/18 14:05:37    378s] (I)      Maximum routing layer                              : 11
[07/18 14:05:37    378s] (I)      Route selected nets only                           : true
[07/18 14:05:37    378s] (I)      Refine MST                                         : true
[07/18 14:05:37    378s] (I)      Honor PRL                                          : true
[07/18 14:05:37    378s] (I)      Strong congestion aware                            : true
[07/18 14:05:37    378s] (I)      Improved initial location for IRoutes              : true
[07/18 14:05:37    378s] (I)      Multi panel TA                                     : true
[07/18 14:05:37    378s] (I)      Penalize wire overlap                              : true
[07/18 14:05:37    378s] (I)      Expand small instance blockage                     : true
[07/18 14:05:37    378s] (I)      Reduce via in TA                                   : true
[07/18 14:05:37    378s] (I)      SS-aware routing                                   : true
[07/18 14:05:37    378s] (I)      Improve tree edge sharing                          : true
[07/18 14:05:37    378s] (I)      Improve 2D via estimation                          : true
[07/18 14:05:37    378s] (I)      Refine Steiner tree                                : true
[07/18 14:05:37    378s] (I)      Build spine tree                                   : true
[07/18 14:05:37    378s] (I)      Model pass through capacity                        : true
[07/18 14:05:37    378s] (I)      Extend blockages by a half GCell                   : true
[07/18 14:05:37    378s] (I)      Consider pin shapes                                : true
[07/18 14:05:37    378s] (I)      Consider pin shapes for all nodes                  : true
[07/18 14:05:37    378s] (I)      Consider NR APA                                    : true
[07/18 14:05:37    378s] (I)      Consider IO pin shape                              : true
[07/18 14:05:37    378s] (I)      Fix pin connection bug                             : true
[07/18 14:05:37    378s] (I)      Consider layer RC for local wires                  : true
[07/18 14:05:37    378s] (I)      Route to clock mesh pin                            : true
[07/18 14:05:37    378s] (I)      LA-aware pin escape length                         : 2
[07/18 14:05:37    378s] (I)      Connect multiple ports                             : true
[07/18 14:05:37    378s] (I)      Split for must join                                : true
[07/18 14:05:37    378s] (I)      Number of threads                                  : 1
[07/18 14:05:37    378s] (I)      Routing effort level                               : 10000
[07/18 14:05:37    378s] (I)      Prefer layer length threshold                      : 8
[07/18 14:05:37    378s] (I)      Overflow penalty cost                              : 10
[07/18 14:05:37    378s] (I)      A-star cost                                        : 0.300000
[07/18 14:05:37    378s] (I)      Misalignment cost                                  : 10.000000
[07/18 14:05:37    378s] (I)      Threshold for short IRoute                         : 6
[07/18 14:05:37    378s] (I)      Via cost during post routing                       : 1.000000
[07/18 14:05:37    378s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/18 14:05:37    378s] (I)      Source-to-sink ratio                               : 0.300000
[07/18 14:05:37    378s] (I)      Scenic ratio bound                                 : 3.000000
[07/18 14:05:37    378s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/18 14:05:37    378s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/18 14:05:37    378s] (I)      PG-aware similar topology routing                  : true
[07/18 14:05:37    378s] (I)      Maze routing via cost fix                          : true
[07/18 14:05:37    378s] (I)      Apply PRL on PG terms                              : true
[07/18 14:05:37    378s] (I)      Apply PRL on obs objects                           : true
[07/18 14:05:37    378s] (I)      Handle range-type spacing rules                    : true
[07/18 14:05:37    378s] (I)      PG gap threshold multiplier                        : 10.000000
[07/18 14:05:37    378s] (I)      Parallel spacing query fix                         : true
[07/18 14:05:37    378s] (I)      Force source to root IR                            : true
[07/18 14:05:37    378s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/18 14:05:37    378s] (I)      Do not relax to DPT layer                          : true
[07/18 14:05:37    378s] (I)      No DPT in post routing                             : true
[07/18 14:05:37    378s] (I)      Modeling PG via merging fix                        : true
[07/18 14:05:37    378s] (I)      Shield aware TA                                    : true
[07/18 14:05:37    378s] (I)      Strong shield aware TA                             : true
[07/18 14:05:37    378s] (I)      Overflow calculation fix in LA                     : true
[07/18 14:05:37    378s] (I)      Post routing fix                                   : true
[07/18 14:05:37    378s] (I)      Strong post routing                                : true
[07/18 14:05:37    378s] (I)      Access via pillar from top                         : true
[07/18 14:05:37    378s] (I)      NDR via pillar fix                                 : true
[07/18 14:05:37    378s] (I)      Violation on path threshold                        : 1
[07/18 14:05:37    378s] (I)      Pass through capacity modeling                     : true
[07/18 14:05:37    378s] (I)      Select the non-relaxed segments in post routing stage : true
[07/18 14:05:37    378s] (I)      Select term pin box for io pin                     : true
[07/18 14:05:37    378s] (I)      Penalize NDR sharing                               : true
[07/18 14:05:37    378s] (I)      Enable special modeling                            : false
[07/18 14:05:37    378s] (I)      Keep fixed segments                                : true
[07/18 14:05:37    378s] (I)      Reorder net groups by key                          : true
[07/18 14:05:37    378s] (I)      Increase net scenic ratio                          : true
[07/18 14:05:37    378s] (I)      Method to set GCell size                           : row
[07/18 14:05:37    378s] (I)      Connect multiple ports and must join fix           : true
[07/18 14:05:37    378s] (I)      Avoid high resistance layers                       : true
[07/18 14:05:37    378s] (I)      Model find APA for IO pin fix                      : true
[07/18 14:05:37    378s] (I)      Avoid connecting non-metal layers                  : true
[07/18 14:05:37    378s] (I)      Use track pitch for NDR                            : true
[07/18 14:05:37    378s] (I)      Enable layer relax to lower layer                  : true
[07/18 14:05:37    378s] (I)      Enable layer relax to upper layer                  : true
[07/18 14:05:37    378s] (I)      Top layer relaxation fix                           : true
[07/18 14:05:37    378s] (I)      Handle non-default track width                     : false
[07/18 14:05:37    378s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:37    378s] (I)      Use row-based GCell size
[07/18 14:05:37    378s] (I)      Use row-based GCell align
[07/18 14:05:37    378s] (I)      layer 0 area = 80000
[07/18 14:05:37    378s] (I)      layer 1 area = 80000
[07/18 14:05:37    378s] (I)      layer 2 area = 80000
[07/18 14:05:37    378s] (I)      layer 3 area = 80000
[07/18 14:05:37    378s] (I)      layer 4 area = 80000
[07/18 14:05:37    378s] (I)      layer 5 area = 80000
[07/18 14:05:37    378s] (I)      layer 6 area = 80000
[07/18 14:05:37    378s] (I)      layer 7 area = 80000
[07/18 14:05:37    378s] (I)      layer 8 area = 80000
[07/18 14:05:37    378s] (I)      layer 9 area = 400000
[07/18 14:05:37    378s] (I)      layer 10 area = 400000
[07/18 14:05:37    378s] (I)      GCell unit size   : 3420
[07/18 14:05:37    378s] (I)      GCell multiplier  : 1
[07/18 14:05:37    378s] (I)      GCell row height  : 3420
[07/18 14:05:37    378s] (I)      Actual row height : 3420
[07/18 14:05:37    378s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:37    378s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:37    378s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:37    378s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:37    378s] (I)      ==================== Default via =====================
[07/18 14:05:37    378s] (I)      +----+------------------+----------------------------+
[07/18 14:05:37    378s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/18 14:05:37    378s] (I)      +----+------------------+----------------------------+
[07/18 14:05:37    378s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/18 14:05:37    378s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/18 14:05:37    378s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/18 14:05:37    378s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/18 14:05:37    378s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/18 14:05:37    378s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/18 14:05:37    378s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/18 14:05:37    378s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/18 14:05:37    378s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/18 14:05:37    378s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/18 14:05:37    378s] (I)      +----+------------------+----------------------------+
[07/18 14:05:37    378s] [NR-eGR] Read 604 PG shapes
[07/18 14:05:37    378s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:37    378s] [NR-eGR] Read 0 other shapes
[07/18 14:05:37    378s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:37    378s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:37    378s] [NR-eGR] #PG Blockages       : 604
[07/18 14:05:37    378s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:37    378s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:37    378s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:37    378s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:37    378s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:37    378s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/18 14:05:37    378s] [NR-eGR] Read 139 nets ( ignored 138 )
[07/18 14:05:37    378s] [NR-eGR] Connected 0 must-join pins/ports
[07/18 14:05:37    378s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:37    378s] (I)      Read Num Blocks=1765  Num Prerouted Wires=0  Num CS=0
[07/18 14:05:37    378s] (I)      Layer 1 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 2 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 3 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 4 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 5 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 6 (H) : #blockages 255 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 7 (V) : #blockages 136 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 8 (H) : #blockages 374 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 9 (V) : #blockages 64 : #preroutes 0
[07/18 14:05:37    378s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[07/18 14:05:37    378s] (I)      Moved 1 terms for better access 
[07/18 14:05:37    378s] (I)      Number of ignored nets                =      0
[07/18 14:05:37    378s] (I)      Number of connected nets              =      0
[07/18 14:05:37    378s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:37    378s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:37    378s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:37    378s] (I)      Ndr track 0 does not exist
[07/18 14:05:37    378s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:37    378s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:37    378s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:37    378s] (I)      Site width          :   400  (dbu)
[07/18 14:05:37    378s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:37    378s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
GCell width         :  3420  (dbu)
[07/18 14:05:37    378s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:37    378s] (I)      Grid                :    25    23    11
[07/18 14:05:37    378s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:37    378s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:37    378s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:37    378s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:37    378s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:37    378s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:37    378s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:37    378s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:37    378s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:37    378s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:37    378s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:37    378s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:37    378s] (I)      --------------------------------------------------------
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:37    378s] [NR-eGR] Rule id: 1  Nets: 1
[07/18 14:05:37    378s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[07/18 14:05:37    378s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[07/18 14:05:37    378s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[07/18 14:05:37    378s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[07/18 14:05:37    378s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[07/18 14:05:37    378s] [NR-eGR] ========================================
[07/18 14:05:37    378s] [NR-eGR] 
[07/18 14:05:37    378s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:37    378s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:37    378s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:37    378s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:37    378s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:37    378s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:37    378s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:37    378s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:37    378s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:37    378s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:37    378s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:37    378s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:37    378s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:37    378s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      Reset routing kernel
[07/18 14:05:37    378s] (I)      Started Global Routing ( Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      totalPins=29  totalGlobalPin=29 (100.00%)
[07/18 14:05:37    378s] (I)      total 2D Cap : 9232 = (4774 H, 4458 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.214100e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 71 = (31 H, 40 V) = (0.65% H, 0.90% V) = (5.301e+01um H, 6.840e+01um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.214100e+02um
[07/18 14:05:37    378s] (I)      Usage: 64 = (29 H, 35 V) = (0.61% H, 0.79% V) = (4.959e+01um H, 5.985e+01um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] (I)      Usage: 64 = (29 H, 35 V) = (0.61% H, 0.79% V) = (4.959e+01um H, 5.985e+01um V)
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[07/18 14:05:37    378s] (I)      total 2D Cap : 18618 = (9606 H, 9012 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.308500e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 135 = (60 H, 75 V) = (0.62% H, 0.83% V) = (1.026e+02um H, 1.282e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.308500e+02um
[07/18 14:05:37    378s] (I)      Usage: 128 = (58 H, 70 V) = (0.60% H, 0.78% V) = (9.918e+01um H, 1.197e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] (I)      Usage: 128 = (58 H, 70 V) = (0.60% H, 0.78% V) = (9.918e+01um H, 1.197e+02um V)
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 8]
[07/18 14:05:37    378s] (I)      total 2D Cap : 28170 = (14536 H, 13634 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 8]
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.402900e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 199 = (89 H, 110 V) = (0.61% H, 0.81% V) = (1.522e+02um H, 1.881e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.402900e+02um
Usage: 192 = (87 H, 105 V) = (0.60% H, 0.77% V) = (1.488e+02um H, 1.796e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] (I)      Usage: 192 = (87 H, 105 V) = (0.60% H, 0.77% V) = (1.488e+02um H, 1.796e+02um V)
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[07/18 14:05:37    378s] (I)      total 2D Cap : 34295 = (19292 H, 15003 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.497300e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 263 = (118 H, 145 V) = (0.61% H, 0.97% V) = (2.018e+02um H, 2.480e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.497300e+02um
Usage: 256 = (116 H, 140 V) = (0.60% H, 0.93% V) = (1.984e+02um H, 2.394e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
Usage: 256 = (116 H, 140 V) = (0.60% H, 0.93% V) = (1.984e+02um H, 2.394e+02um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 36083 = (21080 H, 15003 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.591700e+02um
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 327 = (147 H, 180 V) = (0.70% H, 1.20% V) = (2.514e+02um H, 3.078e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.591700e+02um
[07/18 14:05:37    378s] (I)      Usage: 320 = (145 H, 175 V) = (0.69% H, 1.17% V) = (2.480e+02um H, 2.992e+02um V)
[07/18 14:05:37    378s] (I)      #Nets         : 1
[07/18 14:05:37    378s] (I)      #Relaxed nets : 1
[07/18 14:05:37    378s] (I)      Wire length   : 0
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[07/18 14:05:37    378s] (I)      Usage: 320 = (145 H, 175 V) = (0.69% H, 1.17% V) = (2.480e+02um H, 2.992e+02um V)
[07/18 14:05:37    378s] (I)      total 2D Cap : 40605 = (21080 H, 19525 V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1a Route ============
[07/18 14:05:37    378s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1b Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.831800e+02um
[07/18 14:05:37    378s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:37    378s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1c Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1d Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1e Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      [07/18 14:05:37    378s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 7.831800e+02um

[07/18 14:05:37    378s] (I)      ============  Phase 1f Route ============
[07/18 14:05:37    378s] (I)      Usage: 458 = (207 H, 251 V) = (0.98% H, 1.29% V) = (3.540e+02um H, 4.292e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1g Route ============
[07/18 14:05:37    378s] (I)      Usage: 457 = (208 H, 249 V) = (0.99% H, 1.28% V) = (3.557e+02um H, 4.258e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] (I)      ============  Phase 1h Route ============
[07/18 14:05:37    378s] (I)      Usage: 457 = (208 H, 249 V) = (0.99% H, 1.28% V) = (3.557e+02um H, 4.258e+02um V)
[07/18 14:05:37    378s] (I)      
[07/18 14:05:37    378s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:37    378s] [NR-eGR]                        OverCon            
[07/18 14:05:37    378s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:37    378s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:37    378s] [NR-eGR] ----------------------------------------------
[07/18 14:05:37    378s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] ----------------------------------------------
[07/18 14:05:37    378s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:37    378s] [NR-eGR] 
[07/18 14:05:37    378s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      total 2D Cap : 40963 = (21210 H, 19753 V)
[07/18 14:05:37    378s] (I)      ============= Track Assignment ============
[07/18 14:05:37    378s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:37    378s] (I)      Started Track Assignment (1T) ( Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:37    378s] (I)      Run Multi-thread track assignment
[07/18 14:05:37    378s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      Started Export ( Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:37    378s] [NR-eGR]  Metal2   (2V)           684   703 
[07/18 14:05:37    378s] [NR-eGR]  Metal3   (3H)           804    43 
[07/18 14:05:37    378s] [NR-eGR]  Metal4   (4V)            78     4 
[07/18 14:05:37    378s] [NR-eGR]  Metal5   (5H)            26     2 
[07/18 14:05:37    378s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]           Total         1601  1219 
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 14:05:37    378s] [NR-eGR] Total length: 1601um, number of vias: 1219
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total eGR-routed clock nets wire length: 121um, number of vias: 77
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Report for selected net(s) only.
[07/18 14:05:37    378s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]  Metal1   (1H)             0    28 
[07/18 14:05:37    378s] [NR-eGR]  Metal2   (2V)            29    36 
[07/18 14:05:37    378s] [NR-eGR]  Metal3   (3H)            57    13 
[07/18 14:05:37    378s] [NR-eGR]  Metal4   (4V)            35     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal5   (5H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal6   (6V)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:37    378s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:37    378s] [NR-eGR] -----------------------------------
[07/18 14:05:37    378s] [NR-eGR]           Total          121    77 
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total half perimeter of net bounding box: 48um
[07/18 14:05:37    378s] [NR-eGR] Total length: 121um, number of vias: 77
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] [NR-eGR] Total routed clock nets wire length: 121um, number of vias: 77
[07/18 14:05:37    378s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:37    378s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2004.53 MB )
[07/18 14:05:37    378s] (I)      ===================================== Runtime Summary ======================================
[07/18 14:05:37    378s] (I)       Step                                         %       Start      Finish      Real       CPU 
[07/18 14:05:37    378s] (I)      --------------------------------------------------------------------------------------------
[07/18 14:05:37    378s] (I)       Early Global Route kernel              100.00%  548.17 sec  548.25 sec  0.08 sec  0.02 sec 
[07/18 14:05:37    378s] (I)       +-Import and model                      39.34%  548.17 sec  548.20 sec  0.03 sec  0.01 sec 
[07/18 14:05:37    378s] (I)       | +-Create place DB                      0.30%  548.17 sec  548.17 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Import place data                  0.27%  548.17 sec  548.17 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read instances and placement     0.09%  548.17 sec  548.17 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read nets                        0.13%  548.17 sec  548.17 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Create route DB                     33.12%  548.17 sec  548.20 sec  0.03 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Import route data (1T)            32.59%  548.17 sec  548.20 sec  0.03 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read blockages ( Layer 2-11 )   12.65%  548.19 sec  548.20 sec  0.01 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read routing blockages         0.00%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read instance blockages        0.02%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read PG blockages              1.49%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read clock blockages           1.13%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read other blockages           1.23%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read halo blockages            0.00%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Read boundary cut boxes        0.00%  548.19 sec  548.19 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read blackboxes                  0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read prerouted                   0.04%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read unlegalized nets            0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Read nets                        0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Set up via pillars               0.00%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Initialize 3D grid graph         0.03%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Model blockage capacity          0.45%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | | +-Initialize 3D capacity         0.39%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Move terms for access (1T)       0.02%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Read aux data                        0.00%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Others data preparation              0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Create route kernel                  5.74%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Global Routing                        51.98%  548.20 sec  548.24 sec  0.04 sec  0.01 sec 
[07/18 14:05:37    378s] (I)       | +-Initialization                       0.02%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 1                          1.03%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.14%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.28%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.23%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.03%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.05%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.08%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.05%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.04%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 2                          0.95%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.11%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.26%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.21%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.07%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.03%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.05%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 3                          0.92%  548.20 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.09%  548.20 sec  548.20 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.26%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.21%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.07%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.03%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 4                          0.94%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.09%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.26%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.22%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.08%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.03%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.05%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 5                          0.95%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.09%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.26%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.21%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.02%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.07%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Net group 6                          1.20%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Generate topology                  0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1a                           0.28%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Pattern routing (1T)             0.21%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Add via demand to 2D             0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1b                           0.03%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1c                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1d                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1e                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Route legalization               0.00%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1f                           0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1g                           0.04%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Phase 1h                           0.07%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | | +-Post Routing                     0.01%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Layer assignment (1T)              0.26%  548.21 sec  548.21 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Export 3D cong map                     0.44%  548.24 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Export 2D cong map                   0.07%  548.24 sec  548.24 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Extract Global 3D Wires                0.01%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Track Assignment (1T)                  1.79%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Initialization                       0.04%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Track Assignment Kernel              1.42%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Free Memory                          0.00%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Export                                 2.74%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Export DB wires                      0.31%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Export all nets                    0.09%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | | +-Set wire vias                      0.02%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Report wirelength                    1.43%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Update net boxes                     0.62%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       | +-Update timing                        0.00%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)       +-Postprocess design                     0.64%  548.25 sec  548.25 sec  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)      ===================== Summary by functions =====================
[07/18 14:05:37    378s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 14:05:37    378s] (I)      ----------------------------------------------------------------
[07/18 14:05:37    378s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[07/18 14:05:37    378s] (I)        1  Global Routing                  51.98%  0.04 sec  0.01 sec 
[07/18 14:05:37    378s] (I)        1  Import and model                39.34%  0.03 sec  0.01 sec 
[07/18 14:05:37    378s] (I)        1  Export                           2.74%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Track Assignment (1T)            1.79%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Postprocess design               0.64%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Export 3D cong map               0.44%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Create route DB                 33.12%  0.03 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Create route kernel              5.74%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Report wirelength                1.43%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Track Assignment Kernel          1.42%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 6                      1.20%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 1                      1.03%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 5                      0.95%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 2                      0.95%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 4                      0.94%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Net group 3                      0.92%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Update net boxes                 0.62%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Export DB wires                  0.31%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Create place DB                  0.30%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Import route data (1T)          32.59%  0.03 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1a                         1.59%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Generate topology                0.53%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1g                         0.41%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1h                         0.28%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Import place data                0.27%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Layer assignment (1T)            0.26%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1e                         0.26%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Export all nets                  0.09%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read blockages ( Layer 2-11 )   12.65%  0.01 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Pattern routing (1T)             1.30%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Model blockage capacity          0.45%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Post Routing                     0.21%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read nets                        0.13%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read instances and placement     0.09%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Add via demand to 2D             0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read PG blockages                1.49%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read other blockages             1.23%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read clock blockages             1.13%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Initialize 3D capacity           0.39%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read instance blockages          0.02%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 14:05:37    378s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/18 14:05:37    378s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:37    378s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[07/18 14:05:37    378s]     Routing using eGR in eGR->NR Step done.
[07/18 14:05:37    378s]     Routing using NR in eGR->NR Step...
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[07/18 14:05:37    378s]   All net are default rule.
[07/18 14:05:37    378s]   Preferred NanoRoute mode settings: Current
[07/18 14:05:37    378s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/18 14:05:37    378s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[07/18 14:05:37    378s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[07/18 14:05:37    378s] To increase the message display limit, refer to the product command reference manual.
[07/18 14:05:37    378s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[07/18 14:05:37    378s]       Clock detailed routing...
[07/18 14:05:37    378s]         NanoRoute...
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] route_global_detail
[07/18 14:05:37    378s] 
[07/18 14:05:37    378s] #Start route_global_detail on Thu Jul 18 14:05:37 2024
[07/18 14:05:37    378s] #
[07/18 14:05:37    378s] ### Time Record (route_global_detail) is installed.
[07/18 14:05:37    378s] ### Time Record (Pre Callback) is installed.
[07/18 14:05:37    378s] ### Time Record (Pre Callback) is uninstalled.
[07/18 14:05:37    378s] ### Time Record (DB Import) is installed.
[07/18 14:05:37    378s] ### Time Record (Timing Data Generation) is installed.
[07/18 14:05:37    378s] ### Time Record (Timing Data Generation) is uninstalled.
[07/18 14:05:37    378s] ### Net info: total nets: 145
[07/18 14:05:37    378s] ### Net info: dirty nets: 0
[07/18 14:05:37    378s] ### Net info: marked as disconnected nets: 0
[07/18 14:05:37    378s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
[07/18 14:05:37    378s] ### Net info: fully routed nets: 1
[07/18 14:05:37    378s] ### Net info: trivial (< 2 pins) nets: 6
[07/18 14:05:37    378s] ### Net info: unrouted nets: 138
[07/18 14:05:37    378s] ### Net info: re-extraction nets: 0
[07/18 14:05:37    378s] ### Net info: selected nets: 1
[07/18 14:05:37    378s] ### Net info: ignored nets: 0
[07/18 14:05:37    378s] ### Net info: skip routing nets: 0
[07/18 14:05:37    378s] #num needed restored net=0
[07/18 14:05:37    378s] #need_extraction net=0 (total=145)
[07/18 14:05:37    378s] ### import design signature (3): route=410588438 fixed_route=845577598 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1898371638 dirty_area=0 del_dirty_area=0 cell=1339059223 placement=823659778 pin_access=1 inst_pattern=1
[07/18 14:05:37    378s] ### Time Record (DB Import) is uninstalled.
[07/18 14:05:37    378s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Wire/Via statistics before line assignment ...
[07/18 14:05:38    378s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:05:38    378s] #Total wire length = 121 um.
[07/18 14:05:38    378s] #Total half perimeter of net bounding box = 48 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal1 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal2 = 29 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal3 = 57 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal4 = 35 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:05:38    378s] #Total number of vias = 77
[07/18 14:05:38    378s] #Up-Via Summary (total 77):
[07/18 14:05:38    378s] #           
[07/18 14:05:38    378s] #-----------------------
[07/18 14:05:38    378s] # Metal1             28
[07/18 14:05:38    378s] # Metal2             36
[07/18 14:05:38    378s] # Metal3             13
[07/18 14:05:38    378s] #-----------------------
[07/18 14:05:38    378s] #                    77 
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] ### Time Record (Data Preparation) is installed.
[07/18 14:05:38    378s] #Start routing data preparation on Thu Jul 18 14:05:38 2024
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Minimum voltage of a net in the design = 0.000.
[07/18 14:05:38    378s] #Maximum voltage of a net in the design = 1.100.
[07/18 14:05:38    378s] #Voltage range [0.000 - 1.100] has 143 nets.
[07/18 14:05:38    378s] #Voltage range [0.900 - 1.100] has 1 net.
[07/18 14:05:38    378s] #Voltage range [0.000 - 0.000] has 1 net.
[07/18 14:05:38    378s] ### Time Record (Cell Pin Access) is installed.
[07/18 14:05:38    378s] #Build and mark too close pins for the same net.
[07/18 14:05:38    378s] #Initial pin access analysis.
[07/18 14:05:38    378s] #Detail pin access analysis.
[07/18 14:05:38    378s] ### Time Record (Cell Pin Access) is uninstalled.
[07/18 14:05:38    378s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/18 14:05:38    378s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:05:38    378s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/18 14:05:38    378s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/18 14:05:38    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1848.62 (MB), peak = 1883.64 (MB)
[07/18 14:05:38    378s] #Regenerating Ggrids automatically.
[07/18 14:05:38    378s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/18 14:05:38    378s] #Using automatically generated G-grids.
[07/18 14:05:38    378s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/18 14:05:38    378s] #Done routing data preparation.
[07/18 14:05:38    378s] ### Time Record (Data Preparation) is uninstalled.
[07/18 14:05:38    378s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1853.33 (MB), peak = 1883.64 (MB)
[07/18 14:05:38    378s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.8 GB
[07/18 14:05:38    378s] 
[07/18 14:05:38    378s] Trim Metal Layers:
[07/18 14:05:38    378s] LayerId::1 widthSet size::4
[07/18 14:05:38    378s] LayerId::2 widthSet size::4
[07/18 14:05:38    378s] LayerId::3 widthSet size::4
[07/18 14:05:38    378s] LayerId::4 widthSet size::4
[07/18 14:05:38    378s] LayerId::5 widthSet size::4
[07/18 14:05:38    378s] LayerId::6 widthSet size::4
[07/18 14:05:38    378s] LayerId::7 widthSet size::5
[07/18 14:05:38    378s] LayerId::8 widthSet size::5
[07/18 14:05:38    378s] LayerId::9 widthSet size::5
[07/18 14:05:38    378s] LayerId::10 widthSet size::4
[07/18 14:05:38    378s] LayerId::11 widthSet size::3
[07/18 14:05:38    378s] eee: pegSigSF::1.070000
[07/18 14:05:38    378s] Updating RC grid for preRoute extraction ...
[07/18 14:05:38    378s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:38    378s] Initializing multi-corner resistance tables ...
[07/18 14:05:38    378s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:38    378s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:38    378s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:38    378s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:38    378s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:38    378s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:38    378s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.805900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:38    378s] ### Time Record (Line Assignment) is installed.
[07/18 14:05:38    378s] #Successfully loaded pre-route RC model
[07/18 14:05:38    378s] #Enabled timing driven Line Assignment.
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Begin Line Assignment ...
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Begin build data ...
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Distribution of nets:
[07/18 14:05:38    378s] #       70 ( 2         pin),     16 ( 3         pin),     33 ( 4         pin),
[07/18 14:05:38    378s] #       14 ( 5         pin),      4 (10-19      pin),      2 (20-29      pin),
[07/18 14:05:38    378s] #        0 (>=2000     pin).
[07/18 14:05:38    378s] #Total: 145 nets, 139 non-trivial nets, 1 fully global routed, 1 clock,
[07/18 14:05:38    378s] #       1 net has extra space, 1 net has layer range, 1 net has weight,
[07/18 14:05:38    378s] #       1 net has avoid detour, 1 net has priority.
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Nets in 1 layer range:
[07/18 14:05:38    378s] #   (Metal3, Metal4) :        1 ( 0.7%)
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #1 net selected.
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[07/18 14:05:38    378s] ### 
[07/18 14:05:38    378s] ### Net length summary before Line Assignment:
[07/18 14:05:38    378s] ### Layer     H-Len   V-Len         Total       #Up-Via
[07/18 14:05:38    378s] ### ---------------------------------------------------
[07/18 14:05:38    378s] ### Metal1        0       0       0(  0%)      28( 21%)
[07/18 14:05:38    378s] ### Metal2        0      28      28( 23%)      90( 69%)
[07/18 14:05:38    378s] ### Metal3       57       0      57( 47%)      13( 10%)
[07/18 14:05:38    378s] ### Metal4        0      35      35( 29%)       0(  0%)
[07/18 14:05:38    378s] ### Metal5        0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### Metal6        0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### Metal7        0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### Metal8        0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### Metal9        0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### Metal10       0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### Metal11       0       0       0(  0%)       0(  0%)
[07/18 14:05:38    378s] ### ---------------------------------------------------
[07/18 14:05:38    378s] ###              57      63     121           131      
[07/18 14:05:38    378s] ### 
[07/18 14:05:38    378s] ### Net length and overlap summary after Line Assignment:
[07/18 14:05:38    378s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/18 14:05:38    378s] ### ----------------------------------------------------------------------------
[07/18 14:05:38    378s] ### Metal1        0       0       0(  0%)      28( 35%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal2        0      29      29( 24%)      40( 51%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal3       57       0      57( 47%)      11( 14%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal4        0      35      35( 29%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/18 14:05:38    378s] ### ----------------------------------------------------------------------------
[07/18 14:05:38    378s] ###              57      65     122            79          0           0        
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Line Assignment statistics:
[07/18 14:05:38    378s] #Cpu time = 00:00:00
[07/18 14:05:38    378s] #Elapsed time = 00:00:00
[07/18 14:05:38    378s] #Increased memory = 1.44 (MB)
[07/18 14:05:38    378s] #Total memory = 1858.32 (MB)
[07/18 14:05:38    378s] #Peak memory = 1883.64 (MB)
[07/18 14:05:38    378s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Begin assignment summary ...
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #  Total number of segments             = 54
[07/18 14:05:38    378s] #  Total number of overlap segments     =  0 (  0.0%)
[07/18 14:05:38    378s] #  Total number of assigned segments    = 21 ( 38.9%)
[07/18 14:05:38    378s] #  Total number of shifted segments     =  1 (  1.9%)
[07/18 14:05:38    378s] #  Average movement of shifted segments =  9.00 tracks
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #  Total number of overlaps             =  0
[07/18 14:05:38    378s] #  Total length of overlaps             =  0 um
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #End assignment summary.
[07/18 14:05:38    378s] ### Time Record (Line Assignment) is uninstalled.
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Wire/Via statistics after line assignment ...
[07/18 14:05:38    378s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:05:38    378s] #Total wire length = 122 um.
[07/18 14:05:38    378s] #Total half perimeter of net bounding box = 48 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal1 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal2 = 30 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal3 = 57 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal4 = 35 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:05:38    378s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:05:38    378s] #Total number of vias = 79
[07/18 14:05:38    378s] #Up-Via Summary (total 79):
[07/18 14:05:38    378s] #           
[07/18 14:05:38    378s] #-----------------------
[07/18 14:05:38    378s] # Metal1             28
[07/18 14:05:38    378s] # Metal2             40
[07/18 14:05:38    378s] # Metal3             11
[07/18 14:05:38    378s] #-----------------------
[07/18 14:05:38    378s] #                    79 
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Routing data preparation, pin analysis, line assignment statistics:
[07/18 14:05:38    378s] #Cpu time = 00:00:01
[07/18 14:05:38    378s] #Elapsed time = 00:00:01
[07/18 14:05:38    378s] #Increased memory = 14.18 (MB)
[07/18 14:05:38    378s] #Total memory = 1856.78 (MB)
[07/18 14:05:38    378s] #Peak memory = 1883.64 (MB)
[07/18 14:05:38    378s] #RTESIG:78da9592314fc330108599f915a7b4439068f19d9bc4195890580155c05a99c689221c1b
[07/18 14:05:38    378s] #       c50ea8ff1e07588a22a7f576f6a7bbf7ee79b17cbddf4242b8c66ce510d90ee1614bc44a
[07/18 14:05:38    378s] #       a41531b6b921dc85a797bbe472b17c7c7a2648403ad73666d7d94addeeb5ddbf836fbbd6
[07/18 14:05:38    378s] #       34bf379840ea7c1fea6b189ceac129ef4375f5d7a000df0f0ad2376bf524811b0eb5d42e
[07/18 14:05:38    378s] #       c61017400cd2d678d5a87e9a29c5719fea6064d7eea152b51cb4ff87739ecf29cb44b0ef
[07/18 14:05:38    378s] #       ed87d5b63980b6c1f257dbabb861648c66fd2092389a1ed78ae38ecec13376162e30f80c
[07/18 14:05:38    378s] #       7c70a6ccd04d4b1e33988b32cb4be0622dd87820adb5957e9a2c0a0ec9cf9aa2438b200d
[07/18 14:05:38    378s] #       b378f028b2d0eb93cfe422c6349d97a6927d151d2a44e867ac894a23443eb70fc26233ff
[07/18 14:05:38    378s] #       b7c32e4e80447e0a54c6a08b6f98c83d0f
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Skip comparing routing design signature in db-snapshot flow
[07/18 14:05:38    378s] ### Time Record (Detail Routing) is installed.
[07/18 14:05:38    378s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/18 14:05:38    378s] #
[07/18 14:05:38    378s] #Start Detail Routing..
[07/18 14:05:38    378s] ### Design has 1 dirty net
[07/18 14:05:38    378s] #start initial detail routing ...
[07/18 14:05:38    379s] ### Routing stats: routing = 100.00%
[07/18 14:05:38    379s] #   number of violations = 0
[07/18 14:05:38    379s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.26 (MB), peak = 1913.36 (MB)
[07/18 14:05:38    379s] #Complete Detail Routing.
[07/18 14:05:38    379s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:05:38    379s] #Total wire length = 122 um.
[07/18 14:05:38    379s] #Total half perimeter of net bounding box = 48 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal1 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal2 = 11 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal3 = 63 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal4 = 48 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:05:38    379s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:05:38    379s] #Total number of vias = 76
[07/18 14:05:38    379s] #Up-Via Summary (total 76):
[07/18 14:05:38    379s] #           
[07/18 14:05:38    379s] #-----------------------
[07/18 14:05:38    379s] # Metal1             28
[07/18 14:05:38    379s] # Metal2             28
[07/18 14:05:38    379s] # Metal3             20
[07/18 14:05:38    379s] #-----------------------
[07/18 14:05:38    379s] #                    76 
[07/18 14:05:38    379s] #
[07/18 14:05:38    379s] #Total number of DRC violations = 0
[07/18 14:05:38    379s] ### Time Record (Detail Routing) is uninstalled.
[07/18 14:05:38    379s] #Cpu time = 00:00:00
[07/18 14:05:38    379s] #Elapsed time = 00:00:00
[07/18 14:05:38    379s] #Increased memory = 5.48 (MB)
[07/18 14:05:38    379s] #Total memory = 1862.26 (MB)
[07/18 14:05:38    379s] #Peak memory = 1913.36 (MB)
[07/18 14:05:38    379s] #Skip updating routing design signature in db-snapshot flow
[07/18 14:05:38    379s] #route_detail Statistics:
[07/18 14:05:38    379s] #Cpu time = 00:00:00
[07/18 14:05:38    379s] #Elapsed time = 00:00:00
[07/18 14:05:38    379s] #Increased memory = 5.48 (MB)
[07/18 14:05:38    379s] #Total memory = 1862.26 (MB)
[07/18 14:05:38    379s] #Peak memory = 1913.36 (MB)
[07/18 14:05:38    379s] ### Time Record (DB Export) is installed.
[07/18 14:05:38    379s] ### export design design signature (8): route=1721505321 fixed_route=845577598 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1280405506 dirty_area=0 del_dirty_area=0 cell=1339059223 placement=823659778 pin_access=2079744457 inst_pattern=1
[07/18 14:05:38    379s] #	no debugging net set
[07/18 14:05:38    379s] ### Time Record (DB Export) is uninstalled.
[07/18 14:05:38    379s] ### Time Record (Post Callback) is installed.
[07/18 14:05:38    379s] ### Time Record (Post Callback) is uninstalled.
[07/18 14:05:38    379s] ### Time Record (route_global_detail) is uninstalled.
[07/18 14:05:38    379s] ### 
[07/18 14:05:38    379s] ###   Scalability Statistics
[07/18 14:05:38    379s] ### 
[07/18 14:05:38    379s] ### --[07/18 14:05:38    379s] #
[07/18 14:05:38    379s] #route_global_detail statistics:
[07/18 14:05:38    379s] #Cpu time = 00:00:01
[07/18 14:05:38    379s] #Elapsed time = 00:00:01
[07/18 14:05:38    379s] #Increased memory = 27.06 (MB)
[07/18 14:05:38    379s] #Total memory = 1868.02 (MB)
[07/18 14:05:38    379s] #Peak memory = 1913.36 (MB)
[07/18 14:05:38    379s] #Number of warnings = 0
[07/18 14:05:38    379s] #Total number of warnings = 0
[07/18 14:05:38    379s] #Number of fails = 0
[07/18 14:05:38    379s] #Total number of fails = 0
[07/18 14:05:38    379s] #Complete route_global_detail on Thu Jul 18 14:05:38 2024
[07/18 14:05:38    379s] #
------------------------------+----------------+----------------+----------------+
[07/18 14:05:38    379s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[07/18 14:05:38    379s] ### --------------------------------+----------------+----------------+----------------+
[07/18 14:05:38    379s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[07/18 14:05:38    379s] ###   Entire Command                |        00:00:01|        00:00:01|             0.7|
[07/18 14:05:38    379s] ### --------------------------------+----------------+----------------+----------------+
[07/18 14:05:38    379s] ### 
[07/18 14:05:38    379s]         NanoRoute done. (took cpu=0:00:00.7 real=0:00:01.0)
[07/18 14:05:38    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:38    379s] UM:*                                                                   NanoRoute
[07/18 14:05:38    379s]       Clock detailed routing done.
[07/18 14:05:38    379s] Skipping check of guided vs. routed net lengths.
[07/18 14:05:38    379s] Set FIXED routing status on 1 net(s)
[07/18 14:05:38    379s]       Route Remaining Unrouted Nets...
[07/18 14:05:38    379s] Running route_early_global to complete any remaining unrouted nets.
[07/18 14:05:38    379s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2023.4M, EPOCH TIME: 1721291738.894449
[07/18 14:05:38    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:38    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:38    379s] All LLGs are deleted
[07/18 14:05:38    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:38    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:38    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.4M, EPOCH TIME: 1721291738.894502
[07/18 14:05:38    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.4M, EPOCH TIME: 1721291738.894520
[07/18 14:05:38    379s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2023.4M, EPOCH TIME: 1721291738.894576
[07/18 14:05:38    379s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2023.4M
[07/18 14:05:38    379s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2023.4M
[07/18 14:05:38    379s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      ==================== Layers =====================
[07/18 14:05:38    379s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:38    379s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:38    379s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:38    379s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:38    379s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:38    379s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:38    379s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:38    379s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:38    379s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:38    379s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:38    379s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:38    379s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:38    379s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:38    379s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:38    379s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:38    379s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:38    379s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:38    379s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:38    379s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:38    379s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:38    379s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:38    379s] (I)      Started Import and model ( Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:38    379s] (I)      == Non-default Options ==
[07/18 14:05:38    379s] (I)      Maximum routing layer                              : 11
[07/18 14:05:38    379s] (I)      Number of threads                                  : 1
[07/18 14:05:38    379s] (I)      Method to set GCell size                           : row
[07/18 14:05:38    379s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:38    379s] (I)      Use row-based GCell size
[07/18 14:05:38    379s] (I)      Use row-based GCell align
[07/18 14:05:38    379s] (I)      layer 0 area = 80000
[07/18 14:05:38    379s] (I)      layer 1 area = 80000
[07/18 14:05:38    379s] (I)      layer 2 area = 80000
[07/18 14:05:38    379s] (I)      layer 3 area = 80000
[07/18 14:05:38    379s] (I)      layer 4 area = 80000
[07/18 14:05:38    379s] (I)      layer 5 area = 80000
[07/18 14:05:38    379s] (I)      layer 6 area = 80000
[07/18 14:05:38    379s] (I)      layer 7 area = 80000
[07/18 14:05:38    379s] (I)      layer 8 area = 80000
[07/18 14:05:38    379s] (I)      layer 9 area = 400000
[07/18 14:05:38    379s] (I)      layer 10 area = 400000
[07/18 14:05:38    379s] (I)      GCell unit size   : 3420
[07/18 14:05:38    379s] (I)      GCell multiplier  : 1
[07/18 14:05:38    379s] (I)      GCell row height  : 3420
[07/18 14:05:38    379s] (I)      Actual row height : 3420
[07/18 14:05:38    379s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:38    379s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:38    379s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:38    379s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:38    379s] (I)      ================== Default via ===================
[07/18 14:05:38    379s] (I)      +----+------------------+------------------------+
[07/18 14:05:38    379s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[07/18 14:05:38    379s] (I)      +----+------------------+------------------------+
[07/18 14:05:38    379s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[07/18 14:05:38    379s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[07/18 14:05:38    379s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[07/18 14:05:38    379s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[07/18 14:05:38    379s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[07/18 14:05:38    379s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[07/18 14:05:38    379s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[07/18 14:05:38    379s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[07/18 14:05:38    379s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[07/18 14:05:38    379s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[07/18 14:05:38    379s] (I)      +----+------------------+------------------------+
[07/18 14:05:38    379s] [NR-eGR] Read 2396 PG shapes
[07/18 14:05:38    379s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:38    379s] [NR-eGR] Read 0 other shapes
[07/18 14:05:38    379s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:38    379s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:38    379s] [NR-eGR] #PG Blockages       : 2396
[07/18 14:05:38    379s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:38    379s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:38    379s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:38    379s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:38    379s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:38    379s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 75
[07/18 14:05:38    379s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:38    379s] [NR-eGR] Read 139 nets ( ignored 1 )
[07/18 14:05:38    379s] (I)      Read Num Blocks=2396  Num Prerouted Wires=75  Num CS=0
[07/18 14:05:38    379s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 32
[07/18 14:05:38    379s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 38
[07/18 14:05:38    379s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 5
[07/18 14:05:38    379s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:38    379s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:38    379s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:38    379s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:38    379s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:38    379s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 14:05:38    379s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 14:05:38    379s] (I)      Number of ignored nets                =      1
[07/18 14:05:38    379s] (I)      Number of connected nets              =      0
[07/18 14:05:38    379s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:38    379s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:38    379s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:38    379s] (I)      Ndr track 0 does not exist
[07/18 14:05:38    379s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:38    379s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:38    379s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:38    379s] (I)      Site width          :   400  (dbu)
[07/18 14:05:38    379s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:38    379s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:38    379s] (I)      GCell width         :  3420  (dbu)
[07/18 14:05:38    379s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:38    379s] (I)      Grid                :    25    23    11
[07/18 14:05:38    379s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:38    379s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:38    379s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:38    379s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:38    379s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:38    379s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:38    379s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:38    379s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:38    379s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:38    379s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:38    379s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:38    379s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:38    379s] (I)      --------------------------------------------------------
[07/18 14:05:38    379s] 
[07/18 14:05:38    379s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:38    379s] [NR-eGR] Rule id: 0  Nets: 138
[07/18 14:05:38    379s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 14:05:38    379s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 14:05:38    379s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 14:05:38    379s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:38    379s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:38    379s] [NR-eGR] ========================================
[07/18 14:05:38    379s] [NR-eGR] 
[07/18 14:05:38    379s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:38    379s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:38    379s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:38    379s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:38    379s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:38    379s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:38    379s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:38    379s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:38    379s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:38    379s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:38    379s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:38    379s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:38    379s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:38    379s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:38    379s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:38    379s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:38    379s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      Reset routing kernel
[07/18 14:05:38    379s] (I)      Started Global Routing ( Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      totalPins=475  totalGlobalPin=436 (91.79%)
[07/18 14:05:38    379s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] (I)      ============  Phase 1a Route ============
[07/18 14:05:38    379s] [NR-eGR] Layer group 1: route 138 net(s) in layer range [2, 11]
[07/18 14:05:38    379s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] (I)      ============  Phase 1b Route ============
[07/18 14:05:38    379s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:38    379s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.332090e+03um
[07/18 14:05:38    379s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:38    379s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] (I)      ============  Phase 1c Route ============
[07/18 14:05:38    379s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] (I)      ============  Phase 1d Route ============
[07/18 14:05:38    379s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] (I)      ============  Phase 1e Route ============
[07/18 14:05:38    379s] (I)      Usage: 779 = (418 H, 361 V) = (1.98% H, 1.85% V) = (7.148e+02um H, 6.173e+02um V)
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] (I)      ============  Phase 1l Route ============
[07/18 14:05:38    379s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.332090e+03um
[07/18 14:05:38    379s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 14:05:38    379s] (I)      Layer  2:       4370       520         0           0        4702    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  3:       4669       533         0           0        4968    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  4:       4370       102         0           0        4702    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  6:       4370         5         0           0        4702    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 14:05:38    379s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 14:05:38    379s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 14:05:38    379s] (I)      Total:         39129      1160         0         414       42132    ( 0.97%) 
[07/18 14:05:38    379s] (I)      
[07/18 14:05:38    379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:38    379s] [NR-eGR]                        OverCon            
[07/18 14:05:38    379s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:38    379s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:38    379s] [NR-eGR] ----------------------------------------------
[07/18 14:05:38    379s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR] ----------------------------------------------
[07/18 14:05:38    379s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:38    379s] [NR-eGR] 
[07/18 14:05:38    379s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 14:05:38    379s] (I)      ============= Track Assignment ============
[07/18 14:05:38    379s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:38    379s] (I)      Started Track Assignment (1T) ( Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:38    379s] (I)      Run Multi-thread track assignment
[07/18 14:05:38    379s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      Started Export ( Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:38    379s] [NR-eGR] -----------------------------------
[07/18 14:05:38    379s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:38    379s] [NR-eGR]  Metal2   (2V)           671   708 
[07/18 14:05:38    379s] [NR-eGR]  Metal3   (3H)           837    48 
[07/18 14:05:38    379s] [NR-eGR]  Metal4   (4V)            84     2 
[07/18 14:05:38    379s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 14:05:38    379s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:38    379s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:38    379s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:38    379s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:38    379s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:38    379s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:38    379s] [NR-eGR] -----------------------------------
[07/18 14:05:38    379s] [NR-eGR]           Total         1601  1227 
[07/18 14:05:38    379s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:38    379s] [NR-eGR] Total half perimeter of net bounding box: 1234um
[07/18 14:05:38    379s] [NR-eGR] Total length: 1601um, number of vias: 1227
[07/18 14:05:38    379s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:38    379s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/18 14:05:38    379s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:38    379s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2023.39 MB )
[07/18 14:05:38    379s] (I)      ===================================== Runtime Summary ======================================
[07/18 14:05:38    379s] (I)       Step                                         %       Start      Finish      Real       CPU 
[07/18 14:05:38    379s] (I)      --------------------------------------------------------------------------------------------
[07/18 14:05:38    379s] (I)       Early Global Route kernel              100.00%  549.31 sec  549.39 sec  0.08 sec  0.02 sec 
[07/18 14:05:38    379s] (I)       +-Import and model                      41.43%  549.31 sec  549.34 sec  0.03 sec  0.01 sec 
[07/18 14:05:38    379s] (I)       | +-Create place DB                      0.26%  549.31 sec  549.31 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Import place data                  0.23%  549.31 sec  549.31 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read instances and placement     0.07%  549.31 sec  549.31 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read nets                        0.11%  549.31 sec  549.31 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Create route DB                     35.74%  549.31 sec  549.34 sec  0.03 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Import route data (1T)            35.59%  549.31 sec  549.34 sec  0.03 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read blockages ( Layer 2-11 )   13.71%  549.33 sec  549.34 sec  0.01 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read routing blockages         0.00%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read instance blockages        0.03%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read PG blockages              1.68%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read clock blockages           1.12%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read other blockages           1.12%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read halo blockages            0.00%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Read boundary cut boxes        0.00%  549.33 sec  549.33 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read blackboxes                  0.01%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read prerouted                   0.04%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read unlegalized nets            0.01%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Read nets                        0.03%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Set up via pillars               0.00%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Initialize 3D grid graph         0.01%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Model blockage capacity          0.43%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | | +-Initialize 3D capacity         0.37%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Read aux data                        0.00%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Others data preparation              0.01%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Create route kernel                  5.25%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       +-Global Routing                        47.21%  549.34 sec  549.38 sec  0.04 sec  0.01 sec 
[07/18 14:05:38    379s] (I)       | +-Initialization                       0.03%  549.34 sec  549.34 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Net group 1                          5.25%  549.34 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Generate topology                  0.13%  549.34 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Phase 1a                           0.46%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Pattern routing (1T)             0.36%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Add via demand to 2D             0.03%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Phase 1b                           0.03%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Phase 1c                           0.01%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Phase 1d                           0.01%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Phase 1e                           0.04%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Route legalization               0.00%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Phase 1l                           4.26%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | | +-Layer assignment (1T)            4.20%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Clean cong LA                        0.00%  549.35 sec  549.35 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       +-Export 3D cong map                     0.43%  549.38 sec  549.38 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Export 2D cong map                   0.07%  549.38 sec  549.38 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       +-Extract Global 3D Wires                0.07%  549.38 sec  549.38 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       +-Track Assignment (1T)                  4.63%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Initialization                       0.05%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Track Assignment Kernel              4.23%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Free Memory                          0.00%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       +-Export                                 2.88%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Export DB wires                      1.25%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Export all nets                    0.85%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | | +-Set wire vias                      0.19%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Report wirelength                    0.90%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Update net boxes                     0.40%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       | +-Update timing                        0.00%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)       +-Postprocess design                     0.53%  549.39 sec  549.39 sec  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)      ===================== Summary by functions =====================
[07/18 14:05:38    379s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 14:05:38    379s] (I)      ----------------------------------------------------------------
[07/18 14:05:38    379s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.02 sec 
[07/18 14:05:38    379s] (I)        1  Global Routing                  47.21%  0.04 sec  0.01 sec 
[07/18 14:05:38    379s] (I)        1  Import and model                41.43%  0.03 sec  0.01 sec 
[07/18 14:05:38    379s] (I)        1  Track Assignment (1T)            4.63%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        1  Export                           2.88%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        1  Postprocess design               0.53%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        1  Export 3D cong map               0.43%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        1  Extract Global 3D Wires          0.07%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Create route DB                 35.74%  0.03 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Create route kernel              5.25%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Net group 1                      5.25%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Track Assignment Kernel          4.23%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Export DB wires                  1.25%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Report wirelength                0.90%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Update net boxes                 0.40%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Create place DB                  0.26%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Import route data (1T)          35.59%  0.03 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Phase 1l                         4.26%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Export all nets                  0.85%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Phase 1a                         0.46%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Import place data                0.23%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Set wire vias                    0.19%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Generate topology                0.13%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Read blockages ( Layer 2-11 )   13.71%  0.01 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Layer assignment (1T)            4.20%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Model blockage capacity          0.43%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Pattern routing (1T)             0.36%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Read nets                        0.14%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Read instances and placement     0.07%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Read prerouted                   0.04%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Initialize 3D grid graph         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read PG blockages                1.68%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read other blockages             1.12%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read clock blockages             1.12%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Initialize 3D capacity           0.37%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read instance blockages          0.03%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 14:05:38    379s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/18 14:05:38    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:38    379s] UM:*                                                                   Route Remaining Unrouted Nets
[07/18 14:05:38    379s]     Routing using NR in eGR->NR Step done.
[07/18 14:05:38    379s] Net route status summary:
[07/18 14:05:38    379s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:38    379s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:38    379s] 
[07/18 14:05:38    379s] CCOPT: Done with clock implementation routing.
[07/18 14:05:38    379s] 
[07/18 14:05:38    379s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.8 real=0:00:01.2)
[07/18 14:05:38    379s]   Clock implementation routing done.
[07/18 14:05:38    379s]   Leaving CCOpt scope - extractRC...
[07/18 14:05:38    379s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[07/18 14:05:38    379s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 14:05:38    379s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:05:38    379s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:05:38    379s] pre_route RC Extraction called for design voting_machine.
[07/18 14:05:38    379s] RC Extraction called in multi-corner(1) mode.
[07/18 14:05:38    379s] RCMode: PreRoute
[07/18 14:05:38    379s]       RC Corner Indexes            0   
[07/18 14:05:38    379s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:05:38    379s] Resistance Scaling Factor    : 1.00000 
[07/18 14:05:38    379s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:05:38    379s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:05:38    379s] Shrink Factor                : 0.90000
[07/18 14:05:38    379s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 14:05:38    379s] Using capacitance table file ...
[07/18 14:05:38    379s] 
[07/18 14:05:38    379s] Trim Metal Layers:
[07/18 14:05:38    379s] LayerId::1 widthSet size::4
[07/18 14:05:38    379s] LayerId::2 widthSet size::4
[07/18 14:05:38    379s] LayerId::3 widthSet size::4
[07/18 14:05:38    379s] LayerId::4 widthSet size::4
[07/18 14:05:38    379s] LayerId::5 widthSet size::4
[07/18 14:05:38    379s] LayerId::6 widthSet size::4
[07/18 14:05:38    379s] LayerId::7 widthSet size::5
[07/18 14:05:38    379s] LayerId::8 widthSet size::5
[07/18 14:05:38    379s] LayerId::9 widthSet size::5
[07/18 14:05:38    379s] LayerId::10 widthSet size::4
[07/18 14:05:38    379s] LayerId::11 widthSet size::3
[07/18 14:05:38    379s] eee: pegSigSF::1.070000
[07/18 14:05:38    379s] Updating RC grid for preRoute extraction ...
[07/18 14:05:38    379s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:39    379s] Initializing multi-corner resistance tables ...
[07/18 14:05:39    379s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:39    379s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:39    379s] eee: l::2 avDens::0.062464 usedTrk::42.725380 availTrk::684.000000 sigTrk::42.725380
[07/18 14:05:39    379s] eee: l::3 avDens::0.070299 usedTrk::50.615585 availTrk::720.000000 sigTrk::50.615585
[07/18 14:05:39    379s] eee: l::4 avDens::0.009206 usedTrk::5.509825 availTrk::598.500000 sigTrk::5.509825
[07/18 14:05:39    379s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 14:05:39    379s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 14:05:39    379s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:39    379s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:39    379s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:39    379s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:39    379s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:39    379s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:39    379s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.030419 aWlH=0.000000 lMod=0 pMax=0.805100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:39    379s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2023.395M)
[07/18 14:05:39    379s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[07/18 14:05:39    379s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:39    379s] End AAE Lib Interpolated Model. (MEM=2023.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]   Clock DAG stats after routing clock trees:
[07/18 14:05:39    379s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]     sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]     misc counts      : r=1, pp=0
[07/18 14:05:39    379s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]     sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s]   Clock DAG net violations after routing clock trees: none
[07/18 14:05:39    379s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/18 14:05:39    379s]   Clock DAG hash after routing clock trees: 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]     Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s]   CTS services accumulated run-time stats after routing clock trees:
[07/18 14:05:39    379s]     delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]     legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]     steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]   Primary reporting skew groups after routing clock trees:
[07/18 14:05:39    379s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]         min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]         max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s]   Skew group summary after routing clock trees:
[07/18 14:05:39    379s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.9 real=0:00:01.3)
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   CCOpt::Phase::Routing
[07/18 14:05:39    379s]   CCOpt::Phase::PostConditioning...
[07/18 14:05:39    379s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.1M, EPOCH TIME: 1721291739.039019
[07/18 14:05:39    379s] Processing tracks to init pin-track alignment.
[07/18 14:05:39    379s] z: 2, totalTracks: 1
[07/18 14:05:39    379s] z: 4, totalTracks: 1
[07/18 14:05:39    379s] z: 6, totalTracks: 1
[07/18 14:05:39    379s] z: 8, totalTracks: 1
[07/18 14:05:39    379s]   Leaving CCOpt scope - Initializing placement interface...
[07/18 14:05:39    379s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:39    379s] All LLGs are deleted
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2071.1M, EPOCH TIME: 1721291739.040676
[07/18 14:05:39    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2071.1M, EPOCH TIME: 1721291739.040832
[07/18 14:05:39    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.1M, EPOCH TIME: 1721291739.040897
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2071.1M, EPOCH TIME: 1721291739.041514
[07/18 14:05:39    379s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:39    379s] Core basic site is CoreSite
[07/18 14:05:39    379s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2071.1M, EPOCH TIME: 1721291739.052131
[07/18 14:05:39    379s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:05:39    379s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:05:39    379s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2071.1M, EPOCH TIME: 1721291739.052275
[07/18 14:05:39    379s] Fast DP-INIT is on for default
[07/18 14:05:39    379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 14:05:39    379s] Atter site array init, number of instance map data is 0.
[07/18 14:05:39    379s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2071.1M, EPOCH TIME: 1721291739.052781
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:39    379s] OPERPROF:     Starting CMU at level 3, MEM:2071.1M, EPOCH TIME: 1721291739.052979
[07/18 14:05:39    379s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2071.1M, EPOCH TIME: 1721291739.053194
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:39    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2071.1M, EPOCH TIME: 1721291739.053243
[07/18 14:05:39    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.1M, EPOCH TIME: 1721291739.053254
[07/18 14:05:39    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.1M, EPOCH TIME: 1721291739.053266
[07/18 14:05:39    379s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2071.1MB).
[07/18 14:05:39    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2071.1M, EPOCH TIME: 1721291739.053296
[07/18 14:05:39    379s]   Removing CTS place status from clock tree and sinks.
[07/18 14:05:39    379s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[07/18 14:05:39    379s]   Legalizer reserving space for clock trees
[07/18 14:05:39    379s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]   PostConditioning...
[07/18 14:05:39    379s]     PostConditioning active optimizations:
[07/18 14:05:39    379s]      - DRV fixing with initial upsizing, sizing and buffering
[07/18 14:05:39    379s]      - Skew fixing with sizing
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     Currently running CTS, using active skew data
[07/18 14:05:39    379s]     Reset bufferability constraints...
[07/18 14:05:39    379s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/18 14:05:39    379s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]     PostConditioning Upsizing To Fix DRVs...
[07/18 14:05:39    379s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/18 14:05:39    379s]         delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]         steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:39    379s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Statistics: Fix DRVs (initial upsizing):
[07/18 14:05:39    379s]       ========================================
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Cell changes by Net Type:
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       top                0            0           0            0                    0                0
[07/18 14:05:39    379s]       trunk              0            0           0            0                    0                0
[07/18 14:05:39    379s]       leaf               0            0           0            0                    0                0
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       Total              0            0           0            0                    0                0
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/18 14:05:39    379s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/18 14:05:39    379s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]         sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]         misc counts      : r=1, pp=0
[07/18 14:05:39    379s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]         sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[07/18 14:05:39    379s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/18 14:05:39    379s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]         Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/18 14:05:39    379s]         delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]         steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/18 14:05:39    379s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:39    379s]             min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]             max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/18 14:05:39    379s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:39    379s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:39    379s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[07/18 14:05:39    379s]     Recomputing CTS skew targets...
[07/18 14:05:39    379s]     Resolving skew group constraints...
[07/18 14:05:39    379s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[07/18 14:05:39    379s]     Resolving skew group constraints done.
[07/18 14:05:39    379s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]     PostConditioning Fixing DRVs...
[07/18 14:05:39    379s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/18 14:05:39    379s]         delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]         steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:39    379s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Statistics: Fix DRVs (cell sizing):
[07/18 14:05:39    379s]       ===================================
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Cell changes by Net Type:
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       top                0            0           0            0                    0                0
[07/18 14:05:39    379s]       trunk              0            0           0            0                    0                0
[07/18 14:05:39    379s]       leaf               0            0           0            0                    0                0
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       Total              0            0           0            0                    0                0
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/18 14:05:39    379s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/18 14:05:39    379s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]         sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]         misc counts      : r=1, pp=0
[07/18 14:05:39    379s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]         sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[07/18 14:05:39    379s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/18 14:05:39    379s]         Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/18 14:05:39    379s]         delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]         steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/18 14:05:39    379s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:39    379s]             min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]             max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/18 14:05:39    379s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.102]
[07/18 14:05:39    379s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:39    379s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   PostConditioning Fixing DRVs
[07/18 14:05:39    379s]     Buffering to fix DRVs...
[07/18 14:05:39    379s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/18 14:05:39    379s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/18 14:05:39    379s]     Inserted 0 buffers and inverters.
[07/18 14:05:39    379s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/18 14:05:39    379s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/18 14:05:39    379s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/18 14:05:39    379s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]       sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]       misc counts      : r=1, pp=0
[07/18 14:05:39    379s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]       sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[07/18 14:05:39    379s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/18 14:05:39    379s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/18 14:05:39    379s]       delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]       legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]       steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/18 14:05:39    379s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]           min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]           max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/18 14:05:39    379s]       skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   Buffering to fix DRVs
[07/18 14:05:39    379s]     Slew Diagnostics: After DRV fixing
[07/18 14:05:39    379s]     ==================================
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     Global Causes:
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     -----
[07/18 14:05:39    379s]     Cause
[07/18 14:05:39    379s]     -----
[07/18 14:05:39    379s]       (empty table)
[07/18 14:05:39    379s]     -----
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     Top 5 overslews:
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     ---------------------------------
[07/18 14:05:39    379s]     Overslew    Causes    Driving Pin
[07/18 14:05:39    379s]     ---------------------------------
[07/18 14:05:39    379s]       (empty table)
[07/18 14:05:39    379s]     ---------------------------------
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     -------------------
[07/18 14:05:39    379s]     Cause    Occurences
[07/18 14:05:39    379s]     -------------------
[07/18 14:05:39    379s]       (empty table)
[07/18 14:05:39    379s]     -------------------
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]     -------------------
[07/18 14:05:39    379s]     Cause    Occurences
[07/18 14:05:39    379s]     -------------------
[07/18 14:05:39    379s]       (empty table)
[07/18 14:05:39    379s]     -------------------
[07/18 14:05:39    379s]     
[07/18 14:05:39    379s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]     PostConditioning Fixing Skew by cell sizing...
[07/18 14:05:39    379s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/18 14:05:39    379s]         delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]         steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Path optimization required 0 stage delay updates 
[07/18 14:05:39    379s]       Fixing short paths with downsize only
[07/18 14:05:39    379s]       Path optimization required 0 stage delay updates 
[07/18 14:05:39    379s]       Resized 0 clock insts to decrease delay.
[07/18 14:05:39    379s]       Resized 0 clock insts to increase delay.
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Statistics: Fix Skew (cell sizing):
[07/18 14:05:39    379s]       ===================================
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Cell changes by Net Type:
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       top                0            0           0            0                    0                0
[07/18 14:05:39    379s]       trunk              0            0           0            0                    0                0
[07/18 14:05:39    379s]       leaf               0            0           0            0                    0                0
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       Total              0            0           0            0                    0                0
[07/18 14:05:39    379s]       -------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/18 14:05:39    379s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/18 14:05:39    379s]       
[07/18 14:05:39    379s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/18 14:05:39    379s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]         sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]         misc counts      : r=1, pp=0
[07/18 14:05:39    379s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]         sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[07/18 14:05:39    379s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/18 14:05:39    379s]         Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/18 14:05:39    379s]         delay calculator: calls=4745, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]         legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]         steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/18 14:05:39    379s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]             min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]             max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/18 14:05:39    379s]         skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/18 14:05:39    379s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[07/18 14:05:39    379s]     Reconnecting optimized routes...
[07/18 14:05:39    379s]     Reset timing graph...
[07/18 14:05:39    379s] Ignoring AAE DB Resetting ...
[07/18 14:05:39    379s]     Reset timing graph done.
[07/18 14:05:39    379s]     Set dirty flag on 0 instances, 0 nets
[07/18 14:05:39    379s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/18 14:05:39    379s]   PostConditioning done.
[07/18 14:05:39    379s] Net route status summary:
[07/18 14:05:39    379s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:39    379s]   Non-clock:   144 (unrouted=6, trialRouted=138, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6, (crossesIlmBoundary AND tooFewTerms=0)])
[07/18 14:05:39    379s]   Update timing and DAG stats after post-conditioning...
[07/18 14:05:39    379s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:39    379s] End AAE Lib Interpolated Model. (MEM=2061.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]   Clock DAG stats after post-conditioning:
[07/18 14:05:39    379s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]     sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]     misc counts      : r=1, pp=0
[07/18 14:05:39    379s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]     sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s]   Clock DAG net violations after post-conditioning: none
[07/18 14:05:39    379s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/18 14:05:39    379s]     Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s]   Clock DAG hash after post-conditioning: 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]   CTS services accumulated run-time stats after post-conditioning:
[07/18 14:05:39    379s]     delay calculator: calls=4746, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]     legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]     steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]   Primary reporting skew groups after post-conditioning:
[07/18 14:05:39    379s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]         min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]         max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s]   Skew group summary after post-conditioning:
[07/18 14:05:39    379s]     skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:39    379s]   Setting CTS place status to fixed for clock tree and sinks.
[07/18 14:05:39    379s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   CCOpt::Phase::PostConditioning
[07/18 14:05:39    379s]   Post-balance tidy up or trial balance steps...
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG stats at end of CTS:
[07/18 14:05:39    379s]   ==============================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   -------------------------------------------------------
[07/18 14:05:39    379s]   Cell type                 Count    Area     Capacitance
[07/18 14:05:39    379s]   -------------------------------------------------------
[07/18 14:05:39    379s]   Buffers                     0      0.000       0.000
[07/18 14:05:39    379s]   Inverters                   0      0.000       0.000
[07/18 14:05:39    379s]   Integrated Clock Gates      0      0.000       0.000
[07/18 14:05:39    379s]   Discrete Clock Gates        0      0.000       0.000
[07/18 14:05:39    379s]   Clock Logic                 0      0.000       0.000
[07/18 14:05:39    379s]   All                         0      0.000       0.000
[07/18 14:05:39    379s]   -------------------------------------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG sink counts at end of CTS:
[07/18 14:05:39    379s]   ====================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   -------------------------
[07/18 14:05:39    379s]   Sink type           Count
[07/18 14:05:39    379s]   -------------------------
[07/18 14:05:39    379s]   Regular              28
[07/18 14:05:39    379s]   Enable Latch          0
[07/18 14:05:39    379s]   Load Capacitance      0
[07/18 14:05:39    379s]   Antenna Diode         0
[07/18 14:05:39    379s]   Node Sink             0
[07/18 14:05:39    379s]   Total                28
[07/18 14:05:39    379s]   -------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG wire lengths at end of CTS:
[07/18 14:05:39    379s]   =====================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   --------------------
[07/18 14:05:39    379s]   Type     Wire Length
[07/18 14:05:39    379s]   --------------------
[07/18 14:05:39    379s]   Top          0.000
[07/18 14:05:39    379s]   Trunk        0.000
[07/18 14:05:39    379s]   Leaf       121.880
[07/18 14:05:39    379s]   Total      121.880
[07/18 14:05:39    379s]   --------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG hp wire lengths at end of CTS:
[07/18 14:05:39    379s]   ========================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   -----------------------
[07/18 14:05:39    379s]   Type     hp Wire Length
[07/18 14:05:39    379s]   -----------------------
[07/18 14:05:39    379s]   Top          0.000
[07/18 14:05:39    379s]   Trunk        0.000
[07/18 14:05:39    379s]   Leaf         0.000
[07/18 14:05:39    379s]   Total        0.000
[07/18 14:05:39    379s]   -----------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG capacitances at end of CTS:
[07/18 14:05:39    379s]   =====================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   --------------------------------
[07/18 14:05:39    379s]   Type     Gate     Wire     Total
[07/18 14:05:39    379s]   --------------------------------
[07/18 14:05:39    379s]   Top      0.000    0.000    0.000
[07/18 14:05:39    379s]   Trunk    0.000    0.000    0.000
[07/18 14:05:39    379s]   Leaf     0.006    0.016    0.022
[07/18 14:05:39    379s]   Total    0.006    0.016    0.022
[07/18 14:05:39    379s]   --------------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG sink capacitances at end of CTS:
[07/18 14:05:39    379s]   ==========================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   -----------------------------------------------
[07/18 14:05:39    379s]   Total    Average    Std. Dev.    Min      Max
[07/18 14:05:39    379s]   -----------------------------------------------
[07/18 14:05:39    379s]   0.006     0.000       0.000      0.000    0.000
[07/18 14:05:39    379s]   -----------------------------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG net violations at end of CTS:
[07/18 14:05:39    379s]   =======================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   None
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG hash at end of CTS: 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/18 14:05:39    379s]   ====================================================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/18 14:05:39    379s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   Leaf        0.100       1       0.005       0.000      0.005    0.005    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[07/18 14:05:39    379s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   CTS services accumulated run-time stats at end of CTS:
[07/18 14:05:39    379s]     delay calculator: calls=4746, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]     legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]     steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Primary reporting skew groups summary at end of CTS:
[07/18 14:05:39    379s]   ====================================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/18 14:05:39    379s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   max_delay:setup.late    clk/sdc_cons    0.001     0.002     0.001       0.102         0.001           0.001           0.001        0.000     100% {0.001, 0.002}
[07/18 14:05:39    379s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Skew group summary at end of CTS:
[07/18 14:05:39    379s]   =================================
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[07/18 14:05:39    379s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   max_delay:setup.late    clk/sdc_cons    0.001     0.002     0.001       0.102         0.001           0.001           0.001        0.000     100% {0.001, 0.002}
[07/18 14:05:39    379s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Found a total of 0 clock tree pins with a slew violation.
[07/18 14:05:39    379s]   
[07/18 14:05:39    379s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   Post-balance tidy up or trial balance steps
[07/18 14:05:39    379s] Synthesizing clock trees done.
[07/18 14:05:39    379s] Tidy Up And Update Timing...
[07/18 14:05:39    379s] External - Set all clocks to propagated mode...
[07/18 14:05:39    379s] Innovus updating I/O latencies
[07/18 14:05:39    379s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:39    379s] #################################################################################
[07/18 14:05:39    379s] # Design Stage: PreRoute
[07/18 14:05:39    379s] # Design Name: voting_machine
[07/18 14:05:39    379s] # Design Mode: 90nm
[07/18 14:05:39    379s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:39    379s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:39    379s] # Signoff Settings: SI Off 
[07/18 14:05:39    379s] #################################################################################
[07/18 14:05:39    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 2085.9M, InitMEM = 2085.9M)
[07/18 14:05:39    379s] Start delay calculation (fullDC) (1 T). (MEM=2085.93)
[07/18 14:05:39    379s] End AAE Lib Interpolated Model. (MEM=2097.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] Total number of fetched objects 139
[07/18 14:05:39    379s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:39    379s] Total number of fetched objects 139
[07/18 14:05:39    379s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:39    379s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2110.5M) ***
[07/18 14:05:39    379s] End delay calculation. (MEM=2110.5 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:39    379s] End delay calculation (fullDC). (MEM=2110.5 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:39    379s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.001525
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -early -min -rise -0.001525 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.001525
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -late -min -rise -0.001525 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.00152493
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -early -min -fall -0.00152493 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.00152493
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -late -min -fall -0.00152493 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00144286
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -early -max -rise -0.00144286 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00144286
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -late -max -rise -0.00144286 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00144277
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -early -max -fall -0.00144277 [get_pins clk]
[07/18 14:05:39    379s] 	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.00144277
[07/18 14:05:39    379s] 	 Executing: set_clock_latency -source -late -max -fall -0.00144277 [get_pins clk]
[07/18 14:05:39    379s] Setting all clocks to propagated mode.
[07/18 14:05:39    379s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:39    379s] Clock DAG stats after update timingGraph:
[07/18 14:05:39    379s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/18 14:05:39    379s]   sink counts      : regular=28, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=28
[07/18 14:05:39    379s]   misc counts      : r=1, pp=0
[07/18 14:05:39    379s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/18 14:05:39    379s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/18 14:05:39    379s]   sink capacitance : total=0.006pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/18 14:05:39    379s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.016pF, total=0.016pF
[07/18 14:05:39    379s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=121.880um, total=121.880um
[07/18 14:05:39    379s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/18 14:05:39    379s] Clock DAG net violations after update timingGraph: none
[07/18 14:05:39    379s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/18 14:05:39    379s] Clock DAG hash after update timingGraph: 2334831207677979969 5430176625906329761
[07/18 14:05:39    379s]   Leaf : target=0.100ns count=1 avg=0.005ns sd=0.000ns min=0.005ns max=0.005ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[07/18 14:05:39    379s] CTS services accumulated run-time stats after update timingGraph:
[07/18 14:05:39    379s]   delay calculator: calls=4746, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:39    379s]   legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:39    379s]   steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:39    379s] Primary reporting skew groups after update timingGraph:
[07/18 14:05:39    379s]   skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s]       min path sink: vote_3_reg[5]/CK
[07/18 14:05:39    379s]       max path sink: vote_1_reg[0]/CK
[07/18 14:05:39    379s] Skew group summary after update timingGraph:
[07/18 14:05:39    379s]   skew_group clk/sdc_cons: insertion delay [min=0.001, max=0.002, avg=0.001, sd=0.000], skew [0.001 vs 0.102], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
[07/18 14:05:39    379s] Logging CTS constraint violations...
[07/18 14:05:39    379s]   No violations found.
[07/18 14:05:39    379s] Logging CTS constraint violations done.
[07/18 14:05:39    379s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   Tidy Up And Update Timing
[07/18 14:05:39    379s] Runtime done. (took cpu=0:00:06.8 real=0:00:07.4)
[07/18 14:05:39    379s] Runtime Report Coverage % = 42.2
[07/18 14:05:39    379s] Runtime Summary
[07/18 14:05:39    379s] ===============
[07/18 14:05:39    379s] Clock Runtime:  (44%) Core CTS           1.38 (Init 0.36, Construction 0.25, Implementation 0.43, eGRPC 0.10, PostConditioning 0.08, Other 0.17)
[07/18 14:05:39    379s] Clock Runtime:  (44%) CTS services       1.38 (RefinePlace 0.08, EarlyGlobalClock 0.23, NanoRoute 1.00, ExtractRC 0.08, TimingAnalysis 0.00)
[07/18 14:05:39    379s] Clock Runtime:  (11%) Other CTS          0.37 (Init 0.08, CongRepair/EGR-DP 0.17, TimingUpdate 0.12, Other 0.00)
[07/18 14:05:39    379s] Clock Runtime: (100%) Total              3.14
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] Runtime Summary:
[07/18 14:05:39    379s] ================
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] -------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s] wall  % time  children  called  name
[07/18 14:05:39    379s] -------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s] 7.43  100.00    7.43      0       
[07/18 14:05:39    379s] 7.43  100.00    3.14      1     Runtime
[07/18 14:05:39    379s] 0.02    0.24    0.01      1     CCOpt::Phase::Initialization
[07/18 14:05:39    379s] 0.01    0.08    0.01      1       Check Prerequisites
[07/18 14:05:39    379s] 0.01    0.08    0.00      1         Leaving CCOpt scope - CheckPlace
[07/18 14:05:39    379s] 0.40    5.39    0.38      1     CCOpt::Phase::PreparingToBalance
[07/18 14:05:39    379s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/18 14:05:39    379s] 0.08    1.05    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/18 14:05:39    379s] 0.03    0.44    0.03      1       Legalization setup
[07/18 14:05:39    379s] 0.03    0.37    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/18 14:05:39    379s] 0.00    0.01    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/18 14:05:39    379s] 0.27    3.57    0.00      1       Validating CTS configuration
[07/18 14:05:39    379s] 0.00    0.00    0.00      1         Checking module port directions
[07/18 14:05:39    379s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/18 14:05:39    379s] 0.03    0.39    0.02      1     Preparing To Balance
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/18 14:05:39    379s] 0.01    0.19    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/18 14:05:39    379s] 0.53    7.18    0.50      1     CCOpt::Phase::Construction
[07/18 14:05:39    379s] 0.40    5.35    0.37      1       Stage::Clustering
[07/18 14:05:39    379s] 0.12    1.64    0.08      1         Clustering
[07/18 14:05:39    379s] 0.01    0.17    0.00      1           Initialize for clustering
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[07/18 14:05:39    379s] 0.02    0.21    0.00      1           Bottom-up phase
[07/18 14:05:39    379s] 0.05    0.72    0.05      1           Legalizing clock trees
[07/18 14:05:39    379s] 0.04    0.50    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/18 14:05:39    379s] 0.00    0.01    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/18 14:05:39    379s] 0.01    0.18    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/18 14:05:39    379s] 0.00    0.02    0.00      1             Clock tree timing engine global stage delay update for max_delay:setup.late
[07/18 14:05:39    379s] 0.25    3.37    0.25      1         CongRepair After Initial Clustering
[07/18 14:05:39    379s] 0.22    2.98    0.18      1           Leaving CCOpt scope - Early Global Route
[07/18 14:05:39    379s] 0.10    1.30    0.00      1             Early Global Route - eGR only step
[07/18 14:05:39    379s] 0.08    1.11    0.00      1             Congestion Repair
[07/18 14:05:39    379s] 0.03    0.34    0.00      1           Leaving CCOpt scope - extractRC
[07/18 14:05:39    379s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for max_delay:setup.late
[07/18 14:05:39    379s] 0.03    0.37    0.00      1       Stage::DRV Fixing
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Fixing clock tree slew time and max cap violations
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/18 14:05:39    379s] 0.07    0.98    0.01      1       Stage::Insertion Delay Reduction
[07/18 14:05:39    379s] 0.00    0.01    0.00      1         Removing unnecessary root buffering
[07/18 14:05:39    379s] 0.00    0.01    0.00      1         Removing unconstrained drivers
[07/18 14:05:39    379s] 0.01    0.07    0.00      1         Reducing insertion delay 1
[07/18 14:05:39    379s] 0.00    0.01    0.00      1         Removing longest path buffering
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Reducing insertion delay 2
[07/18 14:05:39    379s] 0.45    6.02    0.40      1     CCOpt::Phase::Implementation
[07/18 14:05:39    379s] 0.05    0.71    0.02      1       Stage::Reducing Power
[07/18 14:05:39    379s] 0.00    0.03    0.00      1         Improving clock tree routing
[07/18 14:05:39    379s] 0.01    0.18    0.00      1         Reducing clock tree power 1
[07/18 14:05:39    379s] 0.00    0.00    0.00      1           Legalizing clock trees
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Reducing clock tree power 2
[07/18 14:05:39    379s] 0.17    2.23    0.10      1       Stage::Balancing
[07/18 14:05:39    379s] 0.07    0.96    0.01      1         Approximately balancing fragments step
[07/18 14:05:39    379s] 0.01    0.07    0.00      1           Resolve constraints - Approximately balancing fragments
[07/18 14:05:39    379s] 0.00    0.01    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[07/18 14:05:39    379s] 0.00    0.01    0.00      1           Moving gates to improve sub-tree skew
[07/18 14:05:39    379s] 0.00    0.01    0.00      1           Approximately balancing fragments bottom up
[07/18 14:05:39    379s] 0.00    0.02    0.00      1           Approximately balancing fragments, wire and cell delays
[07/18 14:05:39    379s] 0.00    0.01    0.00      1         Improving fragments clock skew
[07/18 14:05:39    379s] 0.03    0.38    0.00      1         Approximately balancing step
[07/18 14:05:39    379s] 0.00    0.02    0.00      1           Resolve constraints - Approximately balancing
[07/18 14:05:39    379s] 0.00    0.01    0.00      1           Approximately balancing, wire and cell delays
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Fixing clock tree overload
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Approximately balancing paths
[07/18 14:05:39    379s] 0.16    2.12    0.08      1       Stage::Polishing
[07/18 14:05:39    379s] 0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for max_delay:setup.late
[07/18 14:05:39    379s] 0.00    0.01    0.00      1         Merging balancing drivers for power
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Improving clock skew
[07/18 14:05:39    379s] 0.03    0.34    0.02      1         Moving gates to reduce wire capacitance
[07/18 14:05:39    379s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[07/18 14:05:39    379s] 0.01    0.16    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Legalizing clock trees
[07/18 14:05:39    379s] 0.01    0.16    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Legalizing clock trees
[07/18 14:05:39    379s] 0.01    0.18    0.00      1         Reducing clock tree power 3
[07/18 14:05:39    379s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[07/18 14:05:39    379s] 0.00    0.00    0.00      1           Legalizing clock trees
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Improving insertion delay
[07/18 14:05:39    379s] 0.04    0.55    0.01      1         Wire Opt OverFix
[07/18 14:05:39    379s] 0.00    0.04    0.00      1           Wire Reduction extra effort
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Global shorten wires A0
[07/18 14:05:39    379s] 0.00    0.02    0.00      2             Move For Wirelength - core
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Global shorten wires A1
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Global shorten wires B
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[07/18 14:05:39    379s] 0.01    0.16    0.00      1           Optimizing orientation
[07/18 14:05:39    379s] 0.00    0.00    0.00      1             FlipOpt
[07/18 14:05:39    379s] 0.02    0.32    0.02      1       Stage::Updating netlist
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/18 14:05:39    379s] 0.02    0.29    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/18 14:05:39    379s] 0.24    3.22    0.18      1     CCOpt::Phase::eGRPC
[07/18 14:05:39    379s] 0.10    1.40    0.09      1       Leaving CCOpt scope - Routing Tools
[07/18 14:05:39    379s] 0.09    1.23    0.00      1         Early Global Route - eGR only step
[07/18 14:05:39    379s] 0.02    0.33    0.00      1       Leaving CCOpt scope - extractRC
[07/18 14:05:39    379s] 0.01    0.19    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       Reset bufferability constraints
[07/18 14:05:39    379s] 0.00    0.02    0.00      1         Clock tree timing engine global stage delay update for max_delay:setup.late
[07/18 14:05:39    379s] 0.01    0.18    0.00      1       eGRPC Moving buffers
[07/18 14:05:39    379s] 0.00    0.00    0.00      1         Violation analysis
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/18 14:05:39    379s] 0.00    0.00    0.00      1         Artificially removing long paths
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       eGRPC Fixing DRVs
[07/18 14:05:39    379s] 0.00    0.00    0.00      1       Reconnecting optimized routes
[07/18 14:05:39    379s] 0.00    0.00    0.00      1       Violation analysis
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/18 14:05:39    379s] 0.02    0.29    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/18 14:05:39    379s] 1.28   17.18    1.27      1     CCOpt::Phase::Routing
[07/18 14:05:39    379s] 1.25   16.79    1.19      1       Leaving CCOpt scope - Routing Tools
[07/18 14:05:39    379s] 0.10    1.31    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/18 14:05:39    379s] 1.00   13.43    0.00      1         NanoRoute
[07/18 14:05:39    379s] 0.09    1.21    0.00      1         Route Remaining Unrouted Nets
[07/18 14:05:39    379s] 0.03    0.34    0.00      1       Leaving CCOpt scope - extractRC
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for max_delay:setup.late
[07/18 14:05:39    379s] 0.08    1.03    0.02      1     CCOpt::Phase::PostConditioning
[07/18 14:05:39    379s] 0.01    0.19    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/18 14:05:39    379s] 0.00    0.00    0.00      1       Reset bufferability constraints
[07/18 14:05:39    379s] 0.00    0.03    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/18 14:05:39    379s] 0.00    0.03    0.00      1       Recomputing CTS skew targets
[07/18 14:05:39    379s] 0.00    0.01    0.00      1       PostConditioning Fixing DRVs
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       Buffering to fix DRVs
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/18 14:05:39    379s] 0.00    0.00    0.00      1       Reconnecting optimized routes
[07/18 14:05:39    379s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/18 14:05:39    379s] 0.00    0.02    0.00      1       Clock tree timing engine global stage delay update for max_delay:setup.late
[07/18 14:05:39    379s] 0.00    0.02    0.00      1     Post-balance tidy up or trial balance steps
[07/18 14:05:39    379s] 0.12    1.58    0.12      1     Tidy Up And Update Timing
[07/18 14:05:39    379s] 0.12    1.56    0.00      1       External - Set all clocks to propagated mode
[07/18 14:05:39    379s] -------------------------------------------------------------------------------------------------------------------
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 14:05:39    379s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2091.4M, EPOCH TIME: 1721291739.276024
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] Leaving CCOpt scope - Cleaning up placement interface...
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1998.4M, EPOCH TIME: 1721291739.277737
[07/18 14:05:39    379s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:39    379s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:03.2 (0.8), totSession cpu/real = 0:06:19.4/0:26:36.9 (0.2), mem = 1998.4M
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] =============================================================================================
[07/18 14:05:39    379s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[07/18 14:05:39    379s] =============================================================================================
[07/18 14:05:39    379s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:39    379s] ---------------------------------------------------------------------------------------------
[07/18 14:05:39    379s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:39    379s] [ IncrReplace            ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.3
[07/18 14:05:39    379s] [ EarlyGlobalRoute       ]      5   0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:00.1    0.3
[07/18 14:05:39    379s] [ DetailRoute            ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:39    379s] [ ExtractRC              ]      3   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:39    379s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 14:05:39    379s] [ MISC                   ]          0:00:02.6  (  79.2 % )     0:00:02.6 /  0:00:02.3    0.9
[07/18 14:05:39    379s] ---------------------------------------------------------------------------------------------
[07/18 14:05:39    379s]  CTS #1 TOTAL                       0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:02.6    0.8
[07/18 14:05:39    379s] ---------------------------------------------------------------------------------------------
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] Synthesizing clock trees with CCOpt done.
[07/18 14:05:39    379s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:39    379s] UM:*                                                                   cts
[07/18 14:05:39    379s] INFO: Running scanReorder auto flow in postCTS
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:05:39    379s] DBG: sciUnitLenDelay = 0.123450
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Deleting Cell Server End ...
[07/18 14:05:39    379s] Set analysis mode to hold.
[07/18 14:05:39    379s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:39    379s] #################################################################################
[07/18 14:05:39    379s] # Design Stage: PreRoute
[07/18 14:05:39    379s] # Design Name: voting_machine
[07/18 14:05:39    379s] # Design Mode: 90nm
[07/18 14:05:39    379s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:39    379s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:39    379s] # Signoff Settings: SI Off 
[07/18 14:05:39    379s] #################################################################################
[07/18 14:05:39    379s] Calculate delays in BcWc mode...
[07/18 14:05:39    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 2000.4M, InitMEM = 2000.4M)
[07/18 14:05:39    379s] Start delay calculation (fullDC) (1 T). (MEM=2000.37)
[07/18 14:05:39    379s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/18 14:05:39    379s] End AAE Lib Interpolated Model. (MEM=2011.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] Total number of fetched objects 139
[07/18 14:05:39    379s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:39    379s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] End delay calculation. (MEM=2059.58 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:39    379s] End delay calculation (fullDC). (MEM=2059.58 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:39    379s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2059.6M) ***
[07/18 14:05:39    379s] DBG: scgNrActiveHoldView = 1
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:05:39    379s] Summary for sequential cells identification: 
[07/18 14:05:39    379s]   Identified SBFF number: 104
[07/18 14:05:39    379s]   Identified MBFF number: 0
[07/18 14:05:39    379s]   Identified SB Latch number: 0
[07/18 14:05:39    379s]   Identified MB Latch number: 0
[07/18 14:05:39    379s]   Not identified SBFF number: 16
[07/18 14:05:39    379s]   Not identified MBFF number: 0
[07/18 14:05:39    379s]   Not identified SB Latch number: 0
[07/18 14:05:39    379s]   Not identified MB Latch number: 0
[07/18 14:05:39    379s]   Number of sequential cells which are not FFs: 32
[07/18 14:05:39    379s]  Visiting view : wc
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 19.40 (1.000) with rcCorner = -1
[07/18 14:05:39    379s]  Visiting view : bc
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[07/18 14:05:39    379s] TLC MultiMap info (StdDelay):
[07/18 14:05:39    379s]   : min_delay + min_timing + 1 + no RcCorner := 5.1ps
[07/18 14:05:39    379s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 14:05:39    379s]   : max_delay + max_timing + 1 + no RcCorner := 19.4ps
[07/18 14:05:39    379s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 14:05:39    379s]  Setting StdDelay to: 36.8ps
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:05:39    379s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 14:05:39    379s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 14:05:39    379s] Start applying DEF ordered sections ...
[07/18 14:05:39    379s] Successfully applied all DEF ordered sections.
[07/18 14:05:39    379s] *** Scan Sanity Check Summary:
[07/18 14:05:39    379s] *** 1 scan chain  passed sanity check.
[07/18 14:05:39    379s] INFO: Auto effort scan reorder.
[07/18 14:05:39    379s] chain top_chain_seg1_clk_rising has no hold violation, so skip this chain.
[07/18 14:05:39    379s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:39    379s] #################################################################################
[07/18 14:05:39    379s] # Design Stage: PreRoute
[07/18 14:05:39    379s] # Design Name: voting_machine
[07/18 14:05:39    379s] # Design Mode: 90nm
[07/18 14:05:39    379s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:39    379s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:39    379s] # Signoff Settings: SI Off 
[07/18 14:05:39    379s] #################################################################################
[07/18 14:05:39    379s] Calculate delays in BcWc mode...
[07/18 14:05:39    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 2240.1M, InitMEM = 2240.1M)
[07/18 14:05:39    379s] Start delay calculation (fullDC) (1 T). (MEM=2240.06)
[07/18 14:05:39    379s] End AAE Lib Interpolated Model. (MEM=2251.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] Total number of fetched objects 139
[07/18 14:05:39    379s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:39    379s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:39    379s] End delay calculation. (MEM=2251.58 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:39    379s] End delay calculation (fullDC). (MEM=2251.58 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:39    379s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2251.6M) ***
[07/18 14:05:39    379s] *** Summary: Scan Reorder within scan chain
[07/18 14:05:39    379s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[07/18 14:05:39    379s] Successfully reordered 1 scan chain .
[07/18 14:05:39    379s] Initial total scan wire length:      235.280 (floating:      191.640)
[07/18 14:05:39    379s] Final   total scan wire length:      235.280 (floating:      191.640)
[07/18 14:05:39    379s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[07/18 14:05:39    379s] Current max long connection 15.495
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Deleting Cell Server End ...
[07/18 14:05:39    379s] Restore timing analysis mode.
[07/18 14:05:39    379s] *** End of reorder_scan (cpu=0:00:00.2, real=0:00:00.0, mem=2242.1M) ***
[07/18 14:05:39    379s] *** Summary: Scan Reorder within scan chain
[07/18 14:05:39    379s] Initial total scan wire length:      235.280 (floating:      191.640)
[07/18 14:05:39    379s] Final   total scan wire length:      235.280 (floating:      191.640)
[07/18 14:05:39    379s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[07/18 14:05:39    379s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[07/18 14:05:39    379s] Final   scan reorder max long connection:       15.495
[07/18 14:05:39    379s] Total net length = 1.292e+03 (6.488e+02 6.428e+02) (ext = 5.431e+02)
[07/18 14:05:39    379s] *** End of reorder_scan (cpu=0:00:00.2, real=0:00:00.0, mem=2242.1M) ***
[07/18 14:05:39    379s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1878.8M, totSessionCpu=0:06:20 **
[07/18 14:05:39    379s] GigaOpt running with 1 threads.
[07/18 14:05:39    379s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:19.6/0:26:37.1 (0.2), mem = 2006.1M
[07/18 14:05:39    379s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:05:39    379s] Summary for sequential cells identification: 
[07/18 14:05:39    379s]   Identified SBFF number: 104
[07/18 14:05:39    379s]   Identified MBFF number: 0
[07/18 14:05:39    379s]   Identified SB Latch number: 0
[07/18 14:05:39    379s]   Identified MB Latch number: 0
[07/18 14:05:39    379s]   Not identified SBFF number: 16
[07/18 14:05:39    379s]   Not identified MBFF number: 0
[07/18 14:05:39    379s]   Not identified SB Latch number: 0
[07/18 14:05:39    379s]   Not identified MB Latch number: 0
[07/18 14:05:39    379s]   Number of sequential cells which are not FFs: 32
[07/18 14:05:39    379s]  Visiting view : wc
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 14:05:39    379s]  Visiting view : bc
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 14:05:39    379s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 14:05:39    379s] TLC MultiMap info (StdDelay):
[07/18 14:05:39    379s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 14:05:39    379s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 14:05:39    379s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 14:05:39    379s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 14:05:39    379s]  Setting StdDelay to: 36.8ps
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:05:39    379s] Need call spDPlaceInit before registerPrioInstLoc.
[07/18 14:05:39    379s] OPERPROF: Starting DPlace-Init at level 1, MEM:2015.8M, EPOCH TIME: 1721291739.538428
[07/18 14:05:39    379s] Processing tracks to init pin-track alignment.
[07/18 14:05:39    379s] z: 2, totalTracks: 1
[07/18 14:05:39    379s] z: 4, totalTracks: 1
[07/18 14:05:39    379s] z: 6, totalTracks: 1
[07/18 14:05:39    379s] z: 8, totalTracks: 1
[07/18 14:05:39    379s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:39    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2015.8M, EPOCH TIME: 1721291739.540062
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:39    379s] OPERPROF:     Starting CMU at level 3, MEM:2015.8M, EPOCH TIME: 1721291739.551473
[07/18 14:05:39    379s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2015.8M, EPOCH TIME: 1721291739.551714
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] Bad Lib Cell Checking (CMU) is done! (0)
[07/18 14:05:39    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2015.8M, EPOCH TIME: 1721291739.551764
[07/18 14:05:39    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2015.8M, EPOCH TIME: 1721291739.551775
[07/18 14:05:39    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2015.8M, EPOCH TIME: 1721291739.551787
[07/18 14:05:39    379s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2015.8MB).
[07/18 14:05:39    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2015.8M, EPOCH TIME: 1721291739.551815
[07/18 14:05:39    379s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[07/18 14:05:39    379s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2015.8M, EPOCH TIME: 1721291739.551854
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    379s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2011.8M, EPOCH TIME: 1721291739.552824
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] Creating Lib Analyzer ...
[07/18 14:05:39    379s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[07/18 14:05:39    379s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[07/18 14:05:39    379s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 14:05:39    379s] 
[07/18 14:05:39    379s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:39    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:20 mem=2035.9M
[07/18 14:05:39    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:20 mem=2035.9M
[07/18 14:05:39    380s] Creating Lib Analyzer, finished. 
[07/18 14:05:39    380s] Effort level <high> specified for reg2reg path_group
[07/18 14:05:39    380s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1902.1M, totSessionCpu=0:06:20 **
[07/18 14:05:39    380s] *** opt_design -post_cts ***
[07/18 14:05:39    380s] DRC Margin: user margin 0.0; extra margin 0.2
[07/18 14:05:39    380s] Hold Target Slack: user slack 0
[07/18 14:05:39    380s] Setup Target Slack: user slack 0; extra slack 0.0
[07/18 14:05:39    380s] set_db opt_useful_skew_eco_route false
[07/18 14:05:39    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.9M, EPOCH TIME: 1721291739.930051
[07/18 14:05:39    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:39    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2037.9M, EPOCH TIME: 1721291739.941774
[07/18 14:05:39    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:05:39    380s] Multi-VT timing optimization disabled based on library information.
[07/18 14:05:39    380s] Deleting Lib Analyzer.
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Deleting Cell Server End ...
[07/18 14:05:39    380s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:05:39    380s] Summary for sequential cells identification: 
[07/18 14:05:39    380s]   Identified SBFF number: 104
[07/18 14:05:39    380s]   Identified MBFF number: 0
[07/18 14:05:39    380s]   Identified SB Latch number: 0
[07/18 14:05:39    380s]   Identified MB Latch number: 0
[07/18 14:05:39    380s]   Not identified SBFF number: 16
[07/18 14:05:39    380s]   Not identified MBFF number: 0
[07/18 14:05:39    380s]   Not identified SB Latch number: 0
[07/18 14:05:39    380s]   Not identified MB Latch number: 0
[07/18 14:05:39    380s]   Number of sequential cells which are not FFs: 32
[07/18 14:05:39    380s]  Visiting view : wc
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 14:05:39    380s]  Visiting view : bc
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 14:05:39    380s] TLC MultiMap info (StdDelay):
[07/18 14:05:39    380s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 14:05:39    380s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 14:05:39    380s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 14:05:39    380s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 14:05:39    380s]  Setting StdDelay to: 36.8ps
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Deleting Cell Server End ...
[07/18 14:05:39    380s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2037.9M, EPOCH TIME: 1721291739.969290
[07/18 14:05:39    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] All LLGs are deleted
[07/18 14:05:39    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:39    380s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2037.9M, EPOCH TIME: 1721291739.969349
[07/18 14:05:39    380s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1721291739.969367
[07/18 14:05:39    380s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2029.9M, EPOCH TIME: 1721291739.969591
[07/18 14:05:39    380s] Start to check current routing status for nets...
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] Creating Lib Analyzer ...
[07/18 14:05:39    380s] All nets are already routed correctly.
[07/18 14:05:39    380s] End to check current routing status for nets (mem=2029.9M)
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:05:39    380s] Summary for sequential cells identification: 
[07/18 14:05:39    380s]   Identified SBFF number: 104
[07/18 14:05:39    380s]   Identified MBFF number: 0
[07/18 14:05:39    380s]   Identified SB Latch number: 0
[07/18 14:05:39    380s]   Identified MB Latch number: 0
[07/18 14:05:39    380s]   Not identified SBFF number: 16
[07/18 14:05:39    380s]   Not identified MBFF number: 0
[07/18 14:05:39    380s]   Not identified SB Latch number: 0
[07/18 14:05:39    380s]   Not identified MB Latch number: 0
[07/18 14:05:39    380s]   Number of sequential cells which are not FFs: 32
[07/18 14:05:39    380s]  Visiting view : wc
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 14:05:39    380s]  Visiting view : bc
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[07/18 14:05:39    380s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 14:05:39    380s] TLC MultiMap info (StdDelay):
[07/18 14:05:39    380s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 14:05:39    380s]   : min_delay + min_timing + 1 + rccorners := 13ps
[07/18 14:05:39    380s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 14:05:39    380s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[07/18 14:05:39    380s]  Setting StdDelay to: 38.8ps
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:05:39    380s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 14:05:39    380s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 14:05:39    380s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 14:05:39    380s] 
[07/18 14:05:39    380s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:40    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:20 mem=2039.9M
[07/18 14:05:40    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:20 mem=2039.9M
[07/18 14:05:40    380s] Creating Lib Analyzer, finished. 
[07/18 14:05:40    380s] #optDebug: Start CG creation (mem=2068.5M)
[07/18 14:05:40    380s]  ...initializing CG  maxDriveDist 398.576000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.857500 
[07/18 14:05:40    380s] (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgPrt (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgEgp (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgPbk (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgNrb(cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgObs (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgCon (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s]  ...processing cgPdm (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2188.8M)
[07/18 14:05:40    380s] Compute RC Scale Done ...
[07/18 14:05:40    380s] All LLGs are deleted
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2179.3M, EPOCH TIME: 1721291740.324096
[07/18 14:05:40    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2179.3M, EPOCH TIME: 1721291740.324238
[07/18 14:05:40    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.3M, EPOCH TIME: 1721291740.324272
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2179.3M, EPOCH TIME: 1721291740.324887
[07/18 14:05:40    380s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:40    380s] Core basic site is CoreSite
[07/18 14:05:40    380s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2179.3M, EPOCH TIME: 1721291740.335262
[07/18 14:05:40    380s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:05:40    380s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:05:40    380s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2179.3M, EPOCH TIME: 1721291740.335406
[07/18 14:05:40    380s] Fast DP-INIT is on for default
[07/18 14:05:40    380s] Atter site array init, number of instance map data is 0.
[07/18 14:05:40    380s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2179.3M, EPOCH TIME: 1721291740.335967
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:40    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2179.3M, EPOCH TIME: 1721291740.336047
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] Starting delay calculation for Setup views
[07/18 14:05:40    380s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:40    380s] #################################################################################
[07/18 14:05:40    380s] # Design Stage: PreRoute
[07/18 14:05:40    380s] # Design Name: voting_machine
[07/18 14:05:40    380s] # Design Mode: 90nm
[07/18 14:05:40    380s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:40    380s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:40    380s] # Signoff Settings: SI Off 
[07/18 14:05:40    380s] #################################################################################
[07/18 14:05:40    380s] Calculate delays in BcWc mode...
[07/18 14:05:40    380s] Topological Sorting (REAL = 0:00:00.0, MEM = 2177.3M, InitMEM = 2177.3M)
[07/18 14:05:40    380s] Start delay calculation (fullDC) (1 T). (MEM=2177.27)
[07/18 14:05:40    380s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[07/18 14:05:40    380s] End AAE Lib Interpolated Model. (MEM=2188.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:40    380s] Total number of fetched objects 139
[07/18 14:05:40    380s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:40    380s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:40    380s] End delay calculation. (MEM=2191.87 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:40    380s] End delay calculation (fullDC). (MEM=2191.87 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:40    380s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2191.9M) ***
[07/18 14:05:40    380s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:21 mem=2191.9M)
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] ------------------------------------------------------------------
[07/18 14:05:40    380s]              Initial Summary
[07/18 14:05:40    380s] ------------------------------------------------------------------
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] Setup views included:
[07/18 14:05:40    380s]  wc 
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] +--------------------+---------+---------+---------+
[07/18 14:05:40    380s] |     Setup mode     |   all   | reg2reg | default |
[07/18 14:05:40    380s] +--------------------+---------+---------+---------+
[07/18 14:05:40    380s] |           WNS (ns):|  8.176  |  8.176  |  8.420  |
[07/18 14:05:40    380s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/18 14:05:40    380s] |    Violating Paths:|    0    |    0    |    0    |
[07/18 14:05:40    380s] |          All Paths:|   84    |   55    |   57    |
[07/18 14:05:40    380s] +--------------------+---------+---------+---------+
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] +----------------+-------------------------------+------------------+
[07/18 14:05:40    380s] |                |              Real             |       Total      |
[07/18 14:05:40    380s] |    DRVs        +------------------+------------+------------------|
[07/18 14:05:40    380s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/18 14:05:40    380s] +----------------+------------------+------------+------------------+
[07/18 14:05:40    380s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/18 14:05:40    380s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/18 14:05:40    380s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/18 14:05:40    380s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/18 14:05:40    380s] +----------------+------------------+------------+------------------+
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2207.1M, EPOCH TIME: 1721291740.424520
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:40    380s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2207.1M, EPOCH TIME: 1721291740.435933
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] Density: 40.260%
[07/18 14:05:40    380s] ------------------------------------------------------------------
[07/18 14:05:40    380s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2022.9M, totSessionCpu=0:06:21 **
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] =============================================================================================
[07/18 14:05:40    380s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[07/18 14:05:40    380s] =============================================================================================
[07/18 14:05:40    380s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:40    380s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:06:20.6/0:26:38.0 (0.2), mem = 2154.1M
[07/18 14:05:40    380s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ CellServerInit         ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/18 14:05:40    380s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  68.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/18 14:05:40    380s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:40    380s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ TimingUpdate           ]      1   0:00:00.0  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:40    380s] [ FullDelayCalc          ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 14:05:40    380s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ MISC                   ]          0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] ** INFO : this run is activating low effort ccoptDesign flow
[07/18 14:05:40    380s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 14:05:40    380s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2154.1M, EPOCH TIME: 1721291740.438413
[07/18 14:05:40    380s] Processing tracks to init pin-track alignment.
[07/18 14:05:40    380s] z: 2, totalTracks: 1
[07/18 14:05:40    380s] z: 4, totalTracks: 1
[07/18 14:05:40    380s] z: 6, totalTracks: 1
[07/18 14:05:40    380s] z: 8, totalTracks: 1
[07/18 14:05:40    380s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:40    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.1M, EPOCH TIME: 1721291740.439766
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Skipping Bad Lib Cell Checking (CMU) !
[07/18 14:05:40    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2154.1M, EPOCH TIME: 1721291740.451118
[07/18 14:05:40    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2154.1M, EPOCH TIME: 1721291740.451159
[07/18 14:05:40    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2154.1M, EPOCH TIME: 1721291740.451172
[07/18 14:05:40    380s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2154.1MB).
[07/18 14:05:40    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2154.1M, EPOCH TIME: 1721291740.451203
[07/18 14:05:40    380s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 14:05:40    380s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2154.1M, EPOCH TIME: 1721291740.451390
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2154.1M, EPOCH TIME: 1721291740.452324
[07/18 14:05:40    380s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 14:05:40    380s] OPTC: m1 20.0 20.0
[07/18 14:05:40    380s] #optDebug: fT-E <X 2 0 0 1>
[07/18 14:05:40    380s] #optDebug: fT-E <X 2 0 0 1>
[07/18 14:05:40    380s] -congRepairInPostCTS false                 # bool, default=false, private
[07/18 14:05:40    380s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[07/18 14:05:40    380s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.9
[07/18 14:05:40    380s] ### Creating RouteCongInterface, started
[07/18 14:05:40    380s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[07/18 14:05:40    380s] Begin: GigaOpt Route Type Constraints Refinement
[07/18 14:05:40    380s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:20.6/0:26:38.1 (0.2), mem = 2154.1M
[07/18 14:05:40    380s] {MMLU 1 1 139}
[07/18 14:05:40    380s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] #optDebug: {0, 1.000}
[07/18 14:05:40    380s] ### Creating RouteCongInterface, finished
[07/18 14:05:40    380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.9
[07/18 14:05:40    380s] Updated routing constraints on 0 nets.
[07/18 14:05:40    380s] Bottom Preferred Layer:
[07/18 14:05:40    380s] +---------------+------------+----------+
[07/18 14:05:40    380s] |     Layer     |    CLK     |   Rule   |
[07/18 14:05:40    380s] +---------------+------------+----------+
[07/18 14:05:40    380s] | Metal3 (z=3)  |          1 | default  |
[07/18 14:05:40    380s] +---------------+------------+----------+
[07/18 14:05:40    380s] Via Pillar Rule:
[07/18 14:05:40    380s]     None
[07/18 14:05:40    380s] Finished writing unified metrics of routing constraints.
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] =============================================================================================
[07/18 14:05:40    380s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[07/18 14:05:40    380s] =============================================================================================
[07/18 14:05:40    380s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  57.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ MISC                   ]          0:00:00.0  (  42.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:20.6/0:26:38.1 (0.2), mem = 2154.1M
[07/18 14:05:40    380s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] End: GigaOpt Route Type Constraints Refinement
[07/18 14:05:40    380s] *** Starting optimizing excluded clock nets MEM= 2154.1M) ***
[07/18 14:05:40    380s] *info: No excluded clock nets to be optimized.
[07/18 14:05:40    380s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2154.1M) ***
[07/18 14:05:40    380s] *** Starting optimizing excluded clock nets MEM= 2154.1M) ***
[07/18 14:05:40    380s] *info: No excluded clock nets to be optimized.
[07/18 14:05:40    380s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2154.1M) ***
[07/18 14:05:40    380s] Info: Done creating the CCOpt slew target map.
[07/18 14:05:40    380s] Begin: GigaOpt high fanout net optimization
[07/18 14:05:40    380s] GigaOpt HFN: use maxLocalDensity 1.2
[07/18 14:05:40    380s] GigaOpt HFN: use maxLocalDensity 1.2
[07/18 14:05:40    380s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/18 14:05:40    380s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/18 14:05:40    380s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:20.6/0:26:38.1 (0.2), mem = 2154.1M
[07/18 14:05:40    380s] Info: 1 net with fixed/cover wires excluded.
[07/18 14:05:40    380s] Info: 1 clock net  excluded from IPO operation.
[07/18 14:05:40    380s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.10
[07/18 14:05:40    380s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 14:05:40    380s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 14:05:40    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2154.1M, EPOCH TIME: 1721291740.467530
[07/18 14:05:40    380s] Processing tracks to init pin-track alignment.
[07/18 14:05:40    380s] z: 2, totalTracks: 1
[07/18 14:05:40    380s] z: 4, totalTracks: 1
[07/18 14:05:40    380s] z: 6, totalTracks: 1
[07/18 14:05:40    380s] z: 8, totalTracks: 1
[07/18 14:05:40    380s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:40    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.1M, EPOCH TIME: 1721291740.468963
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Skipping Bad Lib Cell Checking (CMU) !
[07/18 14:05:40    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2154.1M, EPOCH TIME: 1721291740.481716
[07/18 14:05:40    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2154.1M, EPOCH TIME: 1721291740.481761
[07/18 14:05:40    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2154.1M, EPOCH TIME: 1721291740.481777
[07/18 14:05:40    380s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2154.1MB).
[07/18 14:05:40    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2154.1M, EPOCH TIME: 1721291740.481812
[07/18 14:05:40    380s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 14:05:40    380s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] ### Creating RouteCongInterface, started
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] #optDebug: {0, 1.000}
[07/18 14:05:40    380s] ### Creating RouteCongInterface, finished
[07/18 14:05:40    380s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 14:05:40    380s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2154.1M
[07/18 14:05:40    380s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 14:05:40    380s] Total-nets :: 139, Stn-nets :: 0, ratio :: 0 %, Total-len 1601.38, Stn-len 0
[07/18 14:05:40    380s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2192.3M, EPOCH TIME: 1721291740.537169
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2154.3M, EPOCH TIME: 1721291740.538271
[07/18 14:05:40    380s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 14:05:40    380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.10
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] =============================================================================================
[07/18 14:05:40    380s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[07/18 14:05:40    380s] =============================================================================================
[07/18 14:05:40    380s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  20.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/18 14:05:40    380s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:20.7/0:26:38.1 (0.2), mem = 2154.3M
[07/18 14:05:40    380s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    380s] [ MISC                   ]          0:00:00.1  (  78.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:40    380s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/18 14:05:40    380s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/18 14:05:40    380s] End: GigaOpt high fanout net optimization
[07/18 14:05:40    380s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/18 14:05:40    380s] Deleting Lib Analyzer.
[07/18 14:05:40    380s] Begin: GigaOpt Global Optimization
[07/18 14:05:40    380s] *info: use new DP (enabled)
[07/18 14:05:40    380s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/18 14:05:40    380s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/18 14:05:40    380s] Info: 1 net with fixed/cover wires excluded.
[07/18 14:05:40    380s] Info: 1 clock net  excluded from IPO operation.
[07/18 14:05:40    380s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:20.7/0:26:38.1 (0.2), mem = 2170.3M
[07/18 14:05:40    380s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.11
[07/18 14:05:40    380s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 14:05:40    380s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=2170.3M
[07/18 14:05:40    380s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 14:05:40    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.3M, EPOCH TIME: 1721291740.546769
[07/18 14:05:40    380s] Processing tracks to init pin-track alignment.
[07/18 14:05:40    380s] z: 2, totalTracks: 1
[07/18 14:05:40    380s] z: 4, totalTracks: 1
[07/18 14:05:40    380s] z: 6, totalTracks: 1
[07/18 14:05:40    380s] z: 8, totalTracks: 1
[07/18 14:05:40    380s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:40    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.3M, EPOCH TIME: 1721291740.548264
[07/18 14:05:40    380s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s]  Skipping Bad Lib Cell Checking (CMU) !
[07/18 14:05:40    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2170.3M, EPOCH TIME: 1721291740.559966
[07/18 14:05:40    380s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2170.3M, EPOCH TIME: 1721291740.559997
[07/18 14:05:40    380s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2170.3M, EPOCH TIME: 1721291740.560012
[07/18 14:05:40    380s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2170.3MB).
[07/18 14:05:40    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2170.3M, EPOCH TIME: 1721291740.560044
[07/18 14:05:40    380s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 14:05:40    380s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=2170.3M
[07/18 14:05:40    380s] ### Creating RouteCongInterface, started
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] Creating Lib Analyzer ...
[07/18 14:05:40    380s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 14:05:40    380s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 14:05:40    380s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:40    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:21 mem=2170.3M
[07/18 14:05:40    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:21 mem=2170.3M
[07/18 14:05:40    380s] Creating Lib Analyzer, finished. 
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 14:05:40    380s] 
[07/18 14:05:40    380s] #optDebug: {0, 1.000}
[07/18 14:05:40    380s] ### Creating RouteCongInterface, finished
[07/18 14:05:40    380s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 14:05:40    380s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2170.3M
[07/18 14:05:40    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2170.3M
[07/18 14:05:40    381s] *info: 1 clock net excluded
[07/18 14:05:40    381s] *info: 4 no-driver nets excluded.
[07/18 14:05:40    381s] *info: 1 net with fixed/cover wires excluded.
[07/18 14:05:40    381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2237.5M, EPOCH TIME: 1721291740.930605
[07/18 14:05:40    381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2237.5M, EPOCH TIME: 1721291740.930673
[07/18 14:05:40    381s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/18 14:05:40    381s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[07/18 14:05:40    381s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
[07/18 14:05:40    381s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[07/18 14:05:40    381s] |   0.000|   0.000|   40.26%|   0:00:00.0| 2238.5M|        wc|       NA| NA                   |
[07/18 14:05:40    381s] +--------+--------+---------+------------+--------+----------+---------+----------------------+
[07/18 14:05:40    381s] 
[07/18 14:05:40    381s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2238.5M) ***
[07/18 14:05:40    381s] 
[07/18 14:05:40    381s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2238.5M) ***
[07/18 14:05:40    381s] Bottom Preferred Layer:
[07/18 14:05:40    381s] +---------------+------------+----------+
[07/18 14:05:40    381s] |     Layer     |    CLK     |   Rule   |
[07/18 14:05:40    381s] +---------------+------------+----------+
[07/18 14:05:40    381s] | Metal3 (z=3)  |          1 | default  |
[07/18 14:05:40    381s] +---------------+------------+----------+
[07/18 14:05:40    381s] Via Pillar Rule:
[07/18 14:05:40    381s]     None
[07/18 14:05:40    381s] Finished writing unified metrics of routing constraints.
[07/18 14:05:40    381s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/18 14:05:40    381s] Total-nets :: 139, Stn-nets :: 0, ratio :: 0 %, Total-len 1601.38, Stn-len 0
[07/18 14:05:40    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2219.4M, EPOCH TIME: 1721291740.971850
[07/18 14:05:40    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:40    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2179.4M, EPOCH TIME: 1721291740.973187
[07/18 14:05:40    381s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 14:05:40    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.11
[07/18 14:05:40    381s] 
[07/18 14:05:40    381s] =============================================================================================
[07/18 14:05:40    381s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[07/18 14:05:40    381s] =============================================================================================
[07/18 14:05:40    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:40    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    381s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    381s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  68.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 14:05:40    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    381s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.5
[07/18 14:05:40    381s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    381s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 14:05:40    381s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:40    381s] [ TransformInit          ]      1   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 14:05:40    381s] [ MISC                   ]          0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/18 14:05:40    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    381s]  GlobalOpt #1 TOTAL                 0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 14:05:40    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:40    381s] 
[07/18 14:05:40    381s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:21.1/0:26:38.6 (0.2), mem = 2179.4M
[07/18 14:05:40    381s] End: GigaOpt Global Optimization
[07/18 14:05:40    381s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/18 14:05:40    381s] *** Timing Is met
[07/18 14:05:40    381s] *** Check timing (0:00:00.0)
[07/18 14:05:40    381s] Deleting Lib Analyzer.
[07/18 14:05:40    381s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/18 14:05:40    381s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/18 14:05:40    381s] Info: 1 net with fixed/cover wires excluded.
[07/18 14:05:40    381s] Info: 1 clock net  excluded from IPO operation.
[07/18 14:05:40    381s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2179.4M
[07/18 14:05:40    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2179.4M
[07/18 14:05:40    381s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/18 14:05:40    381s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.4M, EPOCH TIME: 1721291740.979694
[07/18 14:05:40    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    381s] 
[07/18 14:05:40    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:40    381s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2179.4M, EPOCH TIME: 1721291740.991324
[07/18 14:05:40    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:40    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] **INFO: Flow update: Design timing is met.
[07/18 14:05:41    381s] **INFO: Flow update: Design timing is met.
[07/18 14:05:41    381s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/18 14:05:41    381s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/18 14:05:41    381s] Info: 1 net with fixed/cover wires excluded.
[07/18 14:05:41    381s] Info: 1 clock net  excluded from IPO operation.
[07/18 14:05:41    381s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2175.4M
[07/18 14:05:41    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2175.4M
[07/18 14:05:41    381s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 14:05:41    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=2232.7M
[07/18 14:05:41    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2232.7M, EPOCH TIME: 1721291741.020113
[07/18 14:05:41    381s] Processing tracks to init pin-track alignment.
[07/18 14:05:41    381s] z: 2, totalTracks: 1
[07/18 14:05:41    381s] z: 4, totalTracks: 1
[07/18 14:05:41    381s] z: 6, totalTracks: 1
[07/18 14:05:41    381s] z: 8, totalTracks: 1
[07/18 14:05:41    381s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:41    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2232.7M, EPOCH TIME: 1721291741.021601
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Skipping Bad Lib Cell Checking (CMU) !
[07/18 14:05:41    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2232.7M, EPOCH TIME: 1721291741.033437
[07/18 14:05:41    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2232.7M, EPOCH TIME: 1721291741.033474
[07/18 14:05:41    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2232.7M, EPOCH TIME: 1721291741.033488
[07/18 14:05:41    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2232.7MB).
[07/18 14:05:41    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2232.7M, EPOCH TIME: 1721291741.033517
[07/18 14:05:41    381s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 14:05:41    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=2232.7M
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Creating Lib Analyzer ...
[07/18 14:05:41    381s] Begin: Area Reclaim Optimization
[07/18 14:05:41    381s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:21.2/0:26:38.6 (0.2), mem = 2232.7M
[07/18 14:05:41    381s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/18 14:05:41    381s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/18 14:05:41    381s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:41    381s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:21 mem=2238.7M
[07/18 14:05:41    381s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:21 mem=2238.7M
[07/18 14:05:41    381s] Creating Lib Analyzer, finished. 
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.12
[07/18 14:05:41    381s] ### Creating RouteCongInterface, started
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] #optDebug: {0, 1.000}
[07/18 14:05:41    381s] ### Creating RouteCongInterface, finished
[07/18 14:05:41    381s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 14:05:41    381s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=2238.7M
[07/18 14:05:41    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=2238.7M
[07/18 14:05:41    381s] Usable buffer cells for single buffer setup transform:
[07/18 14:05:41    381s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[07/18 14:05:41    381s] Number of usable buffer cells above: 10
[07/18 14:05:41    381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2238.7M, EPOCH TIME: 1721291741.357698
[07/18 14:05:41    381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2238.7M, EPOCH TIME: 1721291741.357737
[07/18 14:05:41    381s] Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 40.26
[07/18 14:05:41    381s] +---------+---------+--------+--------+------------+--------+
[07/18 14:05:41    381s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/18 14:05:41    381s] +---------+---------+--------+--------+------------+--------+
[07/18 14:05:41    381s] |   40.26%|        -|   0.078|   0.000|   0:00:00.0| 2238.7M|
[07/18 14:05:41    381s] |   40.26%|        0|   0.078|   0.000|   0:00:00.0| 2239.7M|
[07/18 14:05:41    381s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/18 14:05:41    381s] |   40.26%|        0|   0.078|   0.000|   0:00:00.0| 2239.7M|
[07/18 14:05:41    381s] |   40.26%|        0|   0.078|   0.000|   0:00:00.0| 2239.7M|
[07/18 14:05:41    381s] |   40.26%|        0|   0.078|   0.000|   0:00:00.0| 2239.7M|
[07/18 14:05:41    381s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/18 14:05:41    381s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[07/18 14:05:41    381s] |   40.26%|        0|   0.078|   0.000|   0:00:00.0| 2239.7M|
[07/18 14:05:41    381s] +---------+---------+--------+--------+------------+--------+
[07/18 14:05:41    381s] Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 40.26
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/18 14:05:41    381s] --------------------------------------------------------------
[07/18 14:05:41    381s] |                                   | Total     | Sequential |
[07/18 14:05:41    381s] --------------------------------------------------------------
[07/18 14:05:41    381s] | Num insts resized                 |       0  |       0    |
[07/18 14:05:41    381s] | Num insts undone                  |       0  |       0    |
[07/18 14:05:41    381s] | Num insts Downsized               |       0  |       0    |
[07/18 14:05:41    381s] | Num insts Samesized               |       0  |       0    |
[07/18 14:05:41    381s] | Num insts Upsized                 |       0  |       0    |
[07/18 14:05:41    381s] | Num multiple commits+uncommits    |       0  |       -    |
[07/18 14:05:41    381s] --------------------------------------------------------------
[07/18 14:05:41    381s] Bottom Preferred Layer:
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] |     Layer     |    CLK     |   Rule   |
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] | Metal3 (z=3)  |          1 | default  |
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] Via Pillar Rule:
[07/18 14:05:41    381s]     None
[07/18 14:05:41    381s] Finished writing unified metrics of routing constraints.
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/18 14:05:41    381s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[07/18 14:05:41    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.7M, EPOCH TIME: 1721291741.367560
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2239.7M, EPOCH TIME: 1721291741.368731
[07/18 14:05:41    381s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2239.7M, EPOCH TIME: 1721291741.369280
[07/18 14:05:41    381s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2239.7M, EPOCH TIME: 1721291741.369318
[07/18 14:05:41    381s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2239.7M, EPOCH TIME: 1721291741.370823
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:2239.7M, EPOCH TIME: 1721291741.383200
[07/18 14:05:41    381s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2239.7M, EPOCH TIME: 1721291741.383229
[07/18 14:05:41    381s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721291741.383243
[07/18 14:05:41    381s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2239.7M, EPOCH TIME: 1721291741.383264
[07/18 14:05:41    381s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721291741.383293
[07/18 14:05:41    381s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2239.7M, EPOCH TIME: 1721291741.383314
[07/18 14:05:41    381s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2239.7M, EPOCH TIME: 1721291741.383324
[07/18 14:05:41    381s] TDRefine: refinePlace mode is spiral
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.8
[07/18 14:05:41    381s] OPERPROF: Starting RefinePlace at level 1, MEM:2239.7M, EPOCH TIME: 1721291741.383344
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] *** Starting place_detail (0:06:22 mem=2239.7M) ***
[07/18 14:05:41    381s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:41    381s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2239.7M, EPOCH TIME: 1721291741.384590
[07/18 14:05:41    381s] Starting refinePlace ...
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] One DDP V2 for no tweak run.
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 14:05:41    381s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 14:05:41    381s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:41    381s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:41    381s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2239.7MB) @(0:06:22 - 0:06:22).
[07/18 14:05:41    381s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/18 14:05:41    381s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2239.7MB
[07/18 14:05:41    381s] Statistics of distance of Instance movement in refine placement:
[07/18 14:05:41    381s]   maximum (X+Y) =         0.00 um
[07/18 14:05:41    381s]   mean    (X+Y) =         0.00 um
[07/18 14:05:41    381s] Total instances moved : 0
[07/18 14:05:41    381s] Summary Report:
[07/18 14:05:41    381s] Instances move: 0 (out of 130 movable)
[07/18 14:05:41    381s] Instances flipped: 0
[07/18 14:05:41    381s] Mean displacement: 0.00 um
[07/18 14:05:41    381s] Max displacement: 0.00 um 
[07/18 14:05:41    381s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.003, REAL:0.003, MEM:2239.7M, EPOCH TIME: 1721291741.387764
[07/18 14:05:41    381s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:41    381s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2239.7MB
[07/18 14:05:41    381s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2239.7MB) @(0:06:22 - 0:06:22).
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.8
[07/18 14:05:41    381s] *** Finished place_detail (0:06:22 mem=2239.7M) ***
[07/18 14:05:41    381s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:2239.7M, EPOCH TIME: 1721291741.387863
[07/18 14:05:41    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.7M, EPOCH TIME: 1721291741.388123
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2239.7M, EPOCH TIME: 1721291741.389189
[07/18 14:05:41    381s] *** maximum move = 0.00 um ***
[07/18 14:05:41    381s] *** Finished re-routing un-routed nets (2239.7M) ***
[07/18 14:05:41    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2239.7M, EPOCH TIME: 1721291741.389866
[07/18 14:05:41    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2239.7M, EPOCH TIME: 1721291741.391265
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2239.7M, EPOCH TIME: 1721291741.403680
[07/18 14:05:41    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2239.7M, EPOCH TIME: 1721291741.403717
[07/18 14:05:41    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721291741.403731
[07/18 14:05:41    381s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2239.7M, EPOCH TIME: 1721291741.403749
[07/18 14:05:41    381s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2239.7M, EPOCH TIME: 1721291741.403781
[07/18 14:05:41    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2239.7M, EPOCH TIME: 1721291741.403800
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2239.7M) ***
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.12
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] =============================================================================================
[07/18 14:05:41    381s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[07/18 14:05:41    381s] =============================================================================================
[07/18 14:05:41    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  75.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 14:05:41    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:06:21.5/0:26:39.0 (0.2), mem = 2239.7M
[07/18 14:05:41    381s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ OptGetWeight           ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ OptEval                ]     30   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ OptCommit              ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ RefinePlace            ]      1   0:00:00.0  (  10.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 14:05:41    381s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ MISC                   ]          0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s]  AreaOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2220.6M, EPOCH TIME: 1721291741.405086
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2182.6M, EPOCH TIME: 1721291741.406145
[07/18 14:05:41    381s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 14:05:41    381s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2182.62M, totSessionCpu=0:06:22).
[07/18 14:05:41    381s] postCtsLateCongRepair #1 0
[07/18 14:05:41    381s] postCtsLateCongRepair #1 0
[07/18 14:05:41    381s] postCtsLateCongRepair #1 0
[07/18 14:05:41    381s] postCtsLateCongRepair #1 0
[07/18 14:05:41    381s] Starting local wire reclaim
[07/18 14:05:41    381s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2182.6M, EPOCH TIME: 1721291741.420684
[07/18 14:05:41    381s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2182.6M, EPOCH TIME: 1721291741.420739
[07/18 14:05:41    381s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2182.6M, EPOCH TIME: 1721291741.420759
[07/18 14:05:41    381s] Processing tracks to init pin-track alignment.
[07/18 14:05:41    381s] z: 2, totalTracks: 1
[07/18 14:05:41    381s] z: 4, totalTracks: 1
[07/18 14:05:41    381s] z: 6, totalTracks: 1
[07/18 14:05:41    381s] z: 8, totalTracks: 1
[07/18 14:05:41    381s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:41    381s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2182.6M, EPOCH TIME: 1721291741.422176
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Skipping Bad Lib Cell Checking (CMU) !
[07/18 14:05:41    381s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.011, REAL:0.011, MEM:2182.6M, EPOCH TIME: 1721291741.433633
[07/18 14:05:41    381s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2182.6M, EPOCH TIME: 1721291741.433668
[07/18 14:05:41    381s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1721291741.433682
[07/18 14:05:41    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2182.6MB).
[07/18 14:05:41    381s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:2182.6M, EPOCH TIME: 1721291741.433712
[07/18 14:05:41    381s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.013, MEM:2182.6M, EPOCH TIME: 1721291741.433722
[07/18 14:05:41    381s] TDRefine: refinePlace mode is spiral
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.21352.9
[07/18 14:05:41    381s] OPERPROF:   Starting RefinePlace at level 2, MEM:2182.6M, EPOCH TIME: 1721291741.433739
[07/18 14:05:41    381s] Total net bbox length = 1.234e+03 (6.166e+02 6.175e+02) (ext = 3.745e+02)
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] *** Starting place_detail (0:06:22 mem=2182.6M) ***
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2182.6M, EPOCH TIME: 1721291741.434953
[07/18 14:05:41    381s] Starting refinePlace ...
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] One DDP V2 for no tweak run.
[07/18 14:05:41    381s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2182.6M, EPOCH TIME: 1721291741.435373
[07/18 14:05:41    381s] OPERPROF:         Starting spMPad at level 5, MEM:2182.6M, EPOCH TIME: 1721291741.436553
[07/18 14:05:41    381s] OPERPROF:           Starting spContextMPad at level 6, MEM:2182.6M, EPOCH TIME: 1721291741.436573
[07/18 14:05:41    381s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1721291741.436582
[07/18 14:05:41    381s] MP Top (130): mp=1.050. U=0.403.
[07/18 14:05:41    381s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1721291741.436629
[07/18 14:05:41    381s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2182.6M, EPOCH TIME: 1721291741.436649
[07/18 14:05:41    381s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2182.6M, EPOCH TIME: 1721291741.436657
[07/18 14:05:41    381s] OPERPROF:             Starting InitSKP at level 7, MEM:2182.6M, EPOCH TIME: 1721291741.436746
[07/18 14:05:41    381s] no activity file in design. spp won't run.
[07/18 14:05:41    381s] no activity file in design. spp won't run.
[07/18 14:05:41    381s] OPERPROF:             Finished InitSKP at level 7, CPU:0.003, REAL:0.003, MEM:2182.6M, EPOCH TIME: 1721291741.439933
[07/18 14:05:41    381s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/18 14:05:41    381s] Timing cost in AAE based: 11.9696922391231055
[07/18 14:05:41    381s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.004, REAL:0.004, MEM:2182.6M, EPOCH TIME: 1721291741.440335
[07/18 14:05:41    381s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.004, REAL:0.004, MEM:2182.6M, EPOCH TIME: 1721291741.440366
[07/18 14:05:41    381s] SKP cleared!
[07/18 14:05:41    381s] AAE Timing clean up.
[07/18 14:05:41    381s] Tweakage: fix icg 1, fix clk 0.
[07/18 14:05:41    381s] Tweakage: density cost 1, scale 0.4.
[07/18 14:05:41    381s] Tweakage: activity cost 0, scale 1.0.
[07/18 14:05:41    381s] Tweakage: timing cost on, scale 1.0.
[07/18 14:05:41    381s] OPERPROF:         Starting CoreOperation at level 5, MEM:2182.6M, EPOCH TIME: 1721291741.440411
[07/18 14:05:41    381s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2182.6M, EPOCH TIME: 1721291741.440459
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 4 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 1 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 1 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage swap 0 pairs.
[07/18 14:05:41    381s] Tweakage move 0 insts.
[07/18 14:05:41    381s] Tweakage move 0 insts.
[07/18 14:05:41    381s] Tweakage move 0 insts.
[07/18 14:05:41    381s] Tweakage move 16 insts.
[07/18 14:05:41    381s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.011, REAL:0.011, MEM:2182.6M, EPOCH TIME: 1721291741.451619
[07/18 14:05:41    381s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.011, REAL:0.011, MEM:2182.6M, EPOCH TIME: 1721291741.451674
[07/18 14:05:41    381s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.015, REAL:0.016, MEM:2182.6M, EPOCH TIME: 1721291741.451697
[07/18 14:05:41    381s] Move report: Congestion aware Tweak moves 25 insts, mean move: 1.13 um, max move: 2.71 um 
[07/18 14:05:41    381s] 	Max move on inst (g996__6161): (6.40, 14.06) --> (7.40, 12.35)
[07/18 14:05:41    381s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2182.6mb) @(0:06:22 - 0:06:22).
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/18 14:05:41    381s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/18 14:05:41    381s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:41    381s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/18 14:05:41    381s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2182.6MB) @(0:06:22 - 0:06:22).
[07/18 14:05:41    381s] Move report: Detail placement moves 25 insts, mean move: 1.13 um, max move: 2.71 um 
[07/18 14:05:41    381s] 	Max move on inst (g996__6161): (6.40, 14.06) --> (7.40, 12.35)
[07/18 14:05:41    381s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2182.6MB
[07/18 14:05:41    381s] Statistics of distance of Instance movement in refine placement:
[07/18 14:05:41    381s]   maximum (X+Y) =         2.71 um
[07/18 14:05:41    381s]   inst (g996__6161) with max move: (6.4, 14.06) -> (7.4, 12.35)
[07/18 14:05:41    381s]   mean    (X+Y) =         1.13 um
[07/18 14:05:41    381s] Summary Report:
[07/18 14:05:41    381s] Instances move: 25 (out of 130 movable)
[07/18 14:05:41    381s] Instances flipped: 0
[07/18 14:05:41    381s] Mean displacement: 1.13 um
[07/18 14:05:41    381s] Total instances moved : 25
[07/18 14:05:41    381s] Max displacement: 2.71 um (Instance: g996__6161) (6.4, 14.06) -> (7.4, 12.35)
[07/18 14:05:41    381s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[07/18 14:05:41    381s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.019, REAL:0.019, MEM:2182.6M, EPOCH TIME: 1721291741.454399
[07/18 14:05:41    381s] Total net bbox length = 1.227e+03 (6.123e+02 6.144e+02) (ext = 3.760e+02)
[07/18 14:05:41    381s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2182.6MB
[07/18 14:05:41    381s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2182.6MB) @(0:06:22 - 0:06:22).
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.21352.9
[07/18 14:05:41    381s] *** Finished place_detail (0:06:22 mem=2182.6M) ***
[07/18 14:05:41    381s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.021, MEM:2182.6M, EPOCH TIME: 1721291741.454499
[07/18 14:05:41    381s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2182.6M, EPOCH TIME: 1721291741.454511
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2182.6M, EPOCH TIME: 1721291741.455545
[07/18 14:05:41    381s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.034, REAL:0.035, MEM:2182.6M, EPOCH TIME: 1721291741.455568
[07/18 14:05:41    381s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:41    381s] #################################################################################
[07/18 14:05:41    381s] # Design Stage: PreRoute
[07/18 14:05:41    381s] # Design Name: voting_machine
[07/18 14:05:41    381s] # Design Mode: 90nm
[07/18 14:05:41    381s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:41    381s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:41    381s] # Signoff Settings: SI Off 
[07/18 14:05:41    381s] #################################################################################
[07/18 14:05:41    381s] Calculate delays in BcWc mode...
[07/18 14:05:41    381s] Topological Sorting (REAL = 0:00:00.0, MEM = 2171.1M, InitMEM = 2171.1M)
[07/18 14:05:41    381s] Start delay calculation (fullDC) (1 T). (MEM=2171.11)
[07/18 14:05:41    381s] End AAE Lib Interpolated Model. (MEM=2182.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:41    381s] Total number of fetched objects 139
[07/18 14:05:41    381s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:41    381s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:41    381s] End delay calculation. (MEM=2199.05 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:41    381s] End delay calculation (fullDC). (MEM=2199.05 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:41    381s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2199.1M) ***
[07/18 14:05:41    381s] eGR doReRoute: optGuide
[07/18 14:05:41    381s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2199.1M, EPOCH TIME: 1721291741.605142
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] All LLGs are deleted
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2199.1M, EPOCH TIME: 1721291741.605195
[07/18 14:05:41    381s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2199.1M, EPOCH TIME: 1721291741.605215
[07/18 14:05:41    381s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2155.1M, EPOCH TIME: 1721291741.605359
[07/18 14:05:41    381s] {MMLU 0 1 139}
[07/18 14:05:41    381s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=2155.1M
[07/18 14:05:41    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=2155.1M
[07/18 14:05:41    381s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2155.05 MB )
[07/18 14:05:41    381s] (I)      ==================== Layers =====================
[07/18 14:05:41    381s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:41    381s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/18 14:05:41    381s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:41    381s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/18 14:05:41    381s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/18 14:05:41    381s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:41    381s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/18 14:05:41    381s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/18 14:05:41    381s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/18 14:05:41    381s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/18 14:05:41    381s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/18 14:05:41    381s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/18 14:05:41    381s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/18 14:05:41    381s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/18 14:05:41    381s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/18 14:05:41    381s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/18 14:05:41    381s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/18 14:05:41    381s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/18 14:05:41    381s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/18 14:05:41    381s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/18 14:05:41    381s] (I)      +-----+----+---------+---------+--------+-------+
[07/18 14:05:41    381s] (I)      Started Import and model ( Curr Mem: 2155.05 MB )
[07/18 14:05:41    381s] (I)      Default pattern map key = voting_machine_default.
[07/18 14:05:41    381s] (I)      == Non-default Options ==
[07/18 14:05:41    381s] (I)      Maximum routing layer                              : 11
[07/18 14:05:41    381s] (I)      Number of threads                                  : 1
[07/18 14:05:41    381s] (I)      Method to set GCell size                           : row
[07/18 14:05:41    381s] (I)      Counted 1327 PG shapes. We will not process PG shapes layer by layer.
[07/18 14:05:41    381s] (I)      Use row-based GCell size
[07/18 14:05:41    381s] (I)      Use row-based GCell align
[07/18 14:05:41    381s] (I)      layer 0 area = 80000
[07/18 14:05:41    381s] (I)      layer 1 area = 80000
[07/18 14:05:41    381s] (I)      layer 2 area = 80000
[07/18 14:05:41    381s] (I)      layer 3 area = 80000
[07/18 14:05:41    381s] (I)      layer 4 area = 80000
[07/18 14:05:41    381s] (I)      layer 5 area = 80000
[07/18 14:05:41    381s] (I)      layer 6 area = 80000
[07/18 14:05:41    381s] (I)      layer 7 area = 80000
[07/18 14:05:41    381s] (I)      layer 8 area = 80000
[07/18 14:05:41    381s] (I)      layer 9 area = 400000
[07/18 14:05:41    381s] (I)      layer 10 area = 400000
[07/18 14:05:41    381s] (I)      GCell unit size   : 3420
[07/18 14:05:41    381s] (I)      GCell multiplier  : 1
[07/18 14:05:41    381s] (I)      GCell row height  : 3420
[07/18 14:05:41    381s] (I)      Actual row height : 3420
[07/18 14:05:41    381s] (I)      GCell align ref   : 11200 11020
[07/18 14:05:41    381s] [NR-eGR] Track table information for default rule: 
[07/18 14:05:41    381s] [NR-eGR] Metal1 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal2 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal3 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal4 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal5 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal6 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal7 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal8 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal9 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal10 has single uniform track structure
[07/18 14:05:41    381s] [NR-eGR] Metal11 has single uniform track structure
[07/18 14:05:41    381s] (I)      ================== Default via ===================
[07/18 14:05:41    381s] (I)      +----+------------------+------------------------+
[07/18 14:05:41    381s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[07/18 14:05:41    381s] (I)      +----+------------------+------------------------+
[07/18 14:05:41    381s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[07/18 14:05:41    381s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[07/18 14:05:41    381s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[07/18 14:05:41    381s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[07/18 14:05:41    381s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[07/18 14:05:41    381s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[07/18 14:05:41    381s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[07/18 14:05:41    381s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[07/18 14:05:41    381s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[07/18 14:05:41    381s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[07/18 14:05:41    381s] (I)      +----+------------------+------------------------+
[07/18 14:05:41    381s] [NR-eGR] Read 2396 PG shapes
[07/18 14:05:41    381s] [NR-eGR] Read 0 clock shapes
[07/18 14:05:41    381s] [NR-eGR] Read 0 other shapes
[07/18 14:05:41    381s] [NR-eGR] #Routing Blockages  : 0
[07/18 14:05:41    381s] [NR-eGR] #Instance Blockages : 0
[07/18 14:05:41    381s] [NR-eGR] #PG Blockages       : 2396
[07/18 14:05:41    381s] [NR-eGR] #Halo Blockages     : 0
[07/18 14:05:41    381s] [NR-eGR] #Boundary Blockages : 0
[07/18 14:05:41    381s] [NR-eGR] #Clock Blockages    : 0
[07/18 14:05:41    381s] [NR-eGR] #Other Blockages    : 0
[07/18 14:05:41    381s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/18 14:05:41    381s] (I)      early_global_route_priority property id does not exist.
[07/18 14:05:41    381s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 75
[07/18 14:05:41    381s] [NR-eGR] Read 139 nets ( ignored 1 )
[07/18 14:05:41    381s] (I)      Read Num Blocks=2396  Num Prerouted Wires=75  Num CS=0
[07/18 14:05:41    381s] (I)      Layer 1 (V) : #blockages 272 : #preroutes 32
[07/18 14:05:41    381s] (I)      Layer 2 (H) : #blockages 272 : #preroutes 38
[07/18 14:05:41    381s] (I)      Layer 3 (V) : #blockages 272 : #preroutes 5
[07/18 14:05:41    381s] (I)      Layer 4 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:41    381s] (I)      Layer 5 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:41    381s] (I)      Layer 6 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:41    381s] (I)      Layer 7 (V) : #blockages 272 : #preroutes 0
[07/18 14:05:41    381s] (I)      Layer 8 (H) : #blockages 272 : #preroutes 0
[07/18 14:05:41    381s] (I)      Layer 9 (V) : #blockages 184 : #preroutes 0
[07/18 14:05:41    381s] (I)      Layer 10 (H) : #blockages 36 : #preroutes 0
[07/18 14:05:41    381s] (I)      Number of ignored nets                =      1
[07/18 14:05:41    381s] (I)      Number of connected nets              =      0
[07/18 14:05:41    381s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/18 14:05:41    381s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/18 14:05:41    381s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/18 14:05:41    381s] (I)      Ndr track 0 does not exist
[07/18 14:05:41    381s] (I)      ---------------------Grid Graph Info--------------------
[07/18 14:05:41    381s] (I)      Routing area        : (0, 0) - (84000, 76760)
[07/18 14:05:41    381s] (I)      Core area           : (11200, 11020) - (72800, 65740)
[07/18 14:05:41    381s] (I)      Site width          :   400  (dbu)
[07/18 14:05:41    381s] (I)      Row height          :  3420  (dbu)
[07/18 14:05:41    381s] (I)      GCell row height    :  3420  (dbu)
[07/18 14:05:41    381s] (I)      GCell width         :  3420  (dbu)
[07/18 14:05:41    381s] (I)      GCell height        :  3420  (dbu)
[07/18 14:05:41    381s] (I)      Grid                :    25    23    11
[07/18 14:05:41    381s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/18 14:05:41    381s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/18 14:05:41    381s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/18 14:05:41    381s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/18 14:05:41    381s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/18 14:05:41    381s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/18 14:05:41    381s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/18 14:05:41    381s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/18 14:05:41    381s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/18 14:05:41    381s] (I)      Total num of tracks :   202   210   202   210   202   210   202   210   202    83    80
[07/18 14:05:41    381s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/18 14:05:41    381s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/18 14:05:41    381s] (I)      --------------------------------------------------------
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] [NR-eGR] ============ Routing rule table ============
[07/18 14:05:41    381s] [NR-eGR] Rule id: 0  Nets: 138
[07/18 14:05:41    381s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/18 14:05:41    381s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/18 14:05:41    381s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/18 14:05:41    381s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:41    381s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/18 14:05:41    381s] [NR-eGR] ========================================
[07/18 14:05:41    381s] [NR-eGR] 
[07/18 14:05:41    381s] (I)      =============== Blocked Tracks ===============
[07/18 14:05:41    381s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:41    381s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/18 14:05:41    381s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:41    381s] (I)      |     1 |       0 |        0 |         0.00% |
[07/18 14:05:41    381s] (I)      |     2 |    4830 |      920 |        19.05% |
[07/18 14:05:41    381s] (I)      |     3 |    5050 |      356 |         7.05% |
[07/18 14:05:41    381s] (I)      |     4 |    4830 |      920 |        19.05% |
[07/18 14:05:41    381s] (I)      |     5 |    5050 |      356 |         7.05% |
[07/18 14:05:41    381s] (I)      |     6 |    4830 |      920 |        19.05% |
[07/18 14:05:41    381s] (I)      |     7 |    5050 |      356 |         7.05% |
[07/18 14:05:41    381s] (I)      |     8 |    4830 |      920 |        19.05% |
[07/18 14:05:41    381s] (I)      |     9 |    5050 |      460 |         9.11% |
[07/18 14:05:41    381s] (I)      |    10 |    1909 |      540 |        28.29% |
[07/18 14:05:41    381s] (I)      |    11 |    2000 |      212 |        10.60% |
[07/18 14:05:41    381s] (I)      +-------+---------+----------+---------------+
[07/18 14:05:41    381s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 2155.05 MB )
[07/18 14:05:41    381s] (I)      Reset routing kernel
[07/18 14:05:41    381s] (I)      Started Global Routing ( Curr Mem: 2155.05 MB )
[07/18 14:05:41    381s] (I)      totalPins=475  totalGlobalPin=433 (91.16%)
[07/18 14:05:41    381s] (I)      total 2D Cap : 40607 = (21082 H, 19525 V)
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] (I)      ============  Phase 1a Route ============
[07/18 14:05:41    381s] [NR-eGR] Layer group 1: route 138 net(s) in layer range [2, 11]
[07/18 14:05:41    381s] (I)      Usage: 767 = (407 H, 360 V) = (1.93% H, 1.84% V) = (6.960e+02um H, 6.156e+02um V)
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] (I)      ============  Phase 1b Route ============
[07/18 14:05:41    381s] (I)      Usage: 767 = (407 H, 360 V) = (1.93% H, 1.84% V) = (6.960e+02um H, 6.156e+02um V)
[07/18 14:05:41    381s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.311570e+03um
[07/18 14:05:41    381s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/18 14:05:41    381s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] (I)      ============  Phase 1c Route ============
[07/18 14:05:41    381s] (I)      Usage: 767 = (407 H, 360 V) = (1.93% H, 1.84% V) = (6.960e+02um H, 6.156e+02um V)
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] (I)      ============  Phase 1d Route ============
[07/18 14:05:41    381s] (I)      Usage: 767 = (407 H, 360 V) = (1.93% H, 1.84% V) = (6.960e+02um H, 6.156e+02um V)
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] (I)      ============  Phase 1e Route ============
[07/18 14:05:41    381s] (I)      Usage: 767 = (407 H, 360 V) = (1.93% H, 1.84% V) = (6.960e+02um H, 6.156e+02um V)
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] (I)      ============  Phase 1l Route ============
[07/18 14:05:41    381s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.311570e+03um
[07/18 14:05:41    381s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/18 14:05:41    381s] (I)      Layer  2:       4370       520         0           0        4702    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  3:       4669       522         0           0        4968    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  4:       4370       100         0           0        4702    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  5:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  6:       4370         5         0           0        4702    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  7:       4669         0         0           0        4968    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  8:       4370         0         0           0        4702    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer  9:       4633         0         0           0        4968    ( 0.00%) 
[07/18 14:05:41    381s] (I)      Layer 10:       1297         0         0         185        1696    ( 9.82%) 
[07/18 14:05:41    381s] (I)      Layer 11:       1712         0         0         230        1757    (11.59%) 
[07/18 14:05:41    381s] (I)      Total:         39129      1147         0         414       42132    ( 0.97%) 
[07/18 14:05:41    381s] (I)      
[07/18 14:05:41    381s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/18 14:05:41    381s] [NR-eGR]                        OverCon            
[07/18 14:05:41    381s] [NR-eGR]                         #Gcell     %Gcell
[07/18 14:05:41    381s] [NR-eGR]        Layer             (1-0)    OverCon
[07/18 14:05:41    381s] [NR-eGR] ----------------------------------------------
[07/18 14:05:41    381s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR] ----------------------------------------------
[07/18 14:05:41    381s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/18 14:05:41    381s] [NR-eGR] 
[07/18 14:05:41    381s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 2163.05 MB )
[07/18 14:05:41    381s] (I)      total 2D Cap : 41001 = (21248 H, 19753 V)
[07/18 14:05:41    381s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/18 14:05:41    381s] (I)      ============= Track Assignment ============
[07/18 14:05:41    381s] (I)      Started Track Assignment (1T) ( Curr Mem: 2163.05 MB )
[07/18 14:05:41    381s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/18 14:05:41    381s] (I)      Run Multi-thread track assignment
[07/18 14:05:41    381s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2163.05 MB )
[07/18 14:05:41    381s] (I)      Started Export ( Curr Mem: 2163.05 MB )
[07/18 14:05:41    381s] [NR-eGR]                  Length (um)  Vias 
[07/18 14:05:41    381s] [NR-eGR] -----------------------------------
[07/18 14:05:41    381s] [NR-eGR]  Metal1   (1H)             0   467 
[07/18 14:05:41    381s] [NR-eGR]  Metal2   (2V)           673   676 
[07/18 14:05:41    381s] [NR-eGR]  Metal3   (3H)           817    46 
[07/18 14:05:41    381s] [NR-eGR]  Metal4   (4V)            81     2 
[07/18 14:05:41    381s] [NR-eGR]  Metal5   (5H)             0     2 
[07/18 14:05:41    381s] [NR-eGR]  Metal6   (6V)             9     0 
[07/18 14:05:41    381s] [NR-eGR]  Metal7   (7H)             0     0 
[07/18 14:05:41    381s] [NR-eGR]  Metal8   (8V)             0     0 
[07/18 14:05:41    381s] [NR-eGR]  Metal9   (9H)             0     0 
[07/18 14:05:41    381s] [NR-eGR]  Metal10  (10V)            0     0 
[07/18 14:05:41    381s] [NR-eGR]  Metal11  (11H)            0     0 
[07/18 14:05:41    381s] [NR-eGR] -----------------------------------
[07/18 14:05:41    381s] [NR-eGR]           Total         1580  1193 
[07/18 14:05:41    381s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:41    381s] [NR-eGR] Total half perimeter of net bounding box: 1227um
[07/18 14:05:41    381s] [NR-eGR] Total length: 1580um, number of vias: 1193
[07/18 14:05:41    381s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:41    381s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/18 14:05:41    381s] [NR-eGR] --------------------------------------------------------------------------
[07/18 14:05:41    381s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2153.54 MB )
[07/18 14:05:41    381s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.09 sec, Curr Mem: 2149.54 MB )
[07/18 14:05:41    381s] (I)      ===================================== Runtime Summary ======================================
[07/18 14:05:41    381s] (I)       Step                                         %       Start      Finish      Real       CPU 
[07/18 14:05:41    381s] (I)      --------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] (I)       Early Global Route kernel              100.00%  552.02 sec  552.11 sec  0.09 sec  0.03 sec 
[07/18 14:05:41    381s] (I)       +-Import and model                      31.89%  552.02 sec  552.05 sec  0.03 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Create place DB                      0.26%  552.02 sec  552.02 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Import place data                  0.24%  552.02 sec  552.02 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read instances and placement     0.08%  552.02 sec  552.02 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read nets                        0.11%  552.02 sec  552.02 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Create route DB                     26.11%  552.02 sec  552.04 sec  0.02 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Import route data (1T)            25.98%  552.02 sec  552.04 sec  0.02 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.66%  552.03 sec  552.04 sec  0.01 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read routing blockages         0.00%  552.03 sec  552.03 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read instance blockages        0.03%  552.03 sec  552.03 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read PG blockages              1.25%  552.03 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read clock blockages           0.93%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read other blockages           0.92%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read halo blockages            0.00%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Read boundary cut boxes        0.00%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read blackboxes                  0.01%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read prerouted                   0.05%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read unlegalized nets            0.01%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Read nets                        0.03%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Set up via pillars               0.00%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Initialize 3D grid graph         0.01%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Model blockage capacity          0.30%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | | +-Initialize 3D capacity         0.26%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Read aux data                        0.00%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Others data preparation              0.01%  552.04 sec  552.04 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Create route kernel                  5.37%  552.04 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       +-Global Routing                        43.81%  552.05 sec  552.09 sec  0.04 sec  0.01 sec 
[07/18 14:05:41    381s] (I)       | +-Initialization                       0.03%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Net group 1                          4.76%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Generate topology                  0.10%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Phase 1a                           0.37%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Pattern routing (1T)             0.29%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Add via demand to 2D             0.02%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Phase 1b                           0.02%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Phase 1c                           0.01%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Phase 1d                           0.01%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Phase 1e                           0.03%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Route legalization               0.00%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Phase 1l                           3.99%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | | +-Layer assignment (1T)            3.93%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Clean cong LA                        0.00%  552.05 sec  552.05 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       +-Export 3D cong map                     0.36%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Export 2D cong map                   0.06%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       +-Extract Global 3D Wires                0.06%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       +-Track Assignment (1T)                  3.73%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Initialization                       0.05%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Track Assignment Kernel              3.38%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Free Memory                          0.00%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       +-Export                                16.35%  552.09 sec  552.11 sec  0.01 sec  0.01 sec 
[07/18 14:05:41    381s] (I)       | +-Export DB wires                      1.15%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Export all nets                    0.76%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | | +-Set wire vias                      0.18%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Report wirelength                    0.79%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Update net boxes                     0.33%  552.09 sec  552.09 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)       | +-Update timing                       13.78%  552.10 sec  552.11 sec  0.01 sec  0.01 sec 
[07/18 14:05:41    381s] (I)       +-Postprocess design                     0.95%  552.11 sec  552.11 sec  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)      ===================== Summary by functions =====================
[07/18 14:05:41    381s] (I)       Lv  Step                                 %      Real       CPU 
[07/18 14:05:41    381s] (I)      ----------------------------------------------------------------
[07/18 14:05:41    381s] (I)        0  Early Global Route kernel      100.00%  0.09 sec  0.03 sec 
[07/18 14:05:41    381s] (I)        1  Global Routing                  43.81%  0.04 sec  0.01 sec 
[07/18 14:05:41    381s] (I)        1  Import and model                31.89%  0.03 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        1  Export                          16.35%  0.01 sec  0.01 sec 
[07/18 14:05:41    381s] (I)        1  Track Assignment (1T)            3.73%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        1  Postprocess design               0.95%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        1  Export 3D cong map               0.36%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Create route DB                 26.11%  0.02 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Update timing                   13.78%  0.01 sec  0.01 sec 
[07/18 14:05:41    381s] (I)        2  Create route kernel              5.37%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Net group 1                      4.76%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Track Assignment Kernel          3.38%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Export DB wires                  1.15%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Report wirelength                0.79%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Update net boxes                 0.33%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Create place DB                  0.26%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Initialization                   0.08%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Import route data (1T)          25.98%  0.02 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Phase 1l                         3.99%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Export all nets                  0.76%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Phase 1a                         0.37%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Import place data                0.24%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Set wire vias                    0.18%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Generate topology                0.10%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Read blockages ( Layer 2-11 )   10.66%  0.01 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Layer assignment (1T)            3.93%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Model blockage capacity          0.30%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Pattern routing (1T)             0.29%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Read nets                        0.14%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Read instances and placement     0.08%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Read prerouted                   0.05%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Initialize 3D grid graph         0.01%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read PG blockages                1.25%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read clock blockages             0.93%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read other blockages             0.92%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Initialize 3D capacity           0.26%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read instance blockages          0.03%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/18 14:05:41    381s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 14:05:41    381s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:05:41    381s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:05:41    381s] pre_route RC Extraction called for design voting_machine.
[07/18 14:05:41    381s] RC Extraction called in multi-corner(1) mode.
[07/18 14:05:41    381s] RCMode: PreRoute
[07/18 14:05:41    381s]       RC Corner Indexes            0   
[07/18 14:05:41    381s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:05:41    381s] Resistance Scaling Factor    : 1.00000 
[07/18 14:05:41    381s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:05:41    381s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:05:41    381s] Shrink Factor                : 0.90000
[07/18 14:05:41    381s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 14:05:41    381s] Using capacitance table file ...
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Trim Metal Layers:
[07/18 14:05:41    381s] LayerId::1 widthSet size::4
[07/18 14:05:41    381s] LayerId::2 widthSet size::4
[07/18 14:05:41    381s] LayerId::3 widthSet size::4
[07/18 14:05:41    381s] LayerId::4 widthSet size::4
[07/18 14:05:41    381s] LayerId::5 widthSet size::4
[07/18 14:05:41    381s] LayerId::6 widthSet size::4
[07/18 14:05:41    381s] LayerId::7 widthSet size::5
[07/18 14:05:41    381s] LayerId::8 widthSet size::5
[07/18 14:05:41    381s] LayerId::9 widthSet size::5
[07/18 14:05:41    381s] LayerId::10 widthSet size::4
[07/18 14:05:41    381s] LayerId::11 widthSet size::3
[07/18 14:05:41    381s] eee: pegSigSF::1.070000
[07/18 14:05:41    381s] Updating RC grid for preRoute extraction ...
[07/18 14:05:41    381s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:41    381s] Initializing multi-corner resistance tables ...
[07/18 14:05:41    381s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:41    381s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:41    381s] eee: l::2 avDens::0.062564 usedTrk::42.793508 availTrk::684.000000 sigTrk::42.793508
[07/18 14:05:41    381s] eee: l::3 avDens::0.068724 usedTrk::49.481081 availTrk::720.000000 sigTrk::49.481081
[07/18 14:05:41    381s] eee: l::4 avDens::0.008890 usedTrk::5.320936 availTrk::598.500000 sigTrk::5.320936
[07/18 14:05:41    381s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 14:05:41    381s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 14:05:41    381s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:41    381s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:41    381s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:41    381s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:41    381s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:41    381s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:41    381s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.028652 aWlH=0.000000 lMod=0 pMax=0.805100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:41    381s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2149.539M)
[07/18 14:05:41    381s] Compute RC Scale Done ...
[07/18 14:05:41    381s] OPERPROF: Starting HotSpotCal at level 1, MEM:2168.6M, EPOCH TIME: 1721291741.724312
[07/18 14:05:41    381s] [hotspot] +------------+---------------+---------------+
[07/18 14:05:41    381s] [hotspot] |            |   max hotspot | total hotspot |
[07/18 14:05:41    381s] [hotspot] +------------+---------------+---------------+
[07/18 14:05:41    381s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 14:05:41    381s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2168.6M, EPOCH TIME: 1721291741.724424
[07/18 14:05:41    381s] [hotspot] | normalized |          0.00 |          0.00 |
[07/18 14:05:41    381s] [hotspot] +------------+---------------+---------------+
[07/18 14:05:41    381s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 14:05:41    381s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.13
[07/18 14:05:41    381s] ### Creating RouteCongInterface, started
[07/18 14:05:41    381s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[07/18 14:05:41    381s] Begin: GigaOpt Route Type Constraints Refinement
[07/18 14:05:41    381s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:21.8/0:26:39.3 (0.2), mem = 2168.6M
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] #optDebug: {0, 1.000}
[07/18 14:05:41    381s] ### Creating RouteCongInterface, finished
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.13
[07/18 14:05:41    381s] Finished writing unified metrics of routing constraints.
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] =============================================================================================
[07/18 14:05:41    381s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[07/18 14:05:41    381s] =============================================================================================
[07/18 14:05:41    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  60.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ MISC                   ]          0:00:00.0  (  40.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Updated routing constraints on 0 nets.
[07/18 14:05:41    381s] Bottom Preferred Layer:
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] |     Layer     |    CLK     |   Rule   |
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] | Metal3 (z=3)  |          1 | default  |
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] Via Pillar Rule:
[07/18 14:05:41    381s]     None
[07/18 14:05:41    381s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:21.8/0:26:39.3 (0.2), mem = 2168.6M
[07/18 14:05:41    381s] End: GigaOpt Route Type Constraints Refinement
[07/18 14:05:41    381s] skip EGR on cluster skew clock nets.
[07/18 14:05:41    381s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:41    381s] #################################################################################
[07/18 14:05:41    381s] # Design Stage: PreRoute
[07/18 14:05:41    381s] # Design Name: voting_machine
[07/18 14:05:41    381s] # Design Mode: 90nm
[07/18 14:05:41    381s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:41    381s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:41    381s] # Signoff Settings: SI Off 
[07/18 14:05:41    381s] #################################################################################
[07/18 14:05:41    381s] Calculate delays in BcWc mode...
[07/18 14:05:41    381s] Topological Sorting (REAL = 0:00:00.0, MEM = 2166.6M, InitMEM = 2166.6M)
[07/18 14:05:41    381s] Start delay calculation (fullDC) (1 T). (MEM=2166.62)
[07/18 14:05:41    381s] End AAE Lib Interpolated Model. (MEM=2178.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:41    381s] Total number of fetched objects 139
[07/18 14:05:41    381s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:41    381s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:41    381s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2208.3M) ***
[07/18 14:05:41    381s] End delay calculation. (MEM=2208.29 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:41    381s] End delay calculation (fullDC). (MEM=2208.29 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:41    381s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/18 14:05:41    381s] Begin: GigaOpt postEco DRV Optimization
[07/18 14:05:41    381s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[07/18 14:05:41    381s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:21.9/0:26:39.4 (0.2), mem = 2208.3M
[07/18 14:05:41    381s] Info: 1 net with fixed/cover wires excluded.
[07/18 14:05:41    381s] Info: 1 clock net  excluded from IPO operation.
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.21352.14
[07/18 14:05:41    381s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/18 14:05:41    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:22 mem=2208.3M
[07/18 14:05:41    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:2208.3M, EPOCH TIME: 1721291741.838753
[07/18 14:05:41    381s] Processing tracks to init pin-track alignment.
[07/18 14:05:41    381s] z: 2, totalTracks: 1
[07/18 14:05:41    381s] z: 4, totalTracks: 1
[07/18 14:05:41    381s] z: 6, totalTracks: 1
[07/18 14:05:41    381s] z: 8, totalTracks: 1
[07/18 14:05:41    381s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:05:41    381s] All LLGs are deleted
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2208.3M, EPOCH TIME: 1721291741.840290
[07/18 14:05:41    381s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721291741.840430
[07/18 14:05:41    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2208.3M, EPOCH TIME: 1721291741.840465
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2208.3M, EPOCH TIME: 1721291741.841086
[07/18 14:05:41    381s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:41    381s] Core basic site is CoreSite
[07/18 14:05:41    381s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2208.3M, EPOCH TIME: 1721291741.851540
[07/18 14:05:41    381s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:05:41    381s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:05:41    381s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721291741.851665
[07/18 14:05:41    381s] Fast DP-INIT is on for default
[07/18 14:05:41    381s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/18 14:05:41    381s] Atter site array init, number of instance map data is 0.
[07/18 14:05:41    381s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2208.3M, EPOCH TIME: 1721291741.852174
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s]  Skipping Bad Lib Cell Checking (CMU) !
[07/18 14:05:41    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2208.3M, EPOCH TIME: 1721291741.852258
[07/18 14:05:41    381s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2208.3M, EPOCH TIME: 1721291741.852270
[07/18 14:05:41    381s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2208.3M, EPOCH TIME: 1721291741.852281
[07/18 14:05:41    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2208.3MB).
[07/18 14:05:41    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2208.3M, EPOCH TIME: 1721291741.852309
[07/18 14:05:41    381s] TotalInstCnt at PhyDesignMc Initialization: 130
[07/18 14:05:41    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:22 mem=2208.3M
[07/18 14:05:41    381s] ### Creating RouteCongInterface, started
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] #optDebug: {0, 1.000}
[07/18 14:05:41    381s] ### Creating RouteCongInterface, finished
[07/18 14:05:41    381s] {MG  {7 0 4 0.103478}  {10 0 16.6 0.430265} }
[07/18 14:05:41    381s] ### Creating LA Mngr. totSessionCpu=0:06:22 mem=2208.3M
[07/18 14:05:41    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:22 mem=2208.3M
[07/18 14:05:41    381s] [GPS-DRV] Optimizer parameters ============================= 
[07/18 14:05:41    381s] [GPS-DRV] maxDensity (design): 0.95
[07/18 14:05:41    381s] [GPS-DRV] maxLocalDensity: 0.98
[07/18 14:05:41    381s] [GPS-DRV] All active and enabled setup views
[07/18 14:05:41    381s] [GPS-DRV]     wc
[07/18 14:05:41    381s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/18 14:05:41    381s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/18 14:05:41    381s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/18 14:05:41    381s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/18 14:05:41    381s] [GPS-DRV] timing-driven DRV settings
[07/18 14:05:41    381s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[07/18 14:05:41    381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2242.6M, EPOCH TIME: 1721291741.894956
[07/18 14:05:41    381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2242.6M, EPOCH TIME: 1721291741.894995
[07/18 14:05:41    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 14:05:41    381s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/18 14:05:41    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 14:05:41    381s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/18 14:05:41    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 14:05:41    381s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 14:05:41    381s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/18 14:05:41    381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.20|     0.00|       0|       0|       0| 40.26%|          |         |
[07/18 14:05:41    381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.20|     0.00|       0|       0|       0| 40.26%| 0:00:00.0|  2258.6M|
[07/18 14:05:41    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/18 14:05:41    381s] Finished writing unified metrics of routing constraints.
[07/18 14:05:41    381s] Bottom Preferred Layer:
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] |     Layer     |    CLK     |   Rule   |
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] | Metal3 (z=3)  |          1 | default  |
[07/18 14:05:41    381s] +---------------+------------+----------+
[07/18 14:05:41    381s] Via Pillar Rule:
[07/18 14:05:41    381s]     None
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2258.6M) ***
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Total-nets :: 139, Stn-nets :: 0, ratio :: 0 %, Total-len 1579.91, Stn-len 0
[07/18 14:05:41    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.6M, EPOCH TIME: 1721291741.897951
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:41    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2188.6M, EPOCH TIME: 1721291741.899136
[07/18 14:05:41    381s] TotalInstCnt at PhyDesignMc Destruction: 130
[07/18 14:05:41    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.21352.14
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] =============================================================================================
[07/18 14:05:41    381s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[07/18 14:05:41    381s] =============================================================================================
[07/18 14:05:41    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  22.6 % )     0:00:00.0 /  0:00:00.0    1.4
[07/18 14:05:41    381s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:41    381s] [ MISC                   ]          0:00:00.0  (  72.4 % )     0:00:00.0 /  0:00:00.1    1.1
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 14:05:41    381s] ---------------------------------------------------------------------------------------------
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:06:22.0/0:26:39.5 (0.2), mem = 2188.6M
[07/18 14:05:41    381s] End: GigaOpt postEco DRV Optimization
[07/18 14:05:41    381s] **INFO: Flow update: Design timing is met.
[07/18 14:05:41    381s] **INFO: Skipping refine place as no non-legal commits were detected
[07/18 14:05:41    381s] **INFO: Flow update: Design timing is met.
[07/18 14:05:41    381s] **INFO: Flow update: Design timing is met.
[07/18 14:05:41    381s] **INFO: Flow update: Design timing is met.
[07/18 14:05:41    381s] #optDebug: fT-D <X 1 0 0 0>
[07/18 14:05:41    381s] #optDebug: fT-D <X 1 0 0 0>
[07/18 14:05:41    381s] Register exp ratio and priority group on 0 nets on 139 nets : 
[07/18 14:05:41    381s] 
[07/18 14:05:41    381s] Active setup views:
[07/18 14:05:41    381s]  wc
[07/18 14:05:41    381s]   Dominating endpoints: 0
[07/18 14:05:41    381s]   Dominating TNS: -0.000
[07/18 14:05:41    381s] 
[07/18 14:05:41    382s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 14:05:41    382s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:05:41    382s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:05:41    382s] pre_route RC Extraction called for design voting_machine.
[07/18 14:05:41    382s] RC Extraction called in multi-corner(1) mode.
[07/18 14:05:41    382s] RCMode: PreRoute
[07/18 14:05:41    382s]       RC Corner Indexes            0   
[07/18 14:05:41    382s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:05:41    382s] Resistance Scaling Factor    : 1.00000 
[07/18 14:05:41    382s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:05:41    382s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:05:41    382s] Shrink Factor                : 0.90000
[07/18 14:05:41    382s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 14:05:41    382s] Using capacitance table file ...
[07/18 14:05:41    382s] 
[07/18 14:05:41    382s] Trim Metal Layers:
[07/18 14:05:41    382s] LayerId::1 widthSet size::4
[07/18 14:05:41    382s] LayerId::2 widthSet size::4
[07/18 14:05:41    382s] LayerId::3 widthSet size::4
[07/18 14:05:41    382s] LayerId::4 widthSet size::4
[07/18 14:05:41    382s] LayerId::5 widthSet size::4
[07/18 14:05:41    382s] LayerId::6 widthSet size::4
[07/18 14:05:41    382s] LayerId::7 widthSet size::5
[07/18 14:05:41    382s] LayerId::8 widthSet size::5
[07/18 14:05:41    382s] LayerId::9 widthSet size::5
[07/18 14:05:41    382s] LayerId::10 widthSet size::4
[07/18 14:05:41    382s] LayerId::11 widthSet size::3
[07/18 14:05:41    382s] eee: pegSigSF::1.070000
[07/18 14:05:41    382s] Updating RC grid for preRoute extraction ...
[07/18 14:05:41    382s] Initializing multi-corner capacitance tables ... 
[07/18 14:05:41    382s] Initializing multi-corner resistance tables ...
[07/18 14:05:41    382s] Creating RPSQ from WeeR and WRes ...
[07/18 14:05:41    382s] eee: l::1 avDens::0.067848 usedTrk::36.637661 availTrk::540.000000 sigTrk::36.637661
[07/18 14:05:41    382s] eee: l::2 avDens::0.062564 usedTrk::42.793508 availTrk::684.000000 sigTrk::42.793508
[07/18 14:05:41    382s] eee: l::3 avDens::0.068724 usedTrk::49.481081 availTrk::720.000000 sigTrk::49.481081
[07/18 14:05:41    382s] eee: l::4 avDens::0.008890 usedTrk::5.320936 availTrk::598.500000 sigTrk::5.320936
[07/18 14:05:41    382s] eee: l::5 avDens::0.000310 usedTrk::0.055848 availTrk::180.000000 sigTrk::0.055848
[07/18 14:05:41    382s] eee: l::6 avDens::0.005017 usedTrk::0.857895 availTrk::171.000000 sigTrk::0.857895
[07/18 14:05:41    382s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:41    382s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:41    382s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:05:41    382s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:05:41    382s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:05:41    382s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:05:41    382s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.028652 aWlH=0.000000 lMod=0 pMax=0.805100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:05:41    382s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2175.191M)
[07/18 14:05:41    382s] Starting delay calculation for Setup views
[07/18 14:05:42    382s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/18 14:05:42    382s] #################################################################################
[07/18 14:05:42    382s] # Design Stage: PreRoute
[07/18 14:05:42    382s] # Design Name: voting_machine
[07/18 14:05:42    382s] # Design Mode: 90nm
[07/18 14:05:42    382s] # Analysis Mode: MMMC Non-OCV 
[07/18 14:05:42    382s] # Parasitics Mode: No SPEF/RCDB 
[07/18 14:05:42    382s] # Signoff Settings: SI Off 
[07/18 14:05:42    382s] #################################################################################
[07/18 14:05:42    382s] Calculate delays in BcWc mode...
[07/18 14:05:42    382s] Topological Sorting (REAL = 0:00:00.0, MEM = 2177.2M, InitMEM = 2177.2M)
[07/18 14:05:42    382s] Start delay calculation (fullDC) (1 T). (MEM=2177.21)
[07/18 14:05:42    382s] End AAE Lib Interpolated Model. (MEM=2188.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:42    382s] Total number of fetched objects 139
[07/18 14:05:42    382s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:05:42    382s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:42    382s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2205.2M) ***
[07/18 14:05:42    382s] End delay calculation. (MEM=2205.16 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:42    382s] End delay calculation (fullDC). (MEM=2205.16 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:05:42    382s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:06:22 mem=2205.2M)
[07/18 14:05:42    382s] Reported timing to dir ./timingReports
[07/18 14:05:42    382s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 2040.8M, totSessionCpu=0:06:22 **
[07/18 14:05:42    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.2M, EPOCH TIME: 1721291742.061676
[07/18 14:05:42    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:42    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:42    382s] 
[07/18 14:05:42    382s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:42    382s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2160.2M, EPOCH TIME: 1721291742.073397
[07/18 14:05:42    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:42    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] ------------------------------------------------------------------
[07/18 14:05:45    382s]      opt_design Final Summary
[07/18 14:05:45    382s] ------------------------------------------------------------------
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] Setup views included:
[07/18 14:05:45    382s]  wc 
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] +--------------------+---------+---------+---------+
[07/18 14:05:45    382s] |     Setup mode     |   all   | reg2reg | default |
[07/18 14:05:45    382s] +--------------------+---------+---------+---------+
[07/18 14:05:45    382s] |           WNS (ns):|  8.204  |  8.204  |  8.433  |
[07/18 14:05:45    382s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/18 14:05:45    382s] |    Violating Paths:|    0    |    0    |    0    |
[07/18 14:05:45    382s] |          All Paths:|   84    |   55    |   57    |
[07/18 14:05:45    382s] +--------------------+---------+---------+---------+
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] +----------------+-------------------------------+------------------+
[07/18 14:05:45    382s] |                |              Real             |       Total      |
[07/18 14:05:45    382s] |    DRVs        +------------------+------------+------------------|
[07/18 14:05:45    382s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/18 14:05:45    382s] +----------------+------------------+------------+------------------+
[07/18 14:05:45    382s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/18 14:05:45    382s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/18 14:05:45    382s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/18 14:05:45    382s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/18 14:05:45    382s] +----------------+------------------+------------+------------------+
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.6M, EPOCH TIME: 1721291745.328579
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:45    382s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2175.6M, EPOCH TIME: 1721291745.340959
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] Density: 40.260%
[07/18 14:05:45    382s] Routing Overflow: 0.00% H and 0.00% V
[07/18 14:05:45    382s] ------------------------------------------------------------------
[07/18 14:05:45    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.6M, EPOCH TIME: 1721291745.343151
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:05:45    382s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2175.6M, EPOCH TIME: 1721291745.354940
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] **opt_design ... cpu = 0:00:03, real = 0:00:06, mem = 2041.6M, totSessionCpu=0:06:22 **
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:05:45    382s] Deleting Lib Analyzer.
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Deleting Cell Server End ...
[07/18 14:05:45    382s] *** Finished opt_design ***
[07/18 14:05:45    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:45    382s] UM:*                                       0.000 ns          8.204 ns  final
[07/18 14:05:45    382s] UM: Running design category ...
[07/18 14:05:45    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.6M, EPOCH TIME: 1721291745.376470
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2175.6M, EPOCH TIME: 1721291745.387928
[07/18 14:05:45    382s] All LLGs are deleted
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.6M, EPOCH TIME: 1721291745.388286
[07/18 14:05:45    382s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.6M, EPOCH TIME: 1721291745.388399
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:05:45    382s] Summary for sequential cells identification: 
[07/18 14:05:45    382s]   Identified SBFF number: 104
[07/18 14:05:45    382s]   Identified MBFF number: 0
[07/18 14:05:45    382s]   Identified SB Latch number: 0
[07/18 14:05:45    382s]   Identified MB Latch number: 0
[07/18 14:05:45    382s]   Not identified SBFF number: 16
[07/18 14:05:45    382s]   Not identified MBFF number: 0
[07/18 14:05:45    382s]   Not identified SB Latch number: 0
[07/18 14:05:45    382s]   Not identified MB Latch number: 0
[07/18 14:05:45    382s]   Number of sequential cells which are not FFs: 32
[07/18 14:05:45    382s]  Visiting view : wc
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 14:05:45    382s]  Visiting view : bc
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 14:05:45    382s] TLC MultiMap info (StdDelay):
[07/18 14:05:45    382s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 14:05:45    382s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 14:05:45    382s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 14:05:45    382s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 14:05:45    382s]  Setting StdDelay to: 36.8ps
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] 	Current design flip-flop statistics
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] Single-Bit FF Count          :           28
[07/18 14:05:45    382s] Multi-Bit FF Count           :            0
[07/18 14:05:45    382s] Total Bit Count              :           28
[07/18 14:05:45    382s] Total FF Count               :           28
[07/18 14:05:45    382s] Bits Per Flop                :        1.000
[07/18 14:05:45    382s] Total Clock Pin Cap(FF)      :        5.796
[07/18 14:05:45    382s] Multibit Conversion Ratio(%) :         0.00
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s]             Multi-bit cell usage statistics
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] ============================================================
[07/18 14:05:45    382s] Sequential Multibit cells usage statistics
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] -FlipFlops               28                    0        0.00                    1.00
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] Seq_Mbit libcell              Bitwidth        Count
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] Total 0
[07/18 14:05:45    382s] ============================================================
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] Category            Num of Insts Rejected     Reasons
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:45    382s] UM:           2.87              6          0.000 ns          8.204 ns  opt_design_postcts
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.2 real=0:00:06.5)
[07/18 14:05:45    382s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[07/18 14:05:45    382s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[07/18 14:05:45    382s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[07/18 14:05:45    382s] clean pInstBBox. size 0
[07/18 14:05:45    382s] Info: Destroy the CCOpt slew target map.
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Deleting Cell Server End ...
[07/18 14:05:45    382s] Set place::cacheFPlanSiteMark to 0
[07/18 14:05:45    382s] All LLGs are deleted
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.6M, EPOCH TIME: 1721291745.471493
[07/18 14:05:45    382s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.6M, EPOCH TIME: 1721291745.471549
[07/18 14:05:45    382s] Info: pop threads available for lower-level modules during optimization.
[07/18 14:05:45    382s] (ccopt_design): dumping clock statistics to metric
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for max_delay:setup.early...
[07/18 14:05:45    382s] End AAE Lib Interpolated Model. (MEM=2175.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for max_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for min_delay:hold.early...
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for min_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for min_delay:hold.late...
[07/18 14:05:45    382s] Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/18 14:05:45    382s] Clock DAG hash : 2334831207677979969 5430176625906329761
[07/18 14:05:45    382s] CTS services accumulated run-time stats :
[07/18 14:05:45    382s]   delay calculator: calls=4750, total_wall_time=0.026s, mean_wall_time=0.005ms
[07/18 14:05:45    382s]   legalizer: calls=3, total_wall_time=0.000s, mean_wall_time=0.035ms
[07/18 14:05:45    382s]   steiner router: calls=4746, total_wall_time=0.013s, mean_wall_time=0.003ms
[07/18 14:05:45    382s] UM: Running design category ...
[07/18 14:05:45    382s] All LLGs are deleted
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.7M, EPOCH TIME: 1721291745.484784
[07/18 14:05:45    382s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.7M, EPOCH TIME: 1721291745.484946
[07/18 14:05:45    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2194.7M, EPOCH TIME: 1721291745.484972
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2194.7M, EPOCH TIME: 1721291745.485574
[07/18 14:05:45    382s] Max number of tech site patterns supported in site array is 256.
[07/18 14:05:45    382s] Core basic site is CoreSite
[07/18 14:05:45    382s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2194.7M, EPOCH TIME: 1721291745.496214
[07/18 14:05:45    382s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 14:05:45    382s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 14:05:45    382s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2194.7M, EPOCH TIME: 1721291745.496397
[07/18 14:05:45    382s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 14:05:45    382s] SiteArray: use 20,480 bytes
[07/18 14:05:45    382s] SiteArray: current memory after site array memory allocation 2194.7M
[07/18 14:05:45    382s] SiteArray: FP blocked sites are writable
[07/18 14:05:45    382s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2194.7M, EPOCH TIME: 1721291745.496651
[07/18 14:05:45    382s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:2194.7M, EPOCH TIME: 1721291745.497282
[07/18 14:05:45    382s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 14:05:45    382s] Atter site array init, number of instance map data is 0.
[07/18 14:05:45    382s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2194.7M, EPOCH TIME: 1721291745.497639
[07/18 14:05:45    382s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2194.7M, EPOCH TIME: 1721291745.497670
[07/18 14:05:45    382s] All LLGs are deleted
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2194.7M, EPOCH TIME: 1721291745.497996
[07/18 14:05:45    382s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2194.7M, EPOCH TIME: 1721291745.498108
[07/18 14:05:45    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/18 14:05:45    382s] Summary for sequential cells identification: 
[07/18 14:05:45    382s]   Identified SBFF number: 104
[07/18 14:05:45    382s]   Identified MBFF number: 0
[07/18 14:05:45    382s]   Identified SB Latch number: 0
[07/18 14:05:45    382s]   Identified MB Latch number: 0
[07/18 14:05:45    382s]   Not identified SBFF number: 16
[07/18 14:05:45    382s]   Not identified MBFF number: 0
[07/18 14:05:45    382s]   Not identified SB Latch number: 0
[07/18 14:05:45    382s]   Not identified MB Latch number: 0
[07/18 14:05:45    382s]   Number of sequential cells which are not FFs: 32
[07/18 14:05:45    382s]  Visiting view : wc
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/18 14:05:45    382s]  Visiting view : bc
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/18 14:05:45    382s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/18 14:05:45    382s] TLC MultiMap info (StdDelay):
[07/18 14:05:45    382s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/18 14:05:45    382s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/18 14:05:45    382s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/18 14:05:45    382s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/18 14:05:45    382s]  Setting StdDelay to: 36.8ps
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] 	Current design flip-flop statistics
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] Single-Bit FF Count          :           28
[07/18 14:05:45    382s] Multi-Bit FF Count           :            0
[07/18 14:05:45    382s] Total Bit Count              :           28
[07/18 14:05:45    382s] Total FF Count               :           28
[07/18 14:05:45    382s] Bits Per Flop                :        1.000
[07/18 14:05:45    382s] Total Clock Pin Cap(FF)      :        5.796
[07/18 14:05:45    382s] Multibit Conversion Ratio(%) :         0.00
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s]             Multi-bit cell usage statistics
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] ============================================================
[07/18 14:05:45    382s] Sequential Multibit cells usage statistics
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] -FlipFlops               28                    0        0.00                    1.00
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] Seq_Mbit libcell              Bitwidth        Count
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] Total 0
[07/18 14:05:45    382s] ============================================================
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] Category            Num of Insts Rejected     Reasons
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s] ------------------------------------------------------------
[07/18 14:05:45    382s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/18 14:05:45    382s] UM:            5.6              9          0.000 ns          8.204 ns  ccopt_design
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] *** Summary of all messages that are not suppressed in this session:
[07/18 14:05:45    382s] Severity  ID               Count  Summary                                  
[07/18 14:05:45    382s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[07/18 14:05:45    382s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[07/18 14:05:45    382s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/18 14:05:45    382s] *** Message Summary: 15 warning(s), 0 error(s)
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] *** ccopt_design #1 [finish] : cpu/real = 0:00:09.9/0:00:13.8 (0.7), totSession cpu/real = 0:06:22.5/0:26:43.2 (0.2), mem = 2194.7M
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] =============================================================================================
[07/18 14:05:45    382s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[07/18 14:05:45    382s] =============================================================================================
[07/18 14:05:45    382s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:05:45    382s] ---------------------------------------------------------------------------------------------
[07/18 14:05:45    382s] [ InitOpt                ]      1   0:00:00.8  (   5.9 % )     0:00:00.9 /  0:00:00.9    1.0
[07/18 14:05:45    382s] [ GlobalOpt              ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 14:05:45    382s] [ DrvOpt                 ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.1
[07/18 14:05:45    382s] [ AreaOpt                ]      1   0:00:00.3  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[07/18 14:05:45    382s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.5 % )     0:00:03.4 /  0:00:00.2    0.1
[07/18 14:05:45    382s] [ DrvReport              ]      2   0:00:03.2  (  23.4 % )     0:00:03.2 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[07/18 14:05:45    382s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/18 14:05:45    382s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ IncrReplace            ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.3
[07/18 14:05:45    382s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/18 14:05:45    382s] [ CTS                    ]      1   0:00:02.6  (  19.2 % )     0:00:03.2 /  0:00:02.6    0.8
[07/18 14:05:45    382s] [ EarlyGlobalRoute       ]      6   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.2    0.4
[07/18 14:05:45    382s] [ ExtractRC              ]      5   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:05:45    382s] [ TimingUpdate           ]     24   0:00:00.1  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/18 14:05:45    382s] [ FullDelayCalc          ]      7   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.1
[07/18 14:05:45    382s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:05:45    382s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 14:05:45    382s] [ MISC                   ]          0:00:05.0  (  36.0 % )     0:00:05.0 /  0:00:04.9    1.0
[07/18 14:05:45    382s] ---------------------------------------------------------------------------------------------
[07/18 14:05:45    382s]  ccopt_design #1 TOTAL              0:00:13.8  ( 100.0 % )     0:00:13.8 /  0:00:09.9    0.7
[07/18 14:05:45    382s] ---------------------------------------------------------------------------------------------
[07/18 14:05:45    382s] 
[07/18 14:05:45    382s] #% End ccopt_design (date=07/18 14:05:45, total cpu=0:00:09.9, real=0:00:14.0, peak res=2046.4M, current mem=1950.7M)
[07/18 14:05:45    382s] @innovus 21> write_db postCTSopt

[07/18 14:06:57    397s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 14:06:57    397s] #% Begin save design ... (date=07/18 14:06:57, mem=1959.2M)
[07/18 14:06:57    397s] % Begin Save ccopt configuration ... (date=07/18 14:06:57, mem=1959.2M)
[07/18 14:06:57    397s] % End Save ccopt configuration ... (date=07/18 14:06:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.7M, current mem=1959.7M)
[07/18 14:06:57    397s] % Begin Save netlist data ... (date=07/18 14:06:57, mem=1959.7M)
[07/18 14:06:57    397s] Writing Binary DB to postCTSopt/voting_machine.v.bin in single-threaded mode...
[07/18 14:06:57    397s] % End Save netlist data ... (date=07/18 14:06:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.7M, current mem=1959.7M)
[07/18 14:06:57    397s] Saving symbol-table file ...
[07/18 14:06:58    397s] Saving congestion map file postCTSopt/voting_machine.route.congmap.gz ...
[07/18 14:06:58    397s] % Begin Save AAE data ... (date=07/18 14:06:58, mem=1959.7M)
[07/18 14:06:58    397s] Saving AAE Data ...
[07/18 14:06:58    397s] % End Save AAE data ... (date=07/18 14:06:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.7M, current mem=1959.7M)
[07/18 14:06:58    397s] Saving preference file postCTSopt/gui.pref.tcl ...
[07/18 14:06:58    397s] Saving mode setting ...
[07/18 14:06:58    397s] Saving root attributes to be loaded post write_db ...
[07/18 14:06:58    397s] Saving global file ...
[07/18 14:06:58    397s] Saving root attributes to be loaded previous write_db ...
[07/18 14:06:59    398s] % Begin Save floorplan data ... (date=07/18 14:06:59, mem=1997.6M)
[07/18 14:06:59    398s] Saving floorplan file ...
[07/18 14:06:59    398s] % End Save floorplan data ... (date=07/18 14:06:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.6M, current mem=1997.6M)
[07/18 14:06:59    398s] Saving PG file postCTSopt/voting_machine.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Jul 18 14:06:59 2024)
[07/18 14:07:00    398s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2099.7M) ***
[07/18 14:07:00    398s] Saving Drc markers ...
[07/18 14:07:00    398s] ... No Drc file written since there is no markers found.
[07/18 14:07:00    398s] % Begin Save placement data ... (date=07/18 14:07:00, mem=1997.6M)
[07/18 14:07:00    398s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/18 14:07:00    398s] Save Adaptive View Pruning View Names to Binary file
[07/18 14:07:00    398s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2102.7M) ***
[07/18 14:07:00    398s] % End Save placement data ... (date=07/18 14:07:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.6M, current mem=1997.6M)
[07/18 14:07:00    398s] % Begin Save routing data ... (date=07/18 14:07:00, mem=1997.6M)
[07/18 14:07:00    398s] Saving route file ...
[07/18 14:07:00    398s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2099.7M) ***
[07/18 14:07:00    398s] % End Save routing data ... (date=07/18 14:07:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.6M, current mem=1997.6M)
[07/18 14:07:00    398s] Saving SCANDEF file ...
[07/18 14:07:00    398s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[07/18 14:07:00    398s] Successfully traced 1 scan chain  (total 28 scan bits).
[07/18 14:07:00    398s] Start applying DEF ordered sections ...
[07/18 14:07:00    398s] Successfully applied all DEF ordered sections.
[07/18 14:07:00    398s] *** Scan Sanity Check Summary:
[07/18 14:07:00    398s] *** 1 scan chain  passed sanity check.
[07/18 14:07:01    398s] Saving property file postCTSopt/voting_machine.prop
[07/18 14:07:01    398s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2227.7M) ***
[07/18 14:07:01    398s] #Saving pin access data to file postCTSopt/voting_machine.apa ...
[07/18 14:07:01    398s] #
[07/18 14:07:01    398s] % Begin Save power constraints data ... (date=07/18 14:07:01, mem=1997.7M)
[07/18 14:07:01    398s] % End Save power constraints data ... (date=07/18 14:07:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.7M, current mem=1997.7M)
[07/18 14:07:01    398s] Generated self-contained design postCTSopt
[07/18 14:07:01    398s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/18 14:07:01    398s] #% End save design ... (date=07/18 14:07:01, total cpu=0:00:00.8, real=0:00:04.0, peak res=1998.5M, current mem=1998.5M)
[07/18 14:07:01    398s] *** Message Summary: 0 warning(s), 0 error(s)
[07/18 14:07:01    398s] 
[07/18 14:07:01    398s] 0
[07/18 14:07:01    398s] @innovus 22> set_db route_design_with_timing_driven 1
[07/18 14:07:46    408s] @innovus 23> set_db route_design_with_si_driven 1
[07/18 14:07:46    408s] @innovus 24> set_db route_design_detail_auto_stop 0
[07/18 14:07:46    408s] @innovus 25> set_db route_design_top_routing_layer 11
[07/18 14:07:46    408s] #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[07/18 14:07:46    408s] @innovus 26> #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[07/18 14:07:46    408s] set_db route_design_bottom_routing_layer 1
[07/18 14:07:46    408s] #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[07/18 14:07:46    408s] @innovus 27> #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[07/18 14:07:46    408s] set_db route_design_detail_end_iteration 1
[07/18 14:07:46    408s] @innovus 28> set_db route_design_with_timing_driven true
[07/18 14:07:46    408s] @innovus 29> set_db route_design_with_si_driven true
[07/18 14:07:46    408s] @innovus 30> [07/18 14:07:46    408s] ### Time Record (route_design) is installed.
[07/18 14:07:46    408s] ### Time Record (route_design) is uninstalled.
[07/18 14:07:46    408s] ### 
[07/18 14:07:46    408s] ###   Scalability Statistics
[07/18 14:07:46    408s] ### 
[07/18 14:07:46    408s] ### ------------------------+----------------+----------------+----------------+
[07/18 14:07:46    408s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[07/18 14:07:46    408s] ### ------------------------+----------------+----------------+----------------+
[07/18 14:07:46    408s] ###   Entire Command        |        00:00:00|        00:00:00|             0.4|
[07/18 14:07:46    408s] ### ------------------------+----------------+----------------+----------------+
[07/18 14:07:46    408s] ### 
route_design -global_detail
[07/18 14:07:46    408s] ### Time Record (route_design) is installed.
[07/18 14:07:46    408s] #% Begin route_design (date=07/18 14:07:46, mem=2002.5M)
[07/18 14:07:46    408s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2002.54 (MB), peak = 2046.38 (MB)
[07/18 14:07:46    408s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/18 14:07:46    408s] #**INFO: setDesignMode -flowEffort standard
[07/18 14:07:46    408s] #**INFO: setDesignMode -powerEffort none
[07/18 14:07:46    408s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/18 14:07:46    408s] **INFO: User settings:
[07/18 14:07:50    412s] delaycal_enable_high_fanout                                  true
[07/18 14:07:50    412s] delaycal_ignore_net_load                                     false
[07/18 14:07:50    412s] delaycal_socv_accuracy_mode                                  low
[07/18 14:07:50    412s] setAnalysisMode -cts                                         postCTS
[07/18 14:07:50    412s] setDelayCalMode -engine                                      aae
[07/18 14:07:50    412s] extract_rc_engine                                            pre_route
[07/18 14:07:50    412s] extract_rc_shrink_factor                                     0.9
[07/18 14:07:50    412s] route_design_bottom_routing_layer                            1
[07/18 14:07:50    412s] route_design_detail_auto_stop                                false
[07/18 14:07:50    412s] route_design_detail_end_iteration                            1
[07/18 14:07:50    412s] route_design_extract_third_party_compatible                  false
[07/18 14:07:50    412s] route_design_global_exp_timing_driven_std_delay              38.8
[07/18 14:07:50    412s] route_design_top_routing_layer                               11
[07/18 14:07:50    412s] route_design_with_si_driven                                  true
[07/18 14:07:50    412s] route_design_with_timing_driven                              true
[07/18 14:07:50    412s] getAnalysisMode -cts                                         postCTS
[07/18 14:07:50    412s] getDelayCalMode -engine                                      aae
[07/18 14:07:50    412s] getIlmMode -keepHighFanoutCriticalInsts                      false
[07/18 14:07:50    412s] get_power_analysis_mode -report_power_quiet                  false
[07/18 14:07:50    412s] getAnalysisMode -cts                                         postCTS
[07/18 14:07:50    412s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/18 14:07:50    412s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[07/18 14:07:50    412s] OPERPROF: Starting checkPlace at level 1, MEM:2118.9M, EPOCH TIME: 1721291870.547856
[07/18 14:07:50    412s] Processing tracks to init pin-track alignment.
[07/18 14:07:50    412s] z: 2, totalTracks: 1
[07/18 14:07:50    412s] z: 4, totalTracks: 1
[07/18 14:07:50    412s] z: 6, totalTracks: 1
[07/18 14:07:50    412s] z: 8, totalTracks: 1
[07/18 14:07:50    412s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/18 14:07:50    412s] All LLGs are deleted
[07/18 14:07:50    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2118.9M, EPOCH TIME: 1721291870.549129
[07/18 14:07:50    412s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1721291870.549279
[07/18 14:07:50    412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.9M, EPOCH TIME: 1721291870.549301
[07/18 14:07:50    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2118.9M, EPOCH TIME: 1721291870.549939
[07/18 14:07:50    412s] Max number of tech site patterns supported in site array is 256.
[07/18 14:07:50    412s] Core basic site is CoreSite
[07/18 14:07:50    412s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2118.9M, EPOCH TIME: 1721291870.549996
[07/18 14:07:50    412s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 14:07:50    412s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 14:07:50    412s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1721291870.550102
[07/18 14:07:50    412s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 14:07:50    412s] SiteArray: use 20,480 bytes
[07/18 14:07:50    412s] SiteArray: current memory after site array memory allocation 2118.9M
[07/18 14:07:50    412s] SiteArray: FP blocked sites are writable
[07/18 14:07:50    412s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 14:07:50    412s] Atter site array init, number of instance map data is 0.
[07/18 14:07:50    412s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1721291870.550311
[07/18 14:07:50    412s] 
[07/18 14:07:50    412s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:07:50    412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2118.9M, EPOCH TIME: 1721291870.550367
[07/18 14:07:50    412s] Begin checking placement ... (start mem=2118.9M, init mem=2118.9M)
[07/18 14:07:50    412s] Begin checking exclusive groups violation ...
[07/18 14:07:50    412s] There are 0 groups to check, max #box is 0, total #box is 0
[07/18 14:07:50    412s] Finished checking exclusive groups violations. Found 0 Vio.
[07/18 14:07:50    412s] 
[07/18 14:07:50    412s] Running CheckPlace using 1 thread in normal mode...
[07/18 14:07:50    412s] 
[07/18 14:07:50    412s] ...checkPlace normal is done!
[07/18 14:07:50    412s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2118.9M, EPOCH TIME: 1721291870.551005
[07/18 14:07:50    412s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1721291870.551056
[07/18 14:07:50    412s] All LLGs are deleted
[07/18 14:07:50    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[07/18 14:07:50    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2118.9M, EPOCH TIME: 1721291870.551193
[07/18 14:07:50    412s] *info: Placed = 130           
[07/18 14:07:50    412s] *info: Unplaced = 0           
[07/18 14:07:50    412s] Placement Density:40.26%(339/843)
[07/18 14:07:50    412s] Placement Density (including fixed std cells):40.26%(339/843)
[07/18 14:07:50    412s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1721291870.551302
[07/18 14:07:50    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:07:50    412s] OPERPROF: Finished checkPlace at level 1, CPU:0.004, REAL:0.004, MEM:2118.9M, EPOCH TIME: 1721291870.551775
[07/18 14:07:50    412s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2118.9M)
[07/18 14:07:50    412s] 
[07/18 14:07:50    412s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/18 14:07:50    412s] *** Changed status on (1) nets in Clock.
[07/18 14:07:50    412s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2118.9M) ***
[07/18 14:07:50    412s] 
[07/18 14:07:50    412s] route_global_detail
[07/18 14:07:50    412s] 
[07/18 14:07:50    412s] #Start route_global_detail on Thu Jul 18 14:07:50 2024
[07/18 14:07:50    412s] #
[07/18 14:07:50    412s] ### Time Record (route_global_detail) is installed.
[07/18 14:07:50    412s] ### Time Record (Pre Callback) is installed.
[07/18 14:07:50    412s] ### Time Record (Pre Callback) is uninstalled.
[07/18 14:07:50    412s] ### Time Record (DB Import) is installed.
[07/18 14:07:50    412s] ### Time Record (Timing Data Generation) is installed.
[07/18 14:07:50    412s] #Generating timing data, please wait...
[07/18 14:07:50    412s] ### run_trial_route starts on Thu Jul 18 14:07:50 2024 with memory = 1991.54 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] #139 total nets, 139 already routed, 139 will ignore in trialRoute
[07/18 14:07:50    412s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/18 14:07:50    412s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/18 14:07:50    412s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/18 14:07:50    412s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/18 14:07:50    412s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/18 14:07:50    412s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/18 14:07:50    412s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[07/18 14:07:50    412s] ### dump_timing_file starts on Thu Jul 18 14:07:50 2024 with memory = 1971.06 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] ### extractRC starts on Thu Jul 18 14:07:50 2024 with memory = 1966.02 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:07:50    412s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:07:50    412s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[07/18 14:07:50    412s] ### view wc is active and enabled.
[07/18 14:07:50    412s] 0 out of 1 active views are pruned
[07/18 14:07:50    412s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.64 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] ### generate_timing_data starts on Thu Jul 18 14:07:50 2024 with memory = 1961.64 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] #Reporting timing...
[07/18 14:07:50    412s] ### report_timing starts on Thu Jul 18 14:07:50 2024 with memory = 1978.12 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] ### report_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:50    412s] ###############################################################
[07/18 14:07:50    412s] #  Generated by:      Cadence Innovus 21.15-s110_1
[07/18 14:07:50    412s] #  OS:                Linux x86_64(Host ID c8)
[07/18 14:07:50    412s] #  Generated on:      Thu Jul 18 14:07:50 2024
[07/18 14:07:50    412s] #  Design:            voting_machine
[07/18 14:07:50    412s] #  Command:           route_design -global_detail
[07/18 14:07:50    412s] ###############################################################
[07/18 14:07:50    412s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[07/18 14:07:50    412s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2006.43 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] #Library Standard Delay: 38.80ps
[07/18 14:07:50    412s] #Slack threshold: 77.60ps
[07/18 14:07:50    412s] ### generate_net_cdm_timing starts on Thu Jul 18 14:07:50 2024 with memory = 2006.43 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:50    412s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/18 14:07:50    412s] ### Use bna from skp: 0
[07/18 14:07:50    412s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2006.50 (MB), peak = 2046.38 (MB)
[07/18 14:07:50    412s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:07:51    412s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2014.18 (MB), peak = 2046.38 (MB)
[07/18 14:07:51    412s] #Default setup view is reset to wc.
[07/18 14:07:51    412s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2014.18 (MB), peak = 2046.38 (MB)
[07/18 14:07:51    412s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    412s] #Current view: wc 
[07/18 14:07:51    412s] #Current enabled view: wc 
[07/18 14:07:51    412s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    412s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2013.42 (MB), peak = 2046.38 (MB)
[07/18 14:07:51    412s] #Done generating timing data.
[07/18 14:07:51    412s] ### Time Record (Timing Data Generation) is uninstalled.
[07/18 14:07:51    412s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/18 14:07:51    412s] ### Net info: total nets: 145
[07/18 14:07:51    412s] ### Net info: dirty nets: 0
[07/18 14:07:51    412s] ### Net info: marked as disconnected nets: 0
[07/18 14:07:51    412s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[07/18 14:07:51    412s] ### Net info: fully routed nets: 1
[07/18 14:07:51    412s] ### Net info: trivial (< 2 pins) nets: 6
[07/18 14:07:51    412s] ### Net info: unrouted nets: 138
[07/18 14:07:51    412s] ### Net info: re-extraction nets: 0
[07/18 14:07:51    412s] ### Net info: ignored nets: 0
[07/18 14:07:51    412s] ### Net info: skip routing nets: 0
[07/18 14:07:51    412s] #num needed restored net=0
[07/18 14:07:51    412s] #need_extraction net=0 (total=145)
[07/18 14:07:51    413s] ### import design signature (9): route=1246883843 fixed_route=845577598 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1016209072 dirty_area=0 del_dirty_area=0 cell=1339059223 placement=1276015161 pin_access=2079744457 inst_pattern=1
[07/18 14:07:51    413s] ### Time Record (DB Import) is uninstalled.
[07/18 14:07:51    413s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/18 14:07:51    413s] #RTESIG:78da95944f4fc3300cc539f329ac6c8722b112bb499a5c91b8029a80eb5468b655ea1fa9
[07/18 14:07:51    413s] #       4d0f7c7b32711adaea906b7eb25f9e9fb35a7f3c6d4110e6a83713a2dc213c6f89a443da
[07/18 14:07:51    413s] #       9094ea817017afde1fc5ed6afdf2fa86aa807dd54e1eb2cf6168ef619efc08930fa1e90f
[07/18 14:07:51    413s] #       77bf0c151610b2a60ffee0c7cb88b3e765eaefbeea9a2fa8fdbe9adbf0074729896d8bd2
[07/18 14:07:51    413s] #       9510c6799141b2670cd3f7f4dcffe05afe0727852073a9653c90eddba10a975593d1208e
[07/18 14:07:51    413s] #       cde128209bc2186fae70656a416759ab1429de731567ad96678d2a3ef314a65c4a569832
[07/18 14:07:51    413s] #       25e834d001e63a01b40628a9a273ac271a650243094cc1333aa18e563c139d2a6c6e7907
[07/18 14:07:51    413s] #       b4d57c3567f85498b8aea2f37533774c624d8259659c20f39f60e9306943ac8dcaa650f5
[07/18 14:07:51    413s] #       7535d691f5fddc5d230b10fdd0fb258a900f04a189fab90f11a3f762597c640cdfcc2ea5
[07/18 14:07:51    413s] #       f8e6075669cbf0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is installed.
[07/18 14:07:51    413s] #RTESIG:78da95944d4fc3300c8639f32bac6c8722b112bb499b5c91b8029a80eb5468ba55ea87d4
[07/18 14:07:51    413s] #       a607fe3d199c86b63acbd58f5edbafedacd61f4f5b108429eacd84287708cf5b22699136
[07/18 14:07:51    413s] #       24a57a20dc85d0fba3b85dad5f5edf50655097ede420f91c86f61ee6c98d3039ef9b7e7f
[07/18 14:07:51    413s] #       f7c750660021697aeff66e3c8f58732a537df765d77c41e5ea726efd3f1ca524362d4a5b
[07/18 14:07:51    413s] #       801fe74506c99c304cde63bbd7e05a5e83934290a9d4323c48ea7628fdf9aa29d7200ecd
[07/18 14:07:51    413s] #       fe202099fc182217b82256d01ad62a458af75c8559abe559a30a6d1e972995922d4ce505
[07/18 14:07:51    413s] #       e838d002a63a0234395094a2b5ac271a650443114cc6333a42472b9e094e652635bc03da
[07/18 14:07:51    413s] #       685ecde6fc56e4e15c45e7aa66ee988dcd23cc2ac20499ff040b8b5117624ca86cf2655f
[07/18 14:07:51    413s] #       95631558d7cfdd253203d10fbd5ba42c85cbfcf563393121bf3984796894fb39310c4970
[07/18 14:07:51    413s] #       c982636c32b3b4ee373f2184d8a5
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is uninstalled.
[07/18 14:07:51    413s] ### Time Record (Global Routing) is installed.
[07/18 14:07:51    413s] ### Time Record (Global Routing) is uninstalled.
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is installed.
[07/18 14:07:51    413s] #Start routing data preparation on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Minimum voltage of a net in the design = 0.000.
[07/18 14:07:51    413s] #Maximum voltage of a net in the design = 1.100.
[07/18 14:07:51    413s] #Voltage range [0.000 - 1.100] has 143 nets.
[07/18 14:07:51    413s] #Voltage range [0.900 - 1.100] has 1 net.
[07/18 14:07:51    413s] #Voltage range [0.000 - 0.000] has 1 net.
[07/18 14:07:51    413s] ### Time Record (Cell Pin Access) is installed.
[07/18 14:07:51    413s] #Build and mark too close pins for the same net.
[07/18 14:07:51    413s] #Rebuild pin access data for design.
[07/18 14:07:51    413s] #Initial pin access analysis.
[07/18 14:07:51    413s] #Detail pin access analysis.
[07/18 14:07:51    413s] ### Time Record (Cell Pin Access) is uninstalled.
[07/18 14:07:51    413s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/18 14:07:51    413s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/18 14:07:51    413s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/18 14:07:51    413s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2017.78 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #Regenerating Ggrids automatically.
[07/18 14:07:51    413s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/18 14:07:51    413s] #Using automatically generated G-grids.
[07/18 14:07:51    413s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is uninstalled.
[07/18 14:07:51    413s] #Done routing data preparation.
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2022.09 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### td_prevention_read_timing_data starts on Thu Jul 18 14:07:51 2024 with memory = 2022.09 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Summary of active signal nets routing constraints set by OPT:
[07/18 14:07:51    413s] #	preferred routing layers      : 0
[07/18 14:07:51    413s] #	preferred routing layer effort: 0
[07/18 14:07:51    413s] #	preferred extra space         : 0
[07/18 14:07:51    413s] #	preferred multi-cut via       : 0
[07/18 14:07:51    413s] #	avoid detour                  : 0
[07/18 14:07:51    413s] #	expansion ratio               : 0
[07/18 14:07:51    413s] #	net priority                  : 0
[07/18 14:07:51    413s] #	s2s control                   : 0
[07/18 14:07:51    413s] #	avoid chaining                : 0
[07/18 14:07:51    413s] #	inst-based stacking via       : 0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Summary of active signal nets routing constraints set by USER:
[07/18 14:07:51    413s] #	preferred routing layers      : 0
[07/18 14:07:51    413s] #	preferred routing layer effort     : 0
[07/18 14:07:51    413s] #	preferred extra space              : 0
[07/18 14:07:51    413s] #	preferred multi-cut via            : 0
[07/18 14:07:51    413s] #	avoid detour                       : 0
[07/18 14:07:51    413s] #	net weight                         : 0
[07/18 14:07:51    413s] #	avoid chaining                     : 0
[07/18 14:07:51    413s] #	cell-based stacking via (required) : 0
[07/18 14:07:51    413s] #	cell-based stacking via (optional) : 0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Start timing driven prevention iteration...
[07/18 14:07:51    413s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #----------------------------------------------------
[07/18 14:07:51    413s] # Summary of active signal nets routing constraints
[07/18 14:07:51    413s] #+--------------------------+-----------+
[07/18 14:07:51    413s] #+--------------------------+-----------+
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #----------------------------------------------------
[07/18 14:07:51    413s] #Done timing-driven prevention
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2022.09 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[07/18 14:07:51    413s] #Total number of routable nets = 139.
[07/18 14:07:51    413s] #Total number of nets in the design = 145.
[07/18 14:07:51    413s] #138 routable nets do not have any wires.
[07/18 14:07:51    413s] #1 routable net has routed wires.
[07/18 14:07:51    413s] #138 nets will be global routed.
[07/18 14:07:51    413s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is installed.
[07/18 14:07:51    413s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '114' on M1. As a result, an RC of wire width '120' is being used instead. This may cause some accuracy degradation.
[07/18 14:07:51    413s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M2. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/18 14:07:51    413s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M3. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/18 14:07:51    413s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M4. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/18 14:07:51    413s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M5. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/18 14:07:51    413s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M6. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Finished routing data preparation on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is uninstalled.
[07/18 14:07:51    413s] ### Time Record (Global Routing) is installed.
[07/18 14:07:51    413s] #Cpu time = 00:00:00
[07/18 14:07:51    413s] #Elapsed time = 00:00:00
[07/18 14:07:51    413s] #Increased memory = 0.00 (MB)
[07/18 14:07:51    413s] #Total memory = 2022.34 (MB)
[07/18 14:07:51    413s] #Peak memory = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Start global routing on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Start global routing initialization on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Number of eco nets is 0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Start global routing data preparation on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### build_merged_routing_blockage_rect_list starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### init_is_bin_blocked starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] #Start routing resource analysis on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### adjust_flow_cap starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### adjust_flow_per_partial_route_obs starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### set_via_blocked starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### copy_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### report_flow_cap starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] #Routing resource analysis is done on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #  Resource Analysis:
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/18 14:07:51    413s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/18 14:07:51    413s] #  --------------------------------------------------------------
[07/18 14:07:51    413s] #  Metal1         H         121          81         195    28.72%
[07/18 14:07:51    413s] #  Metal2         V         171          39         195     0.00%
[07/18 14:07:51    413s] #  Metal3         H         177          25         195     0.00%
[07/18 14:07:51    413s] #  Metal4         V         172          38         195     0.00%
[07/18 14:07:51    413s] #  Metal5         H         182          20         195     0.00%
[07/18 14:07:51    413s] #  Metal6         V         174          36         195     0.00%
[07/18 14:07:51    413s] #  Metal7         H         182          20         195     0.00%
[07/18 14:07:51    413s] #  Metal8         V         174          36         195     0.00%
[07/18 14:07:51    413s] #  Metal9         H         177          25         195     0.00%
[07/18 14:07:51    413s] #  Metal10        V          57          26         195     0.00%
[07/18 14:07:51    413s] #  Metal11        H          71           9         195     0.00%
[07/18 14:07:51    413s] #  --------------------------------------------------------------
[07/18 14:07:51    413s] #  Total                   1660      17.87%        2145     2.61%
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #  1 nets (0.69%) with 1 preferred extra spacing.
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### analyze_m2_tracks starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### report_initial_resource starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### mark_pg_pins_accessibility starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### set_net_region starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### prepare_level starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### init level 1 starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Global routing data preparation is done on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### Level 1 hgrid = 15 X 13
[07/18 14:07:51    413s] ### prepare_level_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Global routing initialization is done on Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Skip 1/3 round for no nets in the round...
[07/18 14:07:51    413s] #Skip 2/3 round for no nets in the round...
[07/18 14:07:51    413s] #Route nets in 3/3 round...
[07/18 14:07:51    413s] #start global routing iteration 1...
[07/18 14:07:51    413s] ### init_flow_edge starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2022.34 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### routing at level 1 (topmost level) iter 0
[07/18 14:07:51    413s] ### measure_qor starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### measure_congestion starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### routing at level 1 (topmost level) iter 1
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #start global routing iteration 2...
[07/18 14:07:51    413s] ### measure_qor starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### measure_congestion starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### route_end starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[07/18 14:07:51    413s] #Total number of routable nets = 139.
[07/18 14:07:51    413s] #Total number of nets in the design = 145.
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #139 routable nets have routed wires.
[07/18 14:07:51    413s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Routed nets constraints summary:
[07/18 14:07:51    413s] #-----------------------------
[07/18 14:07:51    413s] #        Rules   Unconstrained  
[07/18 14:07:51    413s] #-----------------------------
[07/18 14:07:51    413s] #      Default             138  
[07/18 14:07:51    413s] #-----------------------------
[07/18 14:07:51    413s] #        Total             138  
[07/18 14:07:51    413s] #-----------------------------
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Routing constraints summary of the whole design:
[07/18 14:07:51    413s] #------------------------------------------------
[07/18 14:07:51    413s] #        Rules   Pref Extra Space   Unconstrained  
[07/18 14:07:51    413s] #------------------------------------------------
[07/18 14:07:51    413s] #      Default                  1             138  
[07/18 14:07:51    413s] #------------------------------------------------
[07/18 14:07:51    413s] #        Total                  1             138  
[07/18 14:07:51    413s] #------------------------------------------------
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### adjust_flow_per_partial_route_obs starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_base_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### init_flow_edge starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### report_overcon starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s]   Flow/Cap--------------     0.35       0.36  [07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #                 OverCon          
[07/18 14:07:51    413s] #                  #Gcell    %Gcell
[07/18 14:07:51    413s] #     Layer           (1)   OverCon
[07/18 14:07:51    413s] #  --------------------------------
[07/18 14:07:51    413s] #  Metal1        0(0.00%)   (0.00%)
[07/18 14:07:51    413s] #  Metal2        1(0.51%)   (0.51%)
     0.26  [07/18 14:07:51    413s] #  Metal3        0(0.00%)   (0.00%)
     0.19       0.10  [07/18 14:07:51    413s] #  Metal4        0(0.00%)   (0.00%)
[07/18 14:07:51    413s] #  Metal5        0(0.00%)   (0.00%)
     0.17       0.10  [07/18 14:07:51    413s] #  Metal6        0(0.00%)   (0.00%)
[07/18 14:07:51    413s] #  Metal7        0(0.00%)   (0.00%)
     0.17       0.12  [07/18 14:07:51    413s] #  Metal8        0(0.00%)   (0.00%)
[07/18 14:07:51    413s] #  Metal9        0(0.00%)   (0.00%)
     0.22  [07/18 14:07:51    413s] #  Metal10       0(0.00%)   (0.00%)
     0.00  --------------[07/18 14:07:51    413s] #  Metal11       0(0.00%)   (0.00%)
[07/18 14:07:51    413s] #  --------------------------------
[07/18 14:07:51    413s] #     Total      1(0.05%)   (0.05%)
[07/18 14:07:51    413s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_base_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### init_flow_edge starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/18 14:07:51    413s] #  Overflow after GR: 0.00% H + 0.05% V
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_flow starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### generate_cong_map_content starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### Sync with Inovus CongMap starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #Hotspot report including placement blocked areas
[07/18 14:07:51    413s] OPERPROF: Starting HotSpotCal at level 1, MEM:2171.6M, EPOCH TIME: 1721291871.610600
[07/18 14:07:51    413s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/18 14:07:51    413s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/18 14:07:51    413s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/18 14:07:51    413s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[07/18 14:07:51    413s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/18 14:07:51    413s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[07/18 14:07:51    413s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/18 14:07:51    413s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/18 14:07:51    413s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/18 14:07:51    413s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/18 14:07:51    413s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/18 14:07:51    413s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/18 14:07:51    413s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.000, MEM:2171.6M, EPOCH TIME: 1721291871.610930
[07/18 14:07:51    413s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### update starts on Thu Jul 18 14:07:51 2024 with memory = 2023.20 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #Complete Global Routing.
[07/18 14:07:51    413s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:07:51    413s] #Total wire length = 1484 um.
[07/18 14:07:51    413s] #Total half perimeter of net bounding box = 1311 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal1 = 39 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal2 = 586 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal3 = 745 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal4 = 114 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:07:51    413s] #Total number of vias = 810
[07/18 14:07:51    413s] #Up-Via Summary (total 810):
[07/18 14:07:51    413s] #           
[07/18 14:07:51    413s] #-----------------------
[07/18 14:07:51    413s] # Metal1            464
[07/18 14:07:51    413s] # Metal2            306
[07/18 14:07:51    413s] # Metal3             40
[07/18 14:07:51    413s] #-----------------------
[07/18 14:07:51    413s] #                   810 
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Total number of involved regular nets 22
[07/18 14:07:51    413s] #Maximum src to sink distance  55.9
[07/18 14:07:51    413s] #Average of max src_to_sink distance  24.9
[07/18 14:07:51    413s] ### update cpu:00:00:00, [07/18 14:07:51    413s] #Average of ave src_to_sink distance  17.0
real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### report_overcon starts on Thu Jul 18 14:07:51 2024 with memory = 2023.72 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### report_overcon starts on Thu Jul 18 14:07:51 2024 with memory = 2023.72 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### report_overcon cpu:00:00:00, [07/18 14:07:51    413s] #Max overcon = 1 tracks.
[07/18 14:07:51    413s] #Total overcon = 0.05%.
[07/18 14:07:51    413s] #Worst layer Gcell overcon rate = 0.00%.
real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### global_route design signature (12): route=1296459628 net_attr=2117800162
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Global routing statistics:
[07/18 14:07:51    413s] #Cpu time = 00:00:00
[07/18 14:07:51    413s] #Elapsed time = 00:00:00
[07/18 14:07:51    413s] #Increased memory = 0.97 (MB)
[07/18 14:07:51    413s] #Total memory = 2023.31 (MB)
[07/18 14:07:51    413s] ### Time Record (Global Routing) is uninstalled.
[07/18 14:07:51    413s] #Peak memory = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Finished global routing on [07/18 14:07:51    413s] ### Time Record (Data Preparation) is installed.
Thu Jul 18 14:07:51 2024
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### Time Record (Data Preparation) is uninstalled.
[07/18 14:07:51    413s] ### track-assign external-init starts on Thu Jul 18 14:07:51 2024 with memory = 2023.31 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### Time Record (Track Assignment) is installed.
[07/18 14:07:51    413s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:07:51    413s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### track-assign engine-init starts on Thu Jul 18 14:07:51 2024 with memory = 2023.31 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### Time Record (Track Assignment) is installed.
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2023.31 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### track-assign core-engine starts on Thu Jul 18 14:07:51 2024 with memory = 2023.31 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #Start Track Assignment.
[07/18 14:07:51    413s] #Done with 199 horizontal wires in 1 hboxes and 177 vertical wires in 1 hboxes.
[07/18 14:07:51    413s] #Done with 43 horizontal wires in 1 hboxes and 39 vertical wires in 1 hboxes.
[07/18 14:07:51    413s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Track assignment summary:
[07/18 14:07:51    413s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/18 14:07:51    413s] #------------------------------------------------------------------------
[07/18 14:07:51    413s] # Metal1        40.90 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal2       568.70 	  0.10%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal3       647.16 	  0.19%  	  0.00% 	  0.04%
[07/18 14:07:51    413s] # Metal4        74.98 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:07:51    413s] #------------------------------------------------------------------------
[07/18 14:07:51    413s] # All        1331.74  	  0.14% 	  0.00% 	  0.00%
[07/18 14:07:51    413s] #Complete Track Assignment.
[07/18 14:07:51    413s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:07:51    413s] #Total wire length = 1438 um.
[07/18 14:07:51    413s] #Total half perimeter of net bounding box = 1311 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal1 = 41 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal2 = 571 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal3 = 704 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal4 = 123 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:07:51    413s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:07:51    413s] #Total number of vias = 810
[07/18 14:07:51    413s] #Up-Via Summary (total 810):
[07/18 14:07:51    413s] #           
[07/18 14:07:51    413s] #-----------------------
[07/18 14:07:51    413s] # Metal1            464
[07/18 14:07:51    413s] # Metal2            306
[07/18 14:07:51    413s] # Metal3             40
[07/18 14:07:51    413s] #-----------------------
[07/18 14:07:51    413s] #                   810 
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] ### track_assign design signature (15): route=452760235
[07/18 14:07:51    413s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/18 14:07:51    413s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:07:51    413s] ### update_timing_after_routing starts on Thu Jul 18 14:07:51 2024 with memory = 2023.39 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] ### Time Record (Timing Data Generation) is installed.
[07/18 14:07:51    413s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2023.39 (MB), peak = 2051.62 (MB)
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #number of short segments in preferred routing layers
[07/18 14:07:51    413s] #	
[07/18 14:07:51    413s] #	
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Start post global route fixing for timing critical nets ...
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #* Updating design timing data...
[07/18 14:07:51    413s] #Extracting RC...
[07/18 14:07:51    413s] Un-suppress "**WARN ..." messages.
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #Start tQuantus RC extraction...
[07/18 14:07:51    413s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[07/18 14:07:51    413s] #Extract in track assign mode
[07/18 14:07:51    413s] #Start building rc corner(s)...
[07/18 14:07:51    413s] #Number of RC Corner = 1
[07/18 14:07:51    413s] #Corner rccorners /home/nilet/akram/voting_machine/counter_design_database_45nm/QRC_Tech/gpdk045.tch 25.000000 (real) 
[07/18 14:07:51    413s] #METAL_1 -> Metal1 (1)
[07/18 14:07:51    413s] #METAL_2 -> Metal2 (2)
[07/18 14:07:51    413s] #METAL_3 -> Metal3 (3)
[07/18 14:07:51    413s] #METAL_4 -> Metal4 (4)
[07/18 14:07:51    413s] #METAL_5 -> Metal5 (5)
[07/18 14:07:51    413s] #METAL_6 -> Metal6 (6)
[07/18 14:07:51    413s] #METAL_7 -> Metal7 (7)
[07/18 14:07:51    413s] #METAL_8 -> Metal8 (8)
[07/18 14:07:51    413s] #METAL_9 -> Metal9 (9)
[07/18 14:07:51    413s] #METAL_10 -> Metal10 (10)
[07/18 14:07:51    413s] #METAL_11 -> Metal11 (11)
[07/18 14:07:51    413s] #SADV_On
[07/18 14:07:51    413s] # Corner(s) : 
[07/18 14:07:51    413s] #rccorners [25.00]
[07/18 14:07:51    413s] # Corner id: 0
[07/18 14:07:51    413s] # Layout Scale: 1.000000
[07/18 14:07:51    413s] # Has Metal Fill model: yes
[07/18 14:07:51    413s] # Temperature was set
[07/18 14:07:51    413s] # Temperature : 25.000000
[07/18 14:07:51    413s] # Ref. Temp   : 25.000000
[07/18 14:07:51    413s] #user defined extract_shrink_factor of 0.90 overrides the tech file layout scale of 1.00
[07/18 14:07:51    413s] #SADV_Off
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[1] tech width 120 != ict width 133.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[1] tech spc 120 != ict spc 133.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[2] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[2] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[3] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[3] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[4] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[4] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[5] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[5] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[6] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[6] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[7] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[7] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[8] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[8] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[9] tech width 160 != ict width 177.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[9] tech spc 140 != ict spc 155.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[10] tech width 440 != ict width 488.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[10] tech spc 400 != ict spc 444.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[11] tech width 440 != ict width 488.0
[07/18 14:07:51    413s] #
[07/18 14:07:51    413s] #layer[11] tech spc 400 != ict spc 444.0
[07/18 14:07:51    413s] #total pattern=286 [11, 792]
[07/18 14:07:51    413s] #Generating the tQuantus model file automatically.
[07/18 14:07:51    413s] #num_tile=32032 avg_aspect_ratio=2.212239 
[07/18 14:07:51    413s] #Vertical num_row 64 per_row= 500 halo= 12000 
[07/18 14:07:51    413s] #hor_num_col = 68 final aspect_ratio= 1.857778
[07/18 14:08:03    425s] #Build RC corners: cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2125.70 (MB), peak = 2272.57 (MB)
[07/18 14:08:04    425s] #Finish check_net_pin_list step Enter extract
[07/18 14:08:04    425s] #Start init net ripin tree building
[07/18 14:08:04    425s] #Finish init net ripin tree building
[07/18 14:08:04    425s] #Cpu time = 00:00:00
[07/18 14:08:04    425s] #Elapsed time = 00:00:00
[07/18 14:08:04    425s] #Increased memory = 0.00 (MB)
[07/18 14:08:04    425s] #Total memory = 2129.82 (MB)
[07/18 14:08:04    425s] #Peak memory = 2272.57 (MB)
[07/18 14:08:04    425s] #begin processing metal fill model file
[07/18 14:08:04    425s] #end processing metal fill model file
[07/18 14:08:04    425s] ### track-assign external-init starts on Thu Jul 18 14:08:04 2024 with memory = 2129.82 (MB), peak = 2272.57 (MB)
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:04    425s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:04    425s] ### track-assign engine-init starts on Thu Jul 18 14:08:04 2024 with memory = 2129.82 (MB), peak = 2272.57 (MB)
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:04    425s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:04    425s] #
[07/18 14:08:04    425s] #Start Post Track Assignment Wire Spread.
[07/18 14:08:04    425s] #Done with 49 horizontal wires in 1 hboxes and 42 vertical wires in 1 hboxes.
[07/18 14:08:04    425s] #Complete Post Track Assignment Wire Spread.
[07/18 14:08:04    425s] #
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:04    425s] #Length limit = 200 pitches
[07/18 14:08:04    425s] #opt mode = 2
[07/18 14:08:04    425s] #Finish check_net_pin_list step Fix net pin list
[07/18 14:08:04    425s] #Start generate extraction boxes.
[07/18 14:08:04    425s] #
[07/18 14:08:04    425s] #Extract using 30 x 30 Hboxes
[07/18 14:08:04    425s] #2x2 initial hboxes
[07/18 14:08:04    425s] #Use area based hbox pruning.
[07/18 14:08:04    425s] #0/0 hboxes pruned.
[07/18 14:08:04    425s] #Complete generating extraction boxes.
[07/18 14:08:04    425s] #Extract 1 hboxes with single thread on machine with  Core_i7 2.70GHz 12288KB Cache 12CPU...
[07/18 14:08:04    425s] #Process 0 special clock nets for rc extraction
[07/18 14:08:04    425s] #Total 139 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[07/18 14:08:04    425s] #Run Statistics for Extraction:
[07/18 14:08:04    425s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[07/18 14:08:04    425s] #   Increased memory =     8.45 (MB), total memory =  2138.44 (MB), peak memory =  2272.57 (MB)
[07/18 14:08:04    425s] #
[07/18 14:08:04    425s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[07/18 14:08:04    425s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2129.79 (MB), peak = 2272.57 (MB)
[07/18 14:08:04    425s] #RC Statistics: 578 Res, 349 Ground Cap, 0 XCap (Edge to Edge)
[07/18 14:08:04    425s] #RC V/H edge ratio: 0.51, Avg V/H Edge Length: 2523.27 (382), Avg L-Edge Length: 9255.40 (100)
[07/18 14:08:04    425s] #Register nets and terms for rcdb /tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d
[07/18 14:08:04    425s] #Finish registering nets and terms for rcdb.
[07/18 14:08:04    425s] #Start writing RC data.
[07/18 14:08:04    425s] #Finish writing RC data
[07/18 14:08:04    425s] #Finish writing rcdb with 853 nodes, 714 edges, and 0 xcaps
[07/18 14:08:04    425s] #0 inserted nodes are removed
[07/18 14:08:04    425s] ### track-assign external-init starts on Thu Jul 18 14:08:04 2024 with memory = 2132.67 (MB), peak = 2272.57 (MB)
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:04    425s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:04    425s] ### track-assign engine-init starts on Thu Jul 18 14:08:04 2024 with memory = 2132.67 (MB), peak = 2272.57 (MB)
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:04    425s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:04    425s] #Remove Post Track Assignment Wire Spread
[07/18 14:08:04    425s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:04    425s] Restoring parasitic data from file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d' ...
[07/18 14:08:04    425s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d' for reading (mem: 2394.582M)
[07/18 14:08:04    425s] Reading RCDB with compressed RC data.
[07/18 14:08:04    425s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d' for content verification (mem: 2394.582M)
[07/18 14:08:04    425s] Reading RCDB with compressed RC data.
[07/18 14:08:04    425s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d': 0 access done (mem: 2394.582M)
[07/18 14:08:04    425s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d': 0 access done (mem: 2394.582M)
[07/18 14:08:04    425s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2394.582M)
[07/18 14:08:04    425s] Following multi-corner parasitics specified:
[07/18 14:08:04    425s] 	/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d (rcdb)
[07/18 14:08:04    425s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d' for reading (mem: 2394.582M)
[07/18 14:08:04    425s] Reading RCDB with compressed RC data.
[07/18 14:08:04    425s] 		Cell voting_machine has rcdb /tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d specified
[07/18 14:08:04    425s] Cell voting_machine, hinst 
[07/18 14:08:04    425s] processing rcdb (/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d) for hinst (top) of cell (voting_machine);
[07/18 14:08:04    425s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/nr21352_laWB9G.rcdb.d': 0 access done (mem: 2394.582M)
[07/18 14:08:04    425s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2370.582M)
[07/18 14:08:04    425s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_PguCGU.rcdb.d/voting_machine.rcdb.d' for reading (mem: 2370.582M)
[07/18 14:08:04    425s] Reading RCDB with compressed RC data.
[07/18 14:08:05    426s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_PguCGU.rcdb.d/voting_machine.rcdb.d': 0 access done (mem: 2370.582M)
[07/18 14:08:05    426s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2370.582M)
[07/18 14:08:05    426s] Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 2370.582M)
[07/18 14:08:05    426s] #
[07/18 14:08:05    426s] #Restore RCDB.
[07/18 14:08:05    426s] ### track-assign external-init starts on Thu Jul 18 14:08:05 2024 with memory = 2132.39 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    426s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:05    426s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:05    426s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    426s] ### track-assign engine-init starts on Thu Jul 18 14:08:05 2024 with memory = 2132.39 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    426s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:05    426s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    426s] #Remove Post Track Assignment Wire Spread
[07/18 14:08:05    426s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:05    426s] #
[07/18 14:08:05    426s] #Complete tQuantus RC extraction.
[07/18 14:08:05    426s] #Cpu time = 00:00:13
[07/18 14:08:05    426s] #Elapsed time = 00:00:14
[07/18 14:08:05    426s] #Increased memory = 107.92 (MB)
[07/18 14:08:05    426s] #Total memory = 2131.31 (MB)
[07/18 14:08:05    426s] ### update_timing starts on Thu Jul 18 14:08:05 2024 with memory = 2131.31 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    426s] #Peak memory = 2272.57 (MB)
[07/18 14:08:05    426s] #
[07/18 14:08:05    426s] Un-suppress "**WARN ..." messages.
[07/18 14:08:05    426s] #RC Extraction Completed...
[07/18 14:08:05    426s] AAE_INFO: switching -siAware from false to true ...
[07/18 14:08:05    426s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/18 14:08:05    426s] ### generate_timing_data starts on Thu Jul 18 14:08:05 2024 with memory = 2113.58 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    426s] #Reporting timing...
[07/18 14:08:05    426s] ### report_timing starts on Thu Jul 18 14:08:05 2024 with memory = 2114.35 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] ### report_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    427s] ###############################################################
[07/18 14:08:05    427s] #  Generated by:      Cadence Innovus 21.15-s110_1
[07/18 14:08:05    427s] #  OS:                Linux x86_64(Host ID c8)
[07/18 14:08:05    427s] #  Generated on:      Thu Jul 18 14:08:05 2024
[07/18 14:08:05    427s] #  Design:            voting_machine
[07/18 14:08:05    427s] #  Command:           route_design -global_detail
[07/18 14:08:05    427s] ###############################################################
[07/18 14:08:05    427s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[07/18 14:08:05    427s] ### generate_net_cdm_timing starts on Thu Jul 18 14:08:05 2024 with memory = 2134.01 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.01 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] #Library Standard Delay: 38.80ps
[07/18 14:08:05    427s] #Slack threshold: 0.00ps
[07/18 14:08:05    427s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    427s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/18 14:08:05    427s] ### Use bna from skp: 0
[07/18 14:08:05    427s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2134.77 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2135.43 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] Worst slack reported in the design = 8.577250 (late)
[07/18 14:08:05    427s] 
[07/18 14:08:05    427s] *** writeDesignTiming (0:00:00.0) ***
[07/18 14:08:05    427s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2136.00 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    427s] Un-suppress "**WARN ..." messages.
[07/18 14:08:05    427s] ### update_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    427s] ### Time Record (Timing Data Generation) is uninstalled.
[07/18 14:08:05    427s] ### update_timing_after_routing cpu:00:00:14, real:00:00:14, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:05    427s] ### run_free_timing_graph starts on Thu Jul 18 14:08:05 2024 with memory = 2136.00 (MB), peak = 2272.57 (MB)
[07/18 14:08:05    427s] ### Time Record (Timing Data Generation) is installed.
[07/18 14:08:05    427s] #Number of victim nets: 0
[07/18 14:08:05    427s] #Number of aggressor nets: 0
[07/18 14:08:05    427s] #Number of weak nets: 0
[07/18 14:08:05    427s] #Number of critical nets: 0
[07/18 14:08:05    427s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/18 14:08:05    427s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/18 14:08:05    427s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/18 14:08:05    427s] #Total number of nets: 139
[07/18 14:08:05    427s] #Total number of significant detoured timing critical nets is 0
[07/18 14:08:05    427s] #Total number of selected detoured timing critical nets is 0
[07/18 14:08:05    427s] #
[07/18 14:08:05    427s] #----------------------------------------------------
[07/18 14:08:05    427s] # Summary of active signal nets routing constraints
[07/18 14:08:05    427s] #+--------------------------+-----------+
[07/18 14:08:05    427s] #+--------------------------+-----------+
[07/18 14:08:05    427s] #
[07/18 14:08:05    427s] #----------------------------------------------------
[07/18 14:08:06    427s] ### Time Record (Timing Data Generation) is uninstalled.
[07/18 14:08:06    427s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
[07/18 14:08:06    427s] ### run_build_timing_graph starts on Thu Jul 18 14:08:06 2024 with memory = 2115.27 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] ### Time Record (Timing Data Generation) is installed.
[07/18 14:08:06    427s] Current (total cpu=0:07:07, real=0:29:08, peak res=2272.6M, current mem=2050.6M)
[07/18 14:08:06    427s] voting_machine
[07/18 14:08:06    427s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.3M, current mem=2053.3M)
[07/18 14:08:06    427s] Current (total cpu=0:07:07, real=0:29:08, peak res=2272.6M, current mem=2053.3M)
[07/18 14:08:06    427s] ### Time Record (Timing Data Generation) is uninstalled.
[07/18 14:08:06    427s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[07/18 14:08:06    427s] ### track-assign external-init starts on Thu Jul 18 14:08:06 2024 with memory = 2061.75 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:06    427s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:06    427s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[07/18 14:08:06    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.97 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #* Importing design timing data...
[07/18 14:08:06    427s] ### track-assign engine-init starts on Thu Jul 18 14:08:06 2024 with memory = 2061.97 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] ### Time Record (Track Assignment) is installed.
[07/18 14:08:06    427s] #Number of victim nets: 0
[07/18 14:08:06    427s] #Number of aggressor nets: 0
[07/18 14:08:06    427s] #Number of weak nets: 0
[07/18 14:08:06    427s] #Number of critical nets: 0
[07/18 14:08:06    427s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/18 14:08:06    427s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/18 14:08:06    427s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/18 14:08:06    427s] #Total number of nets: 139
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #timing driven effort level: 3
[07/18 14:08:06    427s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[07/18 14:08:06    427s] ### track-assign core-engine starts on Thu Jul 18 14:08:06 2024 with memory = 2061.97 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #Start Track Assignment With Timing Driven.
[07/18 14:08:06    427s] #Done with 2 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[07/18 14:08:06    427s] #Done with 0 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[07/18 14:08:06    427s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Track assignment summary:
[07/18 14:08:06    427s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/18 14:08:06    427s] #------------------------------------------------------------------------
[07/18 14:08:06    427s] # Metal1        40.90 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal2       568.70 	  0.06%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal3       647.36 	  0.15%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal4        74.98 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[07/18 14:08:06    427s] #------------------------------------------------------------------------
[07/18 14:08:06    427s] # All        1331.94  	  0.10% 	  0.00% 	  0.00%
[07/18 14:08:06    427s] #Complete Track Assignment With Timing Driven.
[07/18 14:08:06    427s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:08:06    427s] #Total wire length = 1439 um.
[07/18 14:08:06    427s] #Total half perimeter of net bounding box = 1311 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal1 = 41 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal2 = 572 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal3 = 704 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal4 = 123 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:08:06    427s] #Total number of vias = 810
[07/18 14:08:06    427s] #Up-Via Summary (total 810):
[07/18 14:08:06    427s] #           
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] # Metal1            464
[07/18 14:08:06    427s] # Metal2            306
[07/18 14:08:06    427s] # Metal3             40
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] #                   810 
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[07/18 14:08:06    427s] ### Time Record (Track Assignment) is uninstalled.
[07/18 14:08:06    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.98 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/18 14:08:06    427s] #Cpu time = 00:00:14
[07/18 14:08:06    427s] #Elapsed time = 00:00:15
[07/18 14:08:06    427s] #Increased memory = 48.30 (MB)
[07/18 14:08:06    427s] #Total memory = 2061.98 (MB)
[07/18 14:08:06    427s] #Peak memory = 2272.57 (MB)
[07/18 14:08:06    427s] ### Time Record (Detail Routing) is installed.
[07/18 14:08:06    427s] #Start reading timing information from file .timing_file_21352.tif.gz ...
[07/18 14:08:06    427s] #Read in timing information for 37 ports, 130 instances from timing file .timing_file_21352.tif.gz.
[07/18 14:08:06    427s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Start Detail Routing..
[07/18 14:08:06    427s] #start initial detail routing ...
[07/18 14:08:06    427s] ### Design has 0 dirty nets, 124 dirty-areas)
[07/18 14:08:06    427s] #   number of violations = 0
[07/18 14:08:06    427s] #25 out of 130 instances (19.2%) need to be verified(marked ipoed), dirty area = 2.2%.
[07/18 14:08:06    427s] #66.4% of the total area is being checked for drcs
[07/18 14:08:06    427s] ### Routing stats: routing = 100.00% dirty-area = 64.10%
[07/18 14:08:06    427s] #66.4% of the total area was checked
[07/18 14:08:06    427s] #   number of violations = 0
[07/18 14:08:06    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2059.49 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #Complete Detail Routing.
[07/18 14:08:06    427s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:08:06    427s] #Total wire length = 1578 um.
[07/18 14:08:06    427s] #Total half perimeter of net bounding box = 1311 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal1 = 79 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal2 = 675 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal3 = 677 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal4 = 146 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:08:06    427s] #Total number of vias = 802
[07/18 14:08:06    427s] #Up-Via Summary (total 802):
[07/18 14:08:06    427s] #           
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] # Metal1            462
[07/18 14:08:06    427s] # Metal2            292
[07/18 14:08:06    427s] # Metal3             48
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] #                   802 
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Total number of DRC violations = 0
[07/18 14:08:06    427s] ### Time Record (Detail Routing) is uninstalled.
[07/18 14:08:06    427s] #Cpu time = 00:00:00
[07/18 14:08:06    427s] #Elapsed time = 00:00:00
[07/18 14:08:06    427s] #Increased memory = -2.48 (MB)
[07/18 14:08:06    427s] #Total memory = 2059.49 (MB)
[07/18 14:08:06    427s] #Peak memory = 2272.57 (MB)
[07/18 14:08:06    427s] ### Time Record (Post Route Wire Spreading) is installed.
[07/18 14:08:06    427s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Start Post Route wire spreading..
[07/18 14:08:06    427s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Start DRC checking..
[07/18 14:08:06    427s] #   number of violations = 0
[07/18 14:08:06    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2059.12 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #CELL_VIEW voting_machine,init has no DRC violation.
[07/18 14:08:06    427s] #Total number of DRC violations = 0
[07/18 14:08:06    427s] #Total number of process antenna violations = 0
[07/18 14:08:06    427s] #Total number of net violated process antenna rule = 0
[07/18 14:08:06    427s] ### track-assign engine-init starts on Thu Jul 18 14:08:06 2024 with memory = 2059.12 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Start data preparation for wire spreading...
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Data preparation is done on Thu Jul 18 14:08:06 2024
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Start Post Route Wire Spread.
[07/18 14:08:06    427s] #Done with 31 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
[07/18 14:08:06    427s] #Complete Post Route Wire Spread.
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:08:06    427s] #Total wire length = 1594 um.
[07/18 14:08:06    427s] #Total half perimeter of net bounding box = 1311 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal1 = 80 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal2 = 679 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal3 = 687 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal4 = 147 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:08:06    427s] #Total number of vias = 802
[07/18 14:08:06    427s] #Up-Via Summary (total 802):
[07/18 14:08:06    427s] #           
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] # Metal1            462
[07/18 14:08:06    427s] # Metal2            292
[07/18 14:08:06    427s] # Metal3             48
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] #                   802 
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Start DRC checking..
[07/18 14:08:06    427s] #   number of violations = 0
[07/18 14:08:06    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2058.88 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #CELL_VIEW voting_machine,init has no DRC violation.
[07/18 14:08:06    427s] #Total number of DRC violations = 0
[07/18 14:08:06    427s] #Total number of process antenna violations = 0
[07/18 14:08:06    427s] #Total number of net violated process antenna rule = 0
[07/18 14:08:06    427s] #   number of violations = 0
[07/18 14:08:06    427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2058.88 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] #CELL_VIEW voting_machine,init has no DRC violation.
[07/18 14:08:06    427s] #Total number of DRC violations = 0
[07/18 14:08:06    427s] #Total number of process antenna violations = 0
[07/18 14:08:06    427s] #Total number of net violated process antenna rule = 0
[07/18 14:08:06    427s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/18 14:08:06    427s] #Post Route wire spread is done.
[07/18 14:08:06    427s] #Total number of nets with non-default rule or having extra spacing = 1
[07/18 14:08:06    427s] #Total wire length = 1594 um.
[07/18 14:08:06    427s] #Total half perimeter of net bounding box = 1311 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal1 = 80 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal2 = 679 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal3 = 687 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal4 = 147 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal5 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal6 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal7 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal8 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal9 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal10 = 0 um.
[07/18 14:08:06    427s] #Total wire length on LAYER Metal11 = 0 um.
[07/18 14:08:06    427s] #Total number of vias = 802
[07/18 14:08:06    427s] #Up-Via Summary (total 802):
[07/18 14:08:06    427s] #           
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] # Metal1            462
[07/18 14:08:06    427s] # Metal2            292
[07/18 14:08:06    427s] # Metal3             48
[07/18 14:08:06    427s] #-----------------------
[07/18 14:08:06    427s] #                   802 
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #route_detail Statistics:
[07/18 14:08:06    427s] #Cpu time = 00:00:00
[07/18 14:08:06    427s] #Elapsed time = 00:00:00
[07/18 14:08:06    427s] #Increased memory = -3.10 (MB)
[07/18 14:08:06    427s] #Total memory = 2058.88 (MB)
[07/18 14:08:06    427s] #Peak memory = 2272.57 (MB)
[07/18 14:08:06    427s] ### global_detail_route design signature (44): route=24950262 flt_obj=0 vio=1905142130 shield_wire=1
[07/18 14:08:06    427s] ### Time Record (DB Export) is installed.
[07/18 14:08:06    427s] ### export design design signature (45): route=24950262 fixed_route=845577598 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1923022608 dirty_area=0 del_dirty_area=0 cell=1339059223 placement=1276015161 pin_access=2079744457 inst_pattern=1
[07/18 14:08:06    427s] #	no debugging net set
[07/18 14:08:06    427s] ### Time Record (DB Export) is uninstalled.
[07/18 14:08:06    427s] ### Time Record (Post Callback) is installed.
[07/18 14:08:06    427s] ### Time Record (Post Callback) is uninstalled.
[07/18 14:08:06    427s] ### Time Record (route_global_detail) is uninstalled.
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #route_global_detail statistics:
[07/18 14:08:06    427s] #Cpu time = 00:00:15
[07/18 14:08:06    427s] #Elapsed time = 00:00:16
[07/18 14:08:06    427s] #Increased memory = 46.76 (MB)
[07/18 14:08:06    427s] #Total memory = 2049.37 (MB)
[07/18 14:08:06    427s] #Peak memory = 2272.57 (MB)
[07/18 14:08:06    427s] #Number of warnings = 2
[07/18 14:08:06    427s] #Total number of warnings = 7
[07/18 14:08:06    427s] #Number of fails = 0
[07/18 14:08:06    427s] #Total number of fails = 0
[07/18 14:08:06    427s] #Complete route_global_detail on Thu Jul 18 14:08:06 2024
[07/18 14:08:06    427s] #
[07/18 14:08:06    427s] #Default setup view is reset to wc.
[07/18 14:08:06    427s] #Default setup view is reset to wc.
[07/18 14:08:06    427s] AAE_INFO: Post Route call back at the end of routeDesign
[07/18 14:08:06    427s] #route_design: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 2039.88 (MB), peak = 2272.57 (MB)
[07/18 14:08:06    427s] ### Time Record (route_design) is uninstalled.
[07/18 14:08:06    427s] ### 
[07/18 14:08:06    427s] ###   Scalability Statistics
[07/18 14:08:06    427s] ### 
[07/18 14:08:06    427s] ### --------------------------------+----------------+----------------+----------------+
[07/18 14:08:06    427s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[07/18 14:08:06    427s] ### --------------------------------+----------------+----------------+----------------+
[07/18 14:08:06    427s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Timing Data Generation        |        00:00:14|        00:00:15|             1.0|
[07/18 14:08:06    427s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/18 14:08:06    427s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[07/18 14:08:06    427s] ### --------------------------------+----------------+----------------+----------------+
[07/18 14:08:06    427s] ### 
[07/18 14:08:06    427s] #% End route_design (date=07/18 14:08:06, total cpu=0:00:19.6, real=0:00:20.0, peak res=2272.6M, current mem=2039.9M)
[07/18 14:08:06    427s] @innovus 31> extract_rc

[07/18 14:08:49    436s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'pre_route' .
[07/18 14:08:49    436s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:08:49    436s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:08:49    436s] pre_route RC Extraction called for design voting_machine.
[07/18 14:08:49    436s] RC Extraction called in multi-corner(1) mode.
[07/18 14:08:49    436s] RCMode: PreRoute
[07/18 14:08:49    436s]       RC Corner Indexes            0   
[07/18 14:08:49    436s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:08:49    436s] Resistance Scaling Factor    : 1.00000 
[07/18 14:08:49    436s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:08:49    436s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:08:49    436s] Shrink Factor                : 0.90000
[07/18 14:08:49    436s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/18 14:08:49    436s] Using capacitance table file ...
[07/18 14:08:49    436s] 
[07/18 14:08:49    436s] Trim Metal Layers:
[07/18 14:08:49    436s] LayerId::1 widthSet size::4
[07/18 14:08:49    436s] LayerId::2 widthSet size::4
[07/18 14:08:49    436s] LayerId::3 widthSet size::4
[07/18 14:08:49    436s] LayerId::4 widthSet size::4
[07/18 14:08:49    436s] LayerId::5 widthSet size::4
[07/18 14:08:49    436s] LayerId::6 widthSet size::4
[07/18 14:08:49    436s] LayerId::7 widthSet size::5
[07/18 14:08:49    436s] LayerId::8 widthSet size::5
[07/18 14:08:49    436s] LayerId::9 widthSet size::5
[07/18 14:08:49    436s] LayerId::10 widthSet size::4
[07/18 14:08:49    436s] LayerId::11 widthSet size::3
[07/18 14:08:49    436s] eee: pegSigSF::1.070000
[07/18 14:08:49    436s] Updating RC grid for preRoute extraction ...
[07/18 14:08:49    436s] Initializing multi-corner capacitance tables ... 
[07/18 14:08:49    436s] Initializing multi-corner resistance tables ...
[07/18 14:08:49    436s] Creating RPSQ from WeeR and WRes ...
[07/18 14:08:49    436s] eee: l::1 avDens::0.077737 usedTrk::41.978186 availTrk::540.000000 sigTrk::41.978186
[07/18 14:08:49    436s] eee: l::2 avDens::0.064565 usedTrk::44.162193 availTrk::684.000000 sigTrk::44.162193
[07/18 14:08:49    436s] eee: l::3 avDens::0.057974 usedTrk::41.741053 availTrk::720.000000 sigTrk::41.741053
[07/18 14:08:49    436s] eee: l::4 avDens::0.020150 usedTrk::8.614035 availTrk::427.500000 sigTrk::8.614035
[07/18 14:08:49    436s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:08:49    436s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:08:49    436s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:08:49    436s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:08:49    436s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:08:49    436s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:08:49    436s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:08:49    436s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/18 14:08:49    436s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.066480 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:08:49    436s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2256.922M)
[07/18 14:08:49    436s] 11
[07/18 14:08:49    436s] @innovus 32> write_parasitics -spef_file voting_machine.spef

[07/18 14:09:49    450s] @innovus 33> set_db timing_analysis_type ocv

[07/18 14:10:00    452s] 1 ocv
[07/18 14:10:00    452s] @innovus 34> time_design -post_route

[07/18 14:10:29    458s] Switching SI Aware to true by default in postroute mode   
[07/18 14:10:29    458s] AAE_INFO: switching -siAware from false to true ...
[07/18 14:10:29    458s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/18 14:10:29    458s] *** time_design #1 [begin] : totSession cpu/real = 0:07:38.4/0:31:27.0 (0.2), mem = 2256.9M
[07/18 14:10:29    458s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[07/18 14:10:29    458s] Type 'man IMPEXT-3493' for more detail.
[07/18 14:10:29    458s]  Reset EOS DB
[07/18 14:10:29    458s] Ignoring AAE DB Resetting ...
[07/18 14:10:29    458s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'post_route' at effort level 'low' .
[07/18 14:10:29    458s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:10:29    458s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:10:29    458s] post_route (extract_rc_effort_level low) RC Extraction called for design voting_machine.
[07/18 14:10:29    458s] RC Extraction called in multi-corner(1) mode.
[07/18 14:10:29    458s] Process corner(s) are loaded.
[07/18 14:10:29    458s]  Corner: rccorners
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/84000 (or 59.5238%) to 1/1 (or 100%).
[07/18 14:10:29    458s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/76760 (or 65.1381%) to 1/1 (or 100%).
[07/18 14:10:29    458s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2256.92M)
[07/18 14:10:29    458s] extractDetailRC Option : -outfile /tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d  -extended
[07/18 14:10:29    458s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/18 14:10:29    458s]       RC Corner Indexes            0   
[07/18 14:10:29    458s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:10:29    458s] Coupling Cap. Scaling Factor : 1.00000 
[07/18 14:10:29    458s] Resistance Scaling Factor    : 1.00000 
[07/18 14:10:29    458s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:10:29    458s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:10:29    458s] Shrink Factor                : 0.90000
[07/18 14:10:29    458s] 
[07/18 14:10:29    458s] Trim Metal Layers:
[07/18 14:10:29    458s] LayerId::1 widthSet size::4
[07/18 14:10:29    458s] LayerId::2 widthSet size::4
[07/18 14:10:29    458s] LayerId::3 widthSet size::4
[07/18 14:10:29    458s] LayerId::4 widthSet size::4
[07/18 14:10:29    458s] LayerId::5 widthSet size::4
[07/18 14:10:29    458s] LayerId::6 widthSet size::4
[07/18 14:10:29    458s] LayerId::7 widthSet size::5
[07/18 14:10:29    458s] LayerId::8 widthSet size::5
[07/18 14:10:29    458s] LayerId::9 widthSet size::5
[07/18 14:10:29    458s] LayerId::10 widthSet size::4
[07/18 14:10:29    458s] LayerId::11 widthSet size::3
[07/18 14:10:29    458s] eee: pegSigSF::1.070000
[07/18 14:10:29    458s] Initializing multi-corner capacitance tables ... 
[07/18 14:10:29    458s] Initializing multi-corner resistance tables ...
[07/18 14:10:29    458s] Creating RPSQ from WeeR and WRes ...
[07/18 14:10:29    458s] eee: l::1 avDens::0.077737 usedTrk::41.978186 availTrk::540.000000 sigTrk::41.978186
[07/18 14:10:29    458s] eee: l::2 avDens::0.064565 usedTrk::44.162193 availTrk::684.000000 sigTrk::44.162193
[07/18 14:10:29    458s] eee: l::3 avDens::0.057974 usedTrk::41.741053 availTrk::720.000000 sigTrk::41.741053
[07/18 14:10:29    458s] eee: l::4 avDens::0.020150 usedTrk::8.614035 availTrk::427.500000 sigTrk::8.614035
[07/18 14:10:29    458s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:29    458s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:29    458s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:29    458s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:29    458s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:29    458s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:10:29    458s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:10:29    458s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.066480 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:10:29    458s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2254.9M)
[07/18 14:10:29    458s] Creating parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for storing RC.
[07/18 14:10:29    458s] Extracted 10.1626% (CPU Time= 0:00:00.0  MEM= 2282.9M)
[07/18 14:10:29    458s] Extracted 20.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 30.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 40.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 50.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 60.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 70.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 80.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 90.1626% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2306.9M)
[07/18 14:10:29    458s] Number of Extracted Resistors     : 2110
[07/18 14:10:29    458s] Number of Extracted Ground Cap.   : 2169
[07/18 14:10:29    458s] Number of Extracted Coupling Cap. : 2420
[07/18 14:10:29    458s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for reading (mem: 2276.398M)
[07/18 14:10:29    458s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/18 14:10:29    458s]  Corner: rccorners
[07/18 14:10:29    458s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2276.4M)
[07/18 14:10:29    458s] Creating parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb_Filter.rcdb.d' for storing RC.
[07/18 14:10:30    458s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d': 139 access done (mem: 2282.398M)
[07/18 14:10:30    458s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2282.398M)
[07/18 14:10:30    458s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for reading (mem: 2282.398M)
[07/18 14:10:30    458s] processing rcdb (/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d) for hinst (top) of cell (voting_machine);
[07/18 14:10:31    459s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d': 0 access done (mem: 2282.398M)
[07/18 14:10:31    459s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=2282.398M)
[07/18 14:10:31    459s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:02.0  MEM: 2282.398M)
[07/18 14:10:31    459s] Starting delay calculation for Setup views
[07/18 14:10:31    459s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/18 14:10:31    459s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/18 14:10:31    459s] AAE DB initialization (MEM=2291.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/18 14:10:31    459s] AAE_INFO: resetNetProps viewIdx 0 
[07/18 14:10:31    459s] Starting SI iteration 1 using Infinite Timing Windows
[07/18 14:10:31    459s] #################################################################################
[07/18 14:10:31    459s] # Design Stage: PostRoute
[07/18 14:10:31    459s] # Design Name: voting_machine
[07/18 14:10:31    459s] # Design Mode: 90nm
[07/18 14:10:31    459s] # Analysis Mode: MMMC OCV 
[07/18 14:10:31    459s] # Parasitics Mode: SPEF/RCDB 
[07/18 14:10:31    459s] # Signoff Settings: SI On 
[07/18 14:10:31    459s] #################################################################################
[07/18 14:10:31    459s] Setting infinite Tws ...
[07/18 14:10:31    459s] AAE_INFO: 1 threads acquired from CTE.
[07/18 14:10:31    459s] First Iteration Infinite Tw... 
[07/18 14:10:31    459s] Calculate early delays in OCV mode...
[07/18 14:10:31    459s] Calculate late delays in OCV mode...
[07/18 14:10:31    459s] Topological Sorting (REAL = 0:00:00.0, MEM = 2291.9M, InitMEM = 2291.9M)
[07/18 14:10:31    459s] Start delay calculation (fullDC) (1 T). (MEM=2291.94)
[07/18 14:10:31    459s] 
[07/18 14:10:31    459s] Trim Metal Layers:
[07/18 14:10:31    459s] LayerId::1 widthSet size::4
[07/18 14:10:31    459s] LayerId::2 widthSet size::4
[07/18 14:10:31    459s] LayerId::3 widthSet size::4
[07/18 14:10:31    459s] LayerId::4 widthSet size::4
[07/18 14:10:31    459s] LayerId::5 widthSet size::4
[07/18 14:10:31    459s] LayerId::6 widthSet size::4
[07/18 14:10:31    459s] LayerId::7 widthSet size::5
[07/18 14:10:31    459s] LayerId::8 widthSet size::5
[07/18 14:10:31    459s] LayerId::9 widthSet size::5
[07/18 14:10:31    459s] LayerId::10 widthSet size::4
[07/18 14:10:31    459s] LayerId::11 widthSet size::3
[07/18 14:10:31    459s] eee: pegSigSF::1.070000
[07/18 14:10:31    459s] Initializing multi-corner capacitance tables ... 
[07/18 14:10:31    459s] Initializing multi-corner resistance tables ...
[07/18 14:10:31    459s] Creating RPSQ from WeeR and WRes ...
[07/18 14:10:31    459s] eee: l::1 avDens::0.077737 usedTrk::41.978186 availTrk::540.000000 sigTrk::41.978186
[07/18 14:10:31    459s] eee: l::2 avDens::0.064565 usedTrk::44.162193 availTrk::684.000000 sigTrk::44.162193
[07/18 14:10:31    459s] eee: l::3 avDens::0.057974 usedTrk::41.741053 availTrk::720.000000 sigTrk::41.741053
[07/18 14:10:31    459s] eee: l::4 avDens::0.020150 usedTrk::8.614035 availTrk::427.500000 sigTrk::8.614035
[07/18 14:10:31    459s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:31    459s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:31    459s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:31    459s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:31    459s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:31    459s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:10:31    459s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:10:31    459s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.066480 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:10:31    459s] Start AAE Lib Loading. (MEM=2303.55)
[07/18 14:10:31    459s] End AAE Lib Loading. (MEM=2322.62 CPU=0:00:00.0 Real=0:00:00.0)
[07/18 14:10:31    459s] End AAE Lib Interpolated Model. (MEM=2322.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:10:31    459s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for reading (mem: 2322.625M)
[07/18 14:10:31    459s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2322.6M)
[07/18 14:10:31    459s] Total number of fetched objects 139
[07/18 14:10:31    459s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:10:31    459s] AAE_INFO-618: Total number of nets in the design is 145,  95.9 percent of the nets selected for SI analysis
[07/18 14:10:31    459s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:10:31    459s] End delay calculation. (MEM=2346.32 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:10:31    459s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2346.3M) ***
[07/18 14:10:31    459s] End delay calculation (fullDC). (MEM=2346.32 CPU=0:00:00.1 REAL=0:00:00.0)
[07/18 14:10:31    459s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2338.3M)
[07/18 14:10:31    459s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/18 14:10:31    459s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2338.3M)
[07/18 14:10:31    459s] Starting SI iteration 2
[07/18 14:10:31    459s] Calculate early delays in OCV mode...
[07/18 14:10:31    459s] Calculate late delays in OCV mode...
[07/18 14:10:31    459s] Start delay calculation (fullDC) (1 T). (MEM=2256.44)
[07/18 14:10:31    459s] End AAE Lib Interpolated Model. (MEM=2256.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:10:31    459s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2299.1M) ***
[07/18 14:10:31    459s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[07/18 14:10:31    459s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 139. 
[07/18 14:10:31    459s] Total number of fetched objects 139
[07/18 14:10:31    459s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:10:31    459s] AAE_INFO-618: Total number of nets in the design is 145,  0.7 percent of the nets selected for SI analysis
[07/18 14:10:31    459s] End delay calculation. (MEM=2299.12 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:10:31    459s] End delay calculation (fullDC). (MEM=2299.12 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:10:31    459s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:40 mem=2299.1M)
[07/18 14:10:31    459s] Effort level <high> specified for reg2reg path_group
[07/18 14:10:31    459s] All LLGs are deleted
[07/18 14:10:31    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:31    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:31    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2259.1M, EPOCH TIME: 1721292031.319921
[07/18 14:10:31    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2259.1M, EPOCH TIME: 1721292031.320116
[07/18 14:10:31    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2259.1M, EPOCH TIME: 1721292031.320151
[07/18 14:10:31    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:31    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:31    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2259.1M, EPOCH TIME: 1721292031.320768
[07/18 14:10:31    459s] Max number of tech site patterns supported in site array is 256.
[07/18 14:10:31    459s] Core basic site is CoreSite
[07/18 14:10:31    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2259.1M, EPOCH TIME: 1721292031.331394
[07/18 14:10:31    459s] After signature check, allow fast init is false, keep pre-filter is true.
[07/18 14:10:31    459s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/18 14:10:31    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2259.1M, EPOCH TIME: 1721292031.331579
[07/18 14:10:31    459s] SiteArray: non-trimmed site array dimensions = 16 x 154
[07/18 14:10:31    459s] SiteArray: use 20,480 bytes
[07/18 14:10:31    459s] SiteArray: current memory after site array memory allocation 2259.1M
[07/18 14:10:31    459s] SiteArray: FP blocked sites are writable
[07/18 14:10:31    459s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2259.1M, EPOCH TIME: 1721292031.331840
[07/18 14:10:31    459s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:2259.1M, EPOCH TIME: 1721292031.332477
[07/18 14:10:31    459s] SiteArray: number of non floorplan blocked sites for llg default is 2464
[07/18 14:10:31    459s] Atter site array init, number of instance map data is 0.
[07/18 14:10:31    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2259.1M, EPOCH TIME: 1721292031.332842
[07/18 14:10:31    459s] 
[07/18 14:10:31    459s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:10:31    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2259.1M, EPOCH TIME: 1721292031.332937
[07/18 14:10:31    459s] All LLGs are deleted
[07/18 14:10:31    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:31    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:31    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2259.1M, EPOCH TIME: 1721292031.333238
[07/18 14:10:31    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2259.1M, EPOCH TIME: 1721292031.333361
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] ------------------------------------------------------------------
[07/18 14:10:34    459s]          time_design Summary
[07/18 14:10:34    459s] ------------------------------------------------------------------
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] Setup views included:
[07/18 14:10:34    459s]  wc 
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] +--------------------+---------+---------+---------+
[07/18 14:10:34    459s] |     Setup mode     |   all   | reg2reg | default |
[07/18 14:10:34    459s] +--------------------+---------+---------+---------+
[07/18 14:10:34    459s] |           WNS (ns):|  8.181  |  8.181  |  8.409  |
[07/18 14:10:34    459s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/18 14:10:34    459s] |    Violating Paths:|    0    |    0    |    0    |
[07/18 14:10:34    459s] |          All Paths:|   84    |   55    |   57    |
[07/18 14:10:34    459s] +--------------------+---------+---------+---------+
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 14:10:34    459s] +----------------+-------------------------------+------------------+
[07/18 14:10:34    459s] |                |              Real             |       Total      |
[07/18 14:10:34    459s] |    DRVs        +------------------+------------+------------------|
[07/18 14:10:34    459s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/18 14:10:34    459s] +----------------+------------------+------------+------------------+
[07/18 14:10:34    459s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/18 14:10:34    459s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/18 14:10:34    459s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/18 14:10:34    459s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/18 14:10:34    459s] +----------------+------------------+------------+------------------+
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] All LLGs are deleted
[07/18 14:10:34    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.7M, EPOCH TIME: 1721292034.512406
[07/18 14:10:34    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1721292034.512559
[07/18 14:10:34    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.7M, EPOCH TIME: 1721292034.512594
[07/18 14:10:34    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2272.7M, EPOCH TIME: 1721292034.513223
[07/18 14:10:34    459s] Max number of tech site patterns supported in site array is 256.
[07/18 14:10:34    459s] Core basic site is CoreSite
[07/18 14:10:34    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2272.7M, EPOCH TIME: 1721292034.523779
[07/18 14:10:34    459s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:10:34    459s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:10:34    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1721292034.523978
[07/18 14:10:34    459s] Fast DP-INIT is on for default
[07/18 14:10:34    459s] Atter site array init, number of instance map data is 0.
[07/18 14:10:34    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2272.7M, EPOCH TIME: 1721292034.524523
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:10:34    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2272.7M, EPOCH TIME: 1721292034.524617
[07/18 14:10:34    459s] All LLGs are deleted
[07/18 14:10:34    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.7M, EPOCH TIME: 1721292034.524929
[07/18 14:10:34    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1721292034.525052
[07/18 14:10:34    459s] Density: 40.260%
[07/18 14:10:34    459s] ------------------------------------------------------------------
[07/18 14:10:34    459s] All LLGs are deleted
[07/18 14:10:34    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.7M, EPOCH TIME: 1721292034.527050
[07/18 14:10:34    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1721292034.527166
[07/18 14:10:34    459s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.7M, EPOCH TIME: 1721292034.527197
[07/18 14:10:34    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2272.7M, EPOCH TIME: 1721292034.527787
[07/18 14:10:34    459s] Max number of tech site patterns supported in site array is 256.
[07/18 14:10:34    459s] Core basic site is CoreSite
[07/18 14:10:34    459s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2272.7M, EPOCH TIME: 1721292034.538444
[07/18 14:10:34    459s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:10:34    459s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:10:34    459s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1721292034.538595
[07/18 14:10:34    459s] Fast DP-INIT is on for default
[07/18 14:10:34    459s] Atter site array init, number of instance map data is 0.
[07/18 14:10:34    459s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2272.7M, EPOCH TIME: 1721292034.539179
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:10:34    459s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2272.7M, EPOCH TIME: 1721292034.539297
[07/18 14:10:34    459s] All LLGs are deleted
[07/18 14:10:34    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:34    459s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.7M, EPOCH TIME: 1721292034.539593
[07/18 14:10:34    459s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.7M, EPOCH TIME: 1721292034.539703
[07/18 14:10:34    459s] Reported timing to dir ./timingReports
[07/18 14:10:34    459s] Total CPU time: 1.26 sec
[07/18 14:10:34    459s] Total Real time: 5.0 sec
[07/18 14:10:34    459s] Total Memory Usage: 2272.722656 Mbytes
[07/18 14:10:34    459s] Reset AAE Options
[07/18 14:10:34    459s] Info: pop threads available for lower-level modules during optimization.
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] =============================================================================================
[07/18 14:10:34    459s]  Final TAT Report : time_design #1                                              21.15-s110_1
[07/18 14:10:34    459s] =============================================================================================
[07/18 14:10:34    459s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:10:34    459s] ---------------------------------------------------------------------------------------------
[07/18 14:10:34    459s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:10:34    459s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.9 % )     0:00:03.2 /  0:00:00.1    0.0
[07/18 14:10:34    459s] [ DrvReport              ]      1   0:00:03.1  (  60.7 % )     0:00:03.1 /  0:00:00.0    0.0
[07/18 14:10:34    459s] [ ExtractRC              ]      1   0:00:01.7  (  31.9 % )     0:00:01.7 /  0:00:00.8    0.5
[07/18 14:10:34    459s] [ TimingUpdate           ]      2   0:00:00.1  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.1
[07/18 14:10:34    459s] [ FullDelayCalc          ]      2   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:10:34    459s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:10:34    459s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/18 14:10:34    459s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/18 14:10:34    459s] ---------------------------------------------------------------------------------------------
[07/18 14:10:34    459s]  time_design #1 TOTAL               0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:01.3    0.2
[07/18 14:10:34    459s] ---------------------------------------------------------------------------------------------
[07/18 14:10:34    459s] 
[07/18 14:10:34    459s] *** time_design #1 [finish] : cpu/real = 0:00:01.3/0:00:05.2 (0.2), totSession cpu/real = 0:07:39.6/0:31:32.2 (0.2), mem = 2272.7M
[07/18 14:10:34    459s] 0
[07/18 14:10:34    459s] @innovus 35> time_design -post_route -hold

[07/18 14:10:51    463s] *** time_design #2 [begin] : totSession cpu/real = 0:07:43.2/0:31:48.9 (0.2), mem = 2272.7M
[07/18 14:10:51    463s]  Reset EOS DB
[07/18 14:10:51    463s] Ignoring AAE DB Resetting ...
[07/18 14:10:51    463s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d': 139 access done (mem: 2272.723M)
[07/18 14:10:51    463s] Extraction called for design 'voting_machine' of instances=130 and nets=145 using extraction engine 'post_route' at effort level 'low' .
[07/18 14:10:51    463s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/18 14:10:51    463s] Type 'man IMPEXT-3530' for more detail.
[07/18 14:10:51    463s] post_route (extract_rc_effort_level low) RC Extraction called for design voting_machine.
[07/18 14:10:51    463s] RC Extraction called in multi-corner(1) mode.
[07/18 14:10:51    463s] Process corner(s) are loaded.
[07/18 14:10:51    463s]  Corner: rccorners
[07/18 14:10:51    463s] **WARN: (EMS-27):	Message (IMPEXT-3438) has exceeded the current message display limit of 20.
[07/18 14:10:51    463s] To increase the message display limit, refer to the product command reference manual.
[07/18 14:10:51    463s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2272.72M)
[07/18 14:10:51    463s] extractDetailRC Option : -outfile /tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d -maxResLength 222.222  -extended
[07/18 14:10:51    463s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/18 14:10:51    463s]       RC Corner Indexes            0   
[07/18 14:10:51    463s] Capacitance Scaling Factor   : 1.00000 
[07/18 14:10:51    463s] Coupling Cap. Scaling Factor : 1.00000 
[07/18 14:10:51    463s] Resistance Scaling Factor    : 1.00000 
[07/18 14:10:51    463s] Clock Cap. Scaling Factor    : 1.00000 
[07/18 14:10:51    463s] Clock Res. Scaling Factor    : 1.00000 
[07/18 14:10:51    463s] Shrink Factor                : 0.90000
[07/18 14:10:51    463s] 
[07/18 14:10:51    463s] Trim Metal Layers:
[07/18 14:10:51    463s] LayerId::1 widthSet size::4
[07/18 14:10:51    463s] LayerId::2 widthSet size::4
[07/18 14:10:51    463s] LayerId::3 widthSet size::4
[07/18 14:10:51    463s] LayerId::4 widthSet size::4
[07/18 14:10:51    463s] LayerId::5 widthSet size::4
[07/18 14:10:51    463s] LayerId::6 widthSet size::4
[07/18 14:10:51    463s] LayerId::7 widthSet size::5
[07/18 14:10:51    463s] LayerId::8 widthSet size::5
[07/18 14:10:51    463s] LayerId::9 widthSet size::5
[07/18 14:10:51    463s] LayerId::10 widthSet size::4
[07/18 14:10:51    463s] LayerId::11 widthSet size::3
[07/18 14:10:51    463s] eee: pegSigSF::1.070000
[07/18 14:10:51    463s] Initializing multi-corner capacitance tables ... 
[07/18 14:10:51    463s] Initializing multi-corner resistance tables ...
[07/18 14:10:51    463s] Creating RPSQ from WeeR and WRes ...
[07/18 14:10:51    463s] eee: l::1 avDens::0.077737 usedTrk::41.978186 availTrk::540.000000 sigTrk::41.978186
[07/18 14:10:51    463s] eee: l::2 avDens::0.064565 usedTrk::44.162193 availTrk::684.000000 sigTrk::44.162193
[07/18 14:10:51    463s] eee: l::3 avDens::0.057974 usedTrk::41.741053 availTrk::720.000000 sigTrk::41.741053
[07/18 14:10:51    463s] eee: l::4 avDens::0.020150 usedTrk::8.614035 availTrk::427.500000 sigTrk::8.614035
[07/18 14:10:51    463s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:51    463s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:51    463s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:51    463s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:51    463s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:51    463s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:10:51    463s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:10:51    463s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.066480 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:10:51    463s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2270.7M)
[07/18 14:10:51    463s] Creating parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for storing RC.
[07/18 14:10:51    463s] Extracted 10.1626% (CPU Time= 0:00:00.0  MEM= 2306.7M)
[07/18 14:10:51    463s] Extracted 20.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 30.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 40.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 50.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 60.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 70.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 80.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 90.1626% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2330.7M)
[07/18 14:10:51    463s] Number of Extracted Resistors     : 2110
[07/18 14:10:51    463s] Number of Extracted Ground Cap.   : 2169
[07/18 14:10:51    463s] Number of Extracted Coupling Cap. : 2420
[07/18 14:10:51    463s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for reading (mem: 2307.461M)
[07/18 14:10:51    463s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/18 14:10:51    463s]  Corner: rccorners
[07/18 14:10:51    463s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2307.5M)
[07/18 14:10:51    463s] Creating parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb_Filter.rcdb.d' for storing RC.
[07/18 14:10:52    463s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d': 139 access done (mem: 2315.461M)
[07/18 14:10:52    463s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2315.461M)
[07/18 14:10:52    463s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for reading (mem: 2315.461M)
[07/18 14:10:52    463s] processing rcdb (/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d) for hinst (top) of cell (voting_machine);
[07/18 14:10:52    464s] Closing parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d': 0 access done (mem: 2315.461M)
[07/18 14:10:52    464s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:00.0, current mem=2315.461M)
[07/18 14:10:52    464s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2315.461M)
[07/18 14:10:52    464s] 
[07/18 14:10:52    464s] TimeStamp Deleting Cell Server Begin ...
[07/18 14:10:52    464s] Deleting Lib Analyzer.
[07/18 14:10:52    464s] 
[07/18 14:10:52    464s] TimeStamp Deleting Cell Server End ...
[07/18 14:10:52    464s] Effort level <high> specified for reg2reg path_group
[07/18 14:10:52    464s] All LLGs are deleted
[07/18 14:10:52    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:52    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:52    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2257.8M, EPOCH TIME: 1721292052.975591
[07/18 14:10:52    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2257.8M, EPOCH TIME: 1721292052.975746
[07/18 14:10:52    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2257.8M, EPOCH TIME: 1721292052.975782
[07/18 14:10:52    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:52    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:52    464s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2257.8M, EPOCH TIME: 1721292052.976442
[07/18 14:10:52    464s] Max number of tech site patterns supported in site array is 256.
[07/18 14:10:52    464s] Core basic site is CoreSite
[07/18 14:10:52    464s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2257.8M, EPOCH TIME: 1721292052.987097
[07/18 14:10:52    464s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:10:52    464s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:10:52    464s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2257.8M, EPOCH TIME: 1721292052.987227
[07/18 14:10:52    464s] Fast DP-INIT is on for default
[07/18 14:10:52    464s] Atter site array init, number of instance map data is 0.
[07/18 14:10:52    464s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2257.8M, EPOCH TIME: 1721292052.987752
[07/18 14:10:52    464s] 
[07/18 14:10:52    464s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:10:52    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2257.8M, EPOCH TIME: 1721292052.987842
[07/18 14:10:52    464s] All LLGs are deleted
[07/18 14:10:52    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:52    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:52    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2257.8M, EPOCH TIME: 1721292052.988155
[07/18 14:10:52    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2257.8M, EPOCH TIME: 1721292052.988260
[07/18 14:10:52    464s] Starting delay calculation for Hold views
[07/18 14:10:53    464s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/18 14:10:53    464s] AAE_INFO: resetNetProps viewIdx 1 
[07/18 14:10:53    464s] Starting SI iteration 1 using Infinite Timing Windows
[07/18 14:10:53    464s] #################################################################################
[07/18 14:10:53    464s] # Design Stage: PostRoute
[07/18 14:10:53    464s] # Design Name: voting_machine
[07/18 14:10:53    464s] # Design Mode: 90nm
[07/18 14:10:53    464s] # Analysis Mode: MMMC OCV 
[07/18 14:10:53    464s] # Parasitics Mode: SPEF/RCDB 
[07/18 14:10:53    464s] # Signoff Settings: SI On 
[07/18 14:10:53    464s] #################################################################################
[07/18 14:10:53    464s] Setting infinite Tws ...
[07/18 14:10:53    464s] First Iteration Infinite Tw... 
[07/18 14:10:53    464s] Calculate late delays in OCV mode...
[07/18 14:10:53    464s] AAE_INFO: 1 threads acquired from CTE.
[07/18 14:10:53    464s] Calculate early delays in OCV mode...
[07/18 14:10:53    464s] Topological Sorting (REAL = 0:00:00.0, MEM = 2255.8M, InitMEM = 2255.8M)
[07/18 14:10:53    464s] Start delay calculation (fullDC) (1 T). (MEM=2255.75)
[07/18 14:10:53    464s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] Trim Metal Layers:
[07/18 14:10:53    464s] LayerId::1 widthSet size::4
[07/18 14:10:53    464s] LayerId::2 widthSet size::4
[07/18 14:10:53    464s] LayerId::3 widthSet size::4
[07/18 14:10:53    464s] LayerId::4 widthSet size::4
[07/18 14:10:53    464s] LayerId::5 widthSet size::4
[07/18 14:10:53    464s] LayerId::6 widthSet size::4
[07/18 14:10:53    464s] LayerId::7 widthSet size::5
[07/18 14:10:53    464s] LayerId::8 widthSet size::5
[07/18 14:10:53    464s] LayerId::9 widthSet size::5
[07/18 14:10:53    464s] LayerId::10 widthSet size::4
[07/18 14:10:53    464s] LayerId::11 widthSet size::3
[07/18 14:10:53    464s] eee: pegSigSF::1.070000
[07/18 14:10:53    464s] Initializing multi-corner capacitance tables ... 
[07/18 14:10:53    464s] Initializing multi-corner resistance tables ...
[07/18 14:10:53    464s] Creating RPSQ from WeeR and WRes ...
[07/18 14:10:53    464s] eee: l::1 avDens::0.077737 usedTrk::41.978186 availTrk::540.000000 sigTrk::41.978186
[07/18 14:10:53    464s] eee: l::2 avDens::0.064565 usedTrk::44.162193 availTrk::684.000000 sigTrk::44.162193
[07/18 14:10:53    464s] eee: l::3 avDens::0.057974 usedTrk::41.741053 availTrk::720.000000 sigTrk::41.741053
[07/18 14:10:53    464s] eee: l::4 avDens::0.020150 usedTrk::8.614035 availTrk::427.500000 sigTrk::8.614035
[07/18 14:10:53    464s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:53    464s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:53    464s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:53    464s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:53    464s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/18 14:10:53    464s] eee: l::10 avDens::0.102277 usedTrk::31.480819 availTrk::307.800000 sigTrk::31.480819
[07/18 14:10:53    464s] eee: l::11 avDens::0.034891 usedTrk::11.304591 availTrk::324.000000 sigTrk::11.304591
[07/18 14:10:53    464s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.203900 uaWl=1.000000 uaWlH=0.066480 aWlH=0.000000 lMod=0 pMax=0.806500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/18 14:10:53    464s] End AAE Lib Interpolated Model. (MEM=2267.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:10:53    464s] Opening parasitic data file '/tmp/innovus_temp_21352_c8_nilet_soVBXQ/voting_machine_21352_rIzXSM.rcdb.d' for reading (mem: 2267.359M)
[07/18 14:10:53    464s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2267.4M)
[07/18 14:10:53    464s] Total number of fetched objects 139
[07/18 14:10:53    464s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:10:53    464s] AAE_INFO-618: Total number of nets in the design is 145,  95.9 percent of the nets selected for SI analysis
[07/18 14:10:53    464s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:10:53    464s] End delay calculation. (MEM=2283.05 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:10:53    464s] End delay calculation (fullDC). (MEM=2283.05 CPU=0:00:00.1 REAL=0:00:00.0)
[07/18 14:10:53    464s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2283.1M) ***
[07/18 14:10:53    464s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2283.1M)
[07/18 14:10:53    464s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/18 14:10:53    464s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2283.1M)
[07/18 14:10:53    464s] Starting SI iteration 2
[07/18 14:10:53    464s] Calculate late delays in OCV mode...
[07/18 14:10:53    464s] Calculate early delays in OCV mode...
[07/18 14:10:53    464s] Start delay calculation (fullDC) (1 T). (MEM=2246.17)
[07/18 14:10:53    464s] End AAE Lib Interpolated Model. (MEM=2246.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/18 14:10:53    464s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[07/18 14:10:53    464s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 139. 
[07/18 14:10:53    464s] Total number of fetched objects 139
[07/18 14:10:53    464s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/18 14:10:53    464s] AAE_INFO-618: Total number of nets in the design is 145,  16.6 percent of the nets selected for SI analysis
[07/18 14:10:53    464s] End delay calculation. (MEM=2290.87 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:10:53    464s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2290.9M) ***
[07/18 14:10:53    464s] End delay calculation (fullDC). (MEM=2290.87 CPU=0:00:00.0 REAL=0:00:00.0)
[07/18 14:10:53    464s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:07:44 mem=2290.9M)
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] ------------------------------------------------------------------
[07/18 14:10:53    464s]          time_design Summary
[07/18 14:10:53    464s] ------------------------------------------------------------------
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] Hold views included:
[07/18 14:10:53    464s]  bc 
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] +--------------------+---------+---------+---------+
[07/18 14:10:53    464s] |     Hold mode      |   all   | reg2reg | default |
[07/18 14:10:53    464s] +--------------------+---------+---------+---------+
[07/18 14:10:53    464s] |           WNS (ns):|  0.002  |  0.056  |  0.002  |
[07/18 14:10:53    464s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/18 14:10:53    464s] |    Violating Paths:|    0    |    0    |    0    |
[07/18 14:10:53    464s] |          All Paths:|   84    |   55    |   57    |
[07/18 14:10:53    464s] +--------------------+---------+---------+---------+
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/18 14:10:53    464s] All LLGs are deleted
[07/18 14:10:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2250.9M, EPOCH TIME: 1721292053.204460
[07/18 14:10:53    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1721292053.204635
[07/18 14:10:53    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2250.9M, EPOCH TIME: 1721292053.204670
[07/18 14:10:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2250.9M, EPOCH TIME: 1721292053.205307
[07/18 14:10:53    464s] Max number of tech site patterns supported in site array is 256.
[07/18 14:10:53    464s] Core basic site is CoreSite
[07/18 14:10:53    464s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2250.9M, EPOCH TIME: 1721292053.216032
[07/18 14:10:53    464s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:10:53    464s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:10:53    464s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1721292053.216199
[07/18 14:10:53    464s] Fast DP-INIT is on for default
[07/18 14:10:53    464s] Atter site array init, number of instance map data is 0.
[07/18 14:10:53    464s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2250.9M, EPOCH TIME: 1721292053.216746
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:10:53    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2250.9M, EPOCH TIME: 1721292053.216844
[07/18 14:10:53    464s] All LLGs are deleted
[07/18 14:10:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2250.9M, EPOCH TIME: 1721292053.217155
[07/18 14:10:53    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1721292053.217268
[07/18 14:10:53    464s] Density: 40.260%
[07/18 14:10:53    464s] ------------------------------------------------------------------
[07/18 14:10:53    464s] All LLGs are deleted
[07/18 14:10:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2250.9M, EPOCH TIME: 1721292053.219265
[07/18 14:10:53    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1721292053.219403
[07/18 14:10:53    464s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2250.9M, EPOCH TIME: 1721292053.219438
[07/18 14:10:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2250.9M, EPOCH TIME: 1721292053.220074
[07/18 14:10:53    464s] Max number of tech site patterns supported in site array is 256.
[07/18 14:10:53    464s] Core basic site is CoreSite
[07/18 14:10:53    464s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2250.9M, EPOCH TIME: 1721292053.230516
[07/18 14:10:53    464s] After signature check, allow fast init is true, keep pre-filter is true.
[07/18 14:10:53    464s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/18 14:10:53    464s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1721292053.230653
[07/18 14:10:53    464s] Fast DP-INIT is on for default
[07/18 14:10:53    464s] Atter site array init, number of instance map data is 0.
[07/18 14:10:53    464s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2250.9M, EPOCH TIME: 1721292053.231210
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/18 14:10:53    464s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:2250.9M, EPOCH TIME: 1721292053.231307
[07/18 14:10:53    464s] All LLGs are deleted
[07/18 14:10:53    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/18 14:10:53    464s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2250.9M, EPOCH TIME: 1721292053.231592
[07/18 14:10:53    464s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2250.9M, EPOCH TIME: 1721292053.231696
[07/18 14:10:53    464s] Reported timing to dir ./timingReports
[07/18 14:10:53    464s] Total CPU time: 1.19 sec
[07/18 14:10:53    464s] Total Real time: 2.0 sec
[07/18 14:10:53    464s] Total Memory Usage: 2225.164062 Mbytes
[07/18 14:10:53    464s] Reset AAE Options
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] =============================================================================================
[07/18 14:10:53    464s]  Final TAT Report : time_design #2                                              21.15-s110_1
[07/18 14:10:53    464s] =============================================================================================
[07/18 14:10:53    464s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/18 14:10:53    464s] ---------------------------------------------------------------------------------------------
[07/18 14:10:53    464s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:10:53    464s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/18 14:10:53    464s] [ ExtractRC              ]      1   0:00:01.6  (  83.9 % )     0:00:01.6 /  0:00:00.9    0.5
[07/18 14:10:53    464s] [ TimingUpdate           ]      1   0:00:00.1  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/18 14:10:53    464s] [ FullDelayCalc          ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/18 14:10:53    464s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/18 14:10:53    464s] [ GenerateReports        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[07/18 14:10:53    464s] [ MISC                   ]          0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/18 14:10:53    464s] ---------------------------------------------------------------------------------------------
[07/18 14:10:53    464s]  time_design #2 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.2    0.6
[07/18 14:10:53    464s] ---------------------------------------------------------------------------------------------
[07/18 14:10:53    464s] 
[07/18 14:10:53    464s] *** time_design #2 [finish] : cpu/real = 0:00:01.2/0:00:01.9 (0.6), totSession cpu/real = 0:07:44.4/0:31:50.9 (0.2), mem = 2225.2M
[07/18 14:10:53    464s] 0
[07/18 14:10:53    464s] @innovus 36> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report voting_machine.drc.rpt ; set_db check_drc_limit 1000
[07/18 14:11:45    475s] @innovus 37> check_drc 
[07/18 14:11:45    475s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/18 14:11:45    475s] #-check_same_via_cell true               # bool, default=false, user setting
[07/18 14:11:45    475s] #-report voting_machine.drc.rpt          # string, default="", user setting
[07/18 14:11:45    475s]  *** Starting Verify DRC (MEM: 2229.3) ***
[07/18 14:11:45    475s] 
[07/18 14:11:45    475s] ### import design signature (46): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2079744457 inst_pattern=1
[07/18 14:11:45    475s]   VERIFY DRC ...... Starting Verification
[07/18 14:11:45    475s]   VERIFY DRC ...... Initializing
[07/18 14:11:45    475s]   VERIFY DRC ...... Deleting Existing Violations
[07/18 14:11:45    475s]   VERIFY DRC ...... Creating Sub-Areas
[07/18 14:11:45    475s]   VERIFY DRC ...... Using new threading
[07/18 14:11:45    475s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 42.000 38.380} 1 of 1
[07/18 14:11:45    475s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/18 14:11:45    475s] 
[07/18 14:11:45    475s]   Verification Complete : 0 Viols.
[07/18 14:11:45    475s] 
[07/18 14:11:45    475s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 272.1M) ***
[07/18 14:11:45    475s] 
[07/18 14:11:45    475s] @innovus 38> set_db check_drc_area {0 0 0 0}
[07/18 14:11:45    475s] @innovus 39> exit

[07/18 14:14:57    517s] 
[07/18 14:14:57    517s] *** Memory Usage v#1 (Current mem = 2253.477M, initial mem = 491.863M) ***
[07/18 14:14:57    517s] 
[07/18 14:14:57    517s] *** Summary of all messages that are not suppressed in this session:
[07/18 14:14:57    517s] Severity  ID               Count  Summary                                  
[07/18 14:14:57    517s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/18 14:14:57    517s] WARNING   IMPFP-669            1  IO pin "%s" not found.                   
[07/18 14:14:57    517s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/18 14:14:57    517s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/18 14:14:57    517s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[07/18 14:14:57    517s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[07/18 14:14:57    517s] WARNING   IMPEXT-3438         40  Stepper size for erosion effect must be ...
[07/18 14:14:57    517s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[07/18 14:14:57    517s] WARNING   IMPEXT-3530         12  The process node is not set. Use the com...
[07/18 14:14:57    517s] WARNING   IMPEXT-6140          6  The RC table is not interpolated for wir...
[07/18 14:14:57    517s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[07/18 14:14:57    517s] WARNING   IMPPP-193            4  The currently specified %s spacing %f %s...
[07/18 14:14:57    517s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[07/18 14:14:57    517s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[07/18 14:14:57    517s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/18 14:14:57    517s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/18 14:14:57    517s] WARNING   IMPPSP-1003          6  Found use of '%s'. This will continue to...
[07/18 14:14:57    517s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/18 14:14:57    517s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/18 14:14:57    517s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[07/18 14:14:57    517s] *** Message Summary: 99 warning(s), 0 error(s)
[07/18 14:14:57    517s] 
[07/18 14:14:57    517s] --- Ending "Innovus" (totcpu=0:08:37, real=0:35:59, mem=2253.5M) ---
