ARM GAS  /tmp/cc4ht4nF.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_rcc_ex.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_RCCEx_PeriphCLKConfig
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB331:
  27              		.file 1 "./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
   1:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics.
  14:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  15:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  18:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  19:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  21:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  22:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  23:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  24:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  26:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  27:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  28:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  29:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  30:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  31:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
ARM GAS  /tmp/cc4ht4nF.s 			page 2


  32:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  33:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  34:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  35:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  37:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  38:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  40:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines RCCEx Private Defines
  41:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  42:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  43:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  44:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  45:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  46:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  47:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  48:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  49:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  50:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  51:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  52:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  53:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  54:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  55:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  56:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  57:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  58:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  59:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  60:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  61:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  62:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  63:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  64:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  65:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  66:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  67:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  68:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  69:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  70:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  71:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  72:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  73:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  74:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  75:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  76:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  77:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  78:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  79:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  80:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  81:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  82:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  83:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  84:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  85:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  86:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  87:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  88:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  /tmp/cc4ht4nF.s 			page 3


  89:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  90:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  91:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  92:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  93:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  94:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  95:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWP
  96:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16 (USART16910*), RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, 
  97:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC).
  98:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  99:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
 100:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
 101:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 102:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 103:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * (*) : Available on some STM32H7 lines only.
 104:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 105:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 106:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 107:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  28              		.loc 1 108 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 109:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 110:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 111:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
  44              		.loc 1 111 21
  45 0008 0023     		movs	r3, #0
  46 000a FB75     		strb	r3, [r7, #23]
 112:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  47              		.loc 1 112 21
  48 000c 0023     		movs	r3, #0
  49 000e BB75     		strb	r3, [r7, #22]
 113:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 115:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 116:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  50              		.loc 1 116 21
  51 0010 7B68     		ldr	r3, [r7, #4]
  52 0012 1B68     		ldr	r3, [r3]
  53              		.loc 1 116 45
  54 0014 03F00063 		and	r3, r3, #134217728
  55              		.loc 1 116 5
  56 0018 002B     		cmp	r3, #0
ARM GAS  /tmp/cc4ht4nF.s 			page 4


  57 001a 3FD0     		beq	.L2
 117:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 118:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 119:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SpdifrxClockSelection)
  58              		.loc 1 119 25
  59 001c 7B68     		ldr	r3, [r7, #4]
  60 001e 9B6E     		ldr	r3, [r3, #104]
  61              		.loc 1 119 5
  62 0020 B3F5401F 		cmp	r3, #3145728
  63 0024 2AD0     		beq	.L219
  64 0026 B3F5401F 		cmp	r3, #3145728
  65 002a 24D8     		bhi	.L4
  66 002c B3F5001F 		cmp	r3, #2097152
  67 0030 18D0     		beq	.L5
  68 0032 B3F5001F 		cmp	r3, #2097152
  69 0036 1ED8     		bhi	.L4
  70 0038 002B     		cmp	r3, #0
  71 003a 03D0     		beq	.L6
  72 003c B3F5801F 		cmp	r3, #1048576
  73 0040 07D0     		beq	.L7
  74 0042 18E0     		b	.L4
  75              	.L6:
 120:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 121:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 122:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable PLL1Q Clock output generated form System PLL . */
 123:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
  76              		.loc 1 123 7
  77 0044 AB4B     		ldr	r3, .L262
  78 0046 DB6A     		ldr	r3, [r3, #44]
  79 0048 AA4A     		ldr	r2, .L262
  80 004a 43F40033 		orr	r3, r3, #131072
  81 004e D362     		str	r3, [r2, #44]
 124:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 125:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 126:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  82              		.loc 1 126 7
  83 0050 15E0     		b	.L8
  84              	.L7:
 127:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 129:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 130:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
  85              		.loc 1 130 13
  86 0052 7B68     		ldr	r3, [r7, #4]
  87 0054 0433     		adds	r3, r3, #4
  88 0056 0221     		movs	r1, #2
  89 0058 1846     		mov	r0, r3
  90 005a FFF7FEFF 		bl	RCCEx_PLL2_Config
  91 005e 0346     		mov	r3, r0
  92 0060 FB75     		strb	r3, [r7, #23]
 131:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 132:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 133:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
  93              		.loc 1 133 7
  94 0062 0CE0     		b	.L8
  95              	.L5:
 134:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 5


 135:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 136:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
  96              		.loc 1 136 13
  97 0064 7B68     		ldr	r3, [r7, #4]
  98 0066 2433     		adds	r3, r3, #36
  99 0068 0221     		movs	r1, #2
 100 006a 1846     		mov	r0, r3
 101 006c FFF7FEFF 		bl	RCCEx_PLL3_Config
 102 0070 0346     		mov	r3, r0
 103 0072 FB75     		strb	r3, [r7, #23]
 137:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 138:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 139:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 104              		.loc 1 139 7
 105 0074 03E0     		b	.L8
 106              	.L4:
 140:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 141:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_HSI:
 142:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal OSC clock is used as source of SPDIFRX clock*/
 143:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 145:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 146:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 147:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 107              		.loc 1 147 11
 108 0076 0123     		movs	r3, #1
 109 0078 FB75     		strb	r3, [r7, #23]
 148:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 110              		.loc 1 148 7
 111 007a 00E0     		b	.L8
 112              	.L219:
 144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 113              		.loc 1 144 7
 114 007c 00BF     		nop
 115              	.L8:
 149:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 150:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 151:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 116              		.loc 1 151 7
 117 007e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 118 0080 002B     		cmp	r3, #0
 119 0082 09D1     		bne	.L9
 152:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 153:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 154:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 120              		.loc 1 154 7
 121 0084 9B4B     		ldr	r3, .L262
 122 0086 1B6D     		ldr	r3, [r3, #80]
 123 0088 23F44012 		bic	r2, r3, #3145728
 124 008c 7B68     		ldr	r3, [r7, #4]
 125 008e 9B6E     		ldr	r3, [r3, #104]
 126 0090 9849     		ldr	r1, .L262
 127 0092 1343     		orrs	r3, r3, r2
 128 0094 0B65     		str	r3, [r1, #80]
 129 0096 01E0     		b	.L2
 130              	.L9:
 155:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc4ht4nF.s 			page 6


 156:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 157:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 158:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 159:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 131              		.loc 1 159 14
 132 0098 FB7D     		ldrb	r3, [r7, #23]
 133 009a BB75     		strb	r3, [r7, #22]
 134              	.L2:
 160:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 161:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 162:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 163:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 164:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 135              		.loc 1 164 21
 136 009c 7B68     		ldr	r3, [r7, #4]
 137 009e 1B68     		ldr	r3, [r3]
 138              		.loc 1 164 45
 139 00a0 03F48073 		and	r3, r3, #256
 140              		.loc 1 164 5
 141 00a4 002B     		cmp	r3, #0
 142 00a6 3DD0     		beq	.L10
 165:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 166:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 143              		.loc 1 166 25
 144 00a8 7B68     		ldr	r3, [r7, #4]
 145 00aa 9B6D     		ldr	r3, [r3, #88]
 146 00ac 042B     		cmp	r3, #4
 147 00ae 26D8     		bhi	.L11
 148 00b0 01A2     		adr	r2, .L13
 149 00b2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 150 00b6 00BF     		.p2align 2
 151              	.L13:
 152 00b8 CD000000 		.word	.L17+1
 153 00bc DB000000 		.word	.L16+1
 154 00c0 ED000000 		.word	.L15+1
 155 00c4 05010000 		.word	.L220+1
 156 00c8 05010000 		.word	.L220+1
 157              		.p2align 1
 158              	.L17:
 167:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 168:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 169:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 170:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 159              		.loc 1 170 7
 160 00cc 894B     		ldr	r3, .L262
 161 00ce DB6A     		ldr	r3, [r3, #44]
 162 00d0 884A     		ldr	r2, .L262
 163 00d2 43F40033 		orr	r3, r3, #131072
 164 00d6 D362     		str	r3, [r2, #44]
 171:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 172:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 173:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 165              		.loc 1 173 7
 166 00d8 15E0     		b	.L18
 167              	.L16:
 174:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 175:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
ARM GAS  /tmp/cc4ht4nF.s 			page 7


 176:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 168              		.loc 1 177 13
 169 00da 7B68     		ldr	r3, [r7, #4]
 170 00dc 0433     		adds	r3, r3, #4
 171 00de 0021     		movs	r1, #0
 172 00e0 1846     		mov	r0, r3
 173 00e2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 174 00e6 0346     		mov	r3, r0
 175 00e8 FB75     		strb	r3, [r7, #23]
 178:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 179:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 180:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 176              		.loc 1 180 7
 177 00ea 0CE0     		b	.L18
 178              	.L15:
 181:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 182:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 183:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 179              		.loc 1 183 13
 180 00ec 7B68     		ldr	r3, [r7, #4]
 181 00ee 2433     		adds	r3, r3, #36
 182 00f0 0021     		movs	r1, #0
 183 00f2 1846     		mov	r0, r3
 184 00f4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 185 00f8 0346     		mov	r3, r0
 186 00fa FB75     		strb	r3, [r7, #23]
 184:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 185:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 186:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 187              		.loc 1 186 7
 188 00fc 03E0     		b	.L18
 189              	.L11:
 187:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 188:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:
 189:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI1 clock*/
 190:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 191:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 192:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 193:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_CLKP:
 194:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 195:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 196:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 197:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 198:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 199:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 190              		.loc 1 199 11
 191 00fe 0123     		movs	r3, #1
 192 0100 FB75     		strb	r3, [r7, #23]
 200:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 193              		.loc 1 200 7
 194 0102 00E0     		b	.L18
 195              	.L220:
 191:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 196              		.loc 1 191 7
 197 0104 00BF     		nop
 198              	.L18:
ARM GAS  /tmp/cc4ht4nF.s 			page 8


 201:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 202:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 203:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 199              		.loc 1 203 7
 200 0106 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 201 0108 002B     		cmp	r3, #0
 202 010a 09D1     		bne	.L19
 204:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 205:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 206:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 203              		.loc 1 206 7
 204 010c 794B     		ldr	r3, .L262
 205 010e 1B6D     		ldr	r3, [r3, #80]
 206 0110 23F00702 		bic	r2, r3, #7
 207 0114 7B68     		ldr	r3, [r7, #4]
 208 0116 9B6D     		ldr	r3, [r3, #88]
 209 0118 7649     		ldr	r1, .L262
 210 011a 1343     		orrs	r3, r3, r2
 211 011c 0B65     		str	r3, [r1, #80]
 212 011e 01E0     		b	.L10
 213              	.L19:
 207:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 208:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 209:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 210:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 211:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 214              		.loc 1 211 14
 215 0120 FB7D     		ldrb	r3, [r7, #23]
 216 0122 BB75     		strb	r3, [r7, #22]
 217              	.L10:
 212:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 213:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 214:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 215:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
 216:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 217:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 218              		.loc 1 217 21
 219 0124 7B68     		ldr	r3, [r7, #4]
 220 0126 1B68     		ldr	r3, [r3]
 221              		.loc 1 217 45
 222 0128 03F40073 		and	r3, r3, #512
 223              		.loc 1 217 5
 224 012c 002B     		cmp	r3, #0
 225 012e 42D0     		beq	.L20
 218:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 219:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai23ClockSelection)
 226              		.loc 1 219 25
 227 0130 7B68     		ldr	r3, [r7, #4]
 228 0132 DB6D     		ldr	r3, [r3, #92]
 229              		.loc 1 219 5
 230 0134 B3F5807F 		cmp	r3, #256
 231 0138 2BD0     		beq	.L221
 232 013a B3F5807F 		cmp	r3, #256
 233 013e 25D8     		bhi	.L22
 234 0140 C02B     		cmp	r3, #192
 235 0142 28D0     		beq	.L222
 236 0144 C02B     		cmp	r3, #192
ARM GAS  /tmp/cc4ht4nF.s 			page 9


 237 0146 21D8     		bhi	.L22
 238 0148 802B     		cmp	r3, #128
 239 014a 16D0     		beq	.L24
 240 014c 802B     		cmp	r3, #128
 241 014e 1DD8     		bhi	.L22
 242 0150 002B     		cmp	r3, #0
 243 0152 02D0     		beq	.L25
 244 0154 402B     		cmp	r3, #64
 245 0156 07D0     		beq	.L26
 246 0158 18E0     		b	.L22
 247              	.L25:
 220:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 221:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 222:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 223:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 248              		.loc 1 223 7
 249 015a 664B     		ldr	r3, .L262
 250 015c DB6A     		ldr	r3, [r3, #44]
 251 015e 654A     		ldr	r2, .L262
 252 0160 43F40033 		orr	r3, r3, #131072
 253 0164 D362     		str	r3, [r2, #44]
 224:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 225:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 226:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 254              		.loc 1 226 7
 255 0166 17E0     		b	.L27
 256              	.L26:
 227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 229:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 230:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 257              		.loc 1 230 13
 258 0168 7B68     		ldr	r3, [r7, #4]
 259 016a 0433     		adds	r3, r3, #4
 260 016c 0021     		movs	r1, #0
 261 016e 1846     		mov	r0, r3
 262 0170 FFF7FEFF 		bl	RCCEx_PLL2_Config
 263 0174 0346     		mov	r3, r0
 264 0176 FB75     		strb	r3, [r7, #23]
 231:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 232:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 233:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 265              		.loc 1 233 7
 266 0178 0EE0     		b	.L27
 267              	.L24:
 234:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 235:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 236:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 268              		.loc 1 236 13
 269 017a 7B68     		ldr	r3, [r7, #4]
 270 017c 2433     		adds	r3, r3, #36
 271 017e 0021     		movs	r1, #0
 272 0180 1846     		mov	r0, r3
 273 0182 FFF7FEFF 		bl	RCCEx_PLL3_Config
 274 0186 0346     		mov	r3, r0
 275 0188 FB75     		strb	r3, [r7, #23]
 237:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 10


 238:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 239:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 276              		.loc 1 239 7
 277 018a 05E0     		b	.L27
 278              	.L22:
 240:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 241:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PIN:
 242:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2/3 clock*/
 243:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 244:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 245:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 246:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_CLKP:
 247:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 248:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 249:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 250:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 251:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 252:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 279              		.loc 1 252 11
 280 018c 0123     		movs	r3, #1
 281 018e FB75     		strb	r3, [r7, #23]
 253:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 282              		.loc 1 253 7
 283 0190 02E0     		b	.L27
 284              	.L221:
 249:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285              		.loc 1 249 7
 286 0192 00BF     		nop
 287 0194 00E0     		b	.L27
 288              	.L222:
 244:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 289              		.loc 1 244 7
 290 0196 00BF     		nop
 291              	.L27:
 254:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 255:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 256:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 292              		.loc 1 256 7
 293 0198 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 294 019a 002B     		cmp	r3, #0
 295 019c 09D1     		bne	.L28
 257:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 258:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
 259:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 296              		.loc 1 259 7
 297 019e 554B     		ldr	r3, .L262
 298 01a0 1B6D     		ldr	r3, [r3, #80]
 299 01a2 23F4E072 		bic	r2, r3, #448
 300 01a6 7B68     		ldr	r3, [r7, #4]
 301 01a8 DB6D     		ldr	r3, [r3, #92]
 302 01aa 5249     		ldr	r1, .L262
 303 01ac 1343     		orrs	r3, r3, r2
 304 01ae 0B65     		str	r3, [r1, #80]
 305 01b0 01E0     		b	.L20
 306              	.L28:
 260:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 261:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
ARM GAS  /tmp/cc4ht4nF.s 			page 11


 262:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 263:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 264:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 307              		.loc 1 264 14
 308 01b2 FB7D     		ldrb	r3, [r7, #23]
 309 01b4 BB75     		strb	r3, [r7, #22]
 310              	.L20:
 265:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 266:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 267:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 268:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
 269:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 270:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
 271:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2A configuration -------------------------------*/
 272:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 273:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 274:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2AClockSelection)
 275:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 276:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
 277:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI2A Clock output generated form System PLL . */
 278:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 279:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 280:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 281:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 282:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 283:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */
 284:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 285:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 286:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 287:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 288:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 289:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 290:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
 291:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 292:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 293:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 294:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 295:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 296:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_PIN:
 297:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2A clock*/
 298:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 299:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 300:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 301:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_CLKP:
 302:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */
 303:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 304:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 305:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 306:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2ACLKSOURCE_SPDIF:
 307:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI2A clock */
 308:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2A clock source configuration done later after clock selection check */
 309:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 310:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 311:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 312:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 313:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 314:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc4ht4nF.s 			page 12


 315:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 316:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 317:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 318:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2A clock*/
 319:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 320:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 321:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 322:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 323:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 324:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 325:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 326:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 327:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
 328:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 329:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)
 330:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 331:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2B configuration -------------------------------*/
 332:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 333:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 334:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2BClockSelection)
 335:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 336:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
 337:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 338:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 339:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 340:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 341:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 342:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */
 344:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 345:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 346:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 347:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 348:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 349:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 350:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
 351:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 352:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 353:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 354:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 355:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 356:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_PIN:
 357:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2B clock*/
 358:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 359:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 360:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 361:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_CLKP:
 362:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */
 363:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 364:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 365:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 366:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI2BCLKSOURCE_SPDIF:
 367:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI2B clock */
 368:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2B clock source configuration done later after clock selection check */
 369:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 370:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 371:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
ARM GAS  /tmp/cc4ht4nF.s 			page 13


 372:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 373:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 374:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 375:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 376:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 377:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 378:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2B clock*/
 379:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 380:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 381:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 382:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 383:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 384:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 385:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 386:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 387:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
 388:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 389:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
 390:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 391:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 311              		.loc 1 391 21
 312 01b6 7B68     		ldr	r3, [r7, #4]
 313 01b8 1B68     		ldr	r3, [r3]
 314              		.loc 1 391 45
 315 01ba 03F48063 		and	r3, r3, #1024
 316              		.loc 1 391 5
 317 01be 002B     		cmp	r3, #0
 318 01c0 49D0     		beq	.L29
 392:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 393:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4AClockSelection)
 319              		.loc 1 393 25
 320 01c2 7B68     		ldr	r3, [r7, #4]
 321 01c4 D3F8A830 		ldr	r3, [r3, #168]
 322              		.loc 1 393 5
 323 01c8 B3F5000F 		cmp	r3, #8388608
 324 01cc 30D0     		beq	.L223
 325 01ce B3F5000F 		cmp	r3, #8388608
 326 01d2 2AD8     		bhi	.L31
 327 01d4 B3F5C00F 		cmp	r3, #6291456
 328 01d8 2CD0     		beq	.L224
 329 01da B3F5C00F 		cmp	r3, #6291456
 330 01de 24D8     		bhi	.L31
 331 01e0 B3F5800F 		cmp	r3, #4194304
 332 01e4 18D0     		beq	.L33
 333 01e6 B3F5800F 		cmp	r3, #4194304
 334 01ea 1ED8     		bhi	.L31
 335 01ec 002B     		cmp	r3, #0
 336 01ee 03D0     		beq	.L34
 337 01f0 B3F5001F 		cmp	r3, #2097152
 338 01f4 07D0     		beq	.L35
 339 01f6 18E0     		b	.L31
 340              	.L34:
 394:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 395:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 396:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 397:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 341              		.loc 1 397 7
ARM GAS  /tmp/cc4ht4nF.s 			page 14


 342 01f8 3E4B     		ldr	r3, .L262
 343 01fa DB6A     		ldr	r3, [r3, #44]
 344 01fc 3D4A     		ldr	r2, .L262
 345 01fe 43F40033 		orr	r3, r3, #131072
 346 0202 D362     		str	r3, [r2, #44]
 398:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 399:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 400:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 347              		.loc 1 400 7
 348 0204 17E0     		b	.L36
 349              	.L35:
 401:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 402:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 403:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 404:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 350              		.loc 1 404 13
 351 0206 7B68     		ldr	r3, [r7, #4]
 352 0208 0433     		adds	r3, r3, #4
 353 020a 0021     		movs	r1, #0
 354 020c 1846     		mov	r0, r3
 355 020e FFF7FEFF 		bl	RCCEx_PLL2_Config
 356 0212 0346     		mov	r3, r0
 357 0214 FB75     		strb	r3, [r7, #23]
 405:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 406:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 407:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 358              		.loc 1 407 7
 359 0216 0EE0     		b	.L36
 360              	.L33:
 408:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 409:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 410:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 361              		.loc 1 410 13
 362 0218 7B68     		ldr	r3, [r7, #4]
 363 021a 2433     		adds	r3, r3, #36
 364 021c 0021     		movs	r1, #0
 365 021e 1846     		mov	r0, r3
 366 0220 FFF7FEFF 		bl	RCCEx_PLL3_Config
 367 0224 0346     		mov	r3, r0
 368 0226 FB75     		strb	r3, [r7, #23]
 411:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 412:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 413:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 369              		.loc 1 413 7
 370 0228 05E0     		b	.L36
 371              	.L31:
 414:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 415:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PIN:
 416:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 417:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 418:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 419:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 420:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_CLKP:
 421:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 422:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 423:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 424:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  
ARM GAS  /tmp/cc4ht4nF.s 			page 15


 425:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 426:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_SPDIF:
 427:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI4A clock */
 428:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI4A clock source configuration done later after clock selection check */
 429:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 430:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 431:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 432:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 433:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 372              		.loc 1 433 11
 373 022a 0123     		movs	r3, #1
 374 022c FB75     		strb	r3, [r7, #23]
 434:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 375              		.loc 1 434 7
 376 022e 02E0     		b	.L36
 377              	.L223:
 423:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  
 378              		.loc 1 423 7
 379 0230 00BF     		nop
 380 0232 00E0     		b	.L36
 381              	.L224:
 418:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 382              		.loc 1 418 7
 383 0234 00BF     		nop
 384              	.L36:
 435:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 436:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 437:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 385              		.loc 1 437 7
 386 0236 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 387 0238 002B     		cmp	r3, #0
 388 023a 0AD1     		bne	.L37
 438:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 439:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4A clock*/
 440:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 389              		.loc 1 440 7
 390 023c 2D4B     		ldr	r3, .L262
 391 023e 9B6D     		ldr	r3, [r3, #88]
 392 0240 23F46002 		bic	r2, r3, #14680064
 393 0244 7B68     		ldr	r3, [r7, #4]
 394 0246 D3F8A830 		ldr	r3, [r3, #168]
 395 024a 2A49     		ldr	r1, .L262
 396 024c 1343     		orrs	r3, r3, r2
 397 024e 8B65     		str	r3, [r1, #88]
 398 0250 01E0     		b	.L29
 399              	.L37:
 441:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 442:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 443:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 444:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 445:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 400              		.loc 1 445 14
 401 0252 FB7D     		ldrb	r3, [r7, #23]
 402 0254 BB75     		strb	r3, [r7, #22]
 403              	.L29:
 446:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 447:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/cc4ht4nF.s 			page 16


 448:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
 449:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 404              		.loc 1 449 21
 405 0256 7B68     		ldr	r3, [r7, #4]
 406 0258 1B68     		ldr	r3, [r3]
 407              		.loc 1 449 45
 408 025a 03F40063 		and	r3, r3, #2048
 409              		.loc 1 449 5
 410 025e 002B     		cmp	r3, #0
 411 0260 4CD0     		beq	.L38
 450:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 451:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4BClockSelection)
 412              		.loc 1 451 25
 413 0262 7B68     		ldr	r3, [r7, #4]
 414 0264 D3F8AC30 		ldr	r3, [r3, #172]
 415              		.loc 1 451 5
 416 0268 B3F1806F 		cmp	r3, #67108864
 417 026c 30D0     		beq	.L225
 418 026e B3F1806F 		cmp	r3, #67108864
 419 0272 2AD8     		bhi	.L40
 420 0274 B3F1407F 		cmp	r3, #50331648
 421 0278 2CD0     		beq	.L226
 422 027a B3F1407F 		cmp	r3, #50331648
 423 027e 24D8     		bhi	.L40
 424 0280 B3F1007F 		cmp	r3, #33554432
 425 0284 18D0     		beq	.L42
 426 0286 B3F1007F 		cmp	r3, #33554432
 427 028a 1ED8     		bhi	.L40
 428 028c 002B     		cmp	r3, #0
 429 028e 03D0     		beq	.L43
 430 0290 B3F1807F 		cmp	r3, #16777216
 431 0294 07D0     		beq	.L44
 432 0296 18E0     		b	.L40
 433              	.L43:
 452:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 453:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 454:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 455:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 434              		.loc 1 455 7
 435 0298 164B     		ldr	r3, .L262
 436 029a DB6A     		ldr	r3, [r3, #44]
 437 029c 154A     		ldr	r2, .L262
 438 029e 43F40033 		orr	r3, r3, #131072
 439 02a2 D362     		str	r3, [r2, #44]
 456:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 457:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 458:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 440              		.loc 1 458 7
 441 02a4 17E0     		b	.L45
 442              	.L44:
 459:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 460:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 461:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 462:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 443              		.loc 1 462 13
 444 02a6 7B68     		ldr	r3, [r7, #4]
 445 02a8 0433     		adds	r3, r3, #4
ARM GAS  /tmp/cc4ht4nF.s 			page 17


 446 02aa 0021     		movs	r1, #0
 447 02ac 1846     		mov	r0, r3
 448 02ae FFF7FEFF 		bl	RCCEx_PLL2_Config
 449 02b2 0346     		mov	r3, r0
 450 02b4 FB75     		strb	r3, [r7, #23]
 463:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 464:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 465:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 451              		.loc 1 465 7
 452 02b6 0EE0     		b	.L45
 453              	.L42:
 466:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 467:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 468:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 454              		.loc 1 468 13
 455 02b8 7B68     		ldr	r3, [r7, #4]
 456 02ba 2433     		adds	r3, r3, #36
 457 02bc 0021     		movs	r1, #0
 458 02be 1846     		mov	r0, r3
 459 02c0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 460 02c4 0346     		mov	r3, r0
 461 02c6 FB75     		strb	r3, [r7, #23]
 469:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 470:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 471:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 462              		.loc 1 471 7
 463 02c8 05E0     		b	.L45
 464              	.L40:
 472:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 473:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PIN:
 474:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 475:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 477:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 478:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_CLKP:
 479:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 480:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 481:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 482:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 483:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_VER_3_0)
 484:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_SPDIF:
 485:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIF clock is used as source of SAI4B clock */
 486:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI4B clock source configuration done later after clock selection check */
 487:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 488:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_VER_3_0 */
 489:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 490:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 491:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 465              		.loc 1 491 11
 466 02ca 0123     		movs	r3, #1
 467 02cc FB75     		strb	r3, [r7, #23]
 492:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 468              		.loc 1 492 7
 469 02ce 02E0     		b	.L45
 470              	.L225:
 481:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 471              		.loc 1 481 7
ARM GAS  /tmp/cc4ht4nF.s 			page 18


 472 02d0 00BF     		nop
 473 02d2 00E0     		b	.L45
 474              	.L226:
 476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 475              		.loc 1 476 7
 476 02d4 00BF     		nop
 477              	.L45:
 493:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 494:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 495:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 478              		.loc 1 495 7
 479 02d6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 480 02d8 002B     		cmp	r3, #0
 481 02da 0DD1     		bne	.L46
 496:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 497:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI4B clock*/
 498:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 482              		.loc 1 498 7
 483 02dc 054B     		ldr	r3, .L262
 484 02de 9B6D     		ldr	r3, [r3, #88]
 485 02e0 23F0E062 		bic	r2, r3, #117440512
 486 02e4 7B68     		ldr	r3, [r7, #4]
 487 02e6 D3F8AC30 		ldr	r3, [r3, #172]
 488 02ea 0249     		ldr	r1, .L262
 489 02ec 1343     		orrs	r3, r3, r2
 490 02ee 8B65     		str	r3, [r1, #88]
 491 02f0 04E0     		b	.L38
 492              	.L263:
 493 02f2 00BF     		.align	2
 494              	.L262:
 495 02f4 00440258 		.word	1476543488
 496              	.L46:
 499:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 500:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 501:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 502:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 503:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 497              		.loc 1 503 14
 498 02f8 FB7D     		ldrb	r3, [r7, #23]
 499 02fa BB75     		strb	r3, [r7, #22]
 500              	.L38:
 504:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 505:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 506:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
 507:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 508:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
 509:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 510:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 501              		.loc 1 510 21
 502 02fc 7B68     		ldr	r3, [r7, #4]
 503 02fe 1B68     		ldr	r3, [r3]
 504              		.loc 1 510 45
 505 0300 03F00073 		and	r3, r3, #33554432
 506              		.loc 1 510 5
 507 0304 002B     		cmp	r3, #0
 508 0306 32D0     		beq	.L47
 511:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/cc4ht4nF.s 			page 19


 512:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->QspiClockSelection)
 509              		.loc 1 512 25
 510 0308 7B68     		ldr	r3, [r7, #4]
 511 030a 9B6C     		ldr	r3, [r3, #72]
 512              		.loc 1 512 5
 513 030c 302B     		cmp	r3, #48
 514 030e 1CD0     		beq	.L227
 515 0310 302B     		cmp	r3, #48
 516 0312 17D8     		bhi	.L49
 517 0314 202B     		cmp	r3, #32
 518 0316 0CD0     		beq	.L50
 519 0318 202B     		cmp	r3, #32
 520 031a 13D8     		bhi	.L49
 521 031c 002B     		cmp	r3, #0
 522 031e 16D0     		beq	.L228
 523 0320 102B     		cmp	r3, #16
 524 0322 0FD1     		bne	.L49
 513:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 514:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 515:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable QSPI Clock output generated form System PLL . */
 516:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 525              		.loc 1 516 7
 526 0324 B14B     		ldr	r3, .L264
 527 0326 DB6A     		ldr	r3, [r3, #44]
 528 0328 B04A     		ldr	r2, .L264
 529 032a 43F40033 		orr	r3, r3, #131072
 530 032e D362     		str	r3, [r2, #44]
 517:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 518:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 519:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 531              		.loc 1 519 7
 532 0330 0EE0     		b	.L52
 533              	.L50:
 520:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 521:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 522:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 523:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 534              		.loc 1 523 13
 535 0332 7B68     		ldr	r3, [r7, #4]
 536 0334 0433     		adds	r3, r3, #4
 537 0336 0221     		movs	r1, #2
 538 0338 1846     		mov	r0, r3
 539 033a FFF7FEFF 		bl	RCCEx_PLL2_Config
 540 033e 0346     		mov	r3, r0
 541 0340 FB75     		strb	r3, [r7, #23]
 524:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 525:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 526:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 542              		.loc 1 526 7
 543 0342 05E0     		b	.L52
 544              	.L49:
 527:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 528:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 529:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_CLKP:
 530:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 531:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 532:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc4ht4nF.s 			page 20


 533:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 534:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_D1HCLK:
 535:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 536:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 537:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 538:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 539:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 545              		.loc 1 539 11
 546 0344 0123     		movs	r3, #1
 547 0346 FB75     		strb	r3, [r7, #23]
 540:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 548              		.loc 1 540 7
 549 0348 02E0     		b	.L52
 550              	.L227:
 532:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 551              		.loc 1 532 7
 552 034a 00BF     		nop
 553 034c 00E0     		b	.L52
 554              	.L228:
 536:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 555              		.loc 1 536 7
 556 034e 00BF     		nop
 557              	.L52:
 541:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 542:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 543:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 558              		.loc 1 543 7
 559 0350 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 560 0352 002B     		cmp	r3, #0
 561 0354 09D1     		bne	.L53
 544:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 545:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
 546:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 562              		.loc 1 546 7
 563 0356 A54B     		ldr	r3, .L264
 564 0358 DB6C     		ldr	r3, [r3, #76]
 565 035a 23F03002 		bic	r2, r3, #48
 566 035e 7B68     		ldr	r3, [r7, #4]
 567 0360 9B6C     		ldr	r3, [r3, #72]
 568 0362 A249     		ldr	r1, .L264
 569 0364 1343     		orrs	r3, r3, r2
 570 0366 CB64     		str	r3, [r1, #76]
 571 0368 01E0     		b	.L47
 572              	.L53:
 547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 548:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 549:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 550:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 551:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 573              		.loc 1 551 14
 574 036a FB7D     		ldrb	r3, [r7, #23]
 575 036c BB75     		strb	r3, [r7, #22]
 576              	.L47:
 552:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 553:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 554:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*QUADSPI*/
 555:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 21


 556:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 557:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- OCTOSPI configuration -------------------------------*/
 558:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 559:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 560:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->OspiClockSelection)
 561:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 562:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
 563:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable OSPI Clock output generated form System PLL . */
 564:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 565:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 566:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 567:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 568:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 569:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/
 570:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 571:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 572:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 573:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 574:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 575:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 576:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 577:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_CLKP:
 578:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of OSPI clock */
 579:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* OSPI clock source configuration done later after clock selection check */
 580:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 581:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 582:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_OSPICLKSOURCE_HCLK:
 583:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HCLK clock selected as OSPI kernel peripheral clock */
 584:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 585:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 586:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 587:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 588:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 589:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 590:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 591:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 592:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 593:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of OSPI clock*/
 594:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 595:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 596:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 597:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 599:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 600:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 601:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 602:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*OCTOSPI*/
 603:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 604:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 605:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 577              		.loc 1 605 21
 578 036e 7B68     		ldr	r3, [r7, #4]
 579 0370 1B68     		ldr	r3, [r3]
 580              		.loc 1 605 45
 581 0372 03F48053 		and	r3, r3, #4096
 582              		.loc 1 605 5
 583 0376 002B     		cmp	r3, #0
ARM GAS  /tmp/cc4ht4nF.s 			page 22


 584 0378 47D0     		beq	.L54
 606:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 607:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi123ClockSelection)
 585              		.loc 1 607 25
 586 037a 7B68     		ldr	r3, [r7, #4]
 587 037c 1B6E     		ldr	r3, [r3, #96]
 588              		.loc 1 607 5
 589 037e B3F5804F 		cmp	r3, #16384
 590 0382 30D0     		beq	.L229
 591 0384 B3F5804F 		cmp	r3, #16384
 592 0388 2AD8     		bhi	.L56
 593 038a B3F5405F 		cmp	r3, #12288
 594 038e 2CD0     		beq	.L230
 595 0390 B3F5405F 		cmp	r3, #12288
 596 0394 24D8     		bhi	.L56
 597 0396 B3F5005F 		cmp	r3, #8192
 598 039a 18D0     		beq	.L58
 599 039c B3F5005F 		cmp	r3, #8192
 600 03a0 1ED8     		bhi	.L56
 601 03a2 002B     		cmp	r3, #0
 602 03a4 03D0     		beq	.L59
 603 03a6 B3F5805F 		cmp	r3, #4096
 604 03aa 07D0     		beq	.L60
 605 03ac 18E0     		b	.L56
 606              	.L59:
 608:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 609:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 610:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SPI Clock output generated form System PLL . */
 611:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 607              		.loc 1 611 7
 608 03ae 8F4B     		ldr	r3, .L264
 609 03b0 DB6A     		ldr	r3, [r3, #44]
 610 03b2 8E4A     		ldr	r2, .L264
 611 03b4 43F40033 		orr	r3, r3, #131072
 612 03b8 D362     		str	r3, [r2, #44]
 612:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 613:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 614:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 613              		.loc 1 614 7
 614 03ba 17E0     		b	.L61
 615              	.L60:
 615:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 616:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 617:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 616              		.loc 1 617 13
 617 03bc 7B68     		ldr	r3, [r7, #4]
 618 03be 0433     		adds	r3, r3, #4
 619 03c0 0021     		movs	r1, #0
 620 03c2 1846     		mov	r0, r3
 621 03c4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 622 03c8 0346     		mov	r3, r0
 623 03ca FB75     		strb	r3, [r7, #23]
 618:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 619:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 620:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 624              		.loc 1 620 7
 625 03cc 0EE0     		b	.L61
ARM GAS  /tmp/cc4ht4nF.s 			page 23


 626              	.L58:
 621:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 622:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 623:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 627              		.loc 1 623 13
 628 03ce 7B68     		ldr	r3, [r7, #4]
 629 03d0 2433     		adds	r3, r3, #36
 630 03d2 0021     		movs	r1, #0
 631 03d4 1846     		mov	r0, r3
 632 03d6 FFF7FEFF 		bl	RCCEx_PLL3_Config
 633 03da 0346     		mov	r3, r0
 634 03dc FB75     		strb	r3, [r7, #23]
 624:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 625:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 626:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 635              		.loc 1 626 7
 636 03de 05E0     		b	.L61
 637              	.L56:
 627:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 628:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PIN:
 629:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SPI1/2/3 clock*/
 630:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 631:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 632:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 633:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_CLKP:
 634:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
 635:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 636:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 637:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 638:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 639:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 638              		.loc 1 639 11
 639 03e0 0123     		movs	r3, #1
 640 03e2 FB75     		strb	r3, [r7, #23]
 640:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 641              		.loc 1 640 7
 642 03e4 02E0     		b	.L61
 643              	.L229:
 636:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 644              		.loc 1 636 7
 645 03e6 00BF     		nop
 646 03e8 00E0     		b	.L61
 647              	.L230:
 631:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 648              		.loc 1 631 7
 649 03ea 00BF     		nop
 650              	.L61:
 641:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 642:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 643:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 651              		.loc 1 643 7
 652 03ec FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 653 03ee 002B     		cmp	r3, #0
 654 03f0 09D1     		bne	.L62
 644:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 645:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 646:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
ARM GAS  /tmp/cc4ht4nF.s 			page 24


 655              		.loc 1 646 7
 656 03f2 7E4B     		ldr	r3, .L264
 657 03f4 1B6D     		ldr	r3, [r3, #80]
 658 03f6 23F4E042 		bic	r2, r3, #28672
 659 03fa 7B68     		ldr	r3, [r7, #4]
 660 03fc 1B6E     		ldr	r3, [r3, #96]
 661 03fe 7B49     		ldr	r1, .L264
 662 0400 1343     		orrs	r3, r3, r2
 663 0402 0B65     		str	r3, [r1, #80]
 664 0404 01E0     		b	.L54
 665              	.L62:
 647:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 648:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 649:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 651:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 666              		.loc 1 651 14
 667 0406 FB7D     		ldrb	r3, [r7, #23]
 668 0408 BB75     		strb	r3, [r7, #22]
 669              	.L54:
 652:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 653:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 654:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 655:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 656:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 670              		.loc 1 656 21
 671 040a 7B68     		ldr	r3, [r7, #4]
 672 040c 1B68     		ldr	r3, [r3]
 673              		.loc 1 656 45
 674 040e 03F40053 		and	r3, r3, #8192
 675              		.loc 1 656 5
 676 0412 002B     		cmp	r3, #0
 677 0414 49D0     		beq	.L63
 657:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 658:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi45ClockSelection)
 678              		.loc 1 658 25
 679 0416 7B68     		ldr	r3, [r7, #4]
 680 0418 5B6E     		ldr	r3, [r3, #100]
 681              		.loc 1 658 5
 682 041a B3F5A02F 		cmp	r3, #327680
 683 041e 2ED0     		beq	.L231
 684 0420 B3F5A02F 		cmp	r3, #327680
 685 0424 28D8     		bhi	.L65
 686 0426 B3F5802F 		cmp	r3, #262144
 687 042a 2AD0     		beq	.L232
 688 042c B3F5802F 		cmp	r3, #262144
 689 0430 22D8     		bhi	.L65
 690 0432 B3F5403F 		cmp	r3, #196608
 691 0436 26D0     		beq	.L233
 692 0438 B3F5403F 		cmp	r3, #196608
 693 043c 1CD8     		bhi	.L65
 694 043e B3F5003F 		cmp	r3, #131072
 695 0442 10D0     		beq	.L68
 696 0444 B3F5003F 		cmp	r3, #131072
 697 0448 16D8     		bhi	.L65
 698 044a 002B     		cmp	r3, #0
 699 044c 1DD0     		beq	.L234
ARM GAS  /tmp/cc4ht4nF.s 			page 25


 700 044e B3F5803F 		cmp	r3, #65536
 701 0452 11D1     		bne	.L65
 659:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 660:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for SPI4/5 */
 661:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 662:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 663:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 665:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 702              		.loc 1 666 13
 703 0454 7B68     		ldr	r3, [r7, #4]
 704 0456 0433     		adds	r3, r3, #4
 705 0458 0121     		movs	r1, #1
 706 045a 1846     		mov	r0, r3
 707 045c FFF7FEFF 		bl	RCCEx_PLL2_Config
 708 0460 0346     		mov	r3, r0
 709 0462 FB75     		strb	r3, [r7, #23]
 667:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 668:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 669:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 710              		.loc 1 669 7
 711 0464 12E0     		b	.L71
 712              	.L68:
 670:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 671:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 713              		.loc 1 671 13
 714 0466 7B68     		ldr	r3, [r7, #4]
 715 0468 2433     		adds	r3, r3, #36
 716 046a 0121     		movs	r1, #1
 717 046c 1846     		mov	r0, r3
 718 046e FFF7FEFF 		bl	RCCEx_PLL3_Config
 719 0472 0346     		mov	r3, r0
 720 0474 FB75     		strb	r3, [r7, #23]
 672:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 673:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 721              		.loc 1 673 7
 722 0476 09E0     		b	.L71
 723              	.L65:
 674:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 675:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSI:
 676:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI4/5 clock*/
 677:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 678:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 679:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 680:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_CSI:
 681:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI4/5 clock */
 682:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 683:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 684:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 685:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSE:
 686:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI4/5 clock */
 687:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 688:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 689:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 690:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 691:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
ARM GAS  /tmp/cc4ht4nF.s 			page 26


 724              		.loc 1 691 11
 725 0478 0123     		movs	r3, #1
 726 047a FB75     		strb	r3, [r7, #23]
 692:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 727              		.loc 1 692 7
 728 047c 06E0     		b	.L71
 729              	.L231:
 688:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 730              		.loc 1 688 7
 731 047e 00BF     		nop
 732 0480 04E0     		b	.L71
 733              	.L232:
 683:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 734              		.loc 1 683 7
 735 0482 00BF     		nop
 736 0484 02E0     		b	.L71
 737              	.L233:
 678:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 738              		.loc 1 678 7
 739 0486 00BF     		nop
 740 0488 00E0     		b	.L71
 741              	.L234:
 662:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 742              		.loc 1 662 7
 743 048a 00BF     		nop
 744              	.L71:
 693:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 694:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 695:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 745              		.loc 1 695 7
 746 048c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 747 048e 002B     		cmp	r3, #0
 748 0490 09D1     		bne	.L72
 696:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 697:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 698:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 749              		.loc 1 698 7
 750 0492 564B     		ldr	r3, .L264
 751 0494 1B6D     		ldr	r3, [r3, #80]
 752 0496 23F4E022 		bic	r2, r3, #458752
 753 049a 7B68     		ldr	r3, [r7, #4]
 754 049c 5B6E     		ldr	r3, [r3, #100]
 755 049e 5349     		ldr	r1, .L264
 756 04a0 1343     		orrs	r3, r3, r2
 757 04a2 0B65     		str	r3, [r1, #80]
 758 04a4 01E0     		b	.L63
 759              	.L72:
 699:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 700:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 702:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 703:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 760              		.loc 1 703 14
 761 04a6 FB7D     		ldrb	r3, [r7, #23]
 762 04a8 BB75     		strb	r3, [r7, #22]
 763              	.L63:
 704:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc4ht4nF.s 			page 27


 705:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 706:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 707:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 708:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 764              		.loc 1 708 21
 765 04aa 7B68     		ldr	r3, [r7, #4]
 766 04ac 1B68     		ldr	r3, [r3]
 767              		.loc 1 708 45
 768 04ae 03F48043 		and	r3, r3, #16384
 769              		.loc 1 708 5
 770 04b2 002B     		cmp	r3, #0
 771 04b4 4BD0     		beq	.L73
 709:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 710:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi6ClockSelection)
 772              		.loc 1 710 25
 773 04b6 7B68     		ldr	r3, [r7, #4]
 774 04b8 D3F8B030 		ldr	r3, [r3, #176]
 775              		.loc 1 710 5
 776 04bc B3F1A04F 		cmp	r3, #1342177280
 777 04c0 2ED0     		beq	.L235
 778 04c2 B3F1A04F 		cmp	r3, #1342177280
 779 04c6 28D8     		bhi	.L75
 780 04c8 B3F1804F 		cmp	r3, #1073741824
 781 04cc 2AD0     		beq	.L236
 782 04ce B3F1804F 		cmp	r3, #1073741824
 783 04d2 22D8     		bhi	.L75
 784 04d4 B3F1405F 		cmp	r3, #805306368
 785 04d8 26D0     		beq	.L237
 786 04da B3F1405F 		cmp	r3, #805306368
 787 04de 1CD8     		bhi	.L75
 788 04e0 B3F1005F 		cmp	r3, #536870912
 789 04e4 10D0     		beq	.L78
 790 04e6 B3F1005F 		cmp	r3, #536870912
 791 04ea 16D8     		bhi	.L75
 792 04ec 002B     		cmp	r3, #0
 793 04ee 1DD0     		beq	.L238
 794 04f0 B3F1805F 		cmp	r3, #268435456
 795 04f4 11D1     		bne	.L75
 711:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 712:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/
 713:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 714:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 716:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 717:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 718:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 796              		.loc 1 718 13
 797 04f6 7B68     		ldr	r3, [r7, #4]
 798 04f8 0433     		adds	r3, r3, #4
 799 04fa 0121     		movs	r1, #1
 800 04fc 1846     		mov	r0, r3
 801 04fe FFF7FEFF 		bl	RCCEx_PLL2_Config
 802 0502 0346     		mov	r3, r0
 803 0504 FB75     		strb	r3, [r7, #23]
 719:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 720:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 721:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc4ht4nF.s 			page 28


 804              		.loc 1 721 7
 805 0506 12E0     		b	.L81
 806              	.L78:
 722:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 723:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 807              		.loc 1 723 13
 808 0508 7B68     		ldr	r3, [r7, #4]
 809 050a 2433     		adds	r3, r3, #36
 810 050c 0121     		movs	r1, #1
 811 050e 1846     		mov	r0, r3
 812 0510 FFF7FEFF 		bl	RCCEx_PLL3_Config
 813 0514 0346     		mov	r3, r0
 814 0516 FB75     		strb	r3, [r7, #23]
 724:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 725:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 815              		.loc 1 725 7
 816 0518 09E0     		b	.L81
 817              	.L75:
 726:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 727:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSI:
 728:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI6 clock*/
 729:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 730:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 731:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 732:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_CSI:
 733:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI6 clock */
 734:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 735:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 736:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 737:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSE:
 738:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI6 clock */
 739:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 740:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 741:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 742:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PIN:
 743:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* 2S_CKIN is used as source of SPI6 clock */
 744:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 745:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 746:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
 747:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 748:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 749:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 818              		.loc 1 749 11
 819 051a 0123     		movs	r3, #1
 820 051c FB75     		strb	r3, [r7, #23]
 750:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 821              		.loc 1 750 7
 822 051e 06E0     		b	.L81
 823              	.L235:
 740:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
 824              		.loc 1 740 7
 825 0520 00BF     		nop
 826 0522 04E0     		b	.L81
 827              	.L236:
 735:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 828              		.loc 1 735 7
 829 0524 00BF     		nop
ARM GAS  /tmp/cc4ht4nF.s 			page 29


 830 0526 02E0     		b	.L81
 831              	.L237:
 730:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 832              		.loc 1 730 7
 833 0528 00BF     		nop
 834 052a 00E0     		b	.L81
 835              	.L238:
 714:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 836              		.loc 1 714 7
 837 052c 00BF     		nop
 838              	.L81:
 751:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 752:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 753:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 839              		.loc 1 753 7
 840 052e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 841 0530 002B     		cmp	r3, #0
 842 0532 0AD1     		bne	.L82
 754:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 755:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 756:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 843              		.loc 1 756 7
 844 0534 2D4B     		ldr	r3, .L264
 845 0536 9B6D     		ldr	r3, [r3, #88]
 846 0538 23F0E042 		bic	r2, r3, #1879048192
 847 053c 7B68     		ldr	r3, [r7, #4]
 848 053e D3F8B030 		ldr	r3, [r3, #176]
 849 0542 2A49     		ldr	r1, .L264
 850 0544 1343     		orrs	r3, r3, r2
 851 0546 8B65     		str	r3, [r1, #88]
 852 0548 01E0     		b	.L73
 853              	.L82:
 757:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 758:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 759:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 760:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 761:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 854              		.loc 1 761 14
 855 054a FB7D     		ldrb	r3, [r7, #23]
 856 054c BB75     		strb	r3, [r7, #22]
 857              	.L73:
 762:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 763:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 764:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 765:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 766:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 767:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 858              		.loc 1 767 21
 859 054e 7B68     		ldr	r3, [r7, #4]
 860 0550 1B68     		ldr	r3, [r3]
 861              		.loc 1 767 45
 862 0552 03F08063 		and	r3, r3, #67108864
 863              		.loc 1 767 5
 864 0556 002B     		cmp	r3, #0
 865 0558 22D0     		beq	.L83
 768:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 769:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->DsiClockSelection)
ARM GAS  /tmp/cc4ht4nF.s 			page 30


 866              		.loc 1 769 25
 867 055a 7B68     		ldr	r3, [r7, #4]
 868 055c DB6C     		ldr	r3, [r3, #76]
 869              		.loc 1 769 5
 870 055e 002B     		cmp	r3, #0
 871 0560 0ED0     		beq	.L239
 872 0562 B3F5807F 		cmp	r3, #256
 873 0566 08D1     		bne	.L85
 770:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 771:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 772:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 773:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 774:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 874              		.loc 1 774 13
 875 0568 7B68     		ldr	r3, [r7, #4]
 876 056a 0433     		adds	r3, r3, #4
 877 056c 0121     		movs	r1, #1
 878 056e 1846     		mov	r0, r3
 879 0570 FFF7FEFF 		bl	RCCEx_PLL2_Config
 880 0574 0346     		mov	r3, r0
 881 0576 FB75     		strb	r3, [r7, #23]
 775:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 776:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 777:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 882              		.loc 1 777 7
 883 0578 03E0     		b	.L86
 884              	.L85:
 778:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 779:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PHY:
 780:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* PHY is used as clock source for DSI*/
 781:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 782:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 783:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 784:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 785:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 885              		.loc 1 785 11
 886 057a 0123     		movs	r3, #1
 887 057c FB75     		strb	r3, [r7, #23]
 786:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 888              		.loc 1 786 7
 889 057e 00E0     		b	.L86
 890              	.L239:
 782:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 891              		.loc 1 782 7
 892 0580 00BF     		nop
 893              	.L86:
 787:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 788:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 789:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 894              		.loc 1 789 7
 895 0582 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 896 0584 002B     		cmp	r3, #0
 897 0586 09D1     		bne	.L87
 790:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 791:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 792:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 898              		.loc 1 792 7
ARM GAS  /tmp/cc4ht4nF.s 			page 31


 899 0588 184B     		ldr	r3, .L264
 900 058a DB6C     		ldr	r3, [r3, #76]
 901 058c 23F48072 		bic	r2, r3, #256
 902 0590 7B68     		ldr	r3, [r7, #4]
 903 0592 DB6C     		ldr	r3, [r3, #76]
 904 0594 1549     		ldr	r1, .L264
 905 0596 1343     		orrs	r3, r3, r2
 906 0598 CB64     		str	r3, [r1, #76]
 907 059a 01E0     		b	.L83
 908              	.L87:
 793:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 794:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 795:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 796:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 909              		.loc 1 797 14
 910 059c FB7D     		ldrb	r3, [r7, #23]
 911 059e BB75     		strb	r3, [r7, #22]
 912              	.L83:
 798:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 799:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 800:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 801:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 802:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 803:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 804:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 913              		.loc 1 804 21
 914 05a0 7B68     		ldr	r3, [r7, #4]
 915 05a2 1B68     		ldr	r3, [r3]
 916              		.loc 1 804 45
 917 05a4 03F40043 		and	r3, r3, #32768
 918              		.loc 1 804 5
 919 05a8 002B     		cmp	r3, #0
 920 05aa 31D0     		beq	.L88
 805:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 806:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FdcanClockSelection)
 921              		.loc 1 806 25
 922 05ac 7B68     		ldr	r3, [r7, #4]
 923 05ae 1B6F     		ldr	r3, [r3, #112]
 924              		.loc 1 806 5
 925 05b0 B3F1005F 		cmp	r3, #536870912
 926 05b4 0ED0     		beq	.L89
 927 05b6 B3F1005F 		cmp	r3, #536870912
 928 05ba 14D8     		bhi	.L90
 929 05bc 002B     		cmp	r3, #0
 930 05be 17D0     		beq	.L240
 931 05c0 B3F1805F 		cmp	r3, #268435456
 932 05c4 0FD1     		bne	.L90
 807:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 808:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 809:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FDCAN Clock output generated form System PLL . */
 810:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 933              		.loc 1 810 7
 934 05c6 094B     		ldr	r3, .L264
 935 05c8 DB6A     		ldr	r3, [r3, #44]
 936 05ca 084A     		ldr	r2, .L264
 937 05cc 43F40033 		orr	r3, r3, #131072
ARM GAS  /tmp/cc4ht4nF.s 			page 32


 938 05d0 D362     		str	r3, [r2, #44]
 811:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 812:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 813:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 939              		.loc 1 813 7
 940 05d2 0EE0     		b	.L92
 941              	.L89:
 814:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 815:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 816:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 817:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 942              		.loc 1 817 13
 943 05d4 7B68     		ldr	r3, [r7, #4]
 944 05d6 0433     		adds	r3, r3, #4
 945 05d8 0121     		movs	r1, #1
 946 05da 1846     		mov	r0, r3
 947 05dc FFF7FEFF 		bl	RCCEx_PLL2_Config
 948 05e0 0346     		mov	r3, r0
 949 05e2 FB75     		strb	r3, [r7, #23]
 818:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 819:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 820:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 950              		.loc 1 820 7
 951 05e4 05E0     		b	.L92
 952              	.L90:
 821:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 822:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_HSE:
 823:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE is used as clock source for FDCAN*/
 824:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 825:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 826:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 827:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 828:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 953              		.loc 1 828 11
 954 05e6 0123     		movs	r3, #1
 955 05e8 FB75     		strb	r3, [r7, #23]
 829:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 956              		.loc 1 829 7
 957 05ea 02E0     		b	.L92
 958              	.L265:
 959              		.align	2
 960              	.L264:
 961 05ec 00440258 		.word	1476543488
 962              	.L240:
 825:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 963              		.loc 1 825 7
 964 05f0 00BF     		nop
 965              	.L92:
 830:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 831:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 832:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 966              		.loc 1 832 7
 967 05f2 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 968 05f4 002B     		cmp	r3, #0
 969 05f6 09D1     		bne	.L93
 833:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 834:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
ARM GAS  /tmp/cc4ht4nF.s 			page 33


 835:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 970              		.loc 1 835 7
 971 05f8 BC4B     		ldr	r3, .L266
 972 05fa 1B6D     		ldr	r3, [r3, #80]
 973 05fc 23F04052 		bic	r2, r3, #805306368
 974 0600 7B68     		ldr	r3, [r7, #4]
 975 0602 1B6F     		ldr	r3, [r3, #112]
 976 0604 B949     		ldr	r1, .L266
 977 0606 1343     		orrs	r3, r3, r2
 978 0608 0B65     		str	r3, [r1, #80]
 979 060a 01E0     		b	.L88
 980              	.L93:
 836:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 837:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 838:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 839:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 840:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 981              		.loc 1 840 14
 982 060c FB7D     		ldrb	r3, [r7, #23]
 983 060e BB75     		strb	r3, [r7, #22]
 984              	.L88:
 841:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 842:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 843:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
 844:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 845:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 846:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 985              		.loc 1 846 21
 986 0610 7B68     		ldr	r3, [r7, #4]
 987 0612 1B68     		ldr	r3, [r3]
 988              		.loc 1 846 45
 989 0614 03F08073 		and	r3, r3, #16777216
 990              		.loc 1 846 5
 991 0618 002B     		cmp	r3, #0
 992 061a 32D0     		beq	.L94
 847:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 848:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FmcClockSelection)
 993              		.loc 1 848 25
 994 061c 7B68     		ldr	r3, [r7, #4]
 995 061e 5B6C     		ldr	r3, [r3, #68]
 996 0620 032B     		cmp	r3, #3
 997 0622 1BD8     		bhi	.L95
 998 0624 01A2     		adr	r2, .L97
 999 0626 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1000 062a 00BF     		.p2align 2
 1001              	.L97:
 1002 062c 63060000 		.word	.L241+1
 1003 0630 3D060000 		.word	.L99+1
 1004 0634 4B060000 		.word	.L98+1
 1005 0638 63060000 		.word	.L241+1
 1006              		.p2align 1
 1007              	.L99:
 849:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 850:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 851:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FMC Clock output generated form System PLL . */
 852:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1008              		.loc 1 852 7
ARM GAS  /tmp/cc4ht4nF.s 			page 34


 1009 063c AB4B     		ldr	r3, .L266
 1010 063e DB6A     		ldr	r3, [r3, #44]
 1011 0640 AA4A     		ldr	r2, .L266
 1012 0642 43F40033 		orr	r3, r3, #131072
 1013 0646 D362     		str	r3, [r2, #44]
 853:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 854:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 855:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1014              		.loc 1 855 7
 1015 0648 0CE0     		b	.L101
 1016              	.L98:
 856:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 857:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 858:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 859:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 1017              		.loc 1 859 13
 1018 064a 7B68     		ldr	r3, [r7, #4]
 1019 064c 0433     		adds	r3, r3, #4
 1020 064e 0221     		movs	r1, #2
 1021 0650 1846     		mov	r0, r3
 1022 0652 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1023 0656 0346     		mov	r3, r0
 1024 0658 FB75     		strb	r3, [r7, #23]
 860:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 861:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 862:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1025              		.loc 1 862 7
 1026 065a 03E0     		b	.L101
 1027              	.L95:
 863:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 864:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_CLKP:
 866:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 867:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 868:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 869:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 870:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_HCLK:
 871:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
 872:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 873:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 874:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 875:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1028              		.loc 1 875 11
 1029 065c 0123     		movs	r3, #1
 1030 065e FB75     		strb	r3, [r7, #23]
 876:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1031              		.loc 1 876 7
 1032 0660 00E0     		b	.L101
 1033              	.L241:
 872:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1034              		.loc 1 872 7
 1035 0662 00BF     		nop
 1036              	.L101:
 877:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 878:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 879:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1037              		.loc 1 879 7
ARM GAS  /tmp/cc4ht4nF.s 			page 35


 1038 0664 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1039 0666 002B     		cmp	r3, #0
 1040 0668 09D1     		bne	.L102
 880:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 881:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 882:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 1041              		.loc 1 882 7
 1042 066a A04B     		ldr	r3, .L266
 1043 066c DB6C     		ldr	r3, [r3, #76]
 1044 066e 23F00302 		bic	r2, r3, #3
 1045 0672 7B68     		ldr	r3, [r7, #4]
 1046 0674 5B6C     		ldr	r3, [r3, #68]
 1047 0676 9D49     		ldr	r1, .L266
 1048 0678 1343     		orrs	r3, r3, r2
 1049 067a CB64     		str	r3, [r1, #76]
 1050 067c 01E0     		b	.L94
 1051              	.L102:
 883:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 884:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 885:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 886:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 887:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1052              		.loc 1 887 14
 1053 067e FB7D     		ldrb	r3, [r7, #23]
 1054 0680 BB75     		strb	r3, [r7, #22]
 1055              	.L94:
 888:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 889:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 890:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 891:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 892:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 1056              		.loc 1 892 21
 1057 0682 7B68     		ldr	r3, [r7, #4]
 1058 0684 1B68     		ldr	r3, [r3]
 1059              		.loc 1 892 45
 1060 0686 03F48003 		and	r3, r3, #4194304
 1061              		.loc 1 892 5
 1062 068a 002B     		cmp	r3, #0
 1063 068c 00F08680 		beq	.L103
 893:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 894:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 895:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 896:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 897:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 898:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 1064              		.loc 1 898 5
 1065 0690 974B     		ldr	r3, .L266+4
 1066 0692 1B68     		ldr	r3, [r3]
 1067 0694 964A     		ldr	r2, .L266+4
 1068 0696 43F48073 		orr	r3, r3, #256
 1069 069a 1360     		str	r3, [r2]
 899:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 900:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 901:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 1070              		.loc 1 901 17
 1071 069c FFF7FEFF 		bl	HAL_GetTick
 1072 06a0 3861     		str	r0, [r7, #16]
ARM GAS  /tmp/cc4ht4nF.s 			page 36


 902:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1073              		.loc 1 903 10
 1074 06a2 09E0     		b	.L104
 1075              	.L106:
 904:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 905:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1076              		.loc 1 905 11
 1077 06a4 FFF7FEFF 		bl	HAL_GetTick
 1078 06a8 0246     		mov	r2, r0
 1079              		.loc 1 905 25
 1080 06aa 3B69     		ldr	r3, [r7, #16]
 1081 06ac D31A     		subs	r3, r2, r3
 1082              		.loc 1 905 9
 1083 06ae 642B     		cmp	r3, #100
 1084 06b0 02D9     		bls	.L104
 906:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 907:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 1085              		.loc 1 907 13
 1086 06b2 0323     		movs	r3, #3
 1087 06b4 FB75     		strb	r3, [r7, #23]
 908:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1088              		.loc 1 908 9
 1089 06b6 05E0     		b	.L105
 1090              	.L104:
 903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1091              		.loc 1 903 15
 1092 06b8 8D4B     		ldr	r3, .L266+4
 1093 06ba 1B68     		ldr	r3, [r3]
 903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1094              		.loc 1 903 21
 1095 06bc 03F48073 		and	r3, r3, #256
 903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1096              		.loc 1 903 10
 1097 06c0 002B     		cmp	r3, #0
 1098 06c2 EFD0     		beq	.L106
 1099              	.L105:
 909:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 910:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 911:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 912:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1100              		.loc 1 912 7
 1101 06c4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1102 06c6 002B     		cmp	r3, #0
 1103 06c8 66D1     		bne	.L107
 913:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 914:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 915:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 1104              		.loc 1 915 14
 1105 06ca 884B     		ldr	r3, .L266
 1106 06cc 1A6F     		ldr	r2, [r3, #112]
 1107              		.loc 1 915 57
 1108 06ce 7B68     		ldr	r3, [r7, #4]
 1109 06d0 D3F8B430 		ldr	r3, [r3, #180]
 1110              		.loc 1 915 40
 1111 06d4 5340     		eors	r3, r3, r2
 1112 06d6 03F44073 		and	r3, r3, #768
ARM GAS  /tmp/cc4ht4nF.s 			page 37


 1113              		.loc 1 915 9
 1114 06da 002B     		cmp	r3, #0
 1115 06dc 13D0     		beq	.L108
 916:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 917:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 918:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 1116              		.loc 1 918 22
 1117 06de 834B     		ldr	r3, .L266
 1118 06e0 1B6F     		ldr	r3, [r3, #112]
 1119              		.loc 1 918 16
 1120 06e2 23F44073 		bic	r3, r3, #768
 1121 06e6 FB60     		str	r3, [r7, #12]
 919:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 920:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 1122              		.loc 1 920 9
 1123 06e8 804B     		ldr	r3, .L266
 1124 06ea 1B6F     		ldr	r3, [r3, #112]
 1125 06ec 7F4A     		ldr	r2, .L266
 1126 06ee 43F48033 		orr	r3, r3, #65536
 1127 06f2 1367     		str	r3, [r2, #112]
 921:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1128              		.loc 1 921 9
 1129 06f4 7D4B     		ldr	r3, .L266
 1130 06f6 1B6F     		ldr	r3, [r3, #112]
 1131 06f8 7C4A     		ldr	r2, .L266
 1132 06fa 23F48033 		bic	r3, r3, #65536
 1133 06fe 1367     		str	r3, [r2, #112]
 922:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 923:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 1134              		.loc 1 923 12
 1135 0700 7A4A     		ldr	r2, .L266
 1136              		.loc 1 923 19
 1137 0702 FB68     		ldr	r3, [r7, #12]
 1138 0704 1367     		str	r3, [r2, #112]
 1139              	.L108:
 924:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 925:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 926:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait fo
 927:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 1140              		.loc 1 927 23
 1141 0706 7B68     		ldr	r3, [r7, #4]
 1142 0708 D3F8B430 		ldr	r3, [r3, #180]
 1143              		.loc 1 927 9
 1144 070c B3F5807F 		cmp	r3, #256
 1145 0710 15D1     		bne	.L109
 928:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 929:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 930:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 1146              		.loc 1 930 21
 1147 0712 FFF7FEFF 		bl	HAL_GetTick
 1148 0716 3861     		str	r0, [r7, #16]
 931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 932:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 933:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1149              		.loc 1 933 14
 1150 0718 0BE0     		b	.L110
 1151              	.L111:
ARM GAS  /tmp/cc4ht4nF.s 			page 38


 934:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 935:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1152              		.loc 1 935 15
 1153 071a FFF7FEFF 		bl	HAL_GetTick
 1154 071e 0246     		mov	r2, r0
 1155              		.loc 1 935 29
 1156 0720 3B69     		ldr	r3, [r7, #16]
 1157 0722 D31A     		subs	r3, r2, r3
 1158              		.loc 1 935 13
 1159 0724 41F28832 		movw	r2, #5000
 1160 0728 9342     		cmp	r3, r2
 1161 072a 02D9     		bls	.L110
 936:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 937:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 1162              		.loc 1 937 17
 1163 072c 0323     		movs	r3, #3
 1164 072e FB75     		strb	r3, [r7, #23]
 938:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1165              		.loc 1 938 13
 1166 0730 05E0     		b	.L109
 1167              	.L110:
 933:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1168              		.loc 1 933 15
 1169 0732 6E4B     		ldr	r3, .L266
 1170 0734 1B6F     		ldr	r3, [r3, #112]
 1171 0736 03F00203 		and	r3, r3, #2
 933:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1172              		.loc 1 933 14
 1173 073a 002B     		cmp	r3, #0
 1174 073c EDD0     		beq	.L111
 1175              	.L109:
 939:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 940:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 941:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 942:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 943:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 1176              		.loc 1 943 9
 1177 073e FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1178 0740 002B     		cmp	r3, #0
 1179 0742 26D1     		bne	.L112
 944:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 945:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 1180              		.loc 1 945 9
 1181 0744 7B68     		ldr	r3, [r7, #4]
 1182 0746 D3F8B430 		ldr	r3, [r3, #180]
 1183 074a 03F44073 		and	r3, r3, #768
 1184 074e B3F5407F 		cmp	r3, #768
 1185 0752 0DD1     		bne	.L113
 1186              		.loc 1 945 9 is_stmt 0 discriminator 1
 1187 0754 654B     		ldr	r3, .L266
 1188 0756 1B69     		ldr	r3, [r3, #16]
 1189 0758 23F47C52 		bic	r2, r3, #16128
 1190 075c 7B68     		ldr	r3, [r7, #4]
 1191 075e D3F8B430 		ldr	r3, [r3, #180]
 1192 0762 1909     		lsrs	r1, r3, #4
 1193 0764 634B     		ldr	r3, .L266+8
 1194 0766 0B40     		ands	r3, r3, r1
ARM GAS  /tmp/cc4ht4nF.s 			page 39


 1195 0768 6049     		ldr	r1, .L266
 1196 076a 1343     		orrs	r3, r3, r2
 1197 076c 0B61     		str	r3, [r1, #16]
 1198 076e 05E0     		b	.L114
 1199              	.L113:
 1200              		.loc 1 945 9 discriminator 2
 1201 0770 5E4B     		ldr	r3, .L266
 1202 0772 1B69     		ldr	r3, [r3, #16]
 1203 0774 5D4A     		ldr	r2, .L266
 1204 0776 23F47C53 		bic	r3, r3, #16128
 1205 077a 1361     		str	r3, [r2, #16]
 1206              	.L114:
 1207              		.loc 1 945 9 discriminator 4
 1208 077c 5B4B     		ldr	r3, .L266
 1209 077e 1A6F     		ldr	r2, [r3, #112]
 1210 0780 7B68     		ldr	r3, [r7, #4]
 1211 0782 D3F8B430 		ldr	r3, [r3, #180]
 1212 0786 C3F30B03 		ubfx	r3, r3, #0, #12
 1213 078a 5849     		ldr	r1, .L266
 1214 078c 1343     		orrs	r3, r3, r2
 1215 078e 0B67     		str	r3, [r1, #112]
 1216 0790 04E0     		b	.L103
 1217              	.L112:
 946:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 947:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 948:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 949:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 950:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 1218              		.loc 1 950 16 is_stmt 1
 1219 0792 FB7D     		ldrb	r3, [r7, #23]
 1220 0794 BB75     		strb	r3, [r7, #22]
 1221 0796 01E0     		b	.L103
 1222              	.L107:
 951:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 952:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 953:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 954:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 955:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 956:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1223              		.loc 1 956 14
 1224 0798 FB7D     		ldrb	r3, [r7, #23]
 1225 079a BB75     		strb	r3, [r7, #22]
 1226              	.L103:
 957:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 958:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 959:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 960:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 961:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 962:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 1227              		.loc 1 962 21
 1228 079c 7B68     		ldr	r3, [r7, #4]
 1229 079e 1B68     		ldr	r3, [r3]
 1230              		.loc 1 962 45
 1231 07a0 03F00103 		and	r3, r3, #1
 1232              		.loc 1 962 5
 1233 07a4 002B     		cmp	r3, #0
 1234 07a6 7ED0     		beq	.L115
ARM GAS  /tmp/cc4ht4nF.s 			page 40


 963:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 964:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart16ClockSelection)
 1235              		.loc 1 964 25
 1236 07a8 7B68     		ldr	r3, [r7, #4]
 1237 07aa DB6F     		ldr	r3, [r3, #124]
 1238 07ac 282B     		cmp	r3, #40
 1239 07ae 67D8     		bhi	.L116
 1240 07b0 01A2     		adr	r2, .L118
 1241 07b2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1242 07b6 00BF     		.p2align 2
 1243              	.L118:
 1244 07b8 87080000 		.word	.L242+1
 1245 07bc 81080000 		.word	.L116+1
 1246 07c0 81080000 		.word	.L116+1
 1247 07c4 81080000 		.word	.L116+1
 1248 07c8 81080000 		.word	.L116+1
 1249 07cc 81080000 		.word	.L116+1
 1250 07d0 81080000 		.word	.L116+1
 1251 07d4 81080000 		.word	.L116+1
 1252 07d8 5D080000 		.word	.L122+1
 1253 07dc 81080000 		.word	.L116+1
 1254 07e0 81080000 		.word	.L116+1
 1255 07e4 81080000 		.word	.L116+1
 1256 07e8 81080000 		.word	.L116+1
 1257 07ec 81080000 		.word	.L116+1
 1258 07f0 81080000 		.word	.L116+1
 1259 07f4 81080000 		.word	.L116+1
 1260 07f8 6F080000 		.word	.L121+1
 1261 07fc 81080000 		.word	.L116+1
 1262 0800 81080000 		.word	.L116+1
 1263 0804 81080000 		.word	.L116+1
 1264 0808 81080000 		.word	.L116+1
 1265 080c 81080000 		.word	.L116+1
 1266 0810 81080000 		.word	.L116+1
 1267 0814 81080000 		.word	.L116+1
 1268 0818 87080000 		.word	.L242+1
 1269 081c 81080000 		.word	.L116+1
 1270 0820 81080000 		.word	.L116+1
 1271 0824 81080000 		.word	.L116+1
 1272 0828 81080000 		.word	.L116+1
 1273 082c 81080000 		.word	.L116+1
 1274 0830 81080000 		.word	.L116+1
 1275 0834 81080000 		.word	.L116+1
 1276 0838 87080000 		.word	.L242+1
 1277 083c 81080000 		.word	.L116+1
 1278 0840 81080000 		.word	.L116+1
 1279 0844 81080000 		.word	.L116+1
 1280 0848 81080000 		.word	.L116+1
 1281 084c 81080000 		.word	.L116+1
 1282 0850 81080000 		.word	.L116+1
 1283 0854 81080000 		.word	.L116+1
 1284 0858 87080000 		.word	.L242+1
 1285              		.p2align 1
 1286              	.L122:
 965:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 966:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
 967:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
ARM GAS  /tmp/cc4ht4nF.s 			page 41


 968:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 969:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 970:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 971:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1287              		.loc 1 971 13
 1288 085c 7B68     		ldr	r3, [r7, #4]
 1289 085e 0433     		adds	r3, r3, #4
 1290 0860 0121     		movs	r1, #1
 1291 0862 1846     		mov	r0, r3
 1292 0864 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1293 0868 0346     		mov	r3, r0
 1294 086a FB75     		strb	r3, [r7, #23]
 972:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 973:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1295              		.loc 1 973 7
 1296 086c 0CE0     		b	.L124
 1297              	.L121:
 974:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 975:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 976:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1298              		.loc 1 976 13
 1299 086e 7B68     		ldr	r3, [r7, #4]
 1300 0870 2433     		adds	r3, r3, #36
 1301 0872 0121     		movs	r1, #1
 1302 0874 1846     		mov	r0, r3
 1303 0876 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1304 087a 0346     		mov	r3, r0
 1305 087c FB75     		strb	r3, [r7, #23]
 977:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 978:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1306              		.loc 1 978 7
 1307 087e 03E0     		b	.L124
 1308              	.L116:
 979:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 980:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_HSI:
 981:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART1/6 clock */
 982:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 983:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 984:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 985:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_CSI:
 986:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART1/6 clock */
 987:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 988:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 989:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 990:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_LSE:
 991:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART1/6 clock */
 992:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 993:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 994:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 995:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 996:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1309              		.loc 1 996 11
 1310 0880 0123     		movs	r3, #1
 1311 0882 FB75     		strb	r3, [r7, #23]
 997:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1312              		.loc 1 997 7
 1313 0884 00E0     		b	.L124
ARM GAS  /tmp/cc4ht4nF.s 			page 42


 1314              	.L242:
 968:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1315              		.loc 1 968 7
 1316 0886 00BF     		nop
 1317              	.L124:
 998:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 999:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1000:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1318              		.loc 1 1000 7
 1319 0888 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1320 088a 002B     		cmp	r3, #0
 1321 088c 09D1     		bne	.L125
1001:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1002:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
1003:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 1322              		.loc 1 1003 7
 1323 088e 174B     		ldr	r3, .L266
 1324 0890 5B6D     		ldr	r3, [r3, #84]
 1325 0892 23F03802 		bic	r2, r3, #56
 1326 0896 7B68     		ldr	r3, [r7, #4]
 1327 0898 DB6F     		ldr	r3, [r3, #124]
 1328 089a 1449     		ldr	r1, .L266
 1329 089c 1343     		orrs	r3, r3, r2
 1330 089e 4B65     		str	r3, [r1, #84]
 1331 08a0 01E0     		b	.L115
 1332              	.L125:
1004:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1005:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1006:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1007:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1008:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1333              		.loc 1 1008 14
 1334 08a2 FB7D     		ldrb	r3, [r7, #23]
 1335 08a4 BB75     		strb	r3, [r7, #22]
 1336              	.L115:
1009:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1010:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1011:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1012:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
1013:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART2345
 1337              		.loc 1 1013 21
 1338 08a6 7B68     		ldr	r3, [r7, #4]
 1339 08a8 1B68     		ldr	r3, [r3]
 1340              		.loc 1 1013 45
 1341 08aa 03F00203 		and	r3, r3, #2
 1342              		.loc 1 1013 5
 1343 08ae 002B     		cmp	r3, #0
 1344 08b0 3ED0     		beq	.L126
1014:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1015:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart234578ClockSelection)
 1345              		.loc 1 1015 25
 1346 08b2 7B68     		ldr	r3, [r7, #4]
 1347 08b4 9B6F     		ldr	r3, [r3, #120]
 1348 08b6 052B     		cmp	r3, #5
 1349 08b8 27D8     		bhi	.L127
 1350 08ba 01A2     		adr	r2, .L129
 1351 08bc 52F823F0 		ldr	pc, [r2, r3, lsl #2]
ARM GAS  /tmp/cc4ht4nF.s 			page 43


 1352              		.p2align 2
 1353              	.L129:
 1354 08c0 11090000 		.word	.L243+1
 1355 08c4 D9080000 		.word	.L133+1
 1356 08c8 F9080000 		.word	.L132+1
 1357 08cc 11090000 		.word	.L243+1
 1358 08d0 11090000 		.word	.L243+1
 1359 08d4 11090000 		.word	.L243+1
 1360              		.p2align 1
 1361              	.L133:
1016:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1017:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
1018:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1019:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1020:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1021:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
1022:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1362              		.loc 1 1022 13
 1363 08d8 7B68     		ldr	r3, [r7, #4]
 1364 08da 0433     		adds	r3, r3, #4
 1365 08dc 0121     		movs	r1, #1
 1366 08de 1846     		mov	r0, r3
 1367 08e0 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1368 08e4 0346     		mov	r3, r0
 1369 08e6 FB75     		strb	r3, [r7, #23]
1023:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1024:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1370              		.loc 1 1024 7
 1371 08e8 13E0     		b	.L135
 1372              	.L267:
 1373 08ea 00BF     		.align	2
 1374              	.L266:
 1375 08ec 00440258 		.word	1476543488
 1376 08f0 00480258 		.word	1476544512
 1377 08f4 CFFFFF00 		.word	16777167
 1378              	.L132:
1025:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1026:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
1027:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1379              		.loc 1 1027 13
 1380 08f8 7B68     		ldr	r3, [r7, #4]
 1381 08fa 2433     		adds	r3, r3, #36
 1382 08fc 0121     		movs	r1, #1
 1383 08fe 1846     		mov	r0, r3
 1384 0900 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1385 0904 0346     		mov	r3, r0
 1386 0906 FB75     		strb	r3, [r7, #23]
1028:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1029:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1387              		.loc 1 1029 7
 1388 0908 03E0     		b	.L135
 1389              	.L127:
1030:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1031:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_HSI:
1032:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1033:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1034:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc4ht4nF.s 			page 44


1035:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1036:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_CSI:
1037:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
1038:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1039:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1040:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1041:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_LSE:
1042:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
1043:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
1044:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1045:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1046:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1047:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1390              		.loc 1 1047 11
 1391 090a 0123     		movs	r3, #1
 1392 090c FB75     		strb	r3, [r7, #23]
1048:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1393              		.loc 1 1048 7
 1394 090e 00E0     		b	.L135
 1395              	.L243:
1019:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1396              		.loc 1 1019 7
 1397 0910 00BF     		nop
 1398              	.L135:
1049:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1050:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1051:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1399              		.loc 1 1051 7
 1400 0912 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1401 0914 002B     		cmp	r3, #0
 1402 0916 09D1     		bne	.L136
1052:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1053:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
1054:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 1403              		.loc 1 1054 7
 1404 0918 9F4B     		ldr	r3, .L268
 1405 091a 5B6D     		ldr	r3, [r3, #84]
 1406 091c 23F00702 		bic	r2, r3, #7
 1407 0920 7B68     		ldr	r3, [r7, #4]
 1408 0922 9B6F     		ldr	r3, [r3, #120]
 1409 0924 9C49     		ldr	r1, .L268
 1410 0926 1343     		orrs	r3, r3, r2
 1411 0928 4B65     		str	r3, [r1, #84]
 1412 092a 01E0     		b	.L126
 1413              	.L136:
1055:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1056:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1057:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1058:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1059:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1414              		.loc 1 1059 14
 1415 092c FB7D     		ldrb	r3, [r7, #23]
 1416 092e BB75     		strb	r3, [r7, #22]
 1417              	.L126:
1060:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1061:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1062:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 45


1063:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
1064:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 1418              		.loc 1 1064 21
 1419 0930 7B68     		ldr	r3, [r7, #4]
 1420 0932 1B68     		ldr	r3, [r3]
 1421              		.loc 1 1064 45
 1422 0934 03F00403 		and	r3, r3, #4
 1423              		.loc 1 1064 5
 1424 0938 002B     		cmp	r3, #0
 1425 093a 39D0     		beq	.L137
1065:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1066:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lpuart1ClockSelection)
 1426              		.loc 1 1066 25
 1427 093c 7B68     		ldr	r3, [r7, #4]
 1428 093e D3F89430 		ldr	r3, [r3, #148]
 1429 0942 052B     		cmp	r3, #5
 1430 0944 20D8     		bhi	.L138
 1431 0946 01A2     		adr	r2, .L140
 1432 0948 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1433              		.p2align 2
 1434              	.L140:
 1435 094c 8F090000 		.word	.L244+1
 1436 0950 65090000 		.word	.L144+1
 1437 0954 77090000 		.word	.L143+1
 1438 0958 8F090000 		.word	.L244+1
 1439 095c 8F090000 		.word	.L244+1
 1440 0960 8F090000 		.word	.L244+1
 1441              		.p2align 1
 1442              	.L144:
1067:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1068:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
1069:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1070:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1071:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1072:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
1073:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 1443              		.loc 1 1073 13
 1444 0964 7B68     		ldr	r3, [r7, #4]
 1445 0966 0433     		adds	r3, r3, #4
 1446 0968 0121     		movs	r1, #1
 1447 096a 1846     		mov	r0, r3
 1448 096c FFF7FEFF 		bl	RCCEx_PLL2_Config
 1449 0970 0346     		mov	r3, r0
 1450 0972 FB75     		strb	r3, [r7, #23]
1074:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1075:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1451              		.loc 1 1075 7
 1452 0974 0CE0     		b	.L146
 1453              	.L143:
1076:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1077:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
1078:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1454              		.loc 1 1078 13
 1455 0976 7B68     		ldr	r3, [r7, #4]
 1456 0978 2433     		adds	r3, r3, #36
 1457 097a 0121     		movs	r1, #1
 1458 097c 1846     		mov	r0, r3
ARM GAS  /tmp/cc4ht4nF.s 			page 46


 1459 097e FFF7FEFF 		bl	RCCEx_PLL3_Config
 1460 0982 0346     		mov	r3, r0
 1461 0984 FB75     		strb	r3, [r7, #23]
1079:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1080:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1462              		.loc 1 1080 7
 1463 0986 03E0     		b	.L146
 1464              	.L138:
1081:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1082:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_HSI:
1083:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of LPUART1 clock */
1084:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1085:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1086:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1087:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_CSI:
1088:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of LPUART1 clock */
1089:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1090:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1091:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1092:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_LSE:
1093:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of LPUART1 clock */
1094:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
1095:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1096:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1097:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1098:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1465              		.loc 1 1098 11
 1466 0988 0123     		movs	r3, #1
 1467 098a FB75     		strb	r3, [r7, #23]
1099:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1468              		.loc 1 1099 7
 1469 098c 00E0     		b	.L146
 1470              	.L244:
1070:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1471              		.loc 1 1070 7
 1472 098e 00BF     		nop
 1473              	.L146:
1100:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1101:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1102:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1474              		.loc 1 1102 7
 1475 0990 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1476 0992 002B     		cmp	r3, #0
 1477 0994 0AD1     		bne	.L147
1103:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1104:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
1105:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 1478              		.loc 1 1105 7
 1479 0996 804B     		ldr	r3, .L268
 1480 0998 9B6D     		ldr	r3, [r3, #88]
 1481 099a 23F00702 		bic	r2, r3, #7
 1482 099e 7B68     		ldr	r3, [r7, #4]
 1483 09a0 D3F89430 		ldr	r3, [r3, #148]
 1484 09a4 7C49     		ldr	r1, .L268
 1485 09a6 1343     		orrs	r3, r3, r2
 1486 09a8 8B65     		str	r3, [r1, #88]
 1487 09aa 01E0     		b	.L137
ARM GAS  /tmp/cc4ht4nF.s 			page 47


 1488              	.L147:
1106:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1107:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1108:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1109:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1110:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1489              		.loc 1 1110 14
 1490 09ac FB7D     		ldrb	r3, [r7, #23]
 1491 09ae BB75     		strb	r3, [r7, #22]
 1492              	.L137:
1111:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1112:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1113:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1114:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
1115:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 1493              		.loc 1 1115 21
 1494 09b0 7B68     		ldr	r3, [r7, #4]
 1495 09b2 1B68     		ldr	r3, [r3]
 1496              		.loc 1 1115 45
 1497 09b4 03F02003 		and	r3, r3, #32
 1498              		.loc 1 1115 5
 1499 09b8 002B     		cmp	r3, #0
 1500 09ba 4BD0     		beq	.L148
1116:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1117:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim1ClockSelection)
 1501              		.loc 1 1117 25
 1502 09bc 7B68     		ldr	r3, [r7, #4]
 1503 09be D3F89030 		ldr	r3, [r3, #144]
 1504              		.loc 1 1117 5
 1505 09c2 B3F1A04F 		cmp	r3, #1342177280
 1506 09c6 2ED0     		beq	.L245
 1507 09c8 B3F1A04F 		cmp	r3, #1342177280
 1508 09cc 28D8     		bhi	.L150
 1509 09ce B3F1804F 		cmp	r3, #1073741824
 1510 09d2 2AD0     		beq	.L246
 1511 09d4 B3F1804F 		cmp	r3, #1073741824
 1512 09d8 22D8     		bhi	.L150
 1513 09da B3F1405F 		cmp	r3, #805306368
 1514 09de 26D0     		beq	.L247
 1515 09e0 B3F1405F 		cmp	r3, #805306368
 1516 09e4 1CD8     		bhi	.L150
 1517 09e6 B3F1005F 		cmp	r3, #536870912
 1518 09ea 10D0     		beq	.L153
 1519 09ec B3F1005F 		cmp	r3, #536870912
 1520 09f0 16D8     		bhi	.L150
 1521 09f2 002B     		cmp	r3, #0
 1522 09f4 1DD0     		beq	.L248
 1523 09f6 B3F1805F 		cmp	r3, #268435456
 1524 09fa 11D1     		bne	.L150
1118:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1119:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PCLK1:      /* CD/D2 PCLK1 as clock source for LPTIM1*/
1120:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1121:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1122:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1123:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
1124:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
ARM GAS  /tmp/cc4ht4nF.s 			page 48


 1525              		.loc 1 1125 13
 1526 09fc 7B68     		ldr	r3, [r7, #4]
 1527 09fe 0433     		adds	r3, r3, #4
 1528 0a00 0021     		movs	r1, #0
 1529 0a02 1846     		mov	r0, r3
 1530 0a04 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1531 0a08 0346     		mov	r3, r0
 1532 0a0a FB75     		strb	r3, [r7, #23]
1126:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1127:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1128:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1533              		.loc 1 1128 7
 1534 0a0c 12E0     		b	.L156
 1535              	.L153:
1129:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1130:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
1131:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1536              		.loc 1 1131 13
 1537 0a0e 7B68     		ldr	r3, [r7, #4]
 1538 0a10 2433     		adds	r3, r3, #36
 1539 0a12 0221     		movs	r1, #2
 1540 0a14 1846     		mov	r0, r3
 1541 0a16 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1542 0a1a 0346     		mov	r3, r0
 1543 0a1c FB75     		strb	r3, [r7, #23]
1132:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1133:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1134:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1544              		.loc 1 1134 7
 1545 0a1e 09E0     		b	.L156
 1546              	.L150:
1135:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1136:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSE:
1137:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM1 clock*/
1138:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1139:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1140:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1141:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSI:
1142:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
1143:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1145:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
1146:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
1147:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
1148:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1149:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1150:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1151:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1547              		.loc 1 1151 11
 1548 0a20 0123     		movs	r3, #1
 1549 0a22 FB75     		strb	r3, [r7, #23]
1152:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1550              		.loc 1 1152 7
 1551 0a24 06E0     		b	.L156
 1552              	.L245:
1148:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1553              		.loc 1 1148 7
ARM GAS  /tmp/cc4ht4nF.s 			page 49


 1554 0a26 00BF     		nop
 1555 0a28 04E0     		b	.L156
 1556              	.L246:
1144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
 1557              		.loc 1 1144 7
 1558 0a2a 00BF     		nop
 1559 0a2c 02E0     		b	.L156
 1560              	.L247:
1139:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1561              		.loc 1 1139 7
 1562 0a2e 00BF     		nop
 1563 0a30 00E0     		b	.L156
 1564              	.L248:
1121:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1565              		.loc 1 1121 7
 1566 0a32 00BF     		nop
 1567              	.L156:
1153:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1154:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1155:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1568              		.loc 1 1155 7
 1569 0a34 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1570 0a36 002B     		cmp	r3, #0
 1571 0a38 0AD1     		bne	.L157
1156:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1157:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
1158:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 1572              		.loc 1 1158 7
 1573 0a3a 574B     		ldr	r3, .L268
 1574 0a3c 5B6D     		ldr	r3, [r3, #84]
 1575 0a3e 23F0E042 		bic	r2, r3, #1879048192
 1576 0a42 7B68     		ldr	r3, [r7, #4]
 1577 0a44 D3F89030 		ldr	r3, [r3, #144]
 1578 0a48 5349     		ldr	r1, .L268
 1579 0a4a 1343     		orrs	r3, r3, r2
 1580 0a4c 4B65     		str	r3, [r1, #84]
 1581 0a4e 01E0     		b	.L148
 1582              	.L157:
1159:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1160:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1161:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1162:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1163:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1583              		.loc 1 1163 14
 1584 0a50 FB7D     		ldrb	r3, [r7, #23]
 1585 0a52 BB75     		strb	r3, [r7, #22]
 1586              	.L148:
1164:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1165:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1166:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1167:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
1168:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 1587              		.loc 1 1168 21
 1588 0a54 7B68     		ldr	r3, [r7, #4]
 1589 0a56 1B68     		ldr	r3, [r3]
 1590              		.loc 1 1168 45
 1591 0a58 03F04003 		and	r3, r3, #64
ARM GAS  /tmp/cc4ht4nF.s 			page 50


 1592              		.loc 1 1168 5
 1593 0a5c 002B     		cmp	r3, #0
 1594 0a5e 4BD0     		beq	.L158
1169:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1170:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim2ClockSelection)
 1595              		.loc 1 1170 25
 1596 0a60 7B68     		ldr	r3, [r7, #4]
 1597 0a62 D3F89C30 		ldr	r3, [r3, #156]
 1598              		.loc 1 1170 5
 1599 0a66 B3F5A05F 		cmp	r3, #5120
 1600 0a6a 2ED0     		beq	.L249
 1601 0a6c B3F5A05F 		cmp	r3, #5120
 1602 0a70 28D8     		bhi	.L160
 1603 0a72 B3F5805F 		cmp	r3, #4096
 1604 0a76 2AD0     		beq	.L250
 1605 0a78 B3F5805F 		cmp	r3, #4096
 1606 0a7c 22D8     		bhi	.L160
 1607 0a7e B3F5406F 		cmp	r3, #3072
 1608 0a82 26D0     		beq	.L251
 1609 0a84 B3F5406F 		cmp	r3, #3072
 1610 0a88 1CD8     		bhi	.L160
 1611 0a8a B3F5006F 		cmp	r3, #2048
 1612 0a8e 10D0     		beq	.L163
 1613 0a90 B3F5006F 		cmp	r3, #2048
 1614 0a94 16D8     		bhi	.L160
 1615 0a96 002B     		cmp	r3, #0
 1616 0a98 1DD0     		beq	.L252
 1617 0a9a B3F5806F 		cmp	r3, #1024
 1618 0a9e 11D1     		bne	.L160
1171:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1172:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/
1173:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1174:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1175:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1176:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
1177:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1178:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1619              		.loc 1 1178 13
 1620 0aa0 7B68     		ldr	r3, [r7, #4]
 1621 0aa2 0433     		adds	r3, r3, #4
 1622 0aa4 0021     		movs	r1, #0
 1623 0aa6 1846     		mov	r0, r3
 1624 0aa8 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1625 0aac 0346     		mov	r3, r0
 1626 0aae FB75     		strb	r3, [r7, #23]
1179:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1180:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1181:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1627              		.loc 1 1181 7
 1628 0ab0 12E0     		b	.L166
 1629              	.L163:
1182:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1183:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
1184:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1630              		.loc 1 1184 13
 1631 0ab2 7B68     		ldr	r3, [r7, #4]
 1632 0ab4 2433     		adds	r3, r3, #36
ARM GAS  /tmp/cc4ht4nF.s 			page 51


 1633 0ab6 0221     		movs	r1, #2
 1634 0ab8 1846     		mov	r0, r3
 1635 0aba FFF7FEFF 		bl	RCCEx_PLL3_Config
 1636 0abe 0346     		mov	r3, r0
 1637 0ac0 FB75     		strb	r3, [r7, #23]
1185:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1186:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1187:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1638              		.loc 1 1187 7
 1639 0ac2 09E0     		b	.L166
 1640              	.L160:
1188:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1189:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSE:
1190:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM2 clock*/
1191:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1192:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1193:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1194:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSI:
1195:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1196:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1197:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1198:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
1199:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1200:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1201:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1202:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1203:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1204:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1641              		.loc 1 1204 11
 1642 0ac4 0123     		movs	r3, #1
 1643 0ac6 FB75     		strb	r3, [r7, #23]
1205:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1644              		.loc 1 1205 7
 1645 0ac8 06E0     		b	.L166
 1646              	.L249:
1201:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1647              		.loc 1 1201 7
 1648 0aca 00BF     		nop
 1649 0acc 04E0     		b	.L166
 1650              	.L250:
1197:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
 1651              		.loc 1 1197 7
 1652 0ace 00BF     		nop
 1653 0ad0 02E0     		b	.L166
 1654              	.L251:
1192:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1655              		.loc 1 1192 7
 1656 0ad2 00BF     		nop
 1657 0ad4 00E0     		b	.L166
 1658              	.L252:
1174:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1659              		.loc 1 1174 7
 1660 0ad6 00BF     		nop
 1661              	.L166:
1206:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1207:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1208:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /tmp/cc4ht4nF.s 			page 52


 1662              		.loc 1 1208 7
 1663 0ad8 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1664 0ada 002B     		cmp	r3, #0
 1665 0adc 0AD1     		bne	.L167
1209:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1210:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1211:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 1666              		.loc 1 1211 7
 1667 0ade 2E4B     		ldr	r3, .L268
 1668 0ae0 9B6D     		ldr	r3, [r3, #88]
 1669 0ae2 23F4E052 		bic	r2, r3, #7168
 1670 0ae6 7B68     		ldr	r3, [r7, #4]
 1671 0ae8 D3F89C30 		ldr	r3, [r3, #156]
 1672 0aec 2A49     		ldr	r1, .L268
 1673 0aee 1343     		orrs	r3, r3, r2
 1674 0af0 8B65     		str	r3, [r1, #88]
 1675 0af2 01E0     		b	.L158
 1676              	.L167:
1212:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1213:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1214:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1215:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1216:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1677              		.loc 1 1216 14
 1678 0af4 FB7D     		ldrb	r3, [r7, #23]
 1679 0af6 BB75     		strb	r3, [r7, #22]
 1680              	.L158:
1217:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1218:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1219:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1220:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1221:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 1681              		.loc 1 1221 21
 1682 0af8 7B68     		ldr	r3, [r7, #4]
 1683 0afa 1B68     		ldr	r3, [r3]
 1684              		.loc 1 1221 45
 1685 0afc 03F08003 		and	r3, r3, #128
 1686              		.loc 1 1221 5
 1687 0b00 002B     		cmp	r3, #0
 1688 0b02 4DD0     		beq	.L168
1222:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1223:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim345ClockSelection)
 1689              		.loc 1 1223 25
 1690 0b04 7B68     		ldr	r3, [r7, #4]
 1691 0b06 D3F8A030 		ldr	r3, [r3, #160]
 1692              		.loc 1 1223 5
 1693 0b0a B3F5204F 		cmp	r3, #40960
 1694 0b0e 2ED0     		beq	.L253
 1695 0b10 B3F5204F 		cmp	r3, #40960
 1696 0b14 28D8     		bhi	.L170
 1697 0b16 B3F5004F 		cmp	r3, #32768
 1698 0b1a 2AD0     		beq	.L254
 1699 0b1c B3F5004F 		cmp	r3, #32768
 1700 0b20 22D8     		bhi	.L170
 1701 0b22 B3F5C04F 		cmp	r3, #24576
 1702 0b26 26D0     		beq	.L255
 1703 0b28 B3F5C04F 		cmp	r3, #24576
ARM GAS  /tmp/cc4ht4nF.s 			page 53


 1704 0b2c 1CD8     		bhi	.L170
 1705 0b2e B3F5804F 		cmp	r3, #16384
 1706 0b32 10D0     		beq	.L173
 1707 0b34 B3F5804F 		cmp	r3, #16384
 1708 0b38 16D8     		bhi	.L170
 1709 0b3a 002B     		cmp	r3, #0
 1710 0b3c 1DD0     		beq	.L256
 1711 0b3e B3F5005F 		cmp	r3, #8192
 1712 0b42 11D1     		bne	.L170
1224:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1225:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1226:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 *
1227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1229:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1230:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
1231:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1713              		.loc 1 1231 13
 1714 0b44 7B68     		ldr	r3, [r7, #4]
 1715 0b46 0433     		adds	r3, r3, #4
 1716 0b48 0021     		movs	r1, #0
 1717 0b4a 1846     		mov	r0, r3
 1718 0b4c FFF7FEFF 		bl	RCCEx_PLL2_Config
 1719 0b50 0346     		mov	r3, r0
 1720 0b52 FB75     		strb	r3, [r7, #23]
1232:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1233:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1234:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1721              		.loc 1 1234 7
 1722 0b54 12E0     		b	.L176
 1723              	.L173:
1235:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1236:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1237:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1724              		.loc 1 1237 13
 1725 0b56 7B68     		ldr	r3, [r7, #4]
 1726 0b58 2433     		adds	r3, r3, #36
 1727 0b5a 0221     		movs	r1, #2
 1728 0b5c 1846     		mov	r0, r3
 1729 0b5e FFF7FEFF 		bl	RCCEx_PLL3_Config
 1730 0b62 0346     		mov	r3, r0
 1731 0b64 FB75     		strb	r3, [r7, #23]
1238:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1239:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1240:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1732              		.loc 1 1240 7
 1733 0b66 09E0     		b	.L176
 1734              	.L170:
1241:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1242:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSE:
1243:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1244:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1245:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1246:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1247:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSI:
1248:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1249:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
ARM GAS  /tmp/cc4ht4nF.s 			page 54


1250:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1251:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
1252:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1253:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1254:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1255:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1256:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1257:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1735              		.loc 1 1257 11
 1736 0b68 0123     		movs	r3, #1
 1737 0b6a FB75     		strb	r3, [r7, #23]
1258:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1738              		.loc 1 1258 7
 1739 0b6c 06E0     		b	.L176
 1740              	.L253:
1254:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1741              		.loc 1 1254 7
 1742 0b6e 00BF     		nop
 1743 0b70 04E0     		b	.L176
 1744              	.L254:
1250:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
 1745              		.loc 1 1250 7
 1746 0b72 00BF     		nop
 1747 0b74 02E0     		b	.L176
 1748              	.L255:
1245:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1749              		.loc 1 1245 7
 1750 0b76 00BF     		nop
 1751 0b78 00E0     		b	.L176
 1752              	.L256:
1228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1753              		.loc 1 1228 7
 1754 0b7a 00BF     		nop
 1755              	.L176:
1259:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1260:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1261:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1756              		.loc 1 1261 7
 1757 0b7c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1758 0b7e 002B     		cmp	r3, #0
 1759 0b80 0CD1     		bne	.L177
1262:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1263:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1264:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 1760              		.loc 1 1264 7
 1761 0b82 054B     		ldr	r3, .L268
 1762 0b84 9B6D     		ldr	r3, [r3, #88]
 1763 0b86 23F46042 		bic	r2, r3, #57344
 1764 0b8a 7B68     		ldr	r3, [r7, #4]
 1765 0b8c D3F8A030 		ldr	r3, [r3, #160]
 1766 0b90 0149     		ldr	r1, .L268
 1767 0b92 1343     		orrs	r3, r3, r2
 1768 0b94 8B65     		str	r3, [r1, #88]
 1769 0b96 03E0     		b	.L168
 1770              	.L269:
 1771              		.align	2
 1772              	.L268:
ARM GAS  /tmp/cc4ht4nF.s 			page 55


 1773 0b98 00440258 		.word	1476543488
 1774              	.L177:
1265:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1266:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1267:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1268:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1269:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1775              		.loc 1 1269 14
 1776 0b9c FB7D     		ldrb	r3, [r7, #23]
 1777 0b9e BB75     		strb	r3, [r7, #22]
 1778              	.L168:
1270:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1271:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1272:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1273:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
1274:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1275:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
1276:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1277:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1278:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));
1279:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1280:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
1281:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1282:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
1283:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1284:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
1285:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1286:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1287:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1288:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
1289:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1290:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1291:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1292:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 1779              		.loc 1 1292 21
 1780 0ba0 7B68     		ldr	r3, [r7, #4]
 1781 0ba2 1B68     		ldr	r3, [r3]
 1782              		.loc 1 1292 45
 1783 0ba4 03F00803 		and	r3, r3, #8
 1784              		.loc 1 1292 5
 1785 0ba8 002B     		cmp	r3, #0
 1786 0baa 1AD0     		beq	.L178
1293:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1294:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1295:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1296:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1297:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 1787              		.loc 1 1297 23
 1788 0bac 7B68     		ldr	r3, [r7, #4]
 1789 0bae D3F88430 		ldr	r3, [r3, #132]
 1790              		.loc 1 1297 8
 1791 0bb2 B3F5805F 		cmp	r3, #4096
 1792 0bb6 0AD1     		bne	.L179
1298:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1299:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1793              		.loc 1 1299 12
 1794 0bb8 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc4ht4nF.s 			page 56


 1795 0bba 2433     		adds	r3, r3, #36
 1796 0bbc 0221     		movs	r1, #2
 1797 0bbe 1846     		mov	r0, r3
 1798 0bc0 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1799 0bc4 0346     		mov	r3, r0
 1800              		.loc 1 1299 11
 1801 0bc6 002B     		cmp	r3, #0
 1802 0bc8 01D0     		beq	.L179
1300:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1301:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
 1803              		.loc 1 1301 18
 1804 0bca 0123     		movs	r3, #1
 1805 0bcc BB75     		strb	r3, [r7, #22]
 1806              	.L179:
1302:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1303:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1304:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1305:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 1807              		.loc 1 1305 7
 1808 0bce 8C4B     		ldr	r3, .L270
 1809 0bd0 5B6D     		ldr	r3, [r3, #84]
 1810 0bd2 23F44052 		bic	r2, r3, #12288
 1811 0bd6 7B68     		ldr	r3, [r7, #4]
 1812 0bd8 D3F88430 		ldr	r3, [r3, #132]
 1813 0bdc 8849     		ldr	r1, .L270
 1814 0bde 1343     		orrs	r3, r3, r2
 1815 0be0 4B65     		str	r3, [r1, #84]
 1816              	.L178:
1306:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1307:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1308:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* I2C5 */
1309:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1310:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1311:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 1817              		.loc 1 1311 21
 1818 0be2 7B68     		ldr	r3, [r7, #4]
 1819 0be4 1B68     		ldr	r3, [r3]
 1820              		.loc 1 1311 45
 1821 0be6 03F01003 		and	r3, r3, #16
 1822              		.loc 1 1311 5
 1823 0bea 002B     		cmp	r3, #0
 1824 0bec 1AD0     		beq	.L180
1312:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1313:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1314:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1315:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1316:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 1825              		.loc 1 1316 23
 1826 0bee 7B68     		ldr	r3, [r7, #4]
 1827 0bf0 D3F89830 		ldr	r3, [r3, #152]
 1828              		.loc 1 1316 8
 1829 0bf4 B3F5807F 		cmp	r3, #256
 1830 0bf8 0AD1     		bne	.L181
1317:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1318:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 1831              		.loc 1 1318 10
 1832 0bfa 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc4ht4nF.s 			page 57


 1833 0bfc 2433     		adds	r3, r3, #36
 1834 0bfe 0221     		movs	r1, #2
 1835 0c00 1846     		mov	r0, r3
 1836 0c02 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1837 0c06 0346     		mov	r3, r0
 1838              		.loc 1 1318 9
 1839 0c08 002B     		cmp	r3, #0
 1840 0c0a 01D0     		beq	.L181
1319:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1320:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
 1841              		.loc 1 1320 16
 1842 0c0c 0123     		movs	r3, #1
 1843 0c0e BB75     		strb	r3, [r7, #22]
 1844              	.L181:
1321:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1322:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1323:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 1845              		.loc 1 1324 7
 1846 0c10 7B4B     		ldr	r3, .L270
 1847 0c12 9B6D     		ldr	r3, [r3, #88]
 1848 0c14 23F44072 		bic	r2, r3, #768
 1849 0c18 7B68     		ldr	r3, [r7, #4]
 1850 0c1a D3F89830 		ldr	r3, [r3, #152]
 1851 0c1e 7849     		ldr	r1, .L270
 1852 0c20 1343     		orrs	r3, r3, r2
 1853 0c22 8B65     		str	r3, [r1, #88]
 1854              	.L180:
1325:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1326:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1327:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1328:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1329:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 1855              		.loc 1 1329 21
 1856 0c24 7B68     		ldr	r3, [r7, #4]
 1857 0c26 1B68     		ldr	r3, [r3]
 1858              		.loc 1 1329 45
 1859 0c28 03F40023 		and	r3, r3, #524288
 1860              		.loc 1 1329 5
 1861 0c2c 002B     		cmp	r3, #0
 1862 0c2e 34D0     		beq	.L182
1330:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1331:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->AdcClockSelection)
 1863              		.loc 1 1331 25
 1864 0c30 7B68     		ldr	r3, [r7, #4]
 1865 0c32 D3F8A430 		ldr	r3, [r3, #164]
 1866              		.loc 1 1331 5
 1867 0c36 B3F5003F 		cmp	r3, #131072
 1868 0c3a 1DD0     		beq	.L257
 1869 0c3c B3F5003F 		cmp	r3, #131072
 1870 0c40 17D8     		bhi	.L184
 1871 0c42 002B     		cmp	r3, #0
 1872 0c44 03D0     		beq	.L185
 1873 0c46 B3F5803F 		cmp	r3, #65536
 1874 0c4a 09D0     		beq	.L186
 1875 0c4c 11E0     		b	.L184
 1876              	.L185:
ARM GAS  /tmp/cc4ht4nF.s 			page 58


1332:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1333:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1335:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1336:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 1877              		.loc 1 1336 13
 1878 0c4e 7B68     		ldr	r3, [r7, #4]
 1879 0c50 0433     		adds	r3, r3, #4
 1880 0c52 0021     		movs	r1, #0
 1881 0c54 1846     		mov	r0, r3
 1882 0c56 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1883 0c5a 0346     		mov	r3, r0
 1884 0c5c FB75     		strb	r3, [r7, #23]
1337:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1338:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1339:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1885              		.loc 1 1339 7
 1886 0c5e 0CE0     		b	.L187
 1887              	.L186:
1340:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1341:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1342:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 1888              		.loc 1 1342 13
 1889 0c60 7B68     		ldr	r3, [r7, #4]
 1890 0c62 2433     		adds	r3, r3, #36
 1891 0c64 0221     		movs	r1, #2
 1892 0c66 1846     		mov	r0, r3
 1893 0c68 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1894 0c6c 0346     		mov	r3, r0
 1895 0c6e FB75     		strb	r3, [r7, #23]
1343:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1344:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1345:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1896              		.loc 1 1345 7
 1897 0c70 03E0     		b	.L187
 1898              	.L184:
1346:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1347:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_CLKP:
1348:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1349:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1350:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1351:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1352:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1353:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1899              		.loc 1 1353 11
 1900 0c72 0123     		movs	r3, #1
 1901 0c74 FB75     		strb	r3, [r7, #23]
1354:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1902              		.loc 1 1354 7
 1903 0c76 00E0     		b	.L187
 1904              	.L257:
1350:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1905              		.loc 1 1350 7
 1906 0c78 00BF     		nop
 1907              	.L187:
1355:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1356:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 59


1357:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 1908              		.loc 1 1357 7
 1909 0c7a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1910 0c7c 002B     		cmp	r3, #0
 1911 0c7e 0AD1     		bne	.L188
1358:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1359:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1360:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 1912              		.loc 1 1360 7
 1913 0c80 5F4B     		ldr	r3, .L270
 1914 0c82 9B6D     		ldr	r3, [r3, #88]
 1915 0c84 23F44032 		bic	r2, r3, #196608
 1916 0c88 7B68     		ldr	r3, [r7, #4]
 1917 0c8a D3F8A430 		ldr	r3, [r3, #164]
 1918 0c8e 5C49     		ldr	r1, .L270
 1919 0c90 1343     		orrs	r3, r3, r2
 1920 0c92 8B65     		str	r3, [r1, #88]
 1921 0c94 01E0     		b	.L182
 1922              	.L188:
1361:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1362:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1363:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1364:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1365:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1923              		.loc 1 1365 14
 1924 0c96 FB7D     		ldrb	r3, [r7, #23]
 1925 0c98 BB75     		strb	r3, [r7, #22]
 1926              	.L182:
1366:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1367:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1368:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1369:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1370:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 1927              		.loc 1 1370 21
 1928 0c9a 7B68     		ldr	r3, [r7, #4]
 1929 0c9c 1B68     		ldr	r3, [r3]
 1930              		.loc 1 1370 45
 1931 0c9e 03F48023 		and	r3, r3, #262144
 1932              		.loc 1 1370 5
 1933 0ca2 002B     		cmp	r3, #0
 1934 0ca4 33D0     		beq	.L189
1371:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1372:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1373:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->UsbClockSelection)
 1935              		.loc 1 1373 25
 1936 0ca6 7B68     		ldr	r3, [r7, #4]
 1937 0ca8 D3F88830 		ldr	r3, [r3, #136]
 1938              		.loc 1 1373 5
 1939 0cac B3F5401F 		cmp	r3, #3145728
 1940 0cb0 1CD0     		beq	.L258
 1941 0cb2 B3F5401F 		cmp	r3, #3145728
 1942 0cb6 16D8     		bhi	.L191
 1943 0cb8 B3F5801F 		cmp	r3, #1048576
 1944 0cbc 03D0     		beq	.L192
 1945 0cbe B3F5001F 		cmp	r3, #2097152
 1946 0cc2 07D0     		beq	.L193
 1947 0cc4 0FE0     		b	.L191
ARM GAS  /tmp/cc4ht4nF.s 			page 60


 1948              	.L192:
1374:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1375:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1376:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable USB Clock output generated form System USB . */
1377:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1949              		.loc 1 1377 7
 1950 0cc6 4E4B     		ldr	r3, .L270
 1951 0cc8 DB6A     		ldr	r3, [r3, #44]
 1952 0cca 4D4A     		ldr	r2, .L270
 1953 0ccc 43F40033 		orr	r3, r3, #131072
 1954 0cd0 D362     		str	r3, [r2, #44]
1378:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1379:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1380:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1955              		.loc 1 1380 7
 1956 0cd2 0CE0     		b	.L194
 1957              	.L193:
1381:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1382:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
1383:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1384:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 1958              		.loc 1 1384 13
 1959 0cd4 7B68     		ldr	r3, [r7, #4]
 1960 0cd6 2433     		adds	r3, r3, #36
 1961 0cd8 0121     		movs	r1, #1
 1962 0cda 1846     		mov	r0, r3
 1963 0cdc FFF7FEFF 		bl	RCCEx_PLL3_Config
 1964 0ce0 0346     		mov	r3, r0
 1965 0ce2 FB75     		strb	r3, [r7, #23]
1385:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1386:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1387:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1966              		.loc 1 1387 7
 1967 0ce4 03E0     		b	.L194
 1968              	.L191:
1388:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1389:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_HSI48:
1390:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of USB clock */
1391:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1392:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1393:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1394:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1395:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 1969              		.loc 1 1395 11
 1970 0ce6 0123     		movs	r3, #1
 1971 0ce8 FB75     		strb	r3, [r7, #23]
1396:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1972              		.loc 1 1396 7
 1973 0cea 00E0     		b	.L194
 1974              	.L258:
1392:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1975              		.loc 1 1392 7
 1976 0cec 00BF     		nop
 1977              	.L194:
1397:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1398:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1399:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /tmp/cc4ht4nF.s 			page 61


 1978              		.loc 1 1399 7
 1979 0cee FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1980 0cf0 002B     		cmp	r3, #0
 1981 0cf2 0AD1     		bne	.L195
1400:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1401:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1402:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 1982              		.loc 1 1402 7
 1983 0cf4 424B     		ldr	r3, .L270
 1984 0cf6 5B6D     		ldr	r3, [r3, #84]
 1985 0cf8 23F44012 		bic	r2, r3, #3145728
 1986 0cfc 7B68     		ldr	r3, [r7, #4]
 1987 0cfe D3F88830 		ldr	r3, [r3, #136]
 1988 0d02 3F49     		ldr	r1, .L270
 1989 0d04 1343     		orrs	r3, r3, r2
 1990 0d06 4B65     		str	r3, [r1, #84]
 1991 0d08 01E0     		b	.L189
 1992              	.L195:
1403:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1404:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1405:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1406:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1407:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 1993              		.loc 1 1407 14
 1994 0d0a FB7D     		ldrb	r3, [r7, #23]
 1995 0d0c BB75     		strb	r3, [r7, #22]
 1996              	.L189:
1408:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1409:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1410:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1411:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1412:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1413:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 1997              		.loc 1 1413 21
 1998 0d0e 7B68     		ldr	r3, [r7, #4]
 1999 0d10 1B68     		ldr	r3, [r3]
 2000              		.loc 1 1413 45
 2001 0d12 03F48033 		and	r3, r3, #65536
 2002              		.loc 1 1413 5
 2003 0d16 002B     		cmp	r3, #0
 2004 0d18 29D0     		beq	.L196
1414:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1415:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1416:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1417:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1418:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SdmmcClockSelection)
 2005              		.loc 1 1418 25
 2006 0d1a 7B68     		ldr	r3, [r7, #4]
 2007 0d1c 1B6D     		ldr	r3, [r3, #80]
 2008              		.loc 1 1418 5
 2009 0d1e 002B     		cmp	r3, #0
 2010 0d20 03D0     		beq	.L197
 2011 0d22 B3F5803F 		cmp	r3, #65536
 2012 0d26 07D0     		beq	.L198
 2013 0d28 0FE0     		b	.L218
 2014              	.L197:
1419:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cc4ht4nF.s 			page 62


1420:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1421:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SDMMC Clock output generated form System PLL . */
1422:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2015              		.loc 1 1422 7
 2016 0d2a 354B     		ldr	r3, .L270
 2017 0d2c DB6A     		ldr	r3, [r3, #44]
 2018 0d2e 344A     		ldr	r2, .L270
 2019 0d30 43F40033 		orr	r3, r3, #131072
 2020 0d34 D362     		str	r3, [r2, #44]
1423:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1424:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1425:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2021              		.loc 1 1425 7
 2022 0d36 0BE0     		b	.L200
 2023              	.L198:
1426:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1427:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1428:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1429:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 2024              		.loc 1 1429 13
 2025 0d38 7B68     		ldr	r3, [r7, #4]
 2026 0d3a 0433     		adds	r3, r3, #4
 2027 0d3c 0221     		movs	r1, #2
 2028 0d3e 1846     		mov	r0, r3
 2029 0d40 FFF7FEFF 		bl	RCCEx_PLL2_Config
 2030 0d44 0346     		mov	r3, r0
 2031 0d46 FB75     		strb	r3, [r7, #23]
1430:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1431:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1432:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2032              		.loc 1 1432 7
 2033 0d48 02E0     		b	.L200
 2034              	.L218:
1433:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1434:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1435:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 2035              		.loc 1 1435 11
 2036 0d4a 0123     		movs	r3, #1
 2037 0d4c FB75     		strb	r3, [r7, #23]
1436:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2038              		.loc 1 1436 7
 2039 0d4e 00BF     		nop
 2040              	.L200:
1437:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1438:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1439:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 2041              		.loc 1 1439 7
 2042 0d50 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2043 0d52 002B     		cmp	r3, #0
 2044 0d54 09D1     		bne	.L201
1440:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1441:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1442:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 2045              		.loc 1 1442 7
 2046 0d56 2A4B     		ldr	r3, .L270
 2047 0d58 DB6C     		ldr	r3, [r3, #76]
 2048 0d5a 23F48032 		bic	r2, r3, #65536
ARM GAS  /tmp/cc4ht4nF.s 			page 63


 2049 0d5e 7B68     		ldr	r3, [r7, #4]
 2050 0d60 1B6D     		ldr	r3, [r3, #80]
 2051 0d62 2749     		ldr	r1, .L270
 2052 0d64 1343     		orrs	r3, r3, r2
 2053 0d66 CB64     		str	r3, [r1, #76]
 2054 0d68 01E0     		b	.L196
 2055              	.L201:
1443:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1444:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1445:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1446:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1447:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2056              		.loc 1 1447 14
 2057 0d6a FB7D     		ldrb	r3, [r7, #23]
 2058 0d6c BB75     		strb	r3, [r7, #22]
 2059              	.L196:
1448:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1449:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1450:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1451:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1452:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1453:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 2060              		.loc 1 1453 21
 2061 0d6e 7B68     		ldr	r3, [r7, #4]
 2062 0d70 1B68     		ldr	r3, [r3]
 2063              		.loc 1 1453 45
 2064 0d72 03F00053 		and	r3, r3, #536870912
 2065              		.loc 1 1453 5
 2066 0d76 002B     		cmp	r3, #0
 2067 0d78 0AD0     		beq	.L202
1454:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1455:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 2068              		.loc 1 1455 8
 2069 0d7a 7B68     		ldr	r3, [r7, #4]
 2070 0d7c 2433     		adds	r3, r3, #36
 2071 0d7e 0221     		movs	r1, #2
 2072 0d80 1846     		mov	r0, r3
 2073 0d82 FFF7FEFF 		bl	RCCEx_PLL3_Config
 2074 0d86 0346     		mov	r3, r0
 2075              		.loc 1 1455 7
 2076 0d88 002B     		cmp	r3, #0
 2077 0d8a 01D0     		beq	.L202
1456:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1457:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status=HAL_ERROR;
 2078              		.loc 1 1457 13
 2079 0d8c 0123     		movs	r3, #1
 2080 0d8e BB75     		strb	r3, [r7, #22]
 2081              	.L202:
1458:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1459:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1460:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1461:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1462:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
1463:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 2082              		.loc 1 1463 21
 2083 0d90 7B68     		ldr	r3, [r7, #4]
 2084 0d92 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc4ht4nF.s 			page 64


 2085              		.loc 1 1463 45
 2086 0d94 03F40033 		and	r3, r3, #131072
 2087              		.loc 1 1463 5
 2088 0d98 002B     		cmp	r3, #0
 2089 0d9a 35D0     		beq	.L203
1464:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1465:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1466:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->RngClockSelection)
 2090              		.loc 1 1466 25
 2091 0d9c 7B68     		ldr	r3, [r7, #4]
 2092 0d9e D3F88030 		ldr	r3, [r3, #128]
 2093              		.loc 1 1466 5
 2094 0da2 B3F5407F 		cmp	r3, #768
 2095 0da6 17D0     		beq	.L259
 2096 0da8 B3F5407F 		cmp	r3, #768
 2097 0dac 11D8     		bhi	.L205
 2098 0dae B3F5007F 		cmp	r3, #512
 2099 0db2 13D0     		beq	.L260
 2100 0db4 B3F5007F 		cmp	r3, #512
 2101 0db8 0BD8     		bhi	.L205
 2102 0dba 002B     		cmp	r3, #0
 2103 0dbc 10D0     		beq	.L261
 2104 0dbe B3F5807F 		cmp	r3, #256
 2105 0dc2 06D1     		bne	.L205
1467:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1468:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1469:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable RNG Clock output generated form System RNG . */
1470:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 2106              		.loc 1 1470 7
 2107 0dc4 0E4B     		ldr	r3, .L270
 2108 0dc6 DB6A     		ldr	r3, [r3, #44]
 2109 0dc8 0D4A     		ldr	r2, .L270
 2110 0dca 43F40033 		orr	r3, r3, #131072
 2111 0dce D362     		str	r3, [r2, #44]
1471:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1472:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1473:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2112              		.loc 1 1473 7
 2113 0dd0 07E0     		b	.L208
 2114              	.L205:
1474:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1475:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1477:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1478:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1479:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1480:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1481:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1482:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1483:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1484:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
1485:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of RNG clock */
1486:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1487:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1488:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1489:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1490:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
ARM GAS  /tmp/cc4ht4nF.s 			page 65


 2115              		.loc 1 1490 11
 2116 0dd2 0123     		movs	r3, #1
 2117 0dd4 FB75     		strb	r3, [r7, #23]
1491:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2118              		.loc 1 1491 7
 2119 0dd6 04E0     		b	.L208
 2120              	.L259:
1483:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
 2121              		.loc 1 1483 7
 2122 0dd8 00BF     		nop
 2123 0dda 02E0     		b	.L208
 2124              	.L260:
1478:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2125              		.loc 1 1478 7
 2126 0ddc 00BF     		nop
 2127 0dde 00E0     		b	.L208
 2128              	.L261:
1487:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2129              		.loc 1 1487 7
 2130 0de0 00BF     		nop
 2131              	.L208:
1492:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1493:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1494:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 2132              		.loc 1 1494 7
 2133 0de2 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 2134 0de4 002B     		cmp	r3, #0
 2135 0de6 0DD1     		bne	.L209
1495:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1496:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
1497:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 2136              		.loc 1 1497 7
 2137 0de8 054B     		ldr	r3, .L270
 2138 0dea 5B6D     		ldr	r3, [r3, #84]
 2139 0dec 23F44072 		bic	r2, r3, #768
 2140 0df0 7B68     		ldr	r3, [r7, #4]
 2141 0df2 D3F88030 		ldr	r3, [r3, #128]
 2142 0df6 0249     		ldr	r1, .L270
 2143 0df8 1343     		orrs	r3, r3, r2
 2144 0dfa 4B65     		str	r3, [r1, #84]
 2145 0dfc 04E0     		b	.L203
 2146              	.L271:
 2147 0dfe 00BF     		.align	2
 2148              	.L270:
 2149 0e00 00440258 		.word	1476543488
 2150              	.L209:
1498:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1499:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1500:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1501:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1502:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 2151              		.loc 1 1502 14
 2152 0e04 FB7D     		ldrb	r3, [r7, #23]
 2153 0e06 BB75     		strb	r3, [r7, #22]
 2154              	.L203:
1503:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1504:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 66


1505:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1506:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1507:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1508:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 2155              		.loc 1 1508 21
 2156 0e08 7B68     		ldr	r3, [r7, #4]
 2157 0e0a 1B68     		ldr	r3, [r3]
 2158              		.loc 1 1508 45
 2159 0e0c 03F48013 		and	r3, r3, #1048576
 2160              		.loc 1 1508 5
 2161 0e10 002B     		cmp	r3, #0
 2162 0e12 08D0     		beq	.L210
1509:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1510:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1511:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1512:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1513:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1514:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 2163              		.loc 1 1514 5
 2164 0e14 314B     		ldr	r3, .L272
 2165 0e16 1B6D     		ldr	r3, [r3, #80]
 2166 0e18 23F00042 		bic	r2, r3, #-2147483648
 2167 0e1c 7B68     		ldr	r3, [r7, #4]
 2168 0e1e 5B6F     		ldr	r3, [r3, #116]
 2169 0e20 2E49     		ldr	r1, .L272
 2170 0e22 1343     		orrs	r3, r3, r2
 2171 0e24 0B65     		str	r3, [r1, #80]
 2172              	.L210:
1515:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1516:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1517:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1518:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 2173              		.loc 1 1518 21
 2174 0e26 7B68     		ldr	r3, [r7, #4]
 2175 0e28 1B68     		ldr	r3, [r3]
 2176              		.loc 1 1518 45
 2177 0e2a 03F08053 		and	r3, r3, #268435456
 2178              		.loc 1 1518 5
 2179 0e2e 002B     		cmp	r3, #0
 2180 0e30 09D0     		beq	.L211
1519:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1520:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1521:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1522:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1523:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1524:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 2181              		.loc 1 1524 5
 2182 0e32 2A4B     		ldr	r3, .L272
 2183 0e34 1B69     		ldr	r3, [r3, #16]
 2184 0e36 23F48042 		bic	r2, r3, #16384
 2185 0e3a 7B68     		ldr	r3, [r7, #4]
 2186 0e3c D3F8B830 		ldr	r3, [r3, #184]
 2187 0e40 2649     		ldr	r1, .L272
 2188 0e42 1343     		orrs	r3, r3, r2
 2189 0e44 0B61     		str	r3, [r1, #16]
 2190              	.L211:
1525:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/cc4ht4nF.s 			page 67


1526:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*HRTIM1*/
1527:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
1528:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 2191              		.loc 1 1528 21
 2192 0e46 7B68     		ldr	r3, [r7, #4]
 2193 0e48 1B68     		ldr	r3, [r3]
 2194              		.loc 1 1528 45
 2195 0e4a 03F40013 		and	r3, r3, #2097152
 2196              		.loc 1 1528 5
 2197 0e4e 002B     		cmp	r3, #0
 2198 0e50 08D0     		beq	.L212
1529:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1530:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1531:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1532:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1533:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1534:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 2199              		.loc 1 1534 5
 2200 0e52 224B     		ldr	r3, .L272
 2201 0e54 1B6D     		ldr	r3, [r3, #80]
 2202 0e56 23F08072 		bic	r2, r3, #16777216
 2203 0e5a 7B68     		ldr	r3, [r7, #4]
 2204 0e5c DB6E     		ldr	r3, [r3, #108]
 2205 0e5e 1F49     		ldr	r1, .L272
 2206 0e60 1343     		orrs	r3, r3, r2
 2207 0e62 0B65     		str	r3, [r1, #80]
 2208              	.L212:
1535:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1536:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1537:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1538:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM2 Configuration ------------------------*/
1539:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
1540:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1541:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1542:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
1543:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1544:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM2 interface clock source */
1545:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
1546:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /* DFSDM2 */
1548:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1549:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1550:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 2209              		.loc 1 1550 21
 2210 0e64 7B68     		ldr	r3, [r7, #4]
 2211 0e66 1B68     		ldr	r3, [r3]
 2212              		.loc 1 1550 45
 2213 0e68 03F08043 		and	r3, r3, #1073741824
 2214              		.loc 1 1550 5
 2215 0e6c 002B     		cmp	r3, #0
 2216 0e6e 0DD0     		beq	.L213
1551:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1552:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1553:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1554:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1555:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1556:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
ARM GAS  /tmp/cc4ht4nF.s 			page 68


 2217              		.loc 1 1556 5
 2218 0e70 1A4B     		ldr	r3, .L272
 2219 0e72 1B69     		ldr	r3, [r3, #16]
 2220 0e74 194A     		ldr	r2, .L272
 2221 0e76 23F40043 		bic	r3, r3, #32768
 2222 0e7a 1361     		str	r3, [r2, #16]
 2223 0e7c 174B     		ldr	r3, .L272
 2224 0e7e 1A69     		ldr	r2, [r3, #16]
 2225 0e80 7B68     		ldr	r3, [r7, #4]
 2226 0e82 D3F8BC30 		ldr	r3, [r3, #188]
 2227 0e86 1549     		ldr	r1, .L272
 2228 0e88 1343     		orrs	r3, r3, r2
 2229 0e8a 0B61     		str	r3, [r1, #16]
 2230              	.L213:
1557:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1558:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1559:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1560:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 2231              		.loc 1 1560 21
 2232 0e8c 7B68     		ldr	r3, [r7, #4]
 2233 0e8e 1B68     		ldr	r3, [r3]
 2234              		.loc 1 1560 5
 2235 0e90 002B     		cmp	r3, #0
 2236 0e92 08DA     		bge	.L214
1561:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1562:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1563:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1564:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1565:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
1566:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 2237              		.loc 1 1566 5
 2238 0e94 114B     		ldr	r3, .L272
 2239 0e96 DB6C     		ldr	r3, [r3, #76]
 2240 0e98 23F04052 		bic	r2, r3, #805306368
 2241 0e9c 7B68     		ldr	r3, [r7, #4]
 2242 0e9e 5B6D     		ldr	r3, [r3, #84]
 2243 0ea0 0E49     		ldr	r1, .L272
 2244 0ea2 1343     		orrs	r3, r3, r2
 2245 0ea4 CB64     		str	r3, [r1, #76]
 2246              	.L214:
1567:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1568:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1569:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ CEC Configuration ------------------------*/
1570:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 2247              		.loc 1 1570 21
 2248 0ea6 7B68     		ldr	r3, [r7, #4]
 2249 0ea8 1B68     		ldr	r3, [r3]
 2250              		.loc 1 1570 45
 2251 0eaa 03F40003 		and	r3, r3, #8388608
 2252              		.loc 1 1570 5
 2253 0eae 002B     		cmp	r3, #0
 2254 0eb0 09D0     		beq	.L215
1571:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1572:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1573:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
1574:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1575:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CEC interface clock source */
ARM GAS  /tmp/cc4ht4nF.s 			page 69


1576:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 2255              		.loc 1 1576 5
 2256 0eb2 0A4B     		ldr	r3, .L272
 2257 0eb4 5B6D     		ldr	r3, [r3, #84]
 2258 0eb6 23F44002 		bic	r2, r3, #12582912
 2259 0eba 7B68     		ldr	r3, [r7, #4]
 2260 0ebc D3F88C30 		ldr	r3, [r3, #140]
 2261 0ec0 0649     		ldr	r1, .L272
 2262 0ec2 1343     		orrs	r3, r3, r2
 2263 0ec4 4B65     		str	r3, [r1, #84]
 2264              	.L215:
1577:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1578:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1579:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
 2265              		.loc 1 1579 6
 2266 0ec6 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 2267 0ec8 002B     		cmp	r3, #0
 2268 0eca 01D1     		bne	.L216
1580:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1581:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
 2269              		.loc 1 1581 12
 2270 0ecc 0023     		movs	r3, #0
 2271 0ece 00E0     		b	.L217
 2272              	.L216:
1582:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1583:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
 2273              		.loc 1 1583 10
 2274 0ed0 0123     		movs	r3, #1
 2275              	.L217:
1584:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2276              		.loc 1 1584 1
 2277 0ed2 1846     		mov	r0, r3
 2278 0ed4 1837     		adds	r7, r7, #24
 2279              	.LCFI3:
 2280              		.cfi_def_cfa_offset 8
 2281 0ed6 BD46     		mov	sp, r7
 2282              	.LCFI4:
 2283              		.cfi_def_cfa_register 13
 2284              		@ sp needed
 2285 0ed8 80BD     		pop	{r7, pc}
 2286              	.L273:
 2287 0eda 00BF     		.align	2
 2288              	.L272:
 2289 0edc 00440258 		.word	1476543488
 2290              		.cfi_endproc
 2291              	.LFE331:
 2293              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 2294              		.align	1
 2295              		.global	HAL_RCCEx_GetPeriphCLKConfig
 2296              		.syntax unified
 2297              		.thumb
 2298              		.thumb_func
 2299              		.fpu fpv5-d16
 2301              	HAL_RCCEx_GetPeriphCLKConfig:
 2302              	.LFB332:
1585:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1586:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  /tmp/cc4ht4nF.s 			page 70


1587:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1588:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1589:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks :
1590:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI*, OSPI*, DSI*, SPI45, SPDIF, DFSDM1, DFSDM2*, FDCAN, SWPMI, SA
1591:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1*, I2C123 (I2C1235*), USB, CEC, LPTIM1, LPUART1, I2C4,
1592:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A*, SAI4B*, SPI6, RTC, TIM).
1593:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1594:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1595:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *   (*) : Available on some STM32H7 lines only.
1596:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1597:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2303              		.loc 1 1598 1
 2304              		.cfi_startproc
 2305              		@ args = 0, pretend = 0, frame = 8
 2306              		@ frame_needed = 1, uses_anonymous_args = 0
 2307              		@ link register save eliminated.
 2308 0000 80B4     		push	{r7}
 2309              	.LCFI5:
 2310              		.cfi_def_cfa_offset 4
 2311              		.cfi_offset 7, -4
 2312 0002 83B0     		sub	sp, sp, #12
 2313              	.LCFI6:
 2314              		.cfi_def_cfa_offset 16
 2315 0004 00AF     		add	r7, sp, #0
 2316              	.LCFI7:
 2317              		.cfi_def_cfa_register 7
 2318 0006 7860     		str	r0, [r7, #4]
1599:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1600:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
 2319              		.loc 1 1600 39
 2320 0008 7B68     		ldr	r3, [r7, #4]
 2321 000a A34A     		ldr	r2, .L278
 2322 000c 1A60     		str	r2, [r3]
1601:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 |
1602:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PE
1603:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SPI123      | RCC_PERIPHCLK_SPI45   | RCC_PE
1604:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_FDCAN   | RCC_PERIPHCLK_SDMMC       | RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK
1605:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK
1606:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK
1607:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 	         RCC_PERIPHCLK_CKPER;
1608:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1609:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1610:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
1611:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1612:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C123;
 2323              		.loc 1 1612 37
 2324 000e 7B68     		ldr	r3, [r7, #4]
 2325 0010 1B68     		ldr	r3, [r3]
 2326 0012 43F00802 		orr	r2, r3, #8
 2327 0016 7B68     		ldr	r3, [r7, #4]
 2328 0018 1A60     		str	r2, [r3]
1613:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1614:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL)
1615:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2A;
1616:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2ASEL */
1617:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL)		 
ARM GAS  /tmp/cc4ht4nF.s 			page 71


1618:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI2B;
1619:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_CDCCIP1R_SAI2BSEL */
1620:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)	 
1621:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
 2329              		.loc 1 1621 39
 2330 001a 7B68     		ldr	r3, [r7, #4]
 2331 001c 1B68     		ldr	r3, [r3]
 2332 001e 43F40072 		orr	r2, r3, #512
 2333 0022 7B68     		ldr	r3, [r7, #4]
 2334 0024 1A60     		str	r2, [r3]
1622:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1623:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1624:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 2335              		.loc 1 1624 39
 2336 0026 7B68     		ldr	r3, [r7, #4]
 2337 0028 1B68     		ldr	r3, [r3]
 2338 002a 43F48062 		orr	r2, r3, #1024
 2339 002e 7B68     		ldr	r3, [r7, #4]
 2340 0030 1A60     		str	r2, [r3]
1625:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 2341              		.loc 1 1625 39
 2342 0032 7B68     		ldr	r3, [r7, #4]
 2343 0034 1B68     		ldr	r3, [r3]
 2344 0036 43F40062 		orr	r2, r3, #2048
 2345 003a 7B68     		ldr	r3, [r7, #4]
 2346 003c 1A60     		str	r2, [r3]
1626:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI4 */
1627:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1628:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DFSDM2;
1629:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1630:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1631:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
 2347              		.loc 1 1631 39
 2348 003e 7B68     		ldr	r3, [r7, #4]
 2349 0040 1B68     		ldr	r3, [r3]
 2350 0042 43F00072 		orr	r2, r3, #33554432
 2351 0046 7B68     		ldr	r3, [r7, #4]
 2352 0048 1A60     		str	r2, [r3]
1632:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1633:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1634:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
1635:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1636:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1637:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
 2353              		.loc 1 1637 39
 2354 004a 7B68     		ldr	r3, [r7, #4]
 2355 004c 1B68     		ldr	r3, [r3]
 2356 004e 43F08052 		orr	r2, r3, #268435456
 2357 0052 7B68     		ldr	r3, [r7, #4]
 2358 0054 1A60     		str	r2, [r3]
1638:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1639:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1640:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 2359              		.loc 1 1640 39
 2360 0056 7B68     		ldr	r3, [r7, #4]
 2361 0058 1B68     		ldr	r3, [r3]
 2362 005a 43F00052 		orr	r2, r3, #536870912
ARM GAS  /tmp/cc4ht4nF.s 			page 72


 2363 005e 7B68     		ldr	r3, [r7, #4]
 2364 0060 1A60     		str	r2, [r3]
1641:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1642:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1643:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
 2365              		.loc 1 1643 39
 2366 0062 7B68     		ldr	r3, [r7, #4]
 2367 0064 1B68     		ldr	r3, [r3]
 2368 0066 43F08062 		orr	r2, r3, #67108864
 2369 006a 7B68     		ldr	r3, [r7, #4]
 2370 006c 1A60     		str	r2, [r3]
1644:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DSI */
1645:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1646:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1647:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIV
 2371              		.loc 1 1647 46
 2372 006e 8B4B     		ldr	r3, .L278+4
 2373 0070 9B6A     		ldr	r3, [r3, #40]
 2374              		.loc 1 1647 31
 2375 0072 1B0D     		lsrs	r3, r3, #20
 2376 0074 03F03F02 		and	r2, r3, #63
 2377              		.loc 1 1647 29
 2378 0078 7B68     		ldr	r3, [r7, #4]
 2379 007a 5A62     		str	r2, [r3, #36]
1648:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+
 2380              		.loc 1 1648 46
 2381 007c 874B     		ldr	r3, .L278+4
 2382 007e 1B6C     		ldr	r3, [r3, #64]
 2383              		.loc 1 1648 31
 2384 0080 C3F30803 		ubfx	r3, r3, #0, #9
 2385              		.loc 1 1648 99
 2386 0084 5A1C     		adds	r2, r3, #1
 2387              		.loc 1 1648 29
 2388 0086 7B68     		ldr	r3, [r7, #4]
 2389 0088 9A62     		str	r2, [r3, #40]
1649:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+
 2390              		.loc 1 1649 46
 2391 008a 844B     		ldr	r3, .L278+4
 2392 008c 1B6C     		ldr	r3, [r3, #64]
 2393              		.loc 1 1649 31
 2394 008e 1B0E     		lsrs	r3, r3, #24
 2395 0090 03F07F03 		and	r3, r3, #127
 2396              		.loc 1 1649 99
 2397 0094 5A1C     		adds	r2, r3, #1
 2398              		.loc 1 1649 29
 2399 0096 7B68     		ldr	r3, [r7, #4]
 2400 0098 5A63     		str	r2, [r3, #52]
1650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+
 2401              		.loc 1 1650 46
 2402 009a 804B     		ldr	r3, .L278+4
 2403 009c 1B6C     		ldr	r3, [r3, #64]
 2404              		.loc 1 1650 31
 2405 009e 5B0A     		lsrs	r3, r3, #9
 2406 00a0 03F07F03 		and	r3, r3, #127
 2407              		.loc 1 1650 99
 2408 00a4 5A1C     		adds	r2, r3, #1
 2409              		.loc 1 1650 29
ARM GAS  /tmp/cc4ht4nF.s 			page 73


 2410 00a6 7B68     		ldr	r3, [r7, #4]
 2411 00a8 DA62     		str	r2, [r3, #44]
1651:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+
 2412              		.loc 1 1651 46
 2413 00aa 7C4B     		ldr	r3, .L278+4
 2414 00ac 1B6C     		ldr	r3, [r3, #64]
 2415              		.loc 1 1651 31
 2416 00ae 1B0C     		lsrs	r3, r3, #16
 2417 00b0 03F07F03 		and	r3, r3, #127
 2418              		.loc 1 1651 99
 2419 00b4 5A1C     		adds	r2, r3, #1
 2420              		.loc 1 1651 29
 2421 00b6 7B68     		ldr	r3, [r7, #4]
 2422 00b8 1A63     		str	r2, [r3, #48]
1652:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2423              		.loc 1 1652 48
 2424 00ba 784B     		ldr	r3, .L278+4
 2425 00bc DB6A     		ldr	r3, [r3, #44]
 2426              		.loc 1 1652 33
 2427 00be 9B0A     		lsrs	r3, r3, #10
 2428 00c0 03F00302 		and	r2, r3, #3
 2429              		.loc 1 1652 31
 2430 00c4 7B68     		ldr	r3, [r7, #4]
 2431 00c6 9A63     		str	r2, [r3, #56]
1653:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2432              		.loc 1 1653 51
 2433 00c8 744B     		ldr	r3, .L278+4
 2434 00ca DB6A     		ldr	r3, [r3, #44]
 2435              		.loc 1 1653 36
 2436 00cc 5B0A     		lsrs	r3, r3, #9
 2437 00ce 03F00102 		and	r2, r3, #1
 2438              		.loc 1 1653 34
 2439 00d2 7B68     		ldr	r3, [r7, #4]
 2440 00d4 DA63     		str	r2, [r3, #60]
1654:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1655:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1656:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIV
 2441              		.loc 1 1656 46
 2442 00d6 714B     		ldr	r3, .L278+4
 2443 00d8 9B6A     		ldr	r3, [r3, #40]
 2444              		.loc 1 1656 31
 2445 00da 1B0B     		lsrs	r3, r3, #12
 2446 00dc 03F03F02 		and	r2, r3, #63
 2447              		.loc 1 1656 29
 2448 00e0 7B68     		ldr	r3, [r7, #4]
 2449 00e2 5A60     		str	r2, [r3, #4]
1657:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+
 2450              		.loc 1 1657 46
 2451 00e4 6D4B     		ldr	r3, .L278+4
 2452 00e6 9B6B     		ldr	r3, [r3, #56]
 2453              		.loc 1 1657 31
 2454 00e8 C3F30803 		ubfx	r3, r3, #0, #9
 2455              		.loc 1 1657 99
 2456 00ec 5A1C     		adds	r2, r3, #1
 2457              		.loc 1 1657 29
 2458 00ee 7B68     		ldr	r3, [r7, #4]
 2459 00f0 9A60     		str	r2, [r3, #8]
ARM GAS  /tmp/cc4ht4nF.s 			page 74


1658:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+
 2460              		.loc 1 1658 46
 2461 00f2 6A4B     		ldr	r3, .L278+4
 2462 00f4 9B6B     		ldr	r3, [r3, #56]
 2463              		.loc 1 1658 31
 2464 00f6 1B0E     		lsrs	r3, r3, #24
 2465 00f8 03F07F03 		and	r3, r3, #127
 2466              		.loc 1 1658 99
 2467 00fc 5A1C     		adds	r2, r3, #1
 2468              		.loc 1 1658 29
 2469 00fe 7B68     		ldr	r3, [r7, #4]
 2470 0100 5A61     		str	r2, [r3, #20]
1659:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+
 2471              		.loc 1 1659 46
 2472 0102 664B     		ldr	r3, .L278+4
 2473 0104 9B6B     		ldr	r3, [r3, #56]
 2474              		.loc 1 1659 31
 2475 0106 5B0A     		lsrs	r3, r3, #9
 2476 0108 03F07F03 		and	r3, r3, #127
 2477              		.loc 1 1659 99
 2478 010c 5A1C     		adds	r2, r3, #1
 2479              		.loc 1 1659 29
 2480 010e 7B68     		ldr	r3, [r7, #4]
 2481 0110 DA60     		str	r2, [r3, #12]
1660:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+
 2482              		.loc 1 1660 46
 2483 0112 624B     		ldr	r3, .L278+4
 2484 0114 9B6B     		ldr	r3, [r3, #56]
 2485              		.loc 1 1660 31
 2486 0116 1B0C     		lsrs	r3, r3, #16
 2487 0118 03F07F03 		and	r3, r3, #127
 2488              		.loc 1 1660 99
 2489 011c 5A1C     		adds	r2, r3, #1
 2490              		.loc 1 1660 29
 2491 011e 7B68     		ldr	r3, [r7, #4]
 2492 0120 1A61     		str	r2, [r3, #16]
1661:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2493              		.loc 1 1661 48
 2494 0122 5E4B     		ldr	r3, .L278+4
 2495 0124 DB6A     		ldr	r3, [r3, #44]
 2496              		.loc 1 1661 33
 2497 0126 9B09     		lsrs	r3, r3, #6
 2498 0128 03F00302 		and	r2, r3, #3
 2499              		.loc 1 1661 31
 2500 012c 7B68     		ldr	r3, [r7, #4]
 2501 012e 9A61     		str	r2, [r3, #24]
1662:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2502              		.loc 1 1662 51
 2503 0130 5A4B     		ldr	r3, .L278+4
 2504 0132 DB6A     		ldr	r3, [r3, #44]
 2505              		.loc 1 1662 36
 2506 0134 5B09     		lsrs	r3, r3, #5
 2507 0136 03F00102 		and	r2, r3, #1
 2508              		.loc 1 1662 34
 2509 013a 7B68     		ldr	r3, [r7, #4]
 2510 013c DA61     		str	r2, [r3, #28]
1663:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 75


1664:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1665:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 2511              		.loc 1 1665 47
 2512 013e 574B     		ldr	r3, .L278+4
 2513 0140 5B6D     		ldr	r3, [r3, #84]
 2514 0142 03F03802 		and	r2, r3, #56
 2515              		.loc 1 1665 45
 2516 0146 7B68     		ldr	r3, [r7, #4]
 2517 0148 DA67     		str	r2, [r3, #124]
1666:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
1667:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 2518              		.loc 1 1667 47
 2519 014a 544B     		ldr	r3, .L278+4
 2520 014c 5B6D     		ldr	r3, [r3, #84]
 2521 014e 03F00702 		and	r2, r3, #7
 2522              		.loc 1 1667 45
 2523 0152 7B68     		ldr	r3, [r7, #4]
 2524 0154 9A67     		str	r2, [r3, #120]
1668:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1669:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 2525              		.loc 1 1669 47
 2526 0156 514B     		ldr	r3, .L278+4
 2527 0158 9B6D     		ldr	r3, [r3, #88]
 2528 015a 03F00702 		and	r2, r3, #7
 2529              		.loc 1 1669 45
 2530 015e 7B68     		ldr	r3, [r7, #4]
 2531 0160 C3F89420 		str	r2, [r3, #148]
1670:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(I2C5)
1671:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
1672:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
1673:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
1674:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1675:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 2532              		.loc 1 1675 47
 2533 0164 4D4B     		ldr	r3, .L278+4
 2534 0166 5B6D     		ldr	r3, [r3, #84]
 2535 0168 03F44052 		and	r2, r3, #12288
 2536              		.loc 1 1675 45
 2537 016c 7B68     		ldr	r3, [r7, #4]
 2538 016e C3F88420 		str	r2, [r3, #132]
1676:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*I2C5*/
1677:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1678:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 2539              		.loc 1 1678 47
 2540 0172 4A4B     		ldr	r3, .L278+4
 2541 0174 5B6D     		ldr	r3, [r3, #84]
 2542 0176 03F0E042 		and	r2, r3, #1879048192
 2543              		.loc 1 1678 45
 2544 017a 7B68     		ldr	r3, [r7, #4]
 2545 017c C3F89020 		str	r2, [r3, #144]
1679:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1680:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 2546              		.loc 1 1680 47
 2547 0180 464B     		ldr	r3, .L278+4
 2548 0182 9B6D     		ldr	r3, [r3, #88]
 2549 0184 03F4E052 		and	r2, r3, #7168
 2550              		.loc 1 1680 45
ARM GAS  /tmp/cc4ht4nF.s 			page 76


 2551 0188 7B68     		ldr	r3, [r7, #4]
 2552 018a C3F89C20 		str	r2, [r3, #156]
1681:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
1682:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 2553              		.loc 1 1682 47
 2554 018e 434B     		ldr	r3, .L278+4
 2555 0190 9B6D     		ldr	r3, [r3, #88]
 2556 0192 03F46042 		and	r2, r3, #57344
 2557              		.loc 1 1682 45
 2558 0196 7B68     		ldr	r3, [r7, #4]
 2559 0198 C3F8A020 		str	r2, [r3, #160]
1683:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1684:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 2560              		.loc 1 1684 47
 2561 019c 3F4B     		ldr	r3, .L278+4
 2562 019e 1B6D     		ldr	r3, [r3, #80]
 2563 01a0 03F00702 		and	r2, r3, #7
 2564              		.loc 1 1684 45
 2565 01a4 7B68     		ldr	r3, [r7, #4]
 2566 01a6 9A65     		str	r2, [r3, #88]
1685:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1686:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1687:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
 2567              		.loc 1 1687 47
 2568 01a8 3C4B     		ldr	r3, .L278+4
 2569 01aa 1B6D     		ldr	r3, [r3, #80]
 2570 01ac 03F4E072 		and	r2, r3, #448
 2571              		.loc 1 1687 45
 2572 01b0 7B68     		ldr	r3, [r7, #4]
 2573 01b2 DA65     		str	r2, [r3, #92]
1688:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI3*/
1689:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2ASEL_0)
1690:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2A clock source ---------------------------------------------*/
1691:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2AClockSelection        = __HAL_RCC_GET_SAI2A_SOURCE();
1692:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2A*/
1693:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_CDCCIP1R_SAI2BSEL_0)
1694:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2B clock source ---------------------------------------------*/
1695:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
1696:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI2B*/
1697:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
1698:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
1699:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 2574              		.loc 1 1699 47
 2575 01b4 394B     		ldr	r3, .L278+4
 2576 01b6 9B6D     		ldr	r3, [r3, #88]
 2577 01b8 03F46002 		and	r2, r3, #14680064
 2578              		.loc 1 1699 45
 2579 01bc 7B68     		ldr	r3, [r7, #4]
 2580 01be C3F8A820 		str	r2, [r3, #168]
1700:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 2581              		.loc 1 1701 47
 2582 01c2 364B     		ldr	r3, .L278+4
 2583 01c4 9B6D     		ldr	r3, [r3, #88]
 2584 01c6 03F0E062 		and	r2, r3, #117440512
 2585              		.loc 1 1701 45
 2586 01ca 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc4ht4nF.s 			page 77


 2587 01cc C3F8AC20 		str	r2, [r3, #172]
1702:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif  /*SAI4*/
1703:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1704:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 2588              		.loc 1 1704 47
 2589 01d0 324B     		ldr	r3, .L278+4
 2590 01d2 1B6F     		ldr	r3, [r3, #112]
 2591 01d4 03F44072 		and	r2, r3, #768
 2592              		.loc 1 1704 45
 2593 01d8 7B68     		ldr	r3, [r7, #4]
 2594 01da C3F8B420 		str	r2, [r3, #180]
1705:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1706:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 2595              		.loc 1 1706 47
 2596 01de 2F4B     		ldr	r3, .L278+4
 2597 01e0 5B6D     		ldr	r3, [r3, #84]
 2598 01e2 03F44012 		and	r2, r3, #3145728
 2599              		.loc 1 1706 45
 2600 01e6 7B68     		ldr	r3, [r7, #4]
 2601 01e8 C3F88820 		str	r2, [r3, #136]
1707:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
1708:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 2602              		.loc 1 1708 47
 2603 01ec 2B4B     		ldr	r3, .L278+4
 2604 01ee DB6C     		ldr	r3, [r3, #76]
 2605 01f0 03F48032 		and	r2, r3, #65536
 2606              		.loc 1 1708 45
 2607 01f4 7B68     		ldr	r3, [r7, #4]
 2608 01f6 1A65     		str	r2, [r3, #80]
1709:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1710:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 2609              		.loc 1 1710 47
 2610 01f8 284B     		ldr	r3, .L278+4
 2611 01fa 5B6D     		ldr	r3, [r3, #84]
 2612 01fc 03F44072 		and	r2, r3, #768
 2613              		.loc 1 1710 45
 2614 0200 7B68     		ldr	r3, [r7, #4]
 2615 0202 C3F88020 		str	r2, [r3, #128]
1711:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(HRTIM1)
1712:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1713:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
 2616              		.loc 1 1713 47
 2617 0206 254B     		ldr	r3, .L278+4
 2618 0208 1B69     		ldr	r3, [r3, #16]
 2619 020a 03F48042 		and	r2, r3, #16384
 2620              		.loc 1 1713 45
 2621 020e 7B68     		ldr	r3, [r7, #4]
 2622 0210 C3F8B820 		str	r2, [r3, #184]
1714:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* HRTIM1 */
1715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1716:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 2623              		.loc 1 1716 47
 2624 0214 214B     		ldr	r3, .L278+4
 2625 0216 9B6D     		ldr	r3, [r3, #88]
 2626 0218 03F44032 		and	r2, r3, #196608
 2627              		.loc 1 1716 45
 2628 021c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc4ht4nF.s 			page 78


 2629 021e C3F8A420 		str	r2, [r3, #164]
1717:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1718:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 2630              		.loc 1 1718 47
 2631 0222 1E4B     		ldr	r3, .L278+4
 2632 0224 1B6D     		ldr	r3, [r3, #80]
 2633 0226 03F00042 		and	r2, r3, #-2147483648
 2634              		.loc 1 1718 45
 2635 022a 7B68     		ldr	r3, [r7, #4]
 2636 022c 5A67     		str	r2, [r3, #116]
1719:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1720:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 2637              		.loc 1 1720 47
 2638 022e 1B4B     		ldr	r3, .L278+4
 2639 0230 1B6D     		ldr	r3, [r3, #80]
 2640 0232 03F08072 		and	r2, r3, #16777216
 2641              		.loc 1 1720 45
 2642 0236 7B68     		ldr	r3, [r7, #4]
 2643 0238 DA66     		str	r2, [r3, #108]
1721:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DFSDM2_BASE)
1722:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM2 clock source ---------------------------------------------*/
1723:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
1724:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DFSDM2 */
1725:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1726:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 2644              		.loc 1 1726 47
 2645 023a 184B     		ldr	r3, .L278+4
 2646 023c 1B6D     		ldr	r3, [r3, #80]
 2647 023e 03F44012 		and	r2, r3, #3145728
 2648              		.loc 1 1726 45
 2649 0242 7B68     		ldr	r3, [r7, #4]
 2650 0244 9A66     		str	r2, [r3, #104]
1727:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1728:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 2651              		.loc 1 1728 47
 2652 0246 154B     		ldr	r3, .L278+4
 2653 0248 1B6D     		ldr	r3, [r3, #80]
 2654 024a 03F4E042 		and	r2, r3, #28672
 2655              		.loc 1 1728 45
 2656 024e 7B68     		ldr	r3, [r7, #4]
 2657 0250 1A66     		str	r2, [r3, #96]
1729:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1730:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 2658              		.loc 1 1730 47
 2659 0252 124B     		ldr	r3, .L278+4
 2660 0254 1B6D     		ldr	r3, [r3, #80]
 2661 0256 03F4E022 		and	r2, r3, #458752
 2662              		.loc 1 1730 45
 2663 025a 7B68     		ldr	r3, [r7, #4]
 2664 025c 5A66     		str	r2, [r3, #100]
1731:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1732:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 2665              		.loc 1 1732 47
 2666 025e 0F4B     		ldr	r3, .L278+4
 2667 0260 9B6D     		ldr	r3, [r3, #88]
 2668 0262 03F0E042 		and	r2, r3, #1879048192
 2669              		.loc 1 1732 45
ARM GAS  /tmp/cc4ht4nF.s 			page 79


 2670 0266 7B68     		ldr	r3, [r7, #4]
 2671 0268 C3F8B020 		str	r2, [r3, #176]
1733:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
1734:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 2672              		.loc 1 1734 47
 2673 026c 0B4B     		ldr	r3, .L278+4
 2674 026e 1B6D     		ldr	r3, [r3, #80]
 2675 0270 03F04052 		and	r2, r3, #805306368
 2676              		.loc 1 1734 45
 2677 0274 7B68     		ldr	r3, [r7, #4]
 2678 0276 1A67     		str	r2, [r3, #112]
1735:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1736:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 2679              		.loc 1 1736 47
 2680 0278 084B     		ldr	r3, .L278+4
 2681 027a 5B6D     		ldr	r3, [r3, #84]
 2682 027c 03F44002 		and	r2, r3, #12582912
 2683              		.loc 1 1736 45
 2684 0280 7B68     		ldr	r3, [r7, #4]
 2685 0282 C3F88C20 		str	r2, [r3, #140]
1737:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1738:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 2686              		.loc 1 1738 47
 2687 0286 054B     		ldr	r3, .L278+4
 2688 0288 DB6C     		ldr	r3, [r3, #76]
 2689 028a 03F00302 		and	r2, r3, #3
 2690              		.loc 1 1738 45
 2691 028e 7B68     		ldr	r3, [r7, #4]
 2692 0290 5A64     		str	r2, [r3, #68]
1739:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(QUADSPI)
1740:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1741:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
 2693              		.loc 1 1741 47
 2694 0292 024B     		ldr	r3, .L278+4
 2695 0294 DB6C     		ldr	r3, [r3, #76]
 2696 0296 03E0     		b	.L279
 2697              	.L280:
 2698              		.align	2
 2699              	.L278:
 2700 0298 F7F1FFC9 		.word	-905973257
 2701 029c 00440258 		.word	1476543488
 2702              	.L279:
 2703 02a0 03F03002 		and	r2, r3, #48
 2704              		.loc 1 1741 45
 2705 02a4 7B68     		ldr	r3, [r7, #4]
 2706 02a6 9A64     		str	r2, [r3, #72]
1742:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* QUADSPI */
1743:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1744:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the OSPI clock source -----------------------------------------------*/
1745:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
1746:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1747:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1748:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1749:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1750:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
 2707              		.loc 1 1750 47
 2708 02a8 104B     		ldr	r3, .L281
ARM GAS  /tmp/cc4ht4nF.s 			page 80


 2709 02aa DB6C     		ldr	r3, [r3, #76]
 2710 02ac 03F48072 		and	r2, r3, #256
 2711              		.loc 1 1750 45
 2712 02b0 7B68     		ldr	r3, [r7, #4]
 2713 02b2 DA64     		str	r2, [r3, #76]
1751:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1752:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1753:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1754:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 2714              		.loc 1 1754 47
 2715 02b4 0D4B     		ldr	r3, .L281
 2716 02b6 DB6C     		ldr	r3, [r3, #76]
 2717 02b8 03F04052 		and	r2, r3, #805306368
 2718              		.loc 1 1754 45
 2719 02bc 7B68     		ldr	r3, [r7, #4]
 2720 02be 5A65     		str	r2, [r3, #84]
1755:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1756:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1757:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 2721              		.loc 1 1757 11
 2722 02c0 0A4B     		ldr	r3, .L281
 2723 02c2 1B69     		ldr	r3, [r3, #16]
 2724              		.loc 1 1757 18
 2725 02c4 03F40043 		and	r3, r3, #32768
 2726              		.loc 1 1757 6
 2727 02c8 002B     		cmp	r3, #0
 2728 02ca 04D1     		bne	.L275
1758:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1759:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 2729              		.loc 1 1759 37
 2730 02cc 7B68     		ldr	r3, [r7, #4]
 2731 02ce 0022     		movs	r2, #0
 2732 02d0 C3F8BC20 		str	r2, [r3, #188]
1760:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1761:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1762:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1763:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1764:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1765:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2733              		.loc 1 1765 1
 2734 02d4 04E0     		b	.L277
 2735              	.L275:
1763:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2736              		.loc 1 1763 37
 2737 02d6 7B68     		ldr	r3, [r7, #4]
 2738 02d8 4FF40042 		mov	r2, #32768
 2739 02dc C3F8BC20 		str	r2, [r3, #188]
 2740              	.L277:
 2741              		.loc 1 1765 1
 2742 02e0 00BF     		nop
 2743 02e2 0C37     		adds	r7, r7, #12
 2744              	.LCFI8:
 2745              		.cfi_def_cfa_offset 4
 2746 02e4 BD46     		mov	sp, r7
 2747              	.LCFI9:
 2748              		.cfi_def_cfa_register 13
 2749              		@ sp needed
ARM GAS  /tmp/cc4ht4nF.s 			page 81


 2750 02e6 5DF8047B 		ldr	r7, [sp], #4
 2751              	.LCFI10:
 2752              		.cfi_restore 7
 2753              		.cfi_def_cfa_offset 0
 2754 02ea 7047     		bx	lr
 2755              	.L282:
 2756              		.align	2
 2757              	.L281:
 2758 02ec 00440258 		.word	1476543488
 2759              		.cfi_endproc
 2760              	.LFE332:
 2762              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2763              		.align	1
 2764              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2765              		.syntax unified
 2766              		.thumb
 2767              		.thumb_func
 2768              		.fpu fpv5-d16
 2770              	HAL_RCCEx_GetPeriphCLKFreq:
 2771              	.LFB333:
1766:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1767:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1768:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1769:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1770:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1771:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1772:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1773:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3  peripheral clock (*)
1774:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2A : SAI2A peripheral clock (*)
1775:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI2B : SAI2B peripheral clock (*)
1776:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock (*)
1777:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock (*)
1778:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1779:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_ADC   : ADC peripheral clock
1780:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SDMMC : SDMMC peripheral clock
1781:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI6  : SPI6 peripheral clock
1782:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1783:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1784:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *  (*) : Available on some STM32H7 lines only.
1785:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1786:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1787:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 2772              		.loc 1 1787 1
 2773              		.cfi_startproc
 2774              		@ args = 0, pretend = 0, frame = 64
 2775              		@ frame_needed = 1, uses_anonymous_args = 0
 2776 0000 80B5     		push	{r7, lr}
 2777              	.LCFI11:
 2778              		.cfi_def_cfa_offset 8
 2779              		.cfi_offset 7, -8
 2780              		.cfi_offset 14, -4
 2781 0002 90B0     		sub	sp, sp, #64
 2782              	.LCFI12:
 2783              		.cfi_def_cfa_offset 72
 2784 0004 00AF     		add	r7, sp, #0
 2785              	.LCFI13:
 2786              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc4ht4nF.s 			page 82


 2787 0006 7860     		str	r0, [r7, #4]
1788:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1789:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1790:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1791:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1792:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the clock frequency (value in Hz) */
1793:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1794:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
1795:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1796:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
1798:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1799:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
 2788              		.loc 1 1799 6
 2789 0008 7B68     		ldr	r3, [r7, #4]
 2790 000a B3F5807F 		cmp	r3, #256
 2791 000e 40F09580 		bne	.L284
1800:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1801:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1802:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 2792              		.loc 1 1802 23
 2793 0012 AE4B     		ldr	r3, .L432
 2794 0014 1B6D     		ldr	r3, [r3, #80]
 2795              		.loc 1 1802 21
 2796 0016 03F00703 		and	r3, r3, #7
 2797 001a 3B63     		str	r3, [r7, #48]
 2798 001c 3B6B     		ldr	r3, [r7, #48]
 2799 001e 042B     		cmp	r3, #4
 2800 0020 00F28880 		bhi	.L285
 2801 0024 01A2     		adr	r2, .L287
 2802 0026 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2803 002a 00BF     		.p2align 2
 2804              	.L287:
 2805 002c 41000000 		.word	.L291+1
 2806 0030 69000000 		.word	.L290+1
 2807 0034 91000000 		.word	.L289+1
 2808 0038 2D010000 		.word	.L288+1
 2809 003c B9000000 		.word	.L286+1
 2810              		.p2align 1
 2811              	.L291:
1803:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1804:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1805:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1806:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
1807:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1808:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 2812              		.loc 1 1808 14
 2813 0040 A24B     		ldr	r3, .L432
 2814 0042 1B68     		ldr	r3, [r3]
 2815 0044 03F00073 		and	r3, r3, #33554432
 2816              		.loc 1 1808 13
 2817 0048 B3F1007F 		cmp	r3, #33554432
 2818 004c 08D1     		bne	.L292
1809:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1810:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 2819              		.loc 1 1810 12
 2820 004e 07F12403 		add	r3, r7, #36
ARM GAS  /tmp/cc4ht4nF.s 			page 83


 2821 0052 1846     		mov	r0, r3
 2822 0054 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1811:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = pll1_clocks.PLL1_Q_Frequency;
 2823              		.loc 1 1811 22
 2824 0058 BB6A     		ldr	r3, [r7, #40]
 2825 005a FB63     		str	r3, [r7, #60]
1812:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1813:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1814:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1815:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1816:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1817:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2826              		.loc 1 1817 11
 2827 005c 00F095BC 		b	.L303
 2828              	.L292:
1815:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2829              		.loc 1 1815 22
 2830 0060 0023     		movs	r3, #0
 2831 0062 FB63     		str	r3, [r7, #60]
 2832              		.loc 1 1817 11
 2833 0064 00F091BC 		b	.L303
 2834              	.L290:
1818:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1819:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
1820:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1821:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 2835              		.loc 1 1821 14
 2836 0068 984B     		ldr	r3, .L432
 2837 006a 1B68     		ldr	r3, [r3]
 2838 006c 03F00063 		and	r3, r3, #134217728
 2839              		.loc 1 1821 13
 2840 0070 B3F1006F 		cmp	r3, #134217728
 2841 0074 08D1     		bne	.L295
1822:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1823:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 2842              		.loc 1 1823 11
 2843 0076 07F11803 		add	r3, r7, #24
 2844 007a 1846     		mov	r0, r3
 2845 007c FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1824:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 2846              		.loc 1 1824 21
 2847 0080 BB69     		ldr	r3, [r7, #24]
 2848 0082 FB63     		str	r3, [r7, #60]
1825:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1826:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1827:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1828:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1829:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1830:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2849              		.loc 1 1830 11
 2850 0084 00F081BC 		b	.L303
 2851              	.L295:
1828:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2852              		.loc 1 1828 22
 2853 0088 0023     		movs	r3, #0
 2854 008a FB63     		str	r3, [r7, #60]
 2855              		.loc 1 1830 11
ARM GAS  /tmp/cc4ht4nF.s 			page 84


 2856 008c 00F07DBC 		b	.L303
 2857              	.L289:
1831:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1832:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1833:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
1834:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1835:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 2858              		.loc 1 1835 14
 2859 0090 8E4B     		ldr	r3, .L432
 2860 0092 1B68     		ldr	r3, [r3]
 2861 0094 03F00053 		and	r3, r3, #536870912
 2862              		.loc 1 1835 13
 2863 0098 B3F1005F 		cmp	r3, #536870912
 2864 009c 08D1     		bne	.L297
1836:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1837:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 2865              		.loc 1 1837 11
 2866 009e 07F10C03 		add	r3, r7, #12
 2867 00a2 1846     		mov	r0, r3
 2868 00a4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1838:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 2869              		.loc 1 1838 21
 2870 00a8 FB68     		ldr	r3, [r7, #12]
 2871 00aa FB63     		str	r3, [r7, #60]
1839:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1840:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1841:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1842:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1843:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1844:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2872              		.loc 1 1844 11
 2873 00ac 00F06DBC 		b	.L303
 2874              	.L297:
1842:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 2875              		.loc 1 1842 22
 2876 00b0 0023     		movs	r3, #0
 2877 00b2 FB63     		str	r3, [r7, #60]
 2878              		.loc 1 1844 11
 2879 00b4 00F069BC 		b	.L303
 2880              	.L286:
1845:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1846:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1847:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
1848:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1849:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1850:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 2881              		.loc 1 1850 27
 2882 00b8 844B     		ldr	r3, .L432
 2883 00ba DB6C     		ldr	r3, [r3, #76]
 2884              		.loc 1 1850 25
 2885 00bc 03F04053 		and	r3, r3, #805306368
 2886 00c0 7B63     		str	r3, [r7, #52]
1851:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1852:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 2887              		.loc 1 1852 16
 2888 00c2 824B     		ldr	r3, .L432
 2889 00c4 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc4ht4nF.s 			page 85


 2890 00c6 03F00403 		and	r3, r3, #4
 2891              		.loc 1 1852 14
 2892 00ca 042B     		cmp	r3, #4
 2893 00cc 0CD1     		bne	.L299
 2894              		.loc 1 1852 56 discriminator 1
 2895 00ce 7B6B     		ldr	r3, [r7, #52]
 2896 00d0 002B     		cmp	r3, #0
 2897 00d2 09D1     		bne	.L299
1853:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1854:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1855:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 2898              		.loc 1 1855 40
 2899 00d4 7D4B     		ldr	r3, .L432
 2900 00d6 1B68     		ldr	r3, [r3]
 2901              		.loc 1 1855 67
 2902 00d8 DB08     		lsrs	r3, r3, #3
 2903 00da 03F00303 		and	r3, r3, #3
 2904              		.loc 1 1855 23
 2905 00de 7C4A     		ldr	r2, .L432+4
 2906 00e0 22FA03F3 		lsr	r3, r2, r3
 2907 00e4 FB63     		str	r3, [r7, #60]
 2908 00e6 1FE0     		b	.L300
 2909              	.L299:
1856:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1857:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1858:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 2910              		.loc 1 1858 21
 2911 00e8 784B     		ldr	r3, .L432
 2912 00ea 1B68     		ldr	r3, [r3]
 2913 00ec 03F48073 		and	r3, r3, #256
 2914              		.loc 1 1858 19
 2915 00f0 B3F5807F 		cmp	r3, #256
 2916 00f4 06D1     		bne	.L301
 2917              		.loc 1 1858 61 discriminator 1
 2918 00f6 7B6B     		ldr	r3, [r7, #52]
 2919 00f8 B3F1805F 		cmp	r3, #268435456
 2920 00fc 02D1     		bne	.L301
1859:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1860:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1861:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 2921              		.loc 1 1861 23
 2922 00fe 754B     		ldr	r3, .L432+8
 2923 0100 FB63     		str	r3, [r7, #60]
 2924 0102 11E0     		b	.L300
 2925              	.L301:
1862:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1863:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1864:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 2926              		.loc 1 1864 21
 2927 0104 714B     		ldr	r3, .L432
 2928 0106 1B68     		ldr	r3, [r3]
 2929 0108 03F40033 		and	r3, r3, #131072
 2930              		.loc 1 1864 19
 2931 010c B3F5003F 		cmp	r3, #131072
 2932 0110 06D1     		bne	.L302
 2933              		.loc 1 1864 61 discriminator 1
 2934 0112 7B6B     		ldr	r3, [r7, #52]
ARM GAS  /tmp/cc4ht4nF.s 			page 86


 2935 0114 B3F1005F 		cmp	r3, #536870912
 2936 0118 02D1     		bne	.L302
1865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1866:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1867:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 2937              		.loc 1 1867 23
 2938 011a 6F4B     		ldr	r3, .L432+12
 2939 011c FB63     		str	r3, [r7, #60]
 2940 011e 03E0     		b	.L300
 2941              	.L302:
1868:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1869:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1870:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1871:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1872:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1873:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 2942              		.loc 1 1873 23
 2943 0120 0023     		movs	r3, #0
 2944 0122 FB63     		str	r3, [r7, #60]
1874:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1875:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1876:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2945              		.loc 1 1876 11
 2946 0124 00F031BC 		b	.L303
 2947              	.L300:
 2948 0128 00F02FBC 		b	.L303
 2949              	.L288:
1877:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1878:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1879:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
1880:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1881:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 2950              		.loc 1 1881 21
 2951 012c 6B4B     		ldr	r3, .L432+16
 2952 012e FB63     		str	r3, [r7, #60]
1882:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2953              		.loc 1 1882 11
 2954 0130 00F02BBC 		b	.L303
 2955              	.L285:
1883:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1884:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1885:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1886:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 2956              		.loc 1 1886 21
 2957 0134 0023     		movs	r3, #0
 2958 0136 FB63     		str	r3, [r7, #60]
1887:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 2959              		.loc 1 1887 11
 2960 0138 00F027BC 		b	.L303
 2961              	.L284:
1888:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1889:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1890:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1891:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1892:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI3)
1893:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 2962              		.loc 1 1893 11
ARM GAS  /tmp/cc4ht4nF.s 			page 87


 2963 013c 7B68     		ldr	r3, [r7, #4]
 2964 013e B3F5007F 		cmp	r3, #512
 2965 0142 40F09580 		bne	.L304
1894:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1895:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1896:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 2966              		.loc 1 1896 23
 2967 0146 614B     		ldr	r3, .L432
 2968 0148 1B6D     		ldr	r3, [r3, #80]
 2969              		.loc 1 1896 21
 2970 014a 03F4E073 		and	r3, r3, #448
 2971 014e 3B63     		str	r3, [r7, #48]
1897:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1898:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 2972              		.loc 1 1898 7
 2973 0150 3B6B     		ldr	r3, [r7, #48]
 2974 0152 B3F5807F 		cmp	r3, #256
 2975 0156 4DD0     		beq	.L305
 2976 0158 3B6B     		ldr	r3, [r7, #48]
 2977 015a B3F5807F 		cmp	r3, #256
 2978 015e 00F28480 		bhi	.L306
 2979 0162 3B6B     		ldr	r3, [r7, #48]
 2980 0164 C02B     		cmp	r3, #192
 2981 0166 7DD0     		beq	.L307
 2982 0168 3B6B     		ldr	r3, [r7, #48]
 2983 016a C02B     		cmp	r3, #192
 2984 016c 7DD8     		bhi	.L306
 2985 016e 3B6B     		ldr	r3, [r7, #48]
 2986 0170 802B     		cmp	r3, #128
 2987 0172 2DD0     		beq	.L308
 2988 0174 3B6B     		ldr	r3, [r7, #48]
 2989 0176 802B     		cmp	r3, #128
 2990 0178 77D8     		bhi	.L306
 2991 017a 3B6B     		ldr	r3, [r7, #48]
 2992 017c 002B     		cmp	r3, #0
 2993 017e 03D0     		beq	.L309
 2994 0180 3B6B     		ldr	r3, [r7, #48]
 2995 0182 402B     		cmp	r3, #64
 2996 0184 12D0     		beq	.L310
 2997 0186 70E0     		b	.L306
 2998              	.L309:
1899:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1900:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
1901:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1902:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 2999              		.loc 1 1902 14
 3000 0188 504B     		ldr	r3, .L432
 3001 018a 1B68     		ldr	r3, [r3]
 3002 018c 03F00073 		and	r3, r3, #33554432
 3003              		.loc 1 1902 13
 3004 0190 B3F1007F 		cmp	r3, #33554432
 3005 0194 07D1     		bne	.L311
1903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1904:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3006              		.loc 1 1904 11
 3007 0196 07F12403 		add	r3, r7, #36
 3008 019a 1846     		mov	r0, r3
ARM GAS  /tmp/cc4ht4nF.s 			page 88


 3009 019c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
1905:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3010              		.loc 1 1905 21
 3011 01a0 BB6A     		ldr	r3, [r7, #40]
 3012 01a2 FB63     		str	r3, [r7, #60]
1906:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1907:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1908:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1909:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1910:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1911:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3013              		.loc 1 1911 11
 3014 01a4 F1E3     		b	.L303
 3015              	.L311:
1909:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3016              		.loc 1 1909 22
 3017 01a6 0023     		movs	r3, #0
 3018 01a8 FB63     		str	r3, [r7, #60]
 3019              		.loc 1 1911 11
 3020 01aa EEE3     		b	.L303
 3021              	.L310:
1912:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1913:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
1914:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1915:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3022              		.loc 1 1915 14
 3023 01ac 474B     		ldr	r3, .L432
 3024 01ae 1B68     		ldr	r3, [r3]
 3025 01b0 03F00063 		and	r3, r3, #134217728
 3026              		.loc 1 1915 13
 3027 01b4 B3F1006F 		cmp	r3, #134217728
 3028 01b8 07D1     		bne	.L314
1916:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1917:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3029              		.loc 1 1917 11
 3030 01ba 07F11803 		add	r3, r7, #24
 3031 01be 1846     		mov	r0, r3
 3032 01c0 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
1918:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3033              		.loc 1 1918 21
 3034 01c4 BB69     		ldr	r3, [r7, #24]
 3035 01c6 FB63     		str	r3, [r7, #60]
1919:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1920:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1921:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1922:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1923:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1924:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3036              		.loc 1 1924 11
 3037 01c8 DFE3     		b	.L303
 3038              	.L314:
1922:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3039              		.loc 1 1922 22
 3040 01ca 0023     		movs	r3, #0
 3041 01cc FB63     		str	r3, [r7, #60]
 3042              		.loc 1 1924 11
 3043 01ce DCE3     		b	.L303
ARM GAS  /tmp/cc4ht4nF.s 			page 89


 3044              	.L308:
1925:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1926:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1927:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
1928:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1929:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3045              		.loc 1 1929 14
 3046 01d0 3E4B     		ldr	r3, .L432
 3047 01d2 1B68     		ldr	r3, [r3]
 3048 01d4 03F00053 		and	r3, r3, #536870912
 3049              		.loc 1 1929 13
 3050 01d8 B3F1005F 		cmp	r3, #536870912
 3051 01dc 07D1     		bne	.L316
1930:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3052              		.loc 1 1931 11
 3053 01de 07F10C03 		add	r3, r7, #12
 3054 01e2 1846     		mov	r0, r3
 3055 01e4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
1932:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3056              		.loc 1 1932 21
 3057 01e8 FB68     		ldr	r3, [r7, #12]
 3058 01ea FB63     		str	r3, [r7, #60]
1933:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1934:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
1935:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1936:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
1937:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
1938:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3059              		.loc 1 1938 11
 3060 01ec CDE3     		b	.L303
 3061              	.L316:
1936:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3062              		.loc 1 1936 22
 3063 01ee 0023     		movs	r3, #0
 3064 01f0 FB63     		str	r3, [r7, #60]
 3065              		.loc 1 1938 11
 3066 01f2 CAE3     		b	.L303
 3067              	.L305:
1939:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1940:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1941:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
1942:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1943:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1944:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3068              		.loc 1 1944 27
 3069 01f4 354B     		ldr	r3, .L432
 3070 01f6 DB6C     		ldr	r3, [r3, #76]
 3071              		.loc 1 1944 25
 3072 01f8 03F04053 		and	r3, r3, #805306368
 3073 01fc 7B63     		str	r3, [r7, #52]
1945:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1946:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3074              		.loc 1 1946 16
 3075 01fe 334B     		ldr	r3, .L432
 3076 0200 1B68     		ldr	r3, [r3]
 3077 0202 03F00403 		and	r3, r3, #4
ARM GAS  /tmp/cc4ht4nF.s 			page 90


 3078              		.loc 1 1946 14
 3079 0206 042B     		cmp	r3, #4
 3080 0208 0CD1     		bne	.L318
 3081              		.loc 1 1946 56 discriminator 1
 3082 020a 7B6B     		ldr	r3, [r7, #52]
 3083 020c 002B     		cmp	r3, #0
 3084 020e 09D1     		bne	.L318
1947:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1948:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1949:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3085              		.loc 1 1949 40
 3086 0210 2E4B     		ldr	r3, .L432
 3087 0212 1B68     		ldr	r3, [r3]
 3088              		.loc 1 1949 67
 3089 0214 DB08     		lsrs	r3, r3, #3
 3090 0216 03F00303 		and	r3, r3, #3
 3091              		.loc 1 1949 23
 3092 021a 2D4A     		ldr	r2, .L432+4
 3093 021c 22FA03F3 		lsr	r3, r2, r3
 3094 0220 FB63     		str	r3, [r7, #60]
 3095 0222 1EE0     		b	.L319
 3096              	.L318:
1950:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1951:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1952:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3097              		.loc 1 1952 21
 3098 0224 294B     		ldr	r3, .L432
 3099 0226 1B68     		ldr	r3, [r3]
 3100 0228 03F48073 		and	r3, r3, #256
 3101              		.loc 1 1952 19
 3102 022c B3F5807F 		cmp	r3, #256
 3103 0230 06D1     		bne	.L320
 3104              		.loc 1 1952 61 discriminator 1
 3105 0232 7B6B     		ldr	r3, [r7, #52]
 3106 0234 B3F1805F 		cmp	r3, #268435456
 3107 0238 02D1     		bne	.L320
1953:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1954:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1955:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3108              		.loc 1 1955 23
 3109 023a 264B     		ldr	r3, .L432+8
 3110 023c FB63     		str	r3, [r7, #60]
 3111 023e 10E0     		b	.L319
 3112              	.L320:
1956:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1957:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1958:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3113              		.loc 1 1958 21
 3114 0240 224B     		ldr	r3, .L432
 3115 0242 1B68     		ldr	r3, [r3]
 3116 0244 03F40033 		and	r3, r3, #131072
 3117              		.loc 1 1958 19
 3118 0248 B3F5003F 		cmp	r3, #131072
 3119 024c 06D1     		bne	.L321
 3120              		.loc 1 1958 61 discriminator 1
 3121 024e 7B6B     		ldr	r3, [r7, #52]
 3122 0250 B3F1005F 		cmp	r3, #536870912
ARM GAS  /tmp/cc4ht4nF.s 			page 91


 3123 0254 02D1     		bne	.L321
1959:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1960:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1961:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3124              		.loc 1 1961 23
 3125 0256 204B     		ldr	r3, .L432+12
 3126 0258 FB63     		str	r3, [r7, #60]
 3127 025a 02E0     		b	.L319
 3128              	.L321:
1962:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1963:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1964:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1965:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1966:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1967:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3129              		.loc 1 1967 23
 3130 025c 0023     		movs	r3, #0
 3131 025e FB63     		str	r3, [r7, #60]
1968:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1969:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1970:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3132              		.loc 1 1970 11
 3133 0260 93E3     		b	.L303
 3134              	.L319:
 3135 0262 92E3     		b	.L303
 3136              	.L307:
1971:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1972:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1973:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
1974:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1975:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3137              		.loc 1 1975 21
 3138 0264 1D4B     		ldr	r3, .L432+16
 3139 0266 FB63     		str	r3, [r7, #60]
1976:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3140              		.loc 1 1976 11
 3141 0268 8FE3     		b	.L303
 3142              	.L306:
1977:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1978:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1979:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1980:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3143              		.loc 1 1980 21
 3144 026a 0023     		movs	r3, #0
 3145 026c FB63     		str	r3, [r7, #60]
1981:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3146              		.loc 1 1981 11
 3147 026e 8CE3     		b	.L303
 3148              	.L304:
1982:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1983:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1984:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1985:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* SAI3 */
1986:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1987:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2ASEL)
1988:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1989:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
ARM GAS  /tmp/cc4ht4nF.s 			page 92


1990:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1991:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();
1992:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1993:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1994:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1995:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI2A */
1996:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1997:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
1998:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
1999:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2000:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2001:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2002:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2003:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2004:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2005:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2006:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2007:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2008:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2A */
2009:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2010:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2011:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2012:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2013:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2014:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2015:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2016:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2017:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2018:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2019:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2020:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2021:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2022:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2A  */
2023:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2024:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2025:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2026:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2027:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2028:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2029:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2030:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2031:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2032:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2033:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2034:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2035:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2036:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI2A  */
2037:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2038:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2039:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
2040:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2041:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2042:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2043:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2044:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2045:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2046:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 93


2047:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
2048:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2049:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2050:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
2051:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2052:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2053:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
2054:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2055:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2056:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
2057:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2058:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2059:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2060:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2061:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2062:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
2063:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2064:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2065:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2066:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2067:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2068:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2ACLKSOURCE_PIN): /* External clock is the clock source for SAI2A */
2069:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2070:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2071:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2072:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2073:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2074:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2075:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2076:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2077:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2078:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2079:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2080:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2081:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2082:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2083:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2084:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if  defined(RCC_CDCCIP1R_SAI2BSEL_0)
2085:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
2086:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2087:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2088:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();
2089:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2090:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
2091:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2092:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI2B */
2093:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2094:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
2095:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2096:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2097:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
2098:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2099:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2100:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2101:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2102:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2103:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/cc4ht4nF.s 			page 94


2104:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2105:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI2B */
2106:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2107:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
2108:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2109:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2110:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
2111:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2112:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2113:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2114:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2115:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2116:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2117:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2118:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2119:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI2B */
2120:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2121:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
2122:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2123:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2124:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
2125:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2126:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2127:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2128:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2129:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2130:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2131:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2132:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2133:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI2BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI2B*/
2134:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2135:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2136:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
2137:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2138:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2139:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2140:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2141:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2142:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2143:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
2145:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2146:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2147:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
2148:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2149:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2150:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
2151:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2152:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2153:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
2154:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2155:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2156:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2157:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2158:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2159:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
2160:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/cc4ht4nF.s 			page 95


2161:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2162:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2163:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2164:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SAI2BCLKSOURCE_PIN): /* External clock is the clock source for SAI2B */
2165:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2166:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2167:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2168:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2169:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2170:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2171:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2172:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2173:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2174:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2175:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2176:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2177:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2178:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2179:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(SAI4)
2180:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 3149              		.loc 1 2180 11
 3150 0270 7B68     		ldr	r3, [r7, #4]
 3151 0272 B3F5806F 		cmp	r3, #1024
 3152 0276 40F0A780 		bne	.L322
2181:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2182:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2183:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 3153              		.loc 1 2183 23
 3154 027a 144B     		ldr	r3, .L432
 3155 027c 9B6D     		ldr	r3, [r3, #88]
 3156              		.loc 1 2183 21
 3157 027e 03F46003 		and	r3, r3, #14680064
 3158 0282 3B63     		str	r3, [r7, #48]
2184:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2185:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 3159              		.loc 1 2185 7
 3160 0284 3B6B     		ldr	r3, [r7, #48]
 3161 0286 B3F5000F 		cmp	r3, #8388608
 3162 028a 5FD0     		beq	.L323
 3163 028c 3B6B     		ldr	r3, [r7, #48]
 3164 028e B3F5000F 		cmp	r3, #8388608
 3165 0292 00F29680 		bhi	.L324
 3166 0296 3B6B     		ldr	r3, [r7, #48]
 3167 0298 B3F5C00F 		cmp	r3, #6291456
 3168 029c 00F08E80 		beq	.L325
 3169 02a0 3B6B     		ldr	r3, [r7, #48]
 3170 02a2 B3F5C00F 		cmp	r3, #6291456
 3171 02a6 00F28C80 		bhi	.L324
 3172 02aa 3B6B     		ldr	r3, [r7, #48]
 3173 02ac B3F5800F 		cmp	r3, #4194304
 3174 02b0 3AD0     		beq	.L326
 3175 02b2 3B6B     		ldr	r3, [r7, #48]
 3176 02b4 B3F5800F 		cmp	r3, #4194304
 3177 02b8 00F28380 		bhi	.L324
 3178 02bc 3B6B     		ldr	r3, [r7, #48]
 3179 02be 002B     		cmp	r3, #0
 3180 02c0 0ED0     		beq	.L327
ARM GAS  /tmp/cc4ht4nF.s 			page 96


 3181 02c2 3B6B     		ldr	r3, [r7, #48]
 3182 02c4 B3F5001F 		cmp	r3, #2097152
 3183 02c8 1CD0     		beq	.L328
 3184 02ca 7AE0     		b	.L324
 3185              	.L433:
 3186              		.align	2
 3187              	.L432:
 3188 02cc 00440258 		.word	1476543488
 3189 02d0 0090D003 		.word	64000000
 3190 02d4 00093D00 		.word	4000000
 3191 02d8 40787D01 		.word	25000000
 3192 02dc 0080BB00 		.word	12288000
 3193              	.L327:
2186:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2187:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
2188:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2189:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3194              		.loc 1 2189 14
 3195 02e0 AA4B     		ldr	r3, .L434
 3196 02e2 1B68     		ldr	r3, [r3]
 3197 02e4 03F00073 		and	r3, r3, #33554432
 3198              		.loc 1 2189 13
 3199 02e8 B3F1007F 		cmp	r3, #33554432
 3200 02ec 07D1     		bne	.L329
2190:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2191:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3201              		.loc 1 2191 11
 3202 02ee 07F12403 		add	r3, r7, #36
 3203 02f2 1846     		mov	r0, r3
 3204 02f4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2192:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3205              		.loc 1 2192 21
 3206 02f8 BB6A     		ldr	r3, [r7, #40]
 3207 02fa FB63     		str	r3, [r7, #60]
2193:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2194:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2195:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2196:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2197:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2198:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3208              		.loc 1 2198 11
 3209 02fc 45E3     		b	.L303
 3210              	.L329:
2196:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3211              		.loc 1 2196 22
 3212 02fe 0023     		movs	r3, #0
 3213 0300 FB63     		str	r3, [r7, #60]
 3214              		.loc 1 2198 11
 3215 0302 42E3     		b	.L303
 3216              	.L328:
2199:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2200:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
2201:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2202:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3217              		.loc 1 2202 14
 3218 0304 A14B     		ldr	r3, .L434
 3219 0306 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc4ht4nF.s 			page 97


 3220 0308 03F00063 		and	r3, r3, #134217728
 3221              		.loc 1 2202 13
 3222 030c B3F1006F 		cmp	r3, #134217728
 3223 0310 07D1     		bne	.L332
2203:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2204:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3224              		.loc 1 2204 11
 3225 0312 07F11803 		add	r3, r7, #24
 3226 0316 1846     		mov	r0, r3
 3227 0318 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2205:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3228              		.loc 1 2205 21
 3229 031c BB69     		ldr	r3, [r7, #24]
 3230 031e FB63     		str	r3, [r7, #60]
2206:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2207:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2208:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2209:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2210:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2211:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3231              		.loc 1 2211 11
 3232 0320 33E3     		b	.L303
 3233              	.L332:
2209:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3234              		.loc 1 2209 22
 3235 0322 0023     		movs	r3, #0
 3236 0324 FB63     		str	r3, [r7, #60]
 3237              		.loc 1 2211 11
 3238 0326 30E3     		b	.L303
 3239              	.L326:
2212:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2213:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2214:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
2215:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2216:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3240              		.loc 1 2216 15
 3241 0328 984B     		ldr	r3, .L434
 3242 032a 1B68     		ldr	r3, [r3]
 3243 032c 03F00053 		and	r3, r3, #536870912
 3244              		.loc 1 2216 14
 3245 0330 B3F1005F 		cmp	r3, #536870912
 3246 0334 07D1     		bne	.L334
2217:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2218:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3247              		.loc 1 2218 11
 3248 0336 07F10C03 		add	r3, r7, #12
 3249 033a 1846     		mov	r0, r3
 3250 033c FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2219:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3251              		.loc 1 2219 21
 3252 0340 FB68     		ldr	r3, [r7, #12]
 3253 0342 FB63     		str	r3, [r7, #60]
2220:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2221:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2222:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2223:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2224:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
ARM GAS  /tmp/cc4ht4nF.s 			page 98


2225:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3254              		.loc 1 2225 11
 3255 0344 21E3     		b	.L303
 3256              	.L334:
2223:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3257              		.loc 1 2223 22
 3258 0346 0023     		movs	r3, #0
 3259 0348 FB63     		str	r3, [r7, #60]
 3260              		.loc 1 2225 11
 3261 034a 1EE3     		b	.L303
 3262              	.L323:
2226:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
2229:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2230:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2231:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3263              		.loc 1 2231 27
 3264 034c 8F4B     		ldr	r3, .L434
 3265 034e DB6C     		ldr	r3, [r3, #76]
 3266              		.loc 1 2231 25
 3267 0350 03F04053 		and	r3, r3, #805306368
 3268 0354 7B63     		str	r3, [r7, #52]
2232:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2233:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3269              		.loc 1 2233 16
 3270 0356 8D4B     		ldr	r3, .L434
 3271 0358 1B68     		ldr	r3, [r3]
 3272 035a 03F00403 		and	r3, r3, #4
 3273              		.loc 1 2233 14
 3274 035e 042B     		cmp	r3, #4
 3275 0360 0CD1     		bne	.L336
 3276              		.loc 1 2233 56 discriminator 1
 3277 0362 7B6B     		ldr	r3, [r7, #52]
 3278 0364 002B     		cmp	r3, #0
 3279 0366 09D1     		bne	.L336
2234:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2235:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2236:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3280              		.loc 1 2236 40
 3281 0368 884B     		ldr	r3, .L434
 3282 036a 1B68     		ldr	r3, [r3]
 3283              		.loc 1 2236 67
 3284 036c DB08     		lsrs	r3, r3, #3
 3285 036e 03F00303 		and	r3, r3, #3
 3286              		.loc 1 2236 23
 3287 0372 874A     		ldr	r2, .L434+4
 3288 0374 22FA03F3 		lsr	r3, r2, r3
 3289 0378 FB63     		str	r3, [r7, #60]
 3290 037a 1EE0     		b	.L337
 3291              	.L336:
2237:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2238:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2239:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3292              		.loc 1 2239 21
 3293 037c 834B     		ldr	r3, .L434
 3294 037e 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc4ht4nF.s 			page 99


 3295 0380 03F48073 		and	r3, r3, #256
 3296              		.loc 1 2239 19
 3297 0384 B3F5807F 		cmp	r3, #256
 3298 0388 06D1     		bne	.L338
 3299              		.loc 1 2239 61 discriminator 1
 3300 038a 7B6B     		ldr	r3, [r7, #52]
 3301 038c B3F1805F 		cmp	r3, #268435456
 3302 0390 02D1     		bne	.L338
2240:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2241:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2242:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3303              		.loc 1 2242 23
 3304 0392 804B     		ldr	r3, .L434+8
 3305 0394 FB63     		str	r3, [r7, #60]
 3306 0396 10E0     		b	.L337
 3307              	.L338:
2243:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2244:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2245:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3308              		.loc 1 2245 21
 3309 0398 7C4B     		ldr	r3, .L434
 3310 039a 1B68     		ldr	r3, [r3]
 3311 039c 03F40033 		and	r3, r3, #131072
 3312              		.loc 1 2245 19
 3313 03a0 B3F5003F 		cmp	r3, #131072
 3314 03a4 06D1     		bne	.L339
 3315              		.loc 1 2245 61 discriminator 1
 3316 03a6 7B6B     		ldr	r3, [r7, #52]
 3317 03a8 B3F1005F 		cmp	r3, #536870912
 3318 03ac 02D1     		bne	.L339
2246:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2247:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2248:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3319              		.loc 1 2248 23
 3320 03ae 7A4B     		ldr	r3, .L434+12
 3321 03b0 FB63     		str	r3, [r7, #60]
 3322 03b2 02E0     		b	.L337
 3323              	.L339:
2249:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2250:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2251:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2252:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2253:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2254:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3324              		.loc 1 2254 23
 3325 03b4 0023     		movs	r3, #0
 3326 03b6 FB63     		str	r3, [r7, #60]
2255:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2256:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2257:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3327              		.loc 1 2257 11
 3328 03b8 E7E2     		b	.L303
 3329              	.L337:
 3330 03ba E6E2     		b	.L303
 3331              	.L325:
2258:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2259:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 100


2260:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
2261:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2262:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3332              		.loc 1 2262 21
 3333 03bc 774B     		ldr	r3, .L434+16
 3334 03be FB63     		str	r3, [r7, #60]
2263:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3335              		.loc 1 2263 11
 3336 03c0 E3E2     		b	.L303
 3337              	.L324:
2264:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2265:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2266:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2267:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2268:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3338              		.loc 1 2268 21
 3339 03c2 0023     		movs	r3, #0
 3340 03c4 FB63     		str	r3, [r7, #60]
2269:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3341              		.loc 1 2269 11
 3342 03c6 E0E2     		b	.L303
 3343              	.L322:
2270:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2271:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2272:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2273:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2274:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 3344              		.loc 1 2274 11
 3345 03c8 7B68     		ldr	r3, [r7, #4]
 3346 03ca B3F5006F 		cmp	r3, #2048
 3347 03ce 40F09C80 		bne	.L340
2275:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2276:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2277:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 3348              		.loc 1 2277 23
 3349 03d2 6E4B     		ldr	r3, .L434
 3350 03d4 9B6D     		ldr	r3, [r3, #88]
 3351              		.loc 1 2277 21
 3352 03d6 03F0E063 		and	r3, r3, #117440512
 3353 03da 3B63     		str	r3, [r7, #48]
2278:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2279:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
 3354              		.loc 1 2279 7
 3355 03dc 3B6B     		ldr	r3, [r7, #48]
 3356 03de B3F1806F 		cmp	r3, #67108864
 3357 03e2 54D0     		beq	.L341
 3358 03e4 3B6B     		ldr	r3, [r7, #48]
 3359 03e6 B3F1806F 		cmp	r3, #67108864
 3360 03ea 00F28B80 		bhi	.L342
 3361 03ee 3B6B     		ldr	r3, [r7, #48]
 3362 03f0 B3F1407F 		cmp	r3, #50331648
 3363 03f4 00F08380 		beq	.L343
 3364 03f8 3B6B     		ldr	r3, [r7, #48]
 3365 03fa B3F1407F 		cmp	r3, #50331648
 3366 03fe 00F28180 		bhi	.L342
 3367 0402 3B6B     		ldr	r3, [r7, #48]
 3368 0404 B3F1007F 		cmp	r3, #33554432
ARM GAS  /tmp/cc4ht4nF.s 			page 101


 3369 0408 2FD0     		beq	.L344
 3370 040a 3B6B     		ldr	r3, [r7, #48]
 3371 040c B3F1007F 		cmp	r3, #33554432
 3372 0410 78D8     		bhi	.L342
 3373 0412 3B6B     		ldr	r3, [r7, #48]
 3374 0414 002B     		cmp	r3, #0
 3375 0416 04D0     		beq	.L345
 3376 0418 3B6B     		ldr	r3, [r7, #48]
 3377 041a B3F1807F 		cmp	r3, #16777216
 3378 041e 12D0     		beq	.L346
 3379 0420 70E0     		b	.L342
 3380              	.L345:
2280:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2281:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
2282:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2283:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3381              		.loc 1 2283 14
 3382 0422 5A4B     		ldr	r3, .L434
 3383 0424 1B68     		ldr	r3, [r3]
 3384 0426 03F00073 		and	r3, r3, #33554432
 3385              		.loc 1 2283 13
 3386 042a B3F1007F 		cmp	r3, #33554432
 3387 042e 07D1     		bne	.L347
2284:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2285:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3388              		.loc 1 2285 11
 3389 0430 07F12403 		add	r3, r7, #36
 3390 0434 1846     		mov	r0, r3
 3391 0436 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2286:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3392              		.loc 1 2286 21
 3393 043a BB6A     		ldr	r3, [r7, #40]
 3394 043c FB63     		str	r3, [r7, #60]
2287:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2288:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2289:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2290:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2291:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2292:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3395              		.loc 1 2292 11
 3396 043e A4E2     		b	.L303
 3397              	.L347:
2290:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3398              		.loc 1 2290 22
 3399 0440 0023     		movs	r3, #0
 3400 0442 FB63     		str	r3, [r7, #60]
 3401              		.loc 1 2292 11
 3402 0444 A1E2     		b	.L303
 3403              	.L346:
2293:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2294:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
2295:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2296:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3404              		.loc 1 2296 14
 3405 0446 514B     		ldr	r3, .L434
 3406 0448 1B68     		ldr	r3, [r3]
 3407 044a 03F00063 		and	r3, r3, #134217728
ARM GAS  /tmp/cc4ht4nF.s 			page 102


 3408              		.loc 1 2296 13
 3409 044e B3F1006F 		cmp	r3, #134217728
 3410 0452 07D1     		bne	.L350
2297:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2298:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3411              		.loc 1 2298 11
 3412 0454 07F11803 		add	r3, r7, #24
 3413 0458 1846     		mov	r0, r3
 3414 045a FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2299:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3415              		.loc 1 2299 21
 3416 045e BB69     		ldr	r3, [r7, #24]
 3417 0460 FB63     		str	r3, [r7, #60]
2300:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2301:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2302:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2303:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2304:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2305:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3418              		.loc 1 2305 11
 3419 0462 92E2     		b	.L303
 3420              	.L350:
2303:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3421              		.loc 1 2303 22
 3422 0464 0023     		movs	r3, #0
 3423 0466 FB63     		str	r3, [r7, #60]
 3424              		.loc 1 2305 11
 3425 0468 8FE2     		b	.L303
 3426              	.L344:
2306:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2307:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2308:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
2309:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2310:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3427              		.loc 1 2310 14
 3428 046a 484B     		ldr	r3, .L434
 3429 046c 1B68     		ldr	r3, [r3]
 3430 046e 03F00053 		and	r3, r3, #536870912
 3431              		.loc 1 2310 13
 3432 0472 B3F1005F 		cmp	r3, #536870912
 3433 0476 07D1     		bne	.L352
2311:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2312:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3434              		.loc 1 2312 11
 3435 0478 07F10C03 		add	r3, r7, #12
 3436 047c 1846     		mov	r0, r3
 3437 047e FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2313:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3438              		.loc 1 2313 21
 3439 0482 FB68     		ldr	r3, [r7, #12]
 3440 0484 FB63     		str	r3, [r7, #60]
2314:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2315:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2316:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2317:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2318:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2319:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/cc4ht4nF.s 			page 103


 3441              		.loc 1 2319 11
 3442 0486 80E2     		b	.L303
 3443              	.L352:
2317:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3444              		.loc 1 2317 22
 3445 0488 0023     		movs	r3, #0
 3446 048a FB63     		str	r3, [r7, #60]
 3447              		.loc 1 2319 11
 3448 048c 7DE2     		b	.L303
 3449              	.L341:
2320:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2321:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2322:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
2323:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2324:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2325:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3450              		.loc 1 2325 27
 3451 048e 3F4B     		ldr	r3, .L434
 3452 0490 DB6C     		ldr	r3, [r3, #76]
 3453              		.loc 1 2325 25
 3454 0492 03F04053 		and	r3, r3, #805306368
 3455 0496 7B63     		str	r3, [r7, #52]
2326:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2327:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3456              		.loc 1 2327 15
 3457 0498 3C4B     		ldr	r3, .L434
 3458 049a 1B68     		ldr	r3, [r3]
 3459 049c 03F00403 		and	r3, r3, #4
 3460              		.loc 1 2327 13
 3461 04a0 042B     		cmp	r3, #4
 3462 04a2 0CD1     		bne	.L354
 3463              		.loc 1 2327 55 discriminator 1
 3464 04a4 7B6B     		ldr	r3, [r7, #52]
 3465 04a6 002B     		cmp	r3, #0
 3466 04a8 09D1     		bne	.L354
2328:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2329:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2330:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3467              		.loc 1 2330 40
 3468 04aa 384B     		ldr	r3, .L434
 3469 04ac 1B68     		ldr	r3, [r3]
 3470              		.loc 1 2330 67
 3471 04ae DB08     		lsrs	r3, r3, #3
 3472 04b0 03F00303 		and	r3, r3, #3
 3473              		.loc 1 2330 23
 3474 04b4 364A     		ldr	r2, .L434+4
 3475 04b6 22FA03F3 		lsr	r3, r2, r3
 3476 04ba FB63     		str	r3, [r7, #60]
 3477 04bc 1EE0     		b	.L355
 3478              	.L354:
2331:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2332:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2333:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3479              		.loc 1 2333 21
 3480 04be 334B     		ldr	r3, .L434
 3481 04c0 1B68     		ldr	r3, [r3]
 3482 04c2 03F48073 		and	r3, r3, #256
ARM GAS  /tmp/cc4ht4nF.s 			page 104


 3483              		.loc 1 2333 19
 3484 04c6 B3F5807F 		cmp	r3, #256
 3485 04ca 06D1     		bne	.L356
 3486              		.loc 1 2333 61 discriminator 1
 3487 04cc 7B6B     		ldr	r3, [r7, #52]
 3488 04ce B3F1805F 		cmp	r3, #268435456
 3489 04d2 02D1     		bne	.L356
2334:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2335:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2336:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3490              		.loc 1 2336 23
 3491 04d4 2F4B     		ldr	r3, .L434+8
 3492 04d6 FB63     		str	r3, [r7, #60]
 3493 04d8 10E0     		b	.L355
 3494              	.L356:
2337:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2338:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2339:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3495              		.loc 1 2339 21
 3496 04da 2C4B     		ldr	r3, .L434
 3497 04dc 1B68     		ldr	r3, [r3]
 3498 04de 03F40033 		and	r3, r3, #131072
 3499              		.loc 1 2339 19
 3500 04e2 B3F5003F 		cmp	r3, #131072
 3501 04e6 06D1     		bne	.L357
 3502              		.loc 1 2339 61 discriminator 1
 3503 04e8 7B6B     		ldr	r3, [r7, #52]
 3504 04ea B3F1005F 		cmp	r3, #536870912
 3505 04ee 02D1     		bne	.L357
2340:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2341:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2342:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3506              		.loc 1 2342 23
 3507 04f0 294B     		ldr	r3, .L434+12
 3508 04f2 FB63     		str	r3, [r7, #60]
 3509 04f4 02E0     		b	.L355
 3510              	.L357:
2343:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2344:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2345:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2346:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2347:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2348:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3511              		.loc 1 2348 23
 3512 04f6 0023     		movs	r3, #0
 3513 04f8 FB63     		str	r3, [r7, #60]
2349:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2350:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2351:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3514              		.loc 1 2351 11
 3515 04fa 46E2     		b	.L303
 3516              	.L355:
 3517 04fc 45E2     		b	.L303
 3518              	.L343:
2352:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2353:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2354:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
ARM GAS  /tmp/cc4ht4nF.s 			page 105


2355:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2356:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3519              		.loc 1 2356 21
 3520 04fe 274B     		ldr	r3, .L434+16
 3521 0500 FB63     		str	r3, [r7, #60]
2357:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3522              		.loc 1 2357 11
 3523 0502 42E2     		b	.L303
 3524              	.L342:
2358:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2359:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2360:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2361:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2362:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3525              		.loc 1 2362 21
 3526 0504 0023     		movs	r3, #0
 3527 0506 FB63     		str	r3, [r7, #60]
2363:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3528              		.loc 1 2363 11
 3529 0508 3FE2     		b	.L303
 3530              	.L340:
2364:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2365:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2366:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2367:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*SAI4*/
2368:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 3531              		.loc 1 2368 11
 3532 050a 7B68     		ldr	r3, [r7, #4]
 3533 050c B3F5805F 		cmp	r3, #4096
 3534 0510 40F0A880 		bne	.L358
2369:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2370:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI1/2/3 clock source */
2371:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 3535              		.loc 1 2371 15
 3536 0514 1D4B     		ldr	r3, .L434
 3537 0516 1B6D     		ldr	r3, [r3, #80]
 3538              		.loc 1 2371 13
 3539 0518 03F4E043 		and	r3, r3, #28672
 3540 051c BB63     		str	r3, [r7, #56]
2372:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2373:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3541              		.loc 1 2373 7
 3542 051e BB6B     		ldr	r3, [r7, #56]
 3543 0520 B3F5804F 		cmp	r3, #16384
 3544 0524 60D0     		beq	.L359
 3545 0526 BB6B     		ldr	r3, [r7, #56]
 3546 0528 B3F5804F 		cmp	r3, #16384
 3547 052c 00F29780 		bhi	.L360
 3548 0530 BB6B     		ldr	r3, [r7, #56]
 3549 0532 B3F5405F 		cmp	r3, #12288
 3550 0536 00F08F80 		beq	.L361
 3551 053a BB6B     		ldr	r3, [r7, #56]
 3552 053c B3F5405F 		cmp	r3, #12288
 3553 0540 00F28D80 		bhi	.L360
 3554 0544 BB6B     		ldr	r3, [r7, #56]
 3555 0546 B3F5005F 		cmp	r3, #8192
 3556 054a 3BD0     		beq	.L362
ARM GAS  /tmp/cc4ht4nF.s 			page 106


 3557 054c BB6B     		ldr	r3, [r7, #56]
 3558 054e B3F5005F 		cmp	r3, #8192
 3559 0552 00F28480 		bhi	.L360
 3560 0556 BB6B     		ldr	r3, [r7, #56]
 3561 0558 002B     		cmp	r3, #0
 3562 055a 04D0     		beq	.L363
 3563 055c BB6B     		ldr	r3, [r7, #56]
 3564 055e B3F5805F 		cmp	r3, #4096
 3565 0562 1DD0     		beq	.L364
 3566 0564 7BE0     		b	.L360
 3567              	.L363:
2374:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2375:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
2376:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2377:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3568              		.loc 1 2377 14
 3569 0566 094B     		ldr	r3, .L434
 3570 0568 1B68     		ldr	r3, [r3]
 3571 056a 03F00073 		and	r3, r3, #33554432
 3572              		.loc 1 2377 13
 3573 056e B3F1007F 		cmp	r3, #33554432
 3574 0572 07D1     		bne	.L365
2378:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2379:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3575              		.loc 1 2379 11
 3576 0574 07F12403 		add	r3, r7, #36
 3577 0578 1846     		mov	r0, r3
 3578 057a FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2380:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3579              		.loc 1 2380 21
 3580 057e BB6A     		ldr	r3, [r7, #40]
 3581 0580 FB63     		str	r3, [r7, #60]
2381:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2382:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2383:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2384:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2385:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2386:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3582              		.loc 1 2386 11
 3583 0582 02E2     		b	.L303
 3584              	.L365:
2384:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3585              		.loc 1 2384 22
 3586 0584 0023     		movs	r3, #0
 3587 0586 FB63     		str	r3, [r7, #60]
 3588              		.loc 1 2386 11
 3589 0588 FFE1     		b	.L303
 3590              	.L435:
 3591 058a 00BF     		.align	2
 3592              	.L434:
 3593 058c 00440258 		.word	1476543488
 3594 0590 0090D003 		.word	64000000
 3595 0594 00093D00 		.word	4000000
 3596 0598 40787D01 		.word	25000000
 3597 059c 0080BB00 		.word	12288000
 3598              	.L364:
2387:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/cc4ht4nF.s 			page 107


2388:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
2389:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2390:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3599              		.loc 1 2390 14
 3600 05a0 A34B     		ldr	r3, .L436
 3601 05a2 1B68     		ldr	r3, [r3]
 3602 05a4 03F00063 		and	r3, r3, #134217728
 3603              		.loc 1 2390 13
 3604 05a8 B3F1006F 		cmp	r3, #134217728
 3605 05ac 07D1     		bne	.L368
2391:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2392:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3606              		.loc 1 2392 11
 3607 05ae 07F11803 		add	r3, r7, #24
 3608 05b2 1846     		mov	r0, r3
 3609 05b4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2393:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3610              		.loc 1 2393 21
 3611 05b8 BB69     		ldr	r3, [r7, #24]
 3612 05ba FB63     		str	r3, [r7, #60]
2394:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2395:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2396:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2397:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2398:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2399:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3613              		.loc 1 2399 11
 3614 05bc E5E1     		b	.L303
 3615              	.L368:
2397:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3616              		.loc 1 2397 22
 3617 05be 0023     		movs	r3, #0
 3618 05c0 FB63     		str	r3, [r7, #60]
 3619              		.loc 1 2399 11
 3620 05c2 E2E1     		b	.L303
 3621              	.L362:
2400:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2401:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2402:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
2403:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2404:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3622              		.loc 1 2404 14
 3623 05c4 9A4B     		ldr	r3, .L436
 3624 05c6 1B68     		ldr	r3, [r3]
 3625 05c8 03F00053 		and	r3, r3, #536870912
 3626              		.loc 1 2404 13
 3627 05cc B3F1005F 		cmp	r3, #536870912
 3628 05d0 07D1     		bne	.L370
2405:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2406:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3629              		.loc 1 2406 11
 3630 05d2 07F10C03 		add	r3, r7, #12
 3631 05d6 1846     		mov	r0, r3
 3632 05d8 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2407:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3633              		.loc 1 2407 21
 3634 05dc FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/cc4ht4nF.s 			page 108


 3635 05de FB63     		str	r3, [r7, #60]
2408:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2409:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2410:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2411:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2412:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2413:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3636              		.loc 1 2413 11
 3637 05e0 D3E1     		b	.L303
 3638              	.L370:
2411:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3639              		.loc 1 2411 22
 3640 05e2 0023     		movs	r3, #0
 3641 05e4 FB63     		str	r3, [r7, #60]
 3642              		.loc 1 2413 11
 3643 05e6 D0E1     		b	.L303
 3644              	.L359:
2414:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2415:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2416:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
2417:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2418:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2419:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3645              		.loc 1 2419 27
 3646 05e8 914B     		ldr	r3, .L436
 3647 05ea DB6C     		ldr	r3, [r3, #76]
 3648              		.loc 1 2419 25
 3649 05ec 03F04053 		and	r3, r3, #805306368
 3650 05f0 7B63     		str	r3, [r7, #52]
2420:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2421:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3651              		.loc 1 2421 15
 3652 05f2 8F4B     		ldr	r3, .L436
 3653 05f4 1B68     		ldr	r3, [r3]
 3654 05f6 03F00403 		and	r3, r3, #4
 3655              		.loc 1 2421 13
 3656 05fa 042B     		cmp	r3, #4
 3657 05fc 0CD1     		bne	.L372
 3658              		.loc 1 2421 55 discriminator 1
 3659 05fe 7B6B     		ldr	r3, [r7, #52]
 3660 0600 002B     		cmp	r3, #0
 3661 0602 09D1     		bne	.L372
2422:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2423:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2424:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3662              		.loc 1 2424 40
 3663 0604 8A4B     		ldr	r3, .L436
 3664 0606 1B68     		ldr	r3, [r3]
 3665              		.loc 1 2424 67
 3666 0608 DB08     		lsrs	r3, r3, #3
 3667 060a 03F00303 		and	r3, r3, #3
 3668              		.loc 1 2424 23
 3669 060e 894A     		ldr	r2, .L436+4
 3670 0610 22FA03F3 		lsr	r3, r2, r3
 3671 0614 FB63     		str	r3, [r7, #60]
 3672 0616 1EE0     		b	.L373
 3673              	.L372:
ARM GAS  /tmp/cc4ht4nF.s 			page 109


2425:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2426:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2427:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3674              		.loc 1 2427 21
 3675 0618 854B     		ldr	r3, .L436
 3676 061a 1B68     		ldr	r3, [r3]
 3677 061c 03F48073 		and	r3, r3, #256
 3678              		.loc 1 2427 19
 3679 0620 B3F5807F 		cmp	r3, #256
 3680 0624 06D1     		bne	.L374
 3681              		.loc 1 2427 61 discriminator 1
 3682 0626 7B6B     		ldr	r3, [r7, #52]
 3683 0628 B3F1805F 		cmp	r3, #268435456
 3684 062c 02D1     		bne	.L374
2428:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2429:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2430:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3685              		.loc 1 2430 23
 3686 062e 824B     		ldr	r3, .L436+8
 3687 0630 FB63     		str	r3, [r7, #60]
 3688 0632 10E0     		b	.L373
 3689              	.L374:
2431:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2432:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2433:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3690              		.loc 1 2433 21
 3691 0634 7E4B     		ldr	r3, .L436
 3692 0636 1B68     		ldr	r3, [r3]
 3693 0638 03F40033 		and	r3, r3, #131072
 3694              		.loc 1 2433 19
 3695 063c B3F5003F 		cmp	r3, #131072
 3696 0640 06D1     		bne	.L375
 3697              		.loc 1 2433 61 discriminator 1
 3698 0642 7B6B     		ldr	r3, [r7, #52]
 3699 0644 B3F1005F 		cmp	r3, #536870912
 3700 0648 02D1     		bne	.L375
2434:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2435:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2436:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3701              		.loc 1 2436 23
 3702 064a 7C4B     		ldr	r3, .L436+12
 3703 064c FB63     		str	r3, [r7, #60]
 3704 064e 02E0     		b	.L373
 3705              	.L375:
2437:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2438:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2439:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2440:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2441:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2442:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3706              		.loc 1 2442 23
 3707 0650 0023     		movs	r3, #0
 3708 0652 FB63     		str	r3, [r7, #60]
2443:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2444:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2445:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3709              		.loc 1 2445 11
ARM GAS  /tmp/cc4ht4nF.s 			page 110


 3710 0654 99E1     		b	.L303
 3711              	.L373:
 3712 0656 98E1     		b	.L303
 3713              	.L361:
2446:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2447:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2448:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
2449:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2450:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
 3714              		.loc 1 2450 21
 3715 0658 794B     		ldr	r3, .L436+16
 3716 065a FB63     		str	r3, [r7, #60]
2451:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3717              		.loc 1 2451 11
 3718 065c 95E1     		b	.L303
 3719              	.L360:
2452:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2453:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2454:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2455:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3720              		.loc 1 2455 21
 3721 065e 0023     		movs	r3, #0
 3722 0660 FB63     		str	r3, [r7, #60]
2456:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3723              		.loc 1 2456 11
 3724 0662 92E1     		b	.L303
 3725              	.L358:
2457:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2458:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2459:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2460:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
 3726              		.loc 1 2460 11
 3727 0664 7B68     		ldr	r3, [r7, #4]
 3728 0666 B3F5002F 		cmp	r3, #524288
 3729 066a 73D1     		bne	.L376
2461:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2462:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get ADC clock source */
2463:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_ADC_SOURCE();
 3730              		.loc 1 2463 15
 3731 066c 704B     		ldr	r3, .L436
 3732 066e 9B6D     		ldr	r3, [r3, #88]
 3733              		.loc 1 2463 13
 3734 0670 03F44033 		and	r3, r3, #196608
 3735 0674 BB63     		str	r3, [r7, #56]
2464:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2465:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3736              		.loc 1 2465 7
 3737 0676 BB6B     		ldr	r3, [r7, #56]
 3738 0678 B3F5003F 		cmp	r3, #131072
 3739 067c 2FD0     		beq	.L377
 3740 067e BB6B     		ldr	r3, [r7, #56]
 3741 0680 B3F5003F 		cmp	r3, #131072
 3742 0684 63D8     		bhi	.L378
 3743 0686 BB6B     		ldr	r3, [r7, #56]
 3744 0688 002B     		cmp	r3, #0
 3745 068a 04D0     		beq	.L379
 3746 068c BB6B     		ldr	r3, [r7, #56]
ARM GAS  /tmp/cc4ht4nF.s 			page 111


 3747 068e B3F5803F 		cmp	r3, #65536
 3748 0692 12D0     		beq	.L380
 3749 0694 5BE0     		b	.L378
 3750              	.L379:
2466:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2467:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
2468:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2469:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3751              		.loc 1 2469 14
 3752 0696 664B     		ldr	r3, .L436
 3753 0698 1B68     		ldr	r3, [r3]
 3754 069a 03F00063 		and	r3, r3, #134217728
 3755              		.loc 1 2469 13
 3756 069e B3F1006F 		cmp	r3, #134217728
 3757 06a2 07D1     		bne	.L381
2470:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2471:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3758              		.loc 1 2471 11
 3759 06a4 07F11803 		add	r3, r7, #24
 3760 06a8 1846     		mov	r0, r3
 3761 06aa FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2472:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3762              		.loc 1 2472 21
 3763 06ae BB69     		ldr	r3, [r7, #24]
 3764 06b0 FB63     		str	r3, [r7, #60]
2473:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2474:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2475:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2477:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2478:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3765              		.loc 1 2478 11
 3766 06b2 6AE1     		b	.L303
 3767              	.L381:
2476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3768              		.loc 1 2476 22
 3769 06b4 0023     		movs	r3, #0
 3770 06b6 FB63     		str	r3, [r7, #60]
 3771              		.loc 1 2478 11
 3772 06b8 67E1     		b	.L303
 3773              	.L380:
2479:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2480:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
2481:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2482:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 3774              		.loc 1 2482 14
 3775 06ba 5D4B     		ldr	r3, .L436
 3776 06bc 1B68     		ldr	r3, [r3]
 3777 06be 03F00053 		and	r3, r3, #536870912
 3778              		.loc 1 2482 13
 3779 06c2 B3F1005F 		cmp	r3, #536870912
 3780 06c6 07D1     		bne	.L384
2483:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2484:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 3781              		.loc 1 2484 11
 3782 06c8 07F10C03 		add	r3, r7, #12
 3783 06cc 1846     		mov	r0, r3
ARM GAS  /tmp/cc4ht4nF.s 			page 112


 3784 06ce FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2485:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 3785              		.loc 1 2485 21
 3786 06d2 7B69     		ldr	r3, [r7, #20]
 3787 06d4 FB63     		str	r3, [r7, #60]
2486:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2487:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2488:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2489:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2490:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2491:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3788              		.loc 1 2491 11
 3789 06d6 58E1     		b	.L303
 3790              	.L384:
2489:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3791              		.loc 1 2489 22
 3792 06d8 0023     		movs	r3, #0
 3793 06da FB63     		str	r3, [r7, #60]
 3794              		.loc 1 2491 11
 3795 06dc 55E1     		b	.L303
 3796              	.L377:
2492:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2493:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2494:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
2495:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2496:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2497:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 3797              		.loc 1 2497 27
 3798 06de 544B     		ldr	r3, .L436
 3799 06e0 DB6C     		ldr	r3, [r3, #76]
 3800              		.loc 1 2497 25
 3801 06e2 03F04053 		and	r3, r3, #805306368
 3802 06e6 7B63     		str	r3, [r7, #52]
2498:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2499:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 3803              		.loc 1 2499 15
 3804 06e8 514B     		ldr	r3, .L436
 3805 06ea 1B68     		ldr	r3, [r3]
 3806 06ec 03F00403 		and	r3, r3, #4
 3807              		.loc 1 2499 13
 3808 06f0 042B     		cmp	r3, #4
 3809 06f2 0CD1     		bne	.L386
 3810              		.loc 1 2499 55 discriminator 1
 3811 06f4 7B6B     		ldr	r3, [r7, #52]
 3812 06f6 002B     		cmp	r3, #0
 3813 06f8 09D1     		bne	.L386
2500:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2501:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
2502:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 3814              		.loc 1 2502 40
 3815 06fa 4D4B     		ldr	r3, .L436
 3816 06fc 1B68     		ldr	r3, [r3]
 3817              		.loc 1 2502 67
 3818 06fe DB08     		lsrs	r3, r3, #3
 3819 0700 03F00303 		and	r3, r3, #3
 3820              		.loc 1 2502 23
 3821 0704 4B4A     		ldr	r2, .L436+4
ARM GAS  /tmp/cc4ht4nF.s 			page 113


 3822 0706 22FA03F3 		lsr	r3, r2, r3
 3823 070a FB63     		str	r3, [r7, #60]
 3824 070c 1EE0     		b	.L387
 3825              	.L386:
2503:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2504:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2505:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CS
 3826              		.loc 1 2505 21
 3827 070e 484B     		ldr	r3, .L436
 3828 0710 1B68     		ldr	r3, [r3]
 3829 0712 03F48073 		and	r3, r3, #256
 3830              		.loc 1 2505 19
 3831 0716 B3F5807F 		cmp	r3, #256
 3832 071a 06D1     		bne	.L388
 3833              		.loc 1 2505 61 discriminator 1
 3834 071c 7B6B     		ldr	r3, [r7, #52]
 3835 071e B3F1805F 		cmp	r3, #268435456
 3836 0722 02D1     		bne	.L388
2506:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2507:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
2508:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
 3837              		.loc 1 2508 23
 3838 0724 444B     		ldr	r3, .L436+8
 3839 0726 FB63     		str	r3, [r7, #60]
 3840 0728 10E0     		b	.L387
 3841              	.L388:
2509:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2510:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2511:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HS
 3842              		.loc 1 2511 21
 3843 072a 414B     		ldr	r3, .L436
 3844 072c 1B68     		ldr	r3, [r3]
 3845 072e 03F40033 		and	r3, r3, #131072
 3846              		.loc 1 2511 19
 3847 0732 B3F5003F 		cmp	r3, #131072
 3848 0736 06D1     		bne	.L389
 3849              		.loc 1 2511 61 discriminator 1
 3850 0738 7B6B     		ldr	r3, [r7, #52]
 3851 073a B3F1005F 		cmp	r3, #536870912
 3852 073e 02D1     		bne	.L389
2512:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2513:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
2514:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
 3853              		.loc 1 2514 23
 3854 0740 3E4B     		ldr	r3, .L436+12
 3855 0742 FB63     		str	r3, [r7, #60]
 3856 0744 02E0     		b	.L387
 3857              	.L389:
2515:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2516:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2517:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
2518:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
2519:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
2520:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
 3858              		.loc 1 2520 23
 3859 0746 0023     		movs	r3, #0
 3860 0748 FB63     		str	r3, [r7, #60]
ARM GAS  /tmp/cc4ht4nF.s 			page 114


2521:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
2522:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2523:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3861              		.loc 1 2523 11
 3862 074a 1EE1     		b	.L303
 3863              	.L387:
 3864 074c 1DE1     		b	.L303
 3865              	.L378:
2524:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2525:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2526:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2527:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2528:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3866              		.loc 1 2528 21
 3867 074e 0023     		movs	r3, #0
 3868 0750 FB63     		str	r3, [r7, #60]
2529:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3869              		.loc 1 2529 11
 3870 0752 1AE1     		b	.L303
 3871              	.L376:
2530:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2531:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2532:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2533:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 3872              		.loc 1 2533 11
 3873 0754 7B68     		ldr	r3, [r7, #4]
 3874 0756 B3F5803F 		cmp	r3, #65536
 3875 075a 33D1     		bne	.L390
2534:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2535:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SDMMC clock source */
2536:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 3876              		.loc 1 2536 15
 3877 075c 344B     		ldr	r3, .L436
 3878 075e DB6C     		ldr	r3, [r3, #76]
 3879              		.loc 1 2536 13
 3880 0760 03F48033 		and	r3, r3, #65536
 3881 0764 BB63     		str	r3, [r7, #56]
2537:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2538:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3882              		.loc 1 2538 7
 3883 0766 BB6B     		ldr	r3, [r7, #56]
 3884 0768 002B     		cmp	r3, #0
 3885 076a 04D0     		beq	.L391
 3886 076c BB6B     		ldr	r3, [r7, #56]
 3887 076e B3F5803F 		cmp	r3, #65536
 3888 0772 12D0     		beq	.L392
 3889 0774 23E0     		b	.L431
 3890              	.L391:
2539:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2540:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
2541:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2542:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 3891              		.loc 1 2542 14
 3892 0776 2E4B     		ldr	r3, .L436
 3893 0778 1B68     		ldr	r3, [r3]
 3894 077a 03F00073 		and	r3, r3, #33554432
 3895              		.loc 1 2542 13
ARM GAS  /tmp/cc4ht4nF.s 			page 115


 3896 077e B3F1007F 		cmp	r3, #33554432
 3897 0782 07D1     		bne	.L394
2543:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2544:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 3898              		.loc 1 2544 11
 3899 0784 07F12403 		add	r3, r7, #36
 3900 0788 1846     		mov	r0, r3
 3901 078a FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2545:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3902              		.loc 1 2545 21
 3903 078e BB6A     		ldr	r3, [r7, #40]
 3904 0790 FB63     		str	r3, [r7, #60]
2546:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2548:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2549:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2550:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2551:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3905              		.loc 1 2551 11
 3906 0792 FAE0     		b	.L303
 3907              	.L394:
2549:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3908              		.loc 1 2549 21
 3909 0794 0023     		movs	r3, #0
 3910 0796 FB63     		str	r3, [r7, #60]
 3911              		.loc 1 2551 11
 3912 0798 F7E0     		b	.L303
 3913              	.L392:
2552:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2553:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
2554:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2555:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 3914              		.loc 1 2555 15
 3915 079a 254B     		ldr	r3, .L436
 3916 079c 1B68     		ldr	r3, [r3]
 3917 079e 03F00063 		and	r3, r3, #134217728
 3918              		.loc 1 2555 14
 3919 07a2 B3F1006F 		cmp	r3, #134217728
 3920 07a6 07D1     		bne	.L397
2556:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2557:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 3921              		.loc 1 2557 11
 3922 07a8 07F11803 		add	r3, r7, #24
 3923 07ac 1846     		mov	r0, r3
 3924 07ae FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2558:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
 3925              		.loc 1 2558 21
 3926 07b2 3B6A     		ldr	r3, [r7, #32]
 3927 07b4 FB63     		str	r3, [r7, #60]
2559:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2560:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2561:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2562:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2563:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2564:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3928              		.loc 1 2564 11
 3929 07b6 E8E0     		b	.L303
ARM GAS  /tmp/cc4ht4nF.s 			page 116


 3930              	.L397:
2562:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 3931              		.loc 1 2562 21
 3932 07b8 0023     		movs	r3, #0
 3933 07ba FB63     		str	r3, [r7, #60]
 3934              		.loc 1 2564 11
 3935 07bc E5E0     		b	.L303
 3936              	.L431:
2565:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2566:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2567:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2568:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2569:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 3937              		.loc 1 2569 21
 3938 07be 0023     		movs	r3, #0
 3939 07c0 FB63     		str	r3, [r7, #60]
2570:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3940              		.loc 1 2570 11
 3941 07c2 E2E0     		b	.L303
 3942              	.L390:
2571:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2572:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2573:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2574:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 3943              		.loc 1 2574 11
 3944 07c4 7B68     		ldr	r3, [r7, #4]
 3945 07c6 B3F5804F 		cmp	r3, #16384
 3946 07ca 40F08F80 		bne	.L399
2575:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2576:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI6 clock source */
2577:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 3947              		.loc 1 2577 15
 3948 07ce 184B     		ldr	r3, .L436
 3949 07d0 9B6D     		ldr	r3, [r3, #88]
 3950              		.loc 1 2577 13
 3951 07d2 03F0E043 		and	r3, r3, #1879048192
 3952 07d6 BB63     		str	r3, [r7, #56]
2578:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2579:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 3953              		.loc 1 2579 7
 3954 07d8 BB6B     		ldr	r3, [r7, #56]
 3955 07da B3F1A04F 		cmp	r3, #1342177280
 3956 07de 75D0     		beq	.L400
 3957 07e0 BB6B     		ldr	r3, [r7, #56]
 3958 07e2 B3F1A04F 		cmp	r3, #1342177280
 3959 07e6 7ED8     		bhi	.L401
 3960 07e8 BB6B     		ldr	r3, [r7, #56]
 3961 07ea B3F1804F 		cmp	r3, #1073741824
 3962 07ee 60D0     		beq	.L402
 3963 07f0 BB6B     		ldr	r3, [r7, #56]
 3964 07f2 B3F1804F 		cmp	r3, #1073741824
 3965 07f6 76D8     		bhi	.L401
 3966 07f8 BB6B     		ldr	r3, [r7, #56]
 3967 07fa B3F1405F 		cmp	r3, #805306368
 3968 07fe 45D0     		beq	.L403
 3969 0800 BB6B     		ldr	r3, [r7, #56]
 3970 0802 B3F1405F 		cmp	r3, #805306368
ARM GAS  /tmp/cc4ht4nF.s 			page 117


 3971 0806 6ED8     		bhi	.L401
 3972 0808 BB6B     		ldr	r3, [r7, #56]
 3973 080a B3F1005F 		cmp	r3, #536870912
 3974 080e 2BD0     		beq	.L404
 3975 0810 BB6B     		ldr	r3, [r7, #56]
 3976 0812 B3F1005F 		cmp	r3, #536870912
 3977 0816 66D8     		bhi	.L401
 3978 0818 BB6B     		ldr	r3, [r7, #56]
 3979 081a 002B     		cmp	r3, #0
 3980 081c 04D0     		beq	.L405
 3981 081e BB6B     		ldr	r3, [r7, #56]
 3982 0820 B3F1805F 		cmp	r3, #268435456
 3983 0824 0ED0     		beq	.L406
 3984 0826 5EE0     		b	.L401
 3985              	.L405:
2580:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2581:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
2582:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2583:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HAL_RCCEx_GetD3PCLK1Freq();
 3986              		.loc 1 2583 23
 3987 0828 FFF7FEFF 		bl	HAL_RCCEx_GetD3PCLK1Freq
 3988 082c F863     		str	r0, [r7, #60]
2584:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3989              		.loc 1 2584 11
 3990 082e ACE0     		b	.L303
 3991              	.L437:
 3992              		.align	2
 3993              	.L436:
 3994 0830 00440258 		.word	1476543488
 3995 0834 0090D003 		.word	64000000
 3996 0838 00093D00 		.word	4000000
 3997 083c 40787D01 		.word	25000000
 3998 0840 0080BB00 		.word	12288000
 3999              	.L406:
2585:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2586:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
2587:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2588:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4000              		.loc 1 2588 14
 4001 0844 534B     		ldr	r3, .L438
 4002 0846 1B68     		ldr	r3, [r3]
 4003 0848 03F00063 		and	r3, r3, #134217728
 4004              		.loc 1 2588 13
 4005 084c B3F1006F 		cmp	r3, #134217728
 4006 0850 07D1     		bne	.L408
2589:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2590:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4007              		.loc 1 2590 11
 4008 0852 07F11803 		add	r3, r7, #24
 4009 0856 1846     		mov	r0, r3
 4010 0858 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2591:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4011              		.loc 1 2591 21
 4012 085c FB69     		ldr	r3, [r7, #28]
 4013 085e FB63     		str	r3, [r7, #60]
2592:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2593:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
ARM GAS  /tmp/cc4ht4nF.s 			page 118


2594:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2595:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2596:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2597:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4014              		.loc 1 2597 11
 4015 0860 93E0     		b	.L303
 4016              	.L408:
2595:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4017              		.loc 1 2595 21
 4018 0862 0023     		movs	r3, #0
 4019 0864 FB63     		str	r3, [r7, #60]
 4020              		.loc 1 2597 11
 4021 0866 90E0     		b	.L303
 4022              	.L404:
2598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2599:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
2600:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2601:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 4023              		.loc 1 2601 14
 4024 0868 4A4B     		ldr	r3, .L438
 4025 086a 1B68     		ldr	r3, [r3]
 4026 086c 03F00053 		and	r3, r3, #536870912
 4027              		.loc 1 2601 13
 4028 0870 B3F1005F 		cmp	r3, #536870912
 4029 0874 07D1     		bne	.L410
2602:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2603:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 4030              		.loc 1 2603 11
 4031 0876 07F10C03 		add	r3, r7, #12
 4032 087a 1846     		mov	r0, r3
 4033 087c FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
2604:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_Q_Frequency;
 4034              		.loc 1 2604 21
 4035 0880 3B69     		ldr	r3, [r7, #16]
 4036 0882 FB63     		str	r3, [r7, #60]
2605:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2606:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2607:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2608:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2609:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2610:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4037              		.loc 1 2610 11
 4038 0884 81E0     		b	.L303
 4039              	.L410:
2608:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4040              		.loc 1 2608 21
 4041 0886 0023     		movs	r3, #0
 4042 0888 FB63     		str	r3, [r7, #60]
 4043              		.loc 1 2610 11
 4044 088a 7EE0     		b	.L303
 4045              	.L403:
2611:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2612:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
2613:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2614:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 4046              		.loc 1 2614 14
 4047 088c 414B     		ldr	r3, .L438
ARM GAS  /tmp/cc4ht4nF.s 			page 119


 4048 088e 1B68     		ldr	r3, [r3]
 4049 0890 03F00403 		and	r3, r3, #4
 4050              		.loc 1 2614 13
 4051 0894 042B     		cmp	r3, #4
 4052 0896 09D1     		bne	.L412
2615:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2616:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4053              		.loc 1 2616 38
 4054 0898 3E4B     		ldr	r3, .L438
 4055 089a 1B68     		ldr	r3, [r3]
 4056              		.loc 1 2616 65
 4057 089c DB08     		lsrs	r3, r3, #3
 4058 089e 03F00303 		and	r3, r3, #3
 4059              		.loc 1 2616 21
 4060 08a2 3D4A     		ldr	r2, .L438+4
 4061 08a4 22FA03F3 		lsr	r3, r2, r3
 4062 08a8 FB63     		str	r3, [r7, #60]
2617:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2618:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2619:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2620:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2621:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2622:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4063              		.loc 1 2622 11
 4064 08aa 6EE0     		b	.L303
 4065              	.L412:
2620:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4066              		.loc 1 2620 21
 4067 08ac 0023     		movs	r3, #0
 4068 08ae FB63     		str	r3, [r7, #60]
 4069              		.loc 1 2622 11
 4070 08b0 6BE0     		b	.L303
 4071              	.L402:
2623:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2624:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
2625:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2626:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 4072              		.loc 1 2626 14
 4073 08b2 384B     		ldr	r3, .L438
 4074 08b4 1B68     		ldr	r3, [r3]
 4075 08b6 03F48073 		and	r3, r3, #256
 4076              		.loc 1 2626 13
 4077 08ba B3F5807F 		cmp	r3, #256
 4078 08be 02D1     		bne	.L414
2627:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2628:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = CSI_VALUE;
 4079              		.loc 1 2628 21
 4080 08c0 364B     		ldr	r3, .L438+8
 4081 08c2 FB63     		str	r3, [r7, #60]
2629:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2630:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2631:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2632:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            frequency = 0;
2633:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2634:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4082              		.loc 1 2634 11
 4083 08c4 61E0     		b	.L303
ARM GAS  /tmp/cc4ht4nF.s 			page 120


 4084              	.L414:
2632:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4085              		.loc 1 2632 22
 4086 08c6 0023     		movs	r3, #0
 4087 08c8 FB63     		str	r3, [r7, #60]
 4088              		.loc 1 2634 11
 4089 08ca 5EE0     		b	.L303
 4090              	.L400:
2635:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2636:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
2637:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2638:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4091              		.loc 1 2638 14
 4092 08cc 314B     		ldr	r3, .L438
 4093 08ce 1B68     		ldr	r3, [r3]
 4094 08d0 03F40033 		and	r3, r3, #131072
 4095              		.loc 1 2638 13
 4096 08d4 B3F5003F 		cmp	r3, #131072
 4097 08d8 02D1     		bne	.L416
2639:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2640:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4098              		.loc 1 2640 21
 4099 08da 314B     		ldr	r3, .L438+12
 4100 08dc FB63     		str	r3, [r7, #60]
2641:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2642:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2643:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2644:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2645:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2646:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4101              		.loc 1 2646 11
 4102 08de 54E0     		b	.L303
 4103              	.L416:
2644:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4104              		.loc 1 2644 21
 4105 08e0 0023     		movs	r3, #0
 4106 08e2 FB63     		str	r3, [r7, #60]
 4107              		.loc 1 2646 11
 4108 08e4 51E0     		b	.L303
 4109              	.L401:
2647:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2648:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_SPI6CLKSOURCE_PIN)
2649:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SPI6CLKSOURCE_PIN: /* External clock is the clock source for SPI6 */
2650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2651:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
2652:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
2653:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2654:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* RCC_SPI6CLKSOURCE_PIN */
2655:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2656:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2657:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4110              		.loc 1 2657 21
 4111 08e6 0023     		movs	r3, #0
 4112 08e8 FB63     		str	r3, [r7, #60]
2658:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4113              		.loc 1 2658 11
 4114 08ea 4EE0     		b	.L303
ARM GAS  /tmp/cc4ht4nF.s 			page 121


 4115              	.L399:
2659:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2660:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2661:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2662:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 4116              		.loc 1 2662 11
 4117 08ec 7B68     		ldr	r3, [r7, #4]
 4118 08ee B3F5004F 		cmp	r3, #32768
 4119 08f2 48D1     		bne	.L418
2663:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2664:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get FDCAN clock source */
2665:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 4120              		.loc 1 2665 15
 4121 08f4 274B     		ldr	r3, .L438
 4122 08f6 1B6D     		ldr	r3, [r3, #80]
 4123              		.loc 1 2665 13
 4124 08f8 03F04053 		and	r3, r3, #805306368
 4125 08fc BB63     		str	r3, [r7, #56]
2666:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2667:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
 4126              		.loc 1 2667 7
 4127 08fe BB6B     		ldr	r3, [r7, #56]
 4128 0900 B3F1005F 		cmp	r3, #536870912
 4129 0904 2AD0     		beq	.L419
 4130 0906 BB6B     		ldr	r3, [r7, #56]
 4131 0908 B3F1005F 		cmp	r3, #536870912
 4132 090c 38D8     		bhi	.L420
 4133 090e BB6B     		ldr	r3, [r7, #56]
 4134 0910 002B     		cmp	r3, #0
 4135 0912 04D0     		beq	.L421
 4136 0914 BB6B     		ldr	r3, [r7, #56]
 4137 0916 B3F1805F 		cmp	r3, #268435456
 4138 091a 0DD0     		beq	.L422
 4139 091c 30E0     		b	.L420
 4140              	.L421:
2668:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2669:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
2670:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2671:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 4141              		.loc 1 2671 14
 4142 091e 1D4B     		ldr	r3, .L438
 4143 0920 1B68     		ldr	r3, [r3]
 4144 0922 03F40033 		and	r3, r3, #131072
 4145              		.loc 1 2671 13
 4146 0926 B3F5003F 		cmp	r3, #131072
 4147 092a 02D1     		bne	.L423
2672:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2673:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
 4148              		.loc 1 2673 21
 4149 092c 1C4B     		ldr	r3, .L438+12
 4150 092e FB63     		str	r3, [r7, #60]
2674:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2675:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2676:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2677:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2678:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2679:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/cc4ht4nF.s 			page 122


 4151              		.loc 1 2679 11
 4152 0930 2BE0     		b	.L303
 4153              	.L423:
2677:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4154              		.loc 1 2677 21
 4155 0932 0023     		movs	r3, #0
 4156 0934 FB63     		str	r3, [r7, #60]
 4157              		.loc 1 2679 11
 4158 0936 28E0     		b	.L303
 4159              	.L422:
2680:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2681:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
2682:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2683:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 4160              		.loc 1 2683 14
 4161 0938 164B     		ldr	r3, .L438
 4162 093a 1B68     		ldr	r3, [r3]
 4163 093c 03F00073 		and	r3, r3, #33554432
 4164              		.loc 1 2683 13
 4165 0940 B3F1007F 		cmp	r3, #33554432
 4166 0944 07D1     		bne	.L426
2684:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2685:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 4167              		.loc 1 2685 11
 4168 0946 07F12403 		add	r3, r7, #36
 4169 094a 1846     		mov	r0, r3
 4170 094c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
2686:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 4171              		.loc 1 2686 21
 4172 0950 BB6A     		ldr	r3, [r7, #40]
 4173 0952 FB63     		str	r3, [r7, #60]
2687:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2688:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2689:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2690:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2691:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2692:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4174              		.loc 1 2692 11
 4175 0954 19E0     		b	.L303
 4176              	.L426:
2690:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4177              		.loc 1 2690 21
 4178 0956 0023     		movs	r3, #0
 4179 0958 FB63     		str	r3, [r7, #60]
 4180              		.loc 1 2692 11
 4181 095a 16E0     		b	.L303
 4182              	.L419:
2693:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2694:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
2695:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2696:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 4183              		.loc 1 2696 14
 4184 095c 0D4B     		ldr	r3, .L438
 4185 095e 1B68     		ldr	r3, [r3]
 4186 0960 03F00063 		and	r3, r3, #134217728
 4187              		.loc 1 2696 13
 4188 0964 B3F1006F 		cmp	r3, #134217728
ARM GAS  /tmp/cc4ht4nF.s 			page 123


 4189 0968 07D1     		bne	.L428
2697:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2698:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 4190              		.loc 1 2698 11
 4191 096a 07F11803 		add	r3, r7, #24
 4192 096e 1846     		mov	r0, r3
 4193 0970 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
2699:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_Q_Frequency;
 4194              		.loc 1 2699 21
 4195 0974 FB69     		ldr	r3, [r7, #28]
 4196 0976 FB63     		str	r3, [r7, #60]
2700:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          else
2702:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          {
2703:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
2704:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
2705:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4197              		.loc 1 2705 11
 4198 0978 07E0     		b	.L303
 4199              	.L428:
2703:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****          }
 4200              		.loc 1 2703 21
 4201 097a 0023     		movs	r3, #0
 4202 097c FB63     		str	r3, [r7, #60]
 4203              		.loc 1 2705 11
 4204 097e 04E0     		b	.L303
 4205              	.L420:
2706:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2707:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
2708:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
2709:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
 4206              		.loc 1 2709 21
 4207 0980 0023     		movs	r3, #0
 4208 0982 FB63     		str	r3, [r7, #60]
2710:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 4209              		.loc 1 2710 11
 4210 0984 01E0     		b	.L303
 4211              	.L418:
2711:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
2712:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2713:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2714:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2716:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       frequency = 0;
 4212              		.loc 1 2716 17
 4213 0986 0023     		movs	r3, #0
 4214 0988 FB63     		str	r3, [r7, #60]
 4215              	.L303:
2717:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2718:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2719:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
 4216              		.loc 1 2719 10
 4217 098a FB6B     		ldr	r3, [r7, #60]
2720:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4218              		.loc 1 2720 1
 4219 098c 1846     		mov	r0, r3
 4220 098e 4037     		adds	r7, r7, #64
ARM GAS  /tmp/cc4ht4nF.s 			page 124


 4221              	.LCFI14:
 4222              		.cfi_def_cfa_offset 8
 4223 0990 BD46     		mov	sp, r7
 4224              	.LCFI15:
 4225              		.cfi_def_cfa_register 13
 4226              		@ sp needed
 4227 0992 80BD     		pop	{r7, pc}
 4228              	.L439:
 4229              		.align	2
 4230              	.L438:
 4231 0994 00440258 		.word	1476543488
 4232 0998 0090D003 		.word	64000000
 4233 099c 00093D00 		.word	4000000
 4234 09a0 40787D01 		.word	25000000
 4235              		.cfi_endproc
 4236              	.LFE333:
 4238              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 4239              		.align	1
 4240              		.global	HAL_RCCEx_GetD1PCLK1Freq
 4241              		.syntax unified
 4242              		.thumb
 4243              		.thumb_func
 4244              		.fpu fpv5-d16
 4246              	HAL_RCCEx_GetD1PCLK1Freq:
 4247              	.LFB334:
2721:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2722:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2723:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2724:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
2725:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
2726:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
2727:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
2728:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2729:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
2730:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4248              		.loc 1 2730 1
 4249              		.cfi_startproc
 4250              		@ args = 0, pretend = 0, frame = 0
 4251              		@ frame_needed = 1, uses_anonymous_args = 0
 4252 0000 80B5     		push	{r7, lr}
 4253              	.LCFI16:
 4254              		.cfi_def_cfa_offset 8
 4255              		.cfi_offset 7, -8
 4256              		.cfi_offset 14, -4
 4257 0002 00AF     		add	r7, sp, #0
 4258              	.LCFI17:
 4259              		.cfi_def_cfa_register 7
2731:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1PPRE)
2732:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2733:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE)>> RCC_D1CFGR
 4260              		.loc 1 2733 11
 4261 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4262 0008 0246     		mov	r2, r0
 4263              		.loc 1 2733 58
 4264 000a 064B     		ldr	r3, .L442
 4265 000c 9B69     		ldr	r3, [r3, #24]
 4266              		.loc 1 2733 87
ARM GAS  /tmp/cc4ht4nF.s 			page 125


 4267 000e 1B09     		lsrs	r3, r3, #4
 4268 0010 03F00703 		and	r3, r3, #7
 4269              		.loc 1 2733 53
 4270 0014 0449     		ldr	r1, .L442+4
 4271 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4272              		.loc 1 2733 113
 4273 0018 03F01F03 		and	r3, r3, #31
 4274              		.loc 1 2733 33
 4275 001c 22FA03F3 		lsr	r3, r2, r3
2734:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2735:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
2736:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE)>> RCC_CDCF
2737:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2738:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4276              		.loc 1 2738 1
 4277 0020 1846     		mov	r0, r3
 4278 0022 80BD     		pop	{r7, pc}
 4279              	.L443:
 4280              		.align	2
 4281              	.L442:
 4282 0024 00440258 		.word	1476543488
 4283 0028 00000000 		.word	D1CorePrescTable
 4284              		.cfi_endproc
 4285              	.LFE334:
 4287              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 4288              		.align	1
 4289              		.global	HAL_RCCEx_GetD3PCLK1Freq
 4290              		.syntax unified
 4291              		.thumb
 4292              		.thumb_func
 4293              		.fpu fpv5-d16
 4295              	HAL_RCCEx_GetD3PCLK1Freq:
 4296              	.LFB335:
2739:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2740:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2741:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
2742:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
2743:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
2744:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
2745:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2746:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
2747:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4297              		.loc 1 2747 1
 4298              		.cfi_startproc
 4299              		@ args = 0, pretend = 0, frame = 0
 4300              		@ frame_needed = 1, uses_anonymous_args = 0
 4301 0000 80B5     		push	{r7, lr}
 4302              	.LCFI18:
 4303              		.cfi_def_cfa_offset 8
 4304              		.cfi_offset 7, -8
 4305              		.cfi_offset 14, -4
 4306 0002 00AF     		add	r7, sp, #0
 4307              	.LCFI19:
 4308              		.cfi_def_cfa_register 7
2748:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D3CFGR_D3PPRE)
2749:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2750:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR
ARM GAS  /tmp/cc4ht4nF.s 			page 126


 4309              		.loc 1 2750 11
 4310 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4311 0008 0246     		mov	r2, r0
 4312              		.loc 1 2750 58
 4313 000a 064B     		ldr	r3, .L446
 4314 000c 1B6A     		ldr	r3, [r3, #32]
 4315              		.loc 1 2750 87
 4316 000e 1B09     		lsrs	r3, r3, #4
 4317 0010 03F00703 		and	r3, r3, #7
 4318              		.loc 1 2750 53
 4319 0014 0449     		ldr	r1, .L446+4
 4320 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 4321              		.loc 1 2750 113
 4322 0018 03F01F03 		and	r3, r3, #31
 4323              		.loc 1 2750 33
 4324 001c 22FA03F3 		lsr	r3, r2, r3
2751:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2752:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
2753:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRD
2754:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2755:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4325              		.loc 1 2755 1
 4326 0020 1846     		mov	r0, r3
 4327 0022 80BD     		pop	{r7, pc}
 4328              	.L447:
 4329              		.align	2
 4330              	.L446:
 4331 0024 00440258 		.word	1476543488
 4332 0028 00000000 		.word	D1CorePrescTable
 4333              		.cfi_endproc
 4334              	.LFE335:
 4336              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 4337              		.align	1
 4338              		.global	HAL_RCCEx_GetPLL2ClockFreq
 4339              		.syntax unified
 4340              		.thumb
 4341              		.thumb_func
 4342              		.fpu fpv5-d16
 4344              	HAL_RCCEx_GetPLL2ClockFreq:
 4345              	.LFB336:
2756:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2757:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
2758:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
2759:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2760:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2761:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2762:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2763:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2764:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2765:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
2766:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
2767:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
2768:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2769:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2770:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
2771:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4346              		.loc 1 2771 1
ARM GAS  /tmp/cc4ht4nF.s 			page 127


 4347              		.cfi_startproc
 4348              		@ args = 0, pretend = 0, frame = 32
 4349              		@ frame_needed = 1, uses_anonymous_args = 0
 4350              		@ link register save eliminated.
 4351 0000 80B4     		push	{r7}
 4352              	.LCFI20:
 4353              		.cfi_def_cfa_offset 4
 4354              		.cfi_offset 7, -4
 4355 0002 89B0     		sub	sp, sp, #36
 4356              	.LCFI21:
 4357              		.cfi_def_cfa_offset 40
 4358 0004 00AF     		add	r7, sp, #0
 4359              	.LCFI22:
 4360              		.cfi_def_cfa_register 7
 4361 0006 7860     		str	r0, [r7, #4]
2772:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
2773:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
2774:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2775:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
2776:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
2777:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2778:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 4362              		.loc 1 2778 19
 4363 0008 A14B     		ldr	r3, .L459
 4364 000a 9B6A     		ldr	r3, [r3, #40]
 4365              		.loc 1 2778 13
 4366 000c 03F00303 		and	r3, r3, #3
 4367 0010 BB61     		str	r3, [r7, #24]
2779:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 4368              		.loc 1 2779 16
 4369 0012 9F4B     		ldr	r3, .L459
 4370 0014 9B6A     		ldr	r3, [r3, #40]
 4371              		.loc 1 2779 50
 4372 0016 1B0B     		lsrs	r3, r3, #12
 4373              		.loc 1 2779 9
 4374 0018 03F03F03 		and	r3, r3, #63
 4375 001c 7B61     		str	r3, [r7, #20]
2780:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 4376              		.loc 1 2780 20
 4377 001e 9C4B     		ldr	r3, .L459
 4378 0020 DB6A     		ldr	r3, [r3, #44]
 4379              		.loc 1 2780 56
 4380 0022 1B09     		lsrs	r3, r3, #4
 4381              		.loc 1 2780 14
 4382 0024 03F00103 		and	r3, r3, #1
 4383 0028 3B61     		str	r3, [r7, #16]
2781:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 4384              		.loc 1 2781 48
 4385 002a 994B     		ldr	r3, .L459
 4386 002c DB6B     		ldr	r3, [r3, #60]
 4387              		.loc 1 2781 83
 4388 002e DB08     		lsrs	r3, r3, #3
 4389 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4390              		.loc 1 2781 20
 4391 0034 3A69     		ldr	r2, [r7, #16]
 4392 0036 02FB03F3 		mul	r3, r2, r3
 4393              		.loc 1 2781 10
ARM GAS  /tmp/cc4ht4nF.s 			page 128


 4394 003a 07EE903A 		vmov	s15, r3	@ int
 4395 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4396 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2782:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2783:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
 4397              		.loc 1 2783 6
 4398 0046 7B69     		ldr	r3, [r7, #20]
 4399 0048 002B     		cmp	r3, #0
 4400 004a 00F01181 		beq	.L449
2784:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2785:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4401              		.loc 1 2785 5
 4402 004e BB69     		ldr	r3, [r7, #24]
 4403 0050 022B     		cmp	r3, #2
 4404 0052 00F08380 		beq	.L450
 4405 0056 BB69     		ldr	r3, [r7, #24]
 4406 0058 022B     		cmp	r3, #2
 4407 005a 00F2A180 		bhi	.L451
 4408 005e BB69     		ldr	r3, [r7, #24]
 4409 0060 002B     		cmp	r3, #0
 4410 0062 03D0     		beq	.L452
 4411 0064 BB69     		ldr	r3, [r7, #24]
 4412 0066 012B     		cmp	r3, #1
 4413 0068 56D0     		beq	.L453
 4414 006a 99E0     		b	.L451
 4415              	.L452:
2786:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2787:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2788:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2789:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2790:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4416              		.loc 1 2790 11
 4417 006c 884B     		ldr	r3, .L459
 4418 006e 1B68     		ldr	r3, [r3]
 4419 0070 03F02003 		and	r3, r3, #32
 4420              		.loc 1 2790 10
 4421 0074 002B     		cmp	r3, #0
 4422 0076 2DD0     		beq	.L454
2791:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2792:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4423              		.loc 1 2792 35
 4424 0078 854B     		ldr	r3, .L459
 4425 007a 1B68     		ldr	r3, [r3]
 4426              		.loc 1 2792 62
 4427 007c DB08     		lsrs	r3, r3, #3
 4428 007e 03F00303 		and	r3, r3, #3
 4429              		.loc 1 2792 18
 4430 0082 844A     		ldr	r2, .L459+4
 4431 0084 22FA03F3 		lsr	r3, r2, r3
 4432 0088 BB60     		str	r3, [r7, #8]
2793:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 4433              		.loc 1 2793 21
 4434 008a BB68     		ldr	r3, [r7, #8]
 4435 008c 07EE903A 		vmov	s15, r3	@ int
 4436 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4437              		.loc 1 2793 41
 4438 0094 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/cc4ht4nF.s 			page 129


 4439 0096 07EE903A 		vmov	s15, r3	@ int
 4440 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4441              		.loc 1 2793 39
 4442 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4443              		.loc 1 2793 83
 4444 00a2 7B4B     		ldr	r3, .L459
 4445 00a4 9B6B     		ldr	r3, [r3, #56]
 4446              		.loc 1 2793 69
 4447 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4448              		.loc 1 2793 60
 4449 00aa 07EE903A 		vmov	s15, r3	@ int
 4450 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4451              		.loc 1 2793 122
 4452 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4453 00b6 DFED785A 		vldr.32	s11, .L459+8
 4454 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4455              		.loc 1 2793 113
 4456 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4457              		.loc 1 2793 140
 4458 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4459 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4460              		.loc 1 2793 17
 4461 00ca 67EE277A 		vmul.f32	s15, s14, s15
 4462 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2794:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2795:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2796:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
2798:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2799:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4463              		.loc 1 2799 7
 4464 00d2 87E0     		b	.L456
 4465              	.L454:
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4466              		.loc 1 2797 41
 4467 00d4 7B69     		ldr	r3, [r7, #20]
 4468 00d6 07EE903A 		vmov	s15, r3	@ int
 4469 00da F8EE677A 		vcvt.f32.u32	s15, s15
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4470              		.loc 1 2797 39
 4471 00de DFED6F6A 		vldr.32	s13, .L459+12
 4472 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4473              		.loc 1 2797 83
 4474 00e6 6A4B     		ldr	r3, .L459
 4475 00e8 9B6B     		ldr	r3, [r3, #56]
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4476              		.loc 1 2797 69
 4477 00ea C3F30803 		ubfx	r3, r3, #0, #9
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4478              		.loc 1 2797 60
 4479 00ee 07EE903A 		vmov	s15, r3	@ int
 4480 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4481              		.loc 1 2797 122
 4482 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4483 00fa DFED675A 		vldr.32	s11, .L459+8
ARM GAS  /tmp/cc4ht4nF.s 			page 130


 4484 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4485              		.loc 1 2797 113
 4486 0102 76EEA77A 		vadd.f32	s15, s13, s15
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4487              		.loc 1 2797 140
 4488 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4489 010a 77EEA67A 		vadd.f32	s15, s15, s13
2797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4490              		.loc 1 2797 17
 4491 010e 67EE277A 		vmul.f32	s15, s14, s15
 4492 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4493              		.loc 1 2799 7
 4494 0116 65E0     		b	.L456
 4495              	.L453:
2800:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2801:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2802:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4496              		.loc 1 2802 39
 4497 0118 7B69     		ldr	r3, [r7, #20]
 4498 011a 07EE903A 		vmov	s15, r3	@ int
 4499 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4500              		.loc 1 2802 37
 4501 0122 DFED5F6A 		vldr.32	s13, .L459+16
 4502 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4503              		.loc 1 2802 81
 4504 012a 594B     		ldr	r3, .L459
 4505 012c 9B6B     		ldr	r3, [r3, #56]
 4506              		.loc 1 2802 67
 4507 012e C3F30803 		ubfx	r3, r3, #0, #9
 4508              		.loc 1 2802 58
 4509 0132 07EE903A 		vmov	s15, r3	@ int
 4510 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4511              		.loc 1 2802 120
 4512 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4513 013e DFED565A 		vldr.32	s11, .L459+8
 4514 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4515              		.loc 1 2802 111
 4516 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4517              		.loc 1 2802 138
 4518 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4519 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4520              		.loc 1 2802 15
 4521 0152 67EE277A 		vmul.f32	s15, s14, s15
 4522 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2803:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4523              		.loc 1 2803 7
 4524 015a 43E0     		b	.L456
 4525              	.L450:
2804:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2805:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2806:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4526              		.loc 1 2806 39
 4527 015c 7B69     		ldr	r3, [r7, #20]
 4528 015e 07EE903A 		vmov	s15, r3	@ int
 4529 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4530              		.loc 1 2806 37
ARM GAS  /tmp/cc4ht4nF.s 			page 131


 4531 0166 DFED4F6A 		vldr.32	s13, .L459+20
 4532 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4533              		.loc 1 2806 81
 4534 016e 484B     		ldr	r3, .L459
 4535 0170 9B6B     		ldr	r3, [r3, #56]
 4536              		.loc 1 2806 67
 4537 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4538              		.loc 1 2806 58
 4539 0176 07EE903A 		vmov	s15, r3	@ int
 4540 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4541              		.loc 1 2806 120
 4542 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4543 0182 DFED455A 		vldr.32	s11, .L459+8
 4544 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4545              		.loc 1 2806 111
 4546 018a 76EEA77A 		vadd.f32	s15, s13, s15
 4547              		.loc 1 2806 138
 4548 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4549 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4550              		.loc 1 2806 15
 4551 0196 67EE277A 		vmul.f32	s15, s14, s15
 4552 019a C7ED077A 		vstr.32	s15, [r7, #28]
2807:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4553              		.loc 1 2807 7
 4554 019e 21E0     		b	.L456
 4555              	.L451:
2808:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2809:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2810:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
 4556              		.loc 1 2810 39
 4557 01a0 7B69     		ldr	r3, [r7, #20]
 4558 01a2 07EE903A 		vmov	s15, r3	@ int
 4559 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4560              		.loc 1 2810 37
 4561 01aa DFED3D6A 		vldr.32	s13, .L459+16
 4562 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4563              		.loc 1 2810 81
 4564 01b2 374B     		ldr	r3, .L459
 4565 01b4 9B6B     		ldr	r3, [r3, #56]
 4566              		.loc 1 2810 67
 4567 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4568              		.loc 1 2810 58
 4569 01ba 07EE903A 		vmov	s15, r3	@ int
 4570 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4571              		.loc 1 2810 120
 4572 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 4573 01c6 DFED345A 		vldr.32	s11, .L459+8
 4574 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 4575              		.loc 1 2810 111
 4576 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4577              		.loc 1 2810 138
 4578 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4579 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4580              		.loc 1 2810 15
 4581 01da 67EE277A 		vmul.f32	s15, s14, s15
 4582 01de C7ED077A 		vstr.32	s15, [r7, #28]
2811:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc4ht4nF.s 			page 132


 4583              		.loc 1 2811 7
 4584 01e2 00BF     		nop
 4585              	.L456:
2812:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2813:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4586              		.loc 1 2813 90
 4587 01e4 2A4B     		ldr	r3, .L459
 4588 01e6 9B6B     		ldr	r3, [r3, #56]
 4589              		.loc 1 2813 75
 4590 01e8 5B0A     		lsrs	r3, r3, #9
 4591 01ea 03F07F03 		and	r3, r3, #127
 4592              		.loc 1 2813 66
 4593 01ee 07EE903A 		vmov	s15, r3	@ int
 4594 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4595              		.loc 1 2813 126
 4596 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 4597 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4598              		.loc 1 2813 47
 4599 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4600 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4601              		.loc 1 2813 37
 4602 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4603 020a 17EE902A 		vmov	r2, s15	@ int
 4604              		.loc 1 2813 35
 4605 020e 7B68     		ldr	r3, [r7, #4]
 4606 0210 1A60     		str	r2, [r3]
2814:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4607              		.loc 1 2814 90
 4608 0212 1F4B     		ldr	r3, .L459
 4609 0214 9B6B     		ldr	r3, [r3, #56]
 4610              		.loc 1 2814 75
 4611 0216 1B0C     		lsrs	r3, r3, #16
 4612 0218 03F07F03 		and	r3, r3, #127
 4613              		.loc 1 2814 66
 4614 021c 07EE903A 		vmov	s15, r3	@ int
 4615 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4616              		.loc 1 2814 126
 4617 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 4618 0228 37EE877A 		vadd.f32	s14, s15, s14
 4619              		.loc 1 2814 47
 4620 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4621 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4622              		.loc 1 2814 37
 4623 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4624 0238 17EE902A 		vmov	r2, s15	@ int
 4625              		.loc 1 2814 35
 4626 023c 7B68     		ldr	r3, [r7, #4]
 4627 023e 5A60     		str	r2, [r3, #4]
2815:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 4628              		.loc 1 2815 90
 4629 0240 134B     		ldr	r3, .L459
 4630 0242 9B6B     		ldr	r3, [r3, #56]
 4631              		.loc 1 2815 75
 4632 0244 1B0E     		lsrs	r3, r3, #24
 4633 0246 03F07F03 		and	r3, r3, #127
 4634              		.loc 1 2815 66
 4635 024a 07EE903A 		vmov	s15, r3	@ int
ARM GAS  /tmp/cc4ht4nF.s 			page 133


 4636 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4637              		.loc 1 2815 126
 4638 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4639 0256 37EE877A 		vadd.f32	s14, s15, s14
 4640              		.loc 1 2815 47
 4641 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4642 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4643              		.loc 1 2815 37
 4644 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 4645 0266 17EE902A 		vmov	r2, s15	@ int
 4646              		.loc 1 2815 35
 4647 026a 7B68     		ldr	r3, [r7, #4]
 4648 026c 9A60     		str	r2, [r3, #8]
2816:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2817:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2818:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2819:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2820:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2821:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2822:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2823:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4649              		.loc 1 2823 1
 4650 026e 08E0     		b	.L458
 4651              	.L449:
2819:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 4652              		.loc 1 2819 35
 4653 0270 7B68     		ldr	r3, [r7, #4]
 4654 0272 0022     		movs	r2, #0
 4655 0274 1A60     		str	r2, [r3]
2820:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 4656              		.loc 1 2820 35
 4657 0276 7B68     		ldr	r3, [r7, #4]
 4658 0278 0022     		movs	r2, #0
 4659 027a 5A60     		str	r2, [r3, #4]
2821:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4660              		.loc 1 2821 35
 4661 027c 7B68     		ldr	r3, [r7, #4]
 4662 027e 0022     		movs	r2, #0
 4663 0280 9A60     		str	r2, [r3, #8]
 4664              	.L458:
 4665              		.loc 1 2823 1
 4666 0282 00BF     		nop
 4667 0284 2437     		adds	r7, r7, #36
 4668              	.LCFI23:
 4669              		.cfi_def_cfa_offset 4
 4670 0286 BD46     		mov	sp, r7
 4671              	.LCFI24:
 4672              		.cfi_def_cfa_register 13
 4673              		@ sp needed
 4674 0288 5DF8047B 		ldr	r7, [sp], #4
 4675              	.LCFI25:
 4676              		.cfi_restore 7
 4677              		.cfi_def_cfa_offset 0
 4678 028c 7047     		bx	lr
 4679              	.L460:
 4680 028e 00BF     		.align	2
 4681              	.L459:
ARM GAS  /tmp/cc4ht4nF.s 			page 134


 4682 0290 00440258 		.word	1476543488
 4683 0294 0090D003 		.word	64000000
 4684 0298 00000046 		.word	1174405120
 4685 029c 0024744C 		.word	1282679808
 4686 02a0 0024744A 		.word	1249125376
 4687 02a4 20BCBE4B 		.word	1270791200
 4688              		.cfi_endproc
 4689              	.LFE336:
 4691              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 4692              		.align	1
 4693              		.global	HAL_RCCEx_GetPLL3ClockFreq
 4694              		.syntax unified
 4695              		.thumb
 4696              		.thumb_func
 4697              		.fpu fpv5-d16
 4699              	HAL_RCCEx_GetPLL3ClockFreq:
 4700              	.LFB337:
2824:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2825:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2826:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
2827:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
2828:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2829:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2830:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2831:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2832:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2833:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2834:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
2835:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
2836:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
2837:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2838:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2839:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
2840:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 4701              		.loc 1 2840 1
 4702              		.cfi_startproc
 4703              		@ args = 0, pretend = 0, frame = 32
 4704              		@ frame_needed = 1, uses_anonymous_args = 0
 4705              		@ link register save eliminated.
 4706 0000 80B4     		push	{r7}
 4707              	.LCFI26:
 4708              		.cfi_def_cfa_offset 4
 4709              		.cfi_offset 7, -4
 4710 0002 89B0     		sub	sp, sp, #36
 4711              	.LCFI27:
 4712              		.cfi_def_cfa_offset 40
 4713 0004 00AF     		add	r7, sp, #0
 4714              	.LCFI28:
 4715              		.cfi_def_cfa_register 7
 4716 0006 7860     		str	r0, [r7, #4]
2841:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
2842:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
2843:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2844:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
2845:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
2846:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2847:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
ARM GAS  /tmp/cc4ht4nF.s 			page 135


 4717              		.loc 1 2847 19
 4718 0008 A14B     		ldr	r3, .L472
 4719 000a 9B6A     		ldr	r3, [r3, #40]
 4720              		.loc 1 2847 13
 4721 000c 03F00303 		and	r3, r3, #3
 4722 0010 BB61     		str	r3, [r7, #24]
2848:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 4723              		.loc 1 2848 16
 4724 0012 9F4B     		ldr	r3, .L472
 4725 0014 9B6A     		ldr	r3, [r3, #40]
 4726              		.loc 1 2848 50
 4727 0016 1B0D     		lsrs	r3, r3, #20
 4728              		.loc 1 2848 9
 4729 0018 03F03F03 		and	r3, r3, #63
 4730 001c 7B61     		str	r3, [r7, #20]
2849:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 4731              		.loc 1 2849 20
 4732 001e 9C4B     		ldr	r3, .L472
 4733 0020 DB6A     		ldr	r3, [r3, #44]
 4734              		.loc 1 2849 56
 4735 0022 1B0A     		lsrs	r3, r3, #8
 4736              		.loc 1 2849 14
 4737 0024 03F00103 		and	r3, r3, #1
 4738 0028 3B61     		str	r3, [r7, #16]
2850:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 4739              		.loc 1 2850 49
 4740 002a 994B     		ldr	r3, .L472
 4741 002c 5B6C     		ldr	r3, [r3, #68]
 4742              		.loc 1 2850 84
 4743 002e DB08     		lsrs	r3, r3, #3
 4744 0030 C3F30C03 		ubfx	r3, r3, #0, #13
 4745              		.loc 1 2850 21
 4746 0034 3A69     		ldr	r2, [r7, #16]
 4747 0036 02FB03F3 		mul	r3, r2, r3
 4748              		.loc 1 2850 10
 4749 003a 07EE903A 		vmov	s15, r3	@ int
 4750 003e F8EE677A 		vcvt.f32.u32	s15, s15
 4751 0042 C7ED037A 		vstr.32	s15, [r7, #12]
2851:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2852:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
 4752              		.loc 1 2852 6
 4753 0046 7B69     		ldr	r3, [r7, #20]
 4754 0048 002B     		cmp	r3, #0
 4755 004a 00F01181 		beq	.L462
2853:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2854:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 4756              		.loc 1 2854 5
 4757 004e BB69     		ldr	r3, [r7, #24]
 4758 0050 022B     		cmp	r3, #2
 4759 0052 00F08380 		beq	.L463
 4760 0056 BB69     		ldr	r3, [r7, #24]
 4761 0058 022B     		cmp	r3, #2
 4762 005a 00F2A180 		bhi	.L464
 4763 005e BB69     		ldr	r3, [r7, #24]
 4764 0060 002B     		cmp	r3, #0
 4765 0062 03D0     		beq	.L465
 4766 0064 BB69     		ldr	r3, [r7, #24]
ARM GAS  /tmp/cc4ht4nF.s 			page 136


 4767 0066 012B     		cmp	r3, #1
 4768 0068 56D0     		beq	.L466
 4769 006a 99E0     		b	.L464
 4770              	.L465:
2855:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2856:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2857:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2858:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 4771              		.loc 1 2858 11
 4772 006c 884B     		ldr	r3, .L472
 4773 006e 1B68     		ldr	r3, [r3]
 4774 0070 03F02003 		and	r3, r3, #32
 4775              		.loc 1 2858 10
 4776 0074 002B     		cmp	r3, #0
 4777 0076 2DD0     		beq	.L467
2859:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2860:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 4778              		.loc 1 2860 35
 4779 0078 854B     		ldr	r3, .L472
 4780 007a 1B68     		ldr	r3, [r3]
 4781              		.loc 1 2860 62
 4782 007c DB08     		lsrs	r3, r3, #3
 4783 007e 03F00303 		and	r3, r3, #3
 4784              		.loc 1 2860 18
 4785 0082 844A     		ldr	r2, .L472+4
 4786 0084 22FA03F3 		lsr	r3, r2, r3
 4787 0088 BB60     		str	r3, [r7, #8]
2861:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_P
 4788              		.loc 1 2861 20
 4789 008a BB68     		ldr	r3, [r7, #8]
 4790 008c 07EE903A 		vmov	s15, r3	@ int
 4791 0090 F8EE676A 		vcvt.f32.u32	s13, s15
 4792              		.loc 1 2861 40
 4793 0094 7B69     		ldr	r3, [r7, #20]
 4794 0096 07EE903A 		vmov	s15, r3	@ int
 4795 009a F8EE677A 		vcvt.f32.u32	s15, s15
 4796              		.loc 1 2861 38
 4797 009e 86EEA77A 		vdiv.f32	s14, s13, s15
 4798              		.loc 1 2861 82
 4799 00a2 7B4B     		ldr	r3, .L472
 4800 00a4 1B6C     		ldr	r3, [r3, #64]
 4801              		.loc 1 2861 68
 4802 00a6 C3F30803 		ubfx	r3, r3, #0, #9
 4803              		.loc 1 2861 59
 4804 00aa 07EE903A 		vmov	s15, r3	@ int
 4805 00ae F8EE676A 		vcvt.f32.u32	s13, s15
 4806              		.loc 1 2861 121
 4807 00b2 97ED036A 		vldr.32	s12, [r7, #12]
 4808 00b6 DFED785A 		vldr.32	s11, .L472+8
 4809 00ba C6EE257A 		vdiv.f32	s15, s12, s11
 4810              		.loc 1 2861 112
 4811 00be 76EEA77A 		vadd.f32	s15, s13, s15
 4812              		.loc 1 2861 139
 4813 00c2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4814 00c6 77EEA67A 		vadd.f32	s15, s15, s13
 4815              		.loc 1 2861 17
 4816 00ca 67EE277A 		vmul.f32	s15, s14, s15
ARM GAS  /tmp/cc4ht4nF.s 			page 137


 4817 00ce C7ED077A 		vstr.32	s15, [r7, #28]
2862:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2863:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2864:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
2866:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2867:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4818              		.loc 1 2867 7
 4819 00d2 87E0     		b	.L469
 4820              	.L467:
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4821              		.loc 1 2865 41
 4822 00d4 7B69     		ldr	r3, [r7, #20]
 4823 00d6 07EE903A 		vmov	s15, r3	@ int
 4824 00da F8EE677A 		vcvt.f32.u32	s15, s15
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4825              		.loc 1 2865 39
 4826 00de DFED6F6A 		vldr.32	s13, .L472+12
 4827 00e2 86EEA77A 		vdiv.f32	s14, s13, s15
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4828              		.loc 1 2865 83
 4829 00e6 6A4B     		ldr	r3, .L472
 4830 00e8 1B6C     		ldr	r3, [r3, #64]
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4831              		.loc 1 2865 69
 4832 00ea C3F30803 		ubfx	r3, r3, #0, #9
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4833              		.loc 1 2865 60
 4834 00ee 07EE903A 		vmov	s15, r3	@ int
 4835 00f2 F8EE676A 		vcvt.f32.u32	s13, s15
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4836              		.loc 1 2865 122
 4837 00f6 97ED036A 		vldr.32	s12, [r7, #12]
 4838 00fa DFED675A 		vldr.32	s11, .L472+8
 4839 00fe C6EE257A 		vdiv.f32	s15, s12, s11
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4840              		.loc 1 2865 113
 4841 0102 76EEA77A 		vadd.f32	s15, s13, s15
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4842              		.loc 1 2865 140
 4843 0106 F7EE006A 		vmov.f32	s13, #1.0e+0
 4844 010a 77EEA67A 		vadd.f32	s15, s15, s13
2865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4845              		.loc 1 2865 17
 4846 010e 67EE277A 		vmul.f32	s15, s14, s15
 4847 0112 C7ED077A 		vstr.32	s15, [r7, #28]
 4848              		.loc 1 2867 7
 4849 0116 65E0     		b	.L469
 4850              	.L466:
2868:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2869:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4851              		.loc 1 2869 39
 4852 0118 7B69     		ldr	r3, [r7, #20]
 4853 011a 07EE903A 		vmov	s15, r3	@ int
 4854 011e F8EE677A 		vcvt.f32.u32	s15, s15
 4855              		.loc 1 2869 37
 4856 0122 DFED5F6A 		vldr.32	s13, .L472+16
ARM GAS  /tmp/cc4ht4nF.s 			page 138


 4857 0126 86EEA77A 		vdiv.f32	s14, s13, s15
 4858              		.loc 1 2869 81
 4859 012a 594B     		ldr	r3, .L472
 4860 012c 1B6C     		ldr	r3, [r3, #64]
 4861              		.loc 1 2869 67
 4862 012e C3F30803 		ubfx	r3, r3, #0, #9
 4863              		.loc 1 2869 58
 4864 0132 07EE903A 		vmov	s15, r3	@ int
 4865 0136 F8EE676A 		vcvt.f32.u32	s13, s15
 4866              		.loc 1 2869 120
 4867 013a 97ED036A 		vldr.32	s12, [r7, #12]
 4868 013e DFED565A 		vldr.32	s11, .L472+8
 4869 0142 C6EE257A 		vdiv.f32	s15, s12, s11
 4870              		.loc 1 2869 111
 4871 0146 76EEA77A 		vadd.f32	s15, s13, s15
 4872              		.loc 1 2869 138
 4873 014a F7EE006A 		vmov.f32	s13, #1.0e+0
 4874 014e 77EEA67A 		vadd.f32	s15, s15, s13
 4875              		.loc 1 2869 15
 4876 0152 67EE277A 		vmul.f32	s15, s14, s15
 4877 0156 C7ED077A 		vstr.32	s15, [r7, #28]
2870:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4878              		.loc 1 2870 7
 4879 015a 43E0     		b	.L469
 4880              	.L463:
2871:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2872:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2873:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4881              		.loc 1 2873 39
 4882 015c 7B69     		ldr	r3, [r7, #20]
 4883 015e 07EE903A 		vmov	s15, r3	@ int
 4884 0162 F8EE677A 		vcvt.f32.u32	s15, s15
 4885              		.loc 1 2873 37
 4886 0166 DFED4F6A 		vldr.32	s13, .L472+20
 4887 016a 86EEA77A 		vdiv.f32	s14, s13, s15
 4888              		.loc 1 2873 81
 4889 016e 484B     		ldr	r3, .L472
 4890 0170 1B6C     		ldr	r3, [r3, #64]
 4891              		.loc 1 2873 67
 4892 0172 C3F30803 		ubfx	r3, r3, #0, #9
 4893              		.loc 1 2873 58
 4894 0176 07EE903A 		vmov	s15, r3	@ int
 4895 017a F8EE676A 		vcvt.f32.u32	s13, s15
 4896              		.loc 1 2873 120
 4897 017e 97ED036A 		vldr.32	s12, [r7, #12]
 4898 0182 DFED455A 		vldr.32	s11, .L472+8
 4899 0186 C6EE257A 		vdiv.f32	s15, s12, s11
 4900              		.loc 1 2873 111
 4901 018a 76EEA77A 		vadd.f32	s15, s13, s15
 4902              		.loc 1 2873 138
 4903 018e F7EE006A 		vmov.f32	s13, #1.0e+0
 4904 0192 77EEA67A 		vadd.f32	s15, s15, s13
 4905              		.loc 1 2873 15
 4906 0196 67EE277A 		vmul.f32	s15, s14, s15
 4907 019a C7ED077A 		vstr.32	s15, [r7, #28]
2874:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4908              		.loc 1 2874 7
ARM GAS  /tmp/cc4ht4nF.s 			page 139


 4909 019e 21E0     		b	.L469
 4910              	.L464:
2875:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2876:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2877:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
 4911              		.loc 1 2877 39
 4912 01a0 7B69     		ldr	r3, [r7, #20]
 4913 01a2 07EE903A 		vmov	s15, r3	@ int
 4914 01a6 F8EE677A 		vcvt.f32.u32	s15, s15
 4915              		.loc 1 2877 37
 4916 01aa DFED3D6A 		vldr.32	s13, .L472+16
 4917 01ae 86EEA77A 		vdiv.f32	s14, s13, s15
 4918              		.loc 1 2877 81
 4919 01b2 374B     		ldr	r3, .L472
 4920 01b4 1B6C     		ldr	r3, [r3, #64]
 4921              		.loc 1 2877 67
 4922 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 4923              		.loc 1 2877 58
 4924 01ba 07EE903A 		vmov	s15, r3	@ int
 4925 01be F8EE676A 		vcvt.f32.u32	s13, s15
 4926              		.loc 1 2877 120
 4927 01c2 97ED036A 		vldr.32	s12, [r7, #12]
 4928 01c6 DFED345A 		vldr.32	s11, .L472+8
 4929 01ca C6EE257A 		vdiv.f32	s15, s12, s11
 4930              		.loc 1 2877 111
 4931 01ce 76EEA77A 		vadd.f32	s15, s13, s15
 4932              		.loc 1 2877 138
 4933 01d2 F7EE006A 		vmov.f32	s13, #1.0e+0
 4934 01d6 77EEA67A 		vadd.f32	s15, s15, s13
 4935              		.loc 1 2877 15
 4936 01da 67EE277A 		vmul.f32	s15, s14, s15
 4937 01de C7ED077A 		vstr.32	s15, [r7, #28]
2878:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 4938              		.loc 1 2878 7
 4939 01e2 00BF     		nop
 4940              	.L469:
2879:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2880:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4941              		.loc 1 2880 90
 4942 01e4 2A4B     		ldr	r3, .L472
 4943 01e6 1B6C     		ldr	r3, [r3, #64]
 4944              		.loc 1 2880 75
 4945 01e8 5B0A     		lsrs	r3, r3, #9
 4946 01ea 03F07F03 		and	r3, r3, #127
 4947              		.loc 1 2880 66
 4948 01ee 07EE903A 		vmov	s15, r3	@ int
 4949 01f2 F8EE677A 		vcvt.f32.u32	s15, s15
 4950              		.loc 1 2880 126
 4951 01f6 B7EE007A 		vmov.f32	s14, #1.0e+0
 4952 01fa 37EE877A 		vadd.f32	s14, s15, s14
 4953              		.loc 1 2880 47
 4954 01fe D7ED076A 		vldr.32	s13, [r7, #28]
 4955 0202 C6EE877A 		vdiv.f32	s15, s13, s14
 4956              		.loc 1 2880 37
 4957 0206 FCEEE77A 		vcvt.u32.f32	s15, s15
 4958 020a 17EE902A 		vmov	r2, s15	@ int
 4959              		.loc 1 2880 35
ARM GAS  /tmp/cc4ht4nF.s 			page 140


 4960 020e 7B68     		ldr	r3, [r7, #4]
 4961 0210 1A60     		str	r2, [r3]
2881:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4962              		.loc 1 2881 90
 4963 0212 1F4B     		ldr	r3, .L472
 4964 0214 1B6C     		ldr	r3, [r3, #64]
 4965              		.loc 1 2881 75
 4966 0216 1B0C     		lsrs	r3, r3, #16
 4967 0218 03F07F03 		and	r3, r3, #127
 4968              		.loc 1 2881 66
 4969 021c 07EE903A 		vmov	s15, r3	@ int
 4970 0220 F8EE677A 		vcvt.f32.u32	s15, s15
 4971              		.loc 1 2881 126
 4972 0224 B7EE007A 		vmov.f32	s14, #1.0e+0
 4973 0228 37EE877A 		vadd.f32	s14, s15, s14
 4974              		.loc 1 2881 47
 4975 022c D7ED076A 		vldr.32	s13, [r7, #28]
 4976 0230 C6EE877A 		vdiv.f32	s15, s13, s14
 4977              		.loc 1 2881 37
 4978 0234 FCEEE77A 		vcvt.u32.f32	s15, s15
 4979 0238 17EE902A 		vmov	r2, s15	@ int
 4980              		.loc 1 2881 35
 4981 023c 7B68     		ldr	r3, [r7, #4]
 4982 023e 5A60     		str	r2, [r3, #4]
2882:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 4983              		.loc 1 2882 90
 4984 0240 134B     		ldr	r3, .L472
 4985 0242 1B6C     		ldr	r3, [r3, #64]
 4986              		.loc 1 2882 75
 4987 0244 1B0E     		lsrs	r3, r3, #24
 4988 0246 03F07F03 		and	r3, r3, #127
 4989              		.loc 1 2882 66
 4990 024a 07EE903A 		vmov	s15, r3	@ int
 4991 024e F8EE677A 		vcvt.f32.u32	s15, s15
 4992              		.loc 1 2882 126
 4993 0252 B7EE007A 		vmov.f32	s14, #1.0e+0
 4994 0256 37EE877A 		vadd.f32	s14, s15, s14
 4995              		.loc 1 2882 47
 4996 025a D7ED076A 		vldr.32	s13, [r7, #28]
 4997 025e C6EE877A 		vdiv.f32	s15, s13, s14
 4998              		.loc 1 2882 37
 4999 0262 FCEEE77A 		vcvt.u32.f32	s15, s15
 5000 0266 17EE902A 		vmov	r2, s15	@ int
 5001              		.loc 1 2882 35
 5002 026a 7B68     		ldr	r3, [r7, #4]
 5003 026c 9A60     		str	r2, [r3, #8]
2883:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2884:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2885:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2886:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
2887:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
2888:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
2889:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2890:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2891:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5004              		.loc 1 2891 1
 5005 026e 08E0     		b	.L471
ARM GAS  /tmp/cc4ht4nF.s 			page 141


 5006              	.L462:
2886:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 5007              		.loc 1 2886 35
 5008 0270 7B68     		ldr	r3, [r7, #4]
 5009 0272 0022     		movs	r2, #0
 5010 0274 1A60     		str	r2, [r3]
2887:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 5011              		.loc 1 2887 35
 5012 0276 7B68     		ldr	r3, [r7, #4]
 5013 0278 0022     		movs	r2, #0
 5014 027a 5A60     		str	r2, [r3, #4]
2888:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5015              		.loc 1 2888 35
 5016 027c 7B68     		ldr	r3, [r7, #4]
 5017 027e 0022     		movs	r2, #0
 5018 0280 9A60     		str	r2, [r3, #8]
 5019              	.L471:
 5020              		.loc 1 2891 1
 5021 0282 00BF     		nop
 5022 0284 2437     		adds	r7, r7, #36
 5023              	.LCFI29:
 5024              		.cfi_def_cfa_offset 4
 5025 0286 BD46     		mov	sp, r7
 5026              	.LCFI30:
 5027              		.cfi_def_cfa_register 13
 5028              		@ sp needed
 5029 0288 5DF8047B 		ldr	r7, [sp], #4
 5030              	.LCFI31:
 5031              		.cfi_restore 7
 5032              		.cfi_def_cfa_offset 0
 5033 028c 7047     		bx	lr
 5034              	.L473:
 5035 028e 00BF     		.align	2
 5036              	.L472:
 5037 0290 00440258 		.word	1476543488
 5038 0294 0090D003 		.word	64000000
 5039 0298 00000046 		.word	1174405120
 5040 029c 0024744C 		.word	1282679808
 5041 02a0 0024744A 		.word	1249125376
 5042 02a4 20BCBE4B 		.word	1270791200
 5043              		.cfi_endproc
 5044              	.LFE337:
 5046              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 5047              		.align	1
 5048              		.global	HAL_RCCEx_GetPLL1ClockFreq
 5049              		.syntax unified
 5050              		.thumb
 5051              		.thumb_func
 5052              		.fpu fpv5-d16
 5054              	HAL_RCCEx_GetPLL1ClockFreq:
 5055              	.LFB338:
2892:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2893:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2894:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
2895:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
2896:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2897:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
ARM GAS  /tmp/cc4ht4nF.s 			page 142


2898:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2899:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2900:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2901:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2902:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
2903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
2904:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
2905:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2906:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2907:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
2908:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5056              		.loc 1 2908 1
 5057              		.cfi_startproc
 5058              		@ args = 0, pretend = 0, frame = 32
 5059              		@ frame_needed = 1, uses_anonymous_args = 0
 5060              		@ link register save eliminated.
 5061 0000 80B4     		push	{r7}
 5062              	.LCFI32:
 5063              		.cfi_def_cfa_offset 4
 5064              		.cfi_offset 7, -4
 5065 0002 89B0     		sub	sp, sp, #36
 5066              	.LCFI33:
 5067              		.cfi_def_cfa_offset 40
 5068 0004 00AF     		add	r7, sp, #0
 5069              	.LCFI34:
 5070              		.cfi_def_cfa_register 7
 5071 0006 7860     		str	r0, [r7, #4]
2909:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
2910:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
2911:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2912:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 5072              		.loc 1 2912 19
 5073 0008 A04B     		ldr	r3, .L485
 5074 000a 9B6A     		ldr	r3, [r3, #40]
 5075              		.loc 1 2912 13
 5076 000c 03F00303 		and	r3, r3, #3
 5077 0010 BB61     		str	r3, [r7, #24]
2913:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 5078              		.loc 1 2913 16
 5079 0012 9E4B     		ldr	r3, .L485
 5080 0014 9B6A     		ldr	r3, [r3, #40]
 5081              		.loc 1 2913 50
 5082 0016 1B09     		lsrs	r3, r3, #4
 5083              		.loc 1 2913 9
 5084 0018 03F03F03 		and	r3, r3, #63
 5085 001c 7B61     		str	r3, [r7, #20]
2914:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 5086              		.loc 1 2914 19
 5087 001e 9B4B     		ldr	r3, .L485
 5088 0020 DB6A     		ldr	r3, [r3, #44]
 5089              		.loc 1 2914 14
 5090 0022 03F00103 		and	r3, r3, #1
 5091 0026 3B61     		str	r3, [r7, #16]
2915:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 5092              		.loc 1 2915 50
 5093 0028 984B     		ldr	r3, .L485
 5094 002a 5B6B     		ldr	r3, [r3, #52]
ARM GAS  /tmp/cc4ht4nF.s 			page 143


 5095              		.loc 1 2915 85
 5096 002c DB08     		lsrs	r3, r3, #3
 5097 002e C3F30C03 		ubfx	r3, r3, #0, #13
 5098              		.loc 1 2915 21
 5099 0032 3A69     		ldr	r2, [r7, #16]
 5100 0034 02FB03F3 		mul	r3, r2, r3
 5101              		.loc 1 2915 10
 5102 0038 07EE903A 		vmov	s15, r3	@ int
 5103 003c F8EE677A 		vcvt.f32.u32	s15, s15
 5104 0040 C7ED037A 		vstr.32	s15, [r7, #12]
2916:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2917:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
 5105              		.loc 1 2917 6
 5106 0044 7B69     		ldr	r3, [r7, #20]
 5107 0046 002B     		cmp	r3, #0
 5108 0048 00F01181 		beq	.L475
2918:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2919:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
 5109              		.loc 1 2919 5
 5110 004c BB69     		ldr	r3, [r7, #24]
 5111 004e 022B     		cmp	r3, #2
 5112 0050 00F08380 		beq	.L476
 5113 0054 BB69     		ldr	r3, [r7, #24]
 5114 0056 022B     		cmp	r3, #2
 5115 0058 00F2A180 		bhi	.L477
 5116 005c BB69     		ldr	r3, [r7, #24]
 5117 005e 002B     		cmp	r3, #0
 5118 0060 03D0     		beq	.L478
 5119 0062 BB69     		ldr	r3, [r7, #24]
 5120 0064 012B     		cmp	r3, #1
 5121 0066 56D0     		beq	.L479
 5122 0068 99E0     		b	.L477
 5123              	.L478:
2920:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2921:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2922:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2923:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2924:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 5124              		.loc 1 2924 11
 5125 006a 884B     		ldr	r3, .L485
 5126 006c 1B68     		ldr	r3, [r3]
 5127 006e 03F02003 		and	r3, r3, #32
 5128              		.loc 1 2924 10
 5129 0072 002B     		cmp	r3, #0
 5130 0074 2DD0     		beq	.L480
2925:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2926:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 5131              		.loc 1 2926 35
 5132 0076 854B     		ldr	r3, .L485
 5133 0078 1B68     		ldr	r3, [r3]
 5134              		.loc 1 2926 62
 5135 007a DB08     		lsrs	r3, r3, #3
 5136 007c 03F00303 		and	r3, r3, #3
 5137              		.loc 1 2926 18
 5138 0080 834A     		ldr	r2, .L485+4
 5139 0082 22FA03F3 		lsr	r3, r2, r3
 5140 0086 BB60     		str	r3, [r7, #8]
ARM GAS  /tmp/cc4ht4nF.s 			page 144


2927:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 5141              		.loc 1 2927 20
 5142 0088 BB68     		ldr	r3, [r7, #8]
 5143 008a 07EE903A 		vmov	s15, r3	@ int
 5144 008e F8EE676A 		vcvt.f32.u32	s13, s15
 5145              		.loc 1 2927 40
 5146 0092 7B69     		ldr	r3, [r7, #20]
 5147 0094 07EE903A 		vmov	s15, r3	@ int
 5148 0098 F8EE677A 		vcvt.f32.u32	s15, s15
 5149              		.loc 1 2927 38
 5150 009c 86EEA77A 		vdiv.f32	s14, s13, s15
 5151              		.loc 1 2927 82
 5152 00a0 7A4B     		ldr	r3, .L485
 5153 00a2 1B6B     		ldr	r3, [r3, #48]
 5154              		.loc 1 2927 68
 5155 00a4 C3F30803 		ubfx	r3, r3, #0, #9
 5156              		.loc 1 2927 59
 5157 00a8 07EE903A 		vmov	s15, r3	@ int
 5158 00ac F8EE676A 		vcvt.f32.u32	s13, s15
 5159              		.loc 1 2927 121
 5160 00b0 97ED036A 		vldr.32	s12, [r7, #12]
 5161 00b4 DFED775A 		vldr.32	s11, .L485+8
 5162 00b8 C6EE257A 		vdiv.f32	s15, s12, s11
 5163              		.loc 1 2927 112
 5164 00bc 76EEA77A 		vadd.f32	s15, s13, s15
 5165              		.loc 1 2927 139
 5166 00c0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5167 00c4 77EEA67A 		vadd.f32	s15, s15, s13
 5168              		.loc 1 2927 17
 5169 00c8 67EE277A 		vmul.f32	s15, s14, s15
 5170 00cc C7ED077A 		vstr.32	s15, [r7, #28]
2928:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2929:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2930:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
2932:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2933:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5171              		.loc 1 2933 7
 5172 00d0 87E0     		b	.L482
 5173              	.L480:
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5174              		.loc 1 2931 41
 5175 00d2 7B69     		ldr	r3, [r7, #20]
 5176 00d4 07EE903A 		vmov	s15, r3	@ int
 5177 00d8 F8EE677A 		vcvt.f32.u32	s15, s15
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5178              		.loc 1 2931 39
 5179 00dc DFED6E6A 		vldr.32	s13, .L485+12
 5180 00e0 86EEA77A 		vdiv.f32	s14, s13, s15
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5181              		.loc 1 2931 83
 5182 00e4 694B     		ldr	r3, .L485
 5183 00e6 1B6B     		ldr	r3, [r3, #48]
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5184              		.loc 1 2931 69
 5185 00e8 C3F30803 		ubfx	r3, r3, #0, #9
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cc4ht4nF.s 			page 145


 5186              		.loc 1 2931 60
 5187 00ec 07EE903A 		vmov	s15, r3	@ int
 5188 00f0 F8EE676A 		vcvt.f32.u32	s13, s15
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5189              		.loc 1 2931 122
 5190 00f4 97ED036A 		vldr.32	s12, [r7, #12]
 5191 00f8 DFED665A 		vldr.32	s11, .L485+8
 5192 00fc C6EE257A 		vdiv.f32	s15, s12, s11
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5193              		.loc 1 2931 113
 5194 0100 76EEA77A 		vadd.f32	s15, s13, s15
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5195              		.loc 1 2931 140
 5196 0104 F7EE006A 		vmov.f32	s13, #1.0e+0
 5197 0108 77EEA67A 		vadd.f32	s15, s15, s13
2931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 5198              		.loc 1 2931 17
 5199 010c 67EE277A 		vmul.f32	s15, s14, s15
 5200 0110 C7ED077A 		vstr.32	s15, [r7, #28]
 5201              		.loc 1 2933 7
 5202 0114 65E0     		b	.L482
 5203              	.L479:
2934:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2935:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 5204              		.loc 1 2935 39
 5205 0116 7B69     		ldr	r3, [r7, #20]
 5206 0118 07EE903A 		vmov	s15, r3	@ int
 5207 011c F8EE677A 		vcvt.f32.u32	s15, s15
 5208              		.loc 1 2935 37
 5209 0120 DFED5E6A 		vldr.32	s13, .L485+16
 5210 0124 86EEA77A 		vdiv.f32	s14, s13, s15
 5211              		.loc 1 2935 81
 5212 0128 584B     		ldr	r3, .L485
 5213 012a 1B6B     		ldr	r3, [r3, #48]
 5214              		.loc 1 2935 67
 5215 012c C3F30803 		ubfx	r3, r3, #0, #9
 5216              		.loc 1 2935 58
 5217 0130 07EE903A 		vmov	s15, r3	@ int
 5218 0134 F8EE676A 		vcvt.f32.u32	s13, s15
 5219              		.loc 1 2935 120
 5220 0138 97ED036A 		vldr.32	s12, [r7, #12]
 5221 013c DFED555A 		vldr.32	s11, .L485+8
 5222 0140 C6EE257A 		vdiv.f32	s15, s12, s11
 5223              		.loc 1 2935 111
 5224 0144 76EEA77A 		vadd.f32	s15, s13, s15
 5225              		.loc 1 2935 138
 5226 0148 F7EE006A 		vmov.f32	s13, #1.0e+0
 5227 014c 77EEA67A 		vadd.f32	s15, s15, s13
 5228              		.loc 1 2935 15
 5229 0150 67EE277A 		vmul.f32	s15, s14, s15
 5230 0154 C7ED077A 		vstr.32	s15, [r7, #28]
2936:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5231              		.loc 1 2936 7
 5232 0158 43E0     		b	.L482
 5233              	.L476:
2937:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2938:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
ARM GAS  /tmp/cc4ht4nF.s 			page 146


2939:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 5234              		.loc 1 2939 39
 5235 015a 7B69     		ldr	r3, [r7, #20]
 5236 015c 07EE903A 		vmov	s15, r3	@ int
 5237 0160 F8EE677A 		vcvt.f32.u32	s15, s15
 5238              		.loc 1 2939 37
 5239 0164 DFED4E6A 		vldr.32	s13, .L485+20
 5240 0168 86EEA77A 		vdiv.f32	s14, s13, s15
 5241              		.loc 1 2939 81
 5242 016c 474B     		ldr	r3, .L485
 5243 016e 1B6B     		ldr	r3, [r3, #48]
 5244              		.loc 1 2939 67
 5245 0170 C3F30803 		ubfx	r3, r3, #0, #9
 5246              		.loc 1 2939 58
 5247 0174 07EE903A 		vmov	s15, r3	@ int
 5248 0178 F8EE676A 		vcvt.f32.u32	s13, s15
 5249              		.loc 1 2939 120
 5250 017c 97ED036A 		vldr.32	s12, [r7, #12]
 5251 0180 DFED445A 		vldr.32	s11, .L485+8
 5252 0184 C6EE257A 		vdiv.f32	s15, s12, s11
 5253              		.loc 1 2939 111
 5254 0188 76EEA77A 		vadd.f32	s15, s13, s15
 5255              		.loc 1 2939 138
 5256 018c F7EE006A 		vmov.f32	s13, #1.0e+0
 5257 0190 77EEA67A 		vadd.f32	s15, s15, s13
 5258              		.loc 1 2939 15
 5259 0194 67EE277A 		vmul.f32	s15, s14, s15
 5260 0198 C7ED077A 		vstr.32	s15, [r7, #28]
2940:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5261              		.loc 1 2940 7
 5262 019c 21E0     		b	.L482
 5263              	.L477:
2941:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2942:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2943:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 5264              		.loc 1 2943 39
 5265 019e 7B69     		ldr	r3, [r7, #20]
 5266 01a0 07EE903A 		vmov	s15, r3	@ int
 5267 01a4 F8EE677A 		vcvt.f32.u32	s15, s15
 5268              		.loc 1 2943 37
 5269 01a8 DFED3B6A 		vldr.32	s13, .L485+12
 5270 01ac 86EEA77A 		vdiv.f32	s14, s13, s15
 5271              		.loc 1 2943 81
 5272 01b0 364B     		ldr	r3, .L485
 5273 01b2 1B6B     		ldr	r3, [r3, #48]
 5274              		.loc 1 2943 67
 5275 01b4 C3F30803 		ubfx	r3, r3, #0, #9
 5276              		.loc 1 2943 58
 5277 01b8 07EE903A 		vmov	s15, r3	@ int
 5278 01bc F8EE676A 		vcvt.f32.u32	s13, s15
 5279              		.loc 1 2943 120
 5280 01c0 97ED036A 		vldr.32	s12, [r7, #12]
 5281 01c4 DFED335A 		vldr.32	s11, .L485+8
 5282 01c8 C6EE257A 		vdiv.f32	s15, s12, s11
 5283              		.loc 1 2943 111
 5284 01cc 76EEA77A 		vadd.f32	s15, s13, s15
 5285              		.loc 1 2943 138
ARM GAS  /tmp/cc4ht4nF.s 			page 147


 5286 01d0 F7EE006A 		vmov.f32	s13, #1.0e+0
 5287 01d4 77EEA67A 		vadd.f32	s15, s15, s13
 5288              		.loc 1 2943 15
 5289 01d8 67EE277A 		vmul.f32	s15, s14, s15
 5290 01dc C7ED077A 		vstr.32	s15, [r7, #28]
2944:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 5291              		.loc 1 2944 7
 5292 01e0 00BF     		nop
 5293              	.L482:
2945:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2946:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2947:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 5294              		.loc 1 2947 90
 5295 01e2 2A4B     		ldr	r3, .L485
 5296 01e4 1B6B     		ldr	r3, [r3, #48]
 5297              		.loc 1 2947 75
 5298 01e6 5B0A     		lsrs	r3, r3, #9
 5299 01e8 03F07F03 		and	r3, r3, #127
 5300              		.loc 1 2947 66
 5301 01ec 07EE903A 		vmov	s15, r3	@ int
 5302 01f0 F8EE677A 		vcvt.f32.u32	s15, s15
 5303              		.loc 1 2947 126
 5304 01f4 B7EE007A 		vmov.f32	s14, #1.0e+0
 5305 01f8 37EE877A 		vadd.f32	s14, s15, s14
 5306              		.loc 1 2947 47
 5307 01fc D7ED076A 		vldr.32	s13, [r7, #28]
 5308 0200 C6EE877A 		vdiv.f32	s15, s13, s14
 5309              		.loc 1 2947 37
 5310 0204 FCEEE77A 		vcvt.u32.f32	s15, s15
 5311 0208 17EE902A 		vmov	r2, s15	@ int
 5312              		.loc 1 2947 35
 5313 020c 7B68     		ldr	r3, [r7, #4]
 5314 020e 1A60     		str	r2, [r3]
2948:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 5315              		.loc 1 2948 90
 5316 0210 1E4B     		ldr	r3, .L485
 5317 0212 1B6B     		ldr	r3, [r3, #48]
 5318              		.loc 1 2948 75
 5319 0214 1B0C     		lsrs	r3, r3, #16
 5320 0216 03F07F03 		and	r3, r3, #127
 5321              		.loc 1 2948 66
 5322 021a 07EE903A 		vmov	s15, r3	@ int
 5323 021e F8EE677A 		vcvt.f32.u32	s15, s15
 5324              		.loc 1 2948 126
 5325 0222 B7EE007A 		vmov.f32	s14, #1.0e+0
 5326 0226 37EE877A 		vadd.f32	s14, s15, s14
 5327              		.loc 1 2948 47
 5328 022a D7ED076A 		vldr.32	s13, [r7, #28]
 5329 022e C6EE877A 		vdiv.f32	s15, s13, s14
 5330              		.loc 1 2948 37
 5331 0232 FCEEE77A 		vcvt.u32.f32	s15, s15
 5332 0236 17EE902A 		vmov	r2, s15	@ int
 5333              		.loc 1 2948 35
 5334 023a 7B68     		ldr	r3, [r7, #4]
 5335 023c 5A60     		str	r2, [r3, #4]
2949:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 5336              		.loc 1 2949 90
ARM GAS  /tmp/cc4ht4nF.s 			page 148


 5337 023e 134B     		ldr	r3, .L485
 5338 0240 1B6B     		ldr	r3, [r3, #48]
 5339              		.loc 1 2949 75
 5340 0242 1B0E     		lsrs	r3, r3, #24
 5341 0244 03F07F03 		and	r3, r3, #127
 5342              		.loc 1 2949 66
 5343 0248 07EE903A 		vmov	s15, r3	@ int
 5344 024c F8EE677A 		vcvt.f32.u32	s15, s15
 5345              		.loc 1 2949 126
 5346 0250 B7EE007A 		vmov.f32	s14, #1.0e+0
 5347 0254 37EE877A 		vadd.f32	s14, s15, s14
 5348              		.loc 1 2949 47
 5349 0258 D7ED076A 		vldr.32	s13, [r7, #28]
 5350 025c C6EE877A 		vdiv.f32	s15, s13, s14
 5351              		.loc 1 2949 37
 5352 0260 FCEEE77A 		vcvt.u32.f32	s15, s15
 5353 0264 17EE902A 		vmov	r2, s15	@ int
 5354              		.loc 1 2949 35
 5355 0268 7B68     		ldr	r3, [r7, #4]
 5356 026a 9A60     		str	r2, [r3, #8]
2950:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2951:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2952:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2953:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
2954:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
2955:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
2956:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2957:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2958:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5357              		.loc 1 2958 1
 5358 026c 08E0     		b	.L484
 5359              	.L475:
2953:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 5360              		.loc 1 2953 35
 5361 026e 7B68     		ldr	r3, [r7, #4]
 5362 0270 0022     		movs	r2, #0
 5363 0272 1A60     		str	r2, [r3]
2954:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 5364              		.loc 1 2954 35
 5365 0274 7B68     		ldr	r3, [r7, #4]
 5366 0276 0022     		movs	r2, #0
 5367 0278 5A60     		str	r2, [r3, #4]
2955:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 5368              		.loc 1 2955 35
 5369 027a 7B68     		ldr	r3, [r7, #4]
 5370 027c 0022     		movs	r2, #0
 5371 027e 9A60     		str	r2, [r3, #8]
 5372              	.L484:
 5373              		.loc 1 2958 1
 5374 0280 00BF     		nop
 5375 0282 2437     		adds	r7, r7, #36
 5376              	.LCFI35:
 5377              		.cfi_def_cfa_offset 4
 5378 0284 BD46     		mov	sp, r7
 5379              	.LCFI36:
 5380              		.cfi_def_cfa_register 13
 5381              		@ sp needed
ARM GAS  /tmp/cc4ht4nF.s 			page 149


 5382 0286 5DF8047B 		ldr	r7, [sp], #4
 5383              	.LCFI37:
 5384              		.cfi_restore 7
 5385              		.cfi_def_cfa_offset 0
 5386 028a 7047     		bx	lr
 5387              	.L486:
 5388              		.align	2
 5389              	.L485:
 5390 028c 00440258 		.word	1476543488
 5391 0290 0090D003 		.word	64000000
 5392 0294 00000046 		.word	1174405120
 5393 0298 0024744C 		.word	1282679808
 5394 029c 0024744A 		.word	1249125376
 5395 02a0 20BCBE4B 		.word	1270791200
 5396              		.cfi_endproc
 5397              	.LFE338:
 5399              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 5400              		.align	1
 5401              		.global	HAL_RCCEx_GetD1SysClockFreq
 5402              		.syntax unified
 5403              		.thumb
 5404              		.thumb_func
 5405              		.fpu fpv5-d16
 5407              	HAL_RCCEx_GetD1SysClockFreq:
 5408              	.LFB339:
2959:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2960:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2961:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main System frequency
2962:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time System clock changes, this function must be called to update the
2963:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right core clock value. Otherwise, any configuration based on this function will be inc
2964:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System current Core Clock Frequency
2965:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
2966:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
2967:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2968:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
2969:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5409              		.loc 1 2969 1
 5410              		.cfi_startproc
 5411              		@ args = 0, pretend = 0, frame = 8
 5412              		@ frame_needed = 1, uses_anonymous_args = 0
 5413 0000 80B5     		push	{r7, lr}
 5414              	.LCFI38:
 5415              		.cfi_def_cfa_offset 8
 5416              		.cfi_offset 7, -8
 5417              		.cfi_offset 14, -4
 5418 0002 82B0     		sub	sp, sp, #8
 5419              	.LCFI39:
 5420              		.cfi_def_cfa_offset 16
 5421 0004 00AF     		add	r7, sp, #0
 5422              	.LCFI40:
 5423              		.cfi_def_cfa_register 7
2970:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t common_system_clock;
2971:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2972:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_D1CPRE)
2973:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 5424              		.loc 1 2973 25
 5425 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
ARM GAS  /tmp/cc4ht4nF.s 			page 150


 5426 000a 0246     		mov	r2, r0
 5427              		.loc 1 2973 76
 5428 000c 104B     		ldr	r3, .L489
 5429 000e 9B69     		ldr	r3, [r3, #24]
 5430              		.loc 1 2973 105
 5431 0010 1B0A     		lsrs	r3, r3, #8
 5432 0012 03F00F03 		and	r3, r3, #15
 5433              		.loc 1 2973 71
 5434 0016 0F49     		ldr	r1, .L489+4
 5435 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 5436              		.loc 1 2973 131
 5437 001a 03F01F03 		and	r3, r3, #31
 5438              		.loc 1 2973 23
 5439 001e 22FA03F3 		lsr	r3, r2, r3
 5440 0022 7B60     		str	r3, [r7, #4]
2974:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2975:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
2976:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2977:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2978:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Update the SystemD2Clock global variable */
2979:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_D1CFGR_HPRE)
2980:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 5441              		.loc 1 2980 66
 5442 0024 0A4B     		ldr	r3, .L489
 5443 0026 9B69     		ldr	r3, [r3, #24]
 5444              		.loc 1 2980 93
 5445 0028 03F00F03 		and	r3, r3, #15
 5446              		.loc 1 2980 61
 5447 002c 094A     		ldr	r2, .L489+4
 5448 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 5449              		.loc 1 2980 118
 5450 0030 03F01F03 		and	r3, r3, #31
 5451              		.loc 1 2980 40
 5452 0034 7A68     		ldr	r2, [r7, #4]
 5453 0036 22FA03F3 		lsr	r3, r2, r3
 5454              		.loc 1 2980 17
 5455 003a 074A     		ldr	r2, .L489+8
 5456 003c 1360     		str	r3, [r2]
2981:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2982:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
2983:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
2984:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2985:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
2986:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = SystemD2Clock;
2987:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2988:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = common_system_clock;
 5457              		.loc 1 2988 19
 5458 003e 074A     		ldr	r2, .L489+12
 5459 0040 7B68     		ldr	r3, [r7, #4]
 5460 0042 1360     		str	r3, [r2]
2989:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
2990:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2991:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return common_system_clock;
 5461              		.loc 1 2991 10
 5462 0044 7B68     		ldr	r3, [r7, #4]
2992:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5463              		.loc 1 2992 1
ARM GAS  /tmp/cc4ht4nF.s 			page 151


 5464 0046 1846     		mov	r0, r3
 5465 0048 0837     		adds	r7, r7, #8
 5466              	.LCFI41:
 5467              		.cfi_def_cfa_offset 8
 5468 004a BD46     		mov	sp, r7
 5469              	.LCFI42:
 5470              		.cfi_def_cfa_register 13
 5471              		@ sp needed
 5472 004c 80BD     		pop	{r7, pc}
 5473              	.L490:
 5474 004e 00BF     		.align	2
 5475              	.L489:
 5476 0050 00440258 		.word	1476543488
 5477 0054 00000000 		.word	D1CorePrescTable
 5478 0058 00000000 		.word	SystemD2Clock
 5479 005c 00000000 		.word	SystemCoreClock
 5480              		.cfi_endproc
 5481              	.LFE339:
 5483              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 5484              		.align	1
 5485              		.global	HAL_RCCEx_EnableLSECSS
 5486              		.syntax unified
 5487              		.thumb
 5488              		.thumb_func
 5489              		.fpu fpv5-d16
 5491              	HAL_RCCEx_EnableLSECSS:
 5492              	.LFB340:
2993:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2994:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2995:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2996:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2997:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended System Control functions
2998:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
2999:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
3000:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3001:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3002:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
3003:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
3004:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
3005:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
3006:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3007:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3008:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
3009:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5493              		.loc 1 3009 1
 5494              		.cfi_startproc
 5495              		@ args = 0, pretend = 0, frame = 0
 5496              		@ frame_needed = 1, uses_anonymous_args = 0
 5497              		@ link register save eliminated.
 5498 0000 80B4     		push	{r7}
 5499              	.LCFI43:
 5500              		.cfi_def_cfa_offset 4
 5501              		.cfi_offset 7, -4
 5502 0002 00AF     		add	r7, sp, #0
 5503              	.LCFI44:
 5504              		.cfi_def_cfa_register 7
3010:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
ARM GAS  /tmp/cc4ht4nF.s 			page 152


 5505              		.loc 1 3010 3
 5506 0004 054B     		ldr	r3, .L492
 5507 0006 1B6F     		ldr	r3, [r3, #112]
 5508 0008 044A     		ldr	r2, .L492
 5509 000a 43F02003 		orr	r3, r3, #32
 5510 000e 1367     		str	r3, [r2, #112]
3011:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5511              		.loc 1 3011 1
 5512 0010 00BF     		nop
 5513 0012 BD46     		mov	sp, r7
 5514              	.LCFI45:
 5515              		.cfi_def_cfa_register 13
 5516              		@ sp needed
 5517 0014 5DF8047B 		ldr	r7, [sp], #4
 5518              	.LCFI46:
 5519              		.cfi_restore 7
 5520              		.cfi_def_cfa_offset 0
 5521 0018 7047     		bx	lr
 5522              	.L493:
 5523 001a 00BF     		.align	2
 5524              	.L492:
 5525 001c 00440258 		.word	1476543488
 5526              		.cfi_endproc
 5527              	.LFE340:
 5529              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 5530              		.align	1
 5531              		.global	HAL_RCCEx_DisableLSECSS
 5532              		.syntax unified
 5533              		.thumb
 5534              		.thumb_func
 5535              		.fpu fpv5-d16
 5537              	HAL_RCCEx_DisableLSECSS:
 5538              	.LFB341:
3012:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3013:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3014:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
3015:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
3016:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3017:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3018:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
3019:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5539              		.loc 1 3019 1
 5540              		.cfi_startproc
 5541              		@ args = 0, pretend = 0, frame = 0
 5542              		@ frame_needed = 1, uses_anonymous_args = 0
 5543              		@ link register save eliminated.
 5544 0000 80B4     		push	{r7}
 5545              	.LCFI47:
 5546              		.cfi_def_cfa_offset 4
 5547              		.cfi_offset 7, -4
 5548 0002 00AF     		add	r7, sp, #0
 5549              	.LCFI48:
 5550              		.cfi_def_cfa_register 7
3020:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5551              		.loc 1 3020 3
 5552 0004 084B     		ldr	r3, .L495
 5553 0006 1B6F     		ldr	r3, [r3, #112]
ARM GAS  /tmp/cc4ht4nF.s 			page 153


 5554 0008 074A     		ldr	r2, .L495
 5555 000a 23F02003 		bic	r3, r3, #32
 5556 000e 1367     		str	r3, [r2, #112]
3021:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
3022:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
 5557              		.loc 1 3022 3
 5558 0010 054B     		ldr	r3, .L495
 5559 0012 1B6E     		ldr	r3, [r3, #96]
 5560 0014 044A     		ldr	r2, .L495
 5561 0016 23F40073 		bic	r3, r3, #512
 5562 001a 1366     		str	r3, [r2, #96]
3023:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5563              		.loc 1 3023 1
 5564 001c 00BF     		nop
 5565 001e BD46     		mov	sp, r7
 5566              	.LCFI49:
 5567              		.cfi_def_cfa_register 13
 5568              		@ sp needed
 5569 0020 5DF8047B 		ldr	r7, [sp], #4
 5570              	.LCFI50:
 5571              		.cfi_restore 7
 5572              		.cfi_def_cfa_offset 0
 5573 0024 7047     		bx	lr
 5574              	.L496:
 5575 0026 00BF     		.align	2
 5576              	.L495:
 5577 0028 00440258 		.word	1476543488
 5578              		.cfi_endproc
 5579              	.LFE341:
 5581              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 5582              		.align	1
 5583              		.global	HAL_RCCEx_EnableLSECSS_IT
 5584              		.syntax unified
 5585              		.thumb
 5586              		.thumb_func
 5587              		.fpu fpv5-d16
 5589              	HAL_RCCEx_EnableLSECSS_IT:
 5590              	.LFB342:
3024:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3025:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3026:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
3027:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on EXTI line 18
3028:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3029:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3030:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
3031:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5591              		.loc 1 3031 1
 5592              		.cfi_startproc
 5593              		@ args = 0, pretend = 0, frame = 0
 5594              		@ frame_needed = 1, uses_anonymous_args = 0
 5595              		@ link register save eliminated.
 5596 0000 80B4     		push	{r7}
 5597              	.LCFI51:
 5598              		.cfi_def_cfa_offset 4
 5599              		.cfi_offset 7, -4
 5600 0002 00AF     		add	r7, sp, #0
 5601              	.LCFI52:
ARM GAS  /tmp/cc4ht4nF.s 			page 154


 5602              		.cfi_def_cfa_register 7
3032:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
3033:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 5603              		.loc 1 3033 3
 5604 0004 114B     		ldr	r3, .L498
 5605 0006 1B6F     		ldr	r3, [r3, #112]
 5606 0008 104A     		ldr	r2, .L498
 5607 000a 43F02003 		orr	r3, r3, #32
 5608 000e 1367     		str	r3, [r2, #112]
3034:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3035:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
3036:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
 5609              		.loc 1 3036 3
 5610 0010 0E4B     		ldr	r3, .L498
 5611 0012 1B6E     		ldr	r3, [r3, #96]
 5612 0014 0D4A     		ldr	r2, .L498
 5613 0016 43F40073 		orr	r3, r3, #512
 5614 001a 1366     		str	r3, [r2, #96]
3037:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3038:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 18 */
3039:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
3040:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();
3041:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3042:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
 5615              		.loc 1 3042 3
 5616 001c 4FF0B043 		mov	r3, #1476395008
 5617 0020 D3F88030 		ldr	r3, [r3, #128]
 5618 0024 4FF0B042 		mov	r2, #1476395008
 5619 0028 43F48023 		orr	r3, r3, #262144
 5620 002c C2F88030 		str	r3, [r2, #128]
3043:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* DUAL_CORE && CORE_CM4 */
3044:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 5621              		.loc 1 3044 3
 5622 0030 4FF0B043 		mov	r3, #1476395008
 5623 0034 1B68     		ldr	r3, [r3]
 5624 0036 4FF0B042 		mov	r2, #1476395008
 5625 003a 43F48023 		orr	r3, r3, #262144
 5626 003e 1360     		str	r3, [r2]
3045:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5627              		.loc 1 3045 1
 5628 0040 00BF     		nop
 5629 0042 BD46     		mov	sp, r7
 5630              	.LCFI53:
 5631              		.cfi_def_cfa_register 13
 5632              		@ sp needed
 5633 0044 5DF8047B 		ldr	r7, [sp], #4
 5634              	.LCFI54:
 5635              		.cfi_restore 7
 5636              		.cfi_def_cfa_offset 0
 5637 0048 7047     		bx	lr
 5638              	.L499:
 5639 004a 00BF     		.align	2
 5640              	.L498:
 5641 004c 00440258 		.word	1476543488
 5642              		.cfi_endproc
 5643              	.LFE342:
 5645              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
ARM GAS  /tmp/cc4ht4nF.s 			page 155


 5646              		.align	1
 5647              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 5648              		.syntax unified
 5649              		.thumb
 5650              		.thumb_func
 5651              		.fpu fpv5-d16
 5653              	HAL_RCCEx_WakeUpStopCLKConfig:
 5654              	.LFB343:
3046:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3047:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3048:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
3049:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
3050:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3051:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
3052:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
3053:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
3054:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
3055:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3056:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3057:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
3058:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5655              		.loc 1 3058 1
 5656              		.cfi_startproc
 5657              		@ args = 0, pretend = 0, frame = 8
 5658              		@ frame_needed = 1, uses_anonymous_args = 0
 5659              		@ link register save eliminated.
 5660 0000 80B4     		push	{r7}
 5661              	.LCFI55:
 5662              		.cfi_def_cfa_offset 4
 5663              		.cfi_offset 7, -4
 5664 0002 83B0     		sub	sp, sp, #12
 5665              	.LCFI56:
 5666              		.cfi_def_cfa_offset 16
 5667 0004 00AF     		add	r7, sp, #0
 5668              	.LCFI57:
 5669              		.cfi_def_cfa_register 7
 5670 0006 7860     		str	r0, [r7, #4]
3059:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
3060:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3061:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5671              		.loc 1 3061 3
 5672 0008 064B     		ldr	r3, .L501
 5673 000a 1B69     		ldr	r3, [r3, #16]
 5674 000c 23F04002 		bic	r2, r3, #64
 5675 0010 0449     		ldr	r1, .L501
 5676 0012 7B68     		ldr	r3, [r7, #4]
 5677 0014 1343     		orrs	r3, r3, r2
 5678 0016 0B61     		str	r3, [r1, #16]
3062:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5679              		.loc 1 3062 1
 5680 0018 00BF     		nop
 5681 001a 0C37     		adds	r7, r7, #12
 5682              	.LCFI58:
 5683              		.cfi_def_cfa_offset 4
 5684 001c BD46     		mov	sp, r7
 5685              	.LCFI59:
 5686              		.cfi_def_cfa_register 13
ARM GAS  /tmp/cc4ht4nF.s 			page 156


 5687              		@ sp needed
 5688 001e 5DF8047B 		ldr	r7, [sp], #4
 5689              	.LCFI60:
 5690              		.cfi_restore 7
 5691              		.cfi_def_cfa_offset 0
 5692 0022 7047     		bx	lr
 5693              	.L502:
 5694              		.align	2
 5695              	.L501:
 5696 0024 00440258 		.word	1476543488
 5697              		.cfi_endproc
 5698              	.LFE343:
 5700              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 5701              		.align	1
 5702              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 5703              		.syntax unified
 5704              		.thumb
 5705              		.thumb_func
 5706              		.fpu fpv5-d16
 5708              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 5709              	.LFB344:
3063:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3064:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3065:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
3066:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
3067:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3068:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
3069:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
3070:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3071:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3072:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
3073:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5710              		.loc 1 3073 1
 5711              		.cfi_startproc
 5712              		@ args = 0, pretend = 0, frame = 8
 5713              		@ frame_needed = 1, uses_anonymous_args = 0
 5714              		@ link register save eliminated.
 5715 0000 80B4     		push	{r7}
 5716              	.LCFI61:
 5717              		.cfi_def_cfa_offset 4
 5718              		.cfi_offset 7, -4
 5719 0002 83B0     		sub	sp, sp, #12
 5720              	.LCFI62:
 5721              		.cfi_def_cfa_offset 16
 5722 0004 00AF     		add	r7, sp, #0
 5723              	.LCFI63:
 5724              		.cfi_def_cfa_register 7
 5725 0006 7860     		str	r0, [r7, #4]
3074:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
3075:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3076:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
 5726              		.loc 1 3076 3
 5727 0008 064B     		ldr	r3, .L504
 5728 000a 1B69     		ldr	r3, [r3, #16]
 5729 000c 23F08002 		bic	r2, r3, #128
 5730 0010 0449     		ldr	r1, .L504
 5731 0012 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc4ht4nF.s 			page 157


 5732 0014 1343     		orrs	r3, r3, r2
 5733 0016 0B61     		str	r3, [r1, #16]
3077:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5734              		.loc 1 3077 1
 5735 0018 00BF     		nop
 5736 001a 0C37     		adds	r7, r7, #12
 5737              	.LCFI64:
 5738              		.cfi_def_cfa_offset 4
 5739 001c BD46     		mov	sp, r7
 5740              	.LCFI65:
 5741              		.cfi_def_cfa_register 13
 5742              		@ sp needed
 5743 001e 5DF8047B 		ldr	r7, [sp], #4
 5744              	.LCFI66:
 5745              		.cfi_restore 7
 5746              		.cfi_def_cfa_offset 0
 5747 0022 7047     		bx	lr
 5748              	.L505:
 5749              		.align	2
 5750              	.L504:
 5751 0024 00440258 		.word	1476543488
 5752              		.cfi_endproc
 5753              	.LFE344:
 5755              		.section	.text.HAL_RCCEx_EnableBootCore,"ax",%progbits
 5756              		.align	1
 5757              		.global	HAL_RCCEx_EnableBootCore
 5758              		.syntax unified
 5759              		.thumb
 5760              		.thumb_func
 5761              		.fpu fpv5-d16
 5763              	HAL_RCCEx_EnableBootCore:
 5764              	.LFB345:
3078:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3079:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3080:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3081:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
3082:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
3083:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3084:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
3085:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
3086:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
3087:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3088:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3089:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3090:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
3091:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5765              		.loc 1 3091 1
 5766              		.cfi_startproc
 5767              		@ args = 0, pretend = 0, frame = 8
 5768              		@ frame_needed = 1, uses_anonymous_args = 0
 5769              		@ link register save eliminated.
 5770 0000 80B4     		push	{r7}
 5771              	.LCFI67:
 5772              		.cfi_def_cfa_offset 4
 5773              		.cfi_offset 7, -4
 5774 0002 83B0     		sub	sp, sp, #12
 5775              	.LCFI68:
ARM GAS  /tmp/cc4ht4nF.s 			page 158


 5776              		.cfi_def_cfa_offset 16
 5777 0004 00AF     		add	r7, sp, #0
 5778              	.LCFI69:
 5779              		.cfi_def_cfa_register 7
 5780 0006 7860     		str	r0, [r7, #4]
3092:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
3093:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
 5781              		.loc 1 3093 3
 5782 0008 064B     		ldr	r3, .L507
 5783 000a D3F8A020 		ldr	r2, [r3, #160]
 5784 000e 0549     		ldr	r1, .L507
 5785 0010 7B68     		ldr	r3, [r7, #4]
 5786 0012 1343     		orrs	r3, r3, r2
 5787 0014 C1F8A030 		str	r3, [r1, #160]
3094:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5788              		.loc 1 3094 1
 5789 0018 00BF     		nop
 5790 001a 0C37     		adds	r7, r7, #12
 5791              	.LCFI70:
 5792              		.cfi_def_cfa_offset 4
 5793 001c BD46     		mov	sp, r7
 5794              	.LCFI71:
 5795              		.cfi_def_cfa_register 13
 5796              		@ sp needed
 5797 001e 5DF8047B 		ldr	r7, [sp], #4
 5798              	.LCFI72:
 5799              		.cfi_restore 7
 5800              		.cfi_def_cfa_offset 0
 5801 0022 7047     		bx	lr
 5802              	.L508:
 5803              		.align	2
 5804              	.L507:
 5805 0024 00440258 		.word	1476543488
 5806              		.cfi_endproc
 5807              	.LFE345:
 5809              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 5810              		.align	1
 5811              		.global	HAL_RCCEx_WWDGxSysResetConfig
 5812              		.syntax unified
 5813              		.thumb
 5814              		.thumb_func
 5815              		.fpu fpv5-d16
 5817              	HAL_RCCEx_WWDGxSysResetConfig:
 5818              	.LFB346:
3095:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3096:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3097:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3098:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
3099:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3100:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
3101:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3102:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3103:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3104:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
3105:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3106:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3107:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
ARM GAS  /tmp/cc4ht4nF.s 			page 159


3108:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3109:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3110:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5819              		.loc 1 3110 1
 5820              		.cfi_startproc
 5821              		@ args = 0, pretend = 0, frame = 8
 5822              		@ frame_needed = 1, uses_anonymous_args = 0
 5823              		@ link register save eliminated.
 5824 0000 80B4     		push	{r7}
 5825              	.LCFI73:
 5826              		.cfi_def_cfa_offset 4
 5827              		.cfi_offset 7, -4
 5828 0002 83B0     		sub	sp, sp, #12
 5829              	.LCFI74:
 5830              		.cfi_def_cfa_offset 16
 5831 0004 00AF     		add	r7, sp, #0
 5832              	.LCFI75:
 5833              		.cfi_def_cfa_register 7
 5834 0006 7860     		str	r0, [r7, #4]
3111:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3112:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
 5835              		.loc 1 3112 3
 5836 0008 064B     		ldr	r3, .L510
 5837 000a D3F8A020 		ldr	r2, [r3, #160]
 5838 000e 0549     		ldr	r1, .L510
 5839 0010 7B68     		ldr	r3, [r7, #4]
 5840 0012 1343     		orrs	r3, r3, r2
 5841 0014 C1F8A030 		str	r3, [r1, #160]
3113:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5842              		.loc 1 3113 1
 5843 0018 00BF     		nop
 5844 001a 0C37     		adds	r7, r7, #12
 5845              	.LCFI76:
 5846              		.cfi_def_cfa_offset 4
 5847 001c BD46     		mov	sp, r7
 5848              	.LCFI77:
 5849              		.cfi_def_cfa_register 13
 5850              		@ sp needed
 5851 001e 5DF8047B 		ldr	r7, [sp], #4
 5852              	.LCFI78:
 5853              		.cfi_restore 7
 5854              		.cfi_def_cfa_offset 0
 5855 0022 7047     		bx	lr
 5856              	.L511:
 5857              		.align	2
 5858              	.L510:
 5859 0024 00440258 		.word	1476543488
 5860              		.cfi_endproc
 5861              	.LFE346:
 5863              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 5864              		.align	1
 5865              		.global	HAL_RCCEx_CRSConfig
 5866              		.syntax unified
 5867              		.thumb
 5868              		.thumb_func
 5869              		.fpu fpv5-d16
 5871              	HAL_RCCEx_CRSConfig:
ARM GAS  /tmp/cc4ht4nF.s 			page 160


 5872              	.LFB347:
3114:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3115:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
3116:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(RCC_GCR_WW1RSC)
3117:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3118:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
3119:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
3120:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
3121:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
3122:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
3123:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3124:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3125:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3126:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
3127:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
3128:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
3129:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
3130:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
3131:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif
3132:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
3133:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3134:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3135:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3136:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3137:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3138:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
3139:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
3140:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
3141:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
3142:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3143:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
3144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
3145:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
3146:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
3147:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3148:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
3149:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3150:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
3151:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3152:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
3153:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
3154:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
3155:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
3156:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
3157:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
3158:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
3159:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
3160:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
3161:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
3162:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
3163:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
3164:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
3165:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
3166:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
3167:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3168:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
3169:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
ARM GAS  /tmp/cc4ht4nF.s 			page 161


3170:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
3171:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
3172:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3173:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
3174:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
3175:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3176:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
3177:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
3178:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
3179:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
3180:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
3181:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
3182:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3183:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
3184:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
3185:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
3186:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
3187:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
3188:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
3189:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
3190:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
3191:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
3192:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
3193:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
3194:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3195:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
3196:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
3197:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3198:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
3199:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3200:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3201:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3202:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3203:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
3204:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
3205:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3206:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3207:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
3208:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 5873              		.loc 1 3208 1
 5874              		.cfi_startproc
 5875              		@ args = 0, pretend = 0, frame = 16
 5876              		@ frame_needed = 1, uses_anonymous_args = 0
 5877 0000 80B5     		push	{r7, lr}
 5878              	.LCFI79:
 5879              		.cfi_def_cfa_offset 8
 5880              		.cfi_offset 7, -8
 5881              		.cfi_offset 14, -4
 5882 0002 84B0     		sub	sp, sp, #16
 5883              	.LCFI80:
 5884              		.cfi_def_cfa_offset 24
 5885 0004 00AF     		add	r7, sp, #0
 5886              	.LCFI81:
 5887              		.cfi_def_cfa_register 7
 5888 0006 7860     		str	r0, [r7, #4]
3209:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
3210:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 162


3211:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
3212:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
3213:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
3214:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
3215:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
3216:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
3217:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
3218:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3219:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
3220:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3221:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
3222:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
 5889              		.loc 1 3222 3
 5890 0008 264B     		ldr	r3, .L515
 5891 000a D3F89430 		ldr	r3, [r3, #148]
 5892 000e 254A     		ldr	r2, .L515
 5893 0010 43F00203 		orr	r3, r3, #2
 5894 0014 C2F89430 		str	r3, [r2, #148]
3223:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 5895              		.loc 1 3223 3
 5896 0018 224B     		ldr	r3, .L515
 5897 001a D3F89430 		ldr	r3, [r3, #148]
 5898 001e 214A     		ldr	r2, .L515
 5899 0020 23F00203 		bic	r3, r3, #2
 5900 0024 C2F89430 		str	r3, [r2, #148]
3224:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3225:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
3226:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
3227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
3228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 5901              		.loc 1 3228 8
 5902 0028 FFF7FEFF 		bl	HAL_GetREVID
 5903 002c 0346     		mov	r3, r0
 5904              		.loc 1 3228 6
 5905 002e 41F20302 		movw	r2, #4099
 5906 0032 9342     		cmp	r3, r2
 5907 0034 0BD8     		bhi	.L513
 5908              		.loc 1 3228 45 discriminator 1
 5909 0036 7B68     		ldr	r3, [r7, #4]
 5910 0038 5B68     		ldr	r3, [r3, #4]
 5911              		.loc 1 3228 36 discriminator 1
 5912 003a B3F1405F 		cmp	r3, #805306368
 5913 003e 06D1     		bne	.L513
3229:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3230:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
3231:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 5914              		.loc 1 3231 19
 5915 0040 7B68     		ldr	r3, [r7, #4]
 5916 0042 1A68     		ldr	r2, [r3]
 5917              		.loc 1 3231 64
 5918 0044 7B68     		ldr	r3, [r7, #4]
 5919 0046 9B68     		ldr	r3, [r3, #8]
 5920              		.loc 1 3231 11
 5921 0048 1343     		orrs	r3, r3, r2
 5922 004a FB60     		str	r3, [r7, #12]
 5923 004c 08E0     		b	.L514
 5924              	.L513:
ARM GAS  /tmp/cc4ht4nF.s 			page 163


3232:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3233:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3234:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3235:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 5925              		.loc 1 3235 19
 5926 004e 7B68     		ldr	r3, [r7, #4]
 5927 0050 1A68     		ldr	r2, [r3]
 5928              		.loc 1 3235 38
 5929 0052 7B68     		ldr	r3, [r7, #4]
 5930 0054 5B68     		ldr	r3, [r3, #4]
 5931              		.loc 1 3235 31
 5932 0056 1A43     		orrs	r2, r2, r3
 5933              		.loc 1 3235 54
 5934 0058 7B68     		ldr	r3, [r7, #4]
 5935 005a 9B68     		ldr	r3, [r3, #8]
 5936              		.loc 1 3235 11
 5937 005c 1343     		orrs	r3, r3, r2
 5938 005e FB60     		str	r3, [r7, #12]
 5939              	.L514:
3236:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3237:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
3238:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
 5940              		.loc 1 3238 17
 5941 0060 7B68     		ldr	r3, [r7, #4]
 5942 0062 DB68     		ldr	r3, [r3, #12]
 5943              		.loc 1 3238 9
 5944 0064 FA68     		ldr	r2, [r7, #12]
 5945 0066 1343     		orrs	r3, r3, r2
 5946 0068 FB60     		str	r3, [r7, #12]
3239:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
3240:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 5947              		.loc 1 3240 18
 5948 006a 7B68     		ldr	r3, [r7, #4]
 5949 006c 1B69     		ldr	r3, [r3, #16]
 5950              		.loc 1 3240 36
 5951 006e 1B04     		lsls	r3, r3, #16
 5952              		.loc 1 3240 9
 5953 0070 FA68     		ldr	r2, [r7, #12]
 5954 0072 1343     		orrs	r3, r3, r2
 5955 0074 FB60     		str	r3, [r7, #12]
3241:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 5956              		.loc 1 3241 3
 5957 0076 0C4A     		ldr	r2, .L515+4
 5958 0078 FB68     		ldr	r3, [r7, #12]
 5959 007a 5360     		str	r3, [r2, #4]
3242:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3243:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
3244:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
3245:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 5960              		.loc 1 3245 3
 5961 007c 0A4B     		ldr	r3, .L515+4
 5962 007e 1B68     		ldr	r3, [r3]
 5963 0080 23F47C52 		bic	r2, r3, #16128
 5964 0084 7B68     		ldr	r3, [r7, #4]
 5965 0086 5B69     		ldr	r3, [r3, #20]
 5966 0088 1B02     		lsls	r3, r3, #8
 5967 008a 0749     		ldr	r1, .L515+4
ARM GAS  /tmp/cc4ht4nF.s 			page 164


 5968 008c 1343     		orrs	r3, r3, r2
 5969 008e 0B60     		str	r3, [r1]
3246:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3247:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
3248:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3249:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
3250:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 5970              		.loc 1 3250 3
 5971 0090 054B     		ldr	r3, .L515+4
 5972 0092 1B68     		ldr	r3, [r3]
 5973 0094 044A     		ldr	r2, .L515+4
 5974 0096 43F06003 		orr	r3, r3, #96
 5975 009a 1360     		str	r3, [r2]
3251:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 5976              		.loc 1 3251 1
 5977 009c 00BF     		nop
 5978 009e 1037     		adds	r7, r7, #16
 5979              	.LCFI82:
 5980              		.cfi_def_cfa_offset 8
 5981 00a0 BD46     		mov	sp, r7
 5982              	.LCFI83:
 5983              		.cfi_def_cfa_register 13
 5984              		@ sp needed
 5985 00a2 80BD     		pop	{r7, pc}
 5986              	.L516:
 5987              		.align	2
 5988              	.L515:
 5989 00a4 00440258 		.word	1476543488
 5990 00a8 00840040 		.word	1073775616
 5991              		.cfi_endproc
 5992              	.LFE347:
 5994              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 5995              		.align	1
 5996              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 5997              		.syntax unified
 5998              		.thumb
 5999              		.thumb_func
 6000              		.fpu fpv5-d16
 6002              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 6003              	.LFB348:
3252:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3253:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3254:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
3255:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3256:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3257:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
3258:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6004              		.loc 1 3258 1
 6005              		.cfi_startproc
 6006              		@ args = 0, pretend = 0, frame = 0
 6007              		@ frame_needed = 1, uses_anonymous_args = 0
 6008              		@ link register save eliminated.
 6009 0000 80B4     		push	{r7}
 6010              	.LCFI84:
 6011              		.cfi_def_cfa_offset 4
 6012              		.cfi_offset 7, -4
 6013 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc4ht4nF.s 			page 165


 6014              	.LCFI85:
 6015              		.cfi_def_cfa_register 7
3259:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 6016              		.loc 1 3259 3
 6017 0004 054B     		ldr	r3, .L518
 6018 0006 1B68     		ldr	r3, [r3]
 6019 0008 044A     		ldr	r2, .L518
 6020 000a 43F08003 		orr	r3, r3, #128
 6021 000e 1360     		str	r3, [r2]
3260:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6022              		.loc 1 3260 1
 6023 0010 00BF     		nop
 6024 0012 BD46     		mov	sp, r7
 6025              	.LCFI86:
 6026              		.cfi_def_cfa_register 13
 6027              		@ sp needed
 6028 0014 5DF8047B 		ldr	r7, [sp], #4
 6029              	.LCFI87:
 6030              		.cfi_restore 7
 6031              		.cfi_def_cfa_offset 0
 6032 0018 7047     		bx	lr
 6033              	.L519:
 6034 001a 00BF     		.align	2
 6035              	.L518:
 6036 001c 00840040 		.word	1073775616
 6037              		.cfi_endproc
 6038              	.LFE348:
 6040              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 6041              		.align	1
 6042              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 6043              		.syntax unified
 6044              		.thumb
 6045              		.thumb_func
 6046              		.fpu fpv5-d16
 6048              	HAL_RCCEx_CRSGetSynchronizationInfo:
 6049              	.LFB349:
3261:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3262:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3263:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
3264:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
3265:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3266:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3267:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
3268:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6050              		.loc 1 3268 1
 6051              		.cfi_startproc
 6052              		@ args = 0, pretend = 0, frame = 8
 6053              		@ frame_needed = 1, uses_anonymous_args = 0
 6054              		@ link register save eliminated.
 6055 0000 80B4     		push	{r7}
 6056              	.LCFI88:
 6057              		.cfi_def_cfa_offset 4
 6058              		.cfi_offset 7, -4
 6059 0002 83B0     		sub	sp, sp, #12
 6060              	.LCFI89:
 6061              		.cfi_def_cfa_offset 16
 6062 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc4ht4nF.s 			page 166


 6063              	.LCFI90:
 6064              		.cfi_def_cfa_register 7
 6065 0006 7860     		str	r0, [r7, #4]
3269:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
3270:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
3271:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3272:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
3273:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
 6066              		.loc 1 3273 42
 6067 0008 0E4B     		ldr	r3, .L521
 6068 000a 5B68     		ldr	r3, [r3, #4]
 6069              		.loc 1 3273 31
 6070 000c 9AB2     		uxth	r2, r3
 6071              		.loc 1 3273 29
 6072 000e 7B68     		ldr	r3, [r7, #4]
 6073 0010 1A60     		str	r2, [r3]
3274:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3275:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
3276:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
 6074              		.loc 1 3276 52
 6075 0012 0C4B     		ldr	r3, .L521
 6076 0014 1B68     		ldr	r3, [r3]
 6077              		.loc 1 3276 41
 6078 0016 1B0A     		lsrs	r3, r3, #8
 6079 0018 03F03F02 		and	r2, r3, #63
 6080              		.loc 1 3276 39
 6081 001c 7B68     		ldr	r3, [r7, #4]
 6082 001e 5A60     		str	r2, [r3, #4]
3277:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3278:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
3279:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
 6083              		.loc 1 3279 47
 6084 0020 084B     		ldr	r3, .L521
 6085 0022 9B68     		ldr	r3, [r3, #8]
 6086              		.loc 1 3279 36
 6087 0024 1B0C     		lsrs	r3, r3, #16
 6088 0026 9AB2     		uxth	r2, r3
 6089              		.loc 1 3279 34
 6090 0028 7B68     		ldr	r3, [r7, #4]
 6091 002a 9A60     		str	r2, [r3, #8]
3280:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3281:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
3282:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
 6092              		.loc 1 3282 49
 6093 002c 054B     		ldr	r3, .L521
 6094 002e 9B68     		ldr	r3, [r3, #8]
 6095              		.loc 1 3282 38
 6096 0030 03F40042 		and	r2, r3, #32768
 6097              		.loc 1 3282 36
 6098 0034 7B68     		ldr	r3, [r7, #4]
 6099 0036 DA60     		str	r2, [r3, #12]
3283:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6100              		.loc 1 3283 1
 6101 0038 00BF     		nop
 6102 003a 0C37     		adds	r7, r7, #12
 6103              	.LCFI91:
 6104              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cc4ht4nF.s 			page 167


 6105 003c BD46     		mov	sp, r7
 6106              	.LCFI92:
 6107              		.cfi_def_cfa_register 13
 6108              		@ sp needed
 6109 003e 5DF8047B 		ldr	r7, [sp], #4
 6110              	.LCFI93:
 6111              		.cfi_restore 7
 6112              		.cfi_def_cfa_offset 0
 6113 0042 7047     		bx	lr
 6114              	.L522:
 6115              		.align	2
 6116              	.L521:
 6117 0044 00840040 		.word	1073775616
 6118              		.cfi_endproc
 6119              	.LFE349:
 6121              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 6122              		.align	1
 6123              		.global	HAL_RCCEx_CRSWaitSynchronization
 6124              		.syntax unified
 6125              		.thumb
 6126              		.thumb_func
 6127              		.fpu fpv5-d16
 6129              	HAL_RCCEx_CRSWaitSynchronization:
 6130              	.LFB350:
3284:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3285:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3286:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
3287:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
3288:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
3289:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
3290:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
3291:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
3292:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
3293:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
3294:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
3295:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
3296:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
3297:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
3298:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
3299:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
3300:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
3301:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6131              		.loc 1 3301 1
 6132              		.cfi_startproc
 6133              		@ args = 0, pretend = 0, frame = 16
 6134              		@ frame_needed = 1, uses_anonymous_args = 0
 6135 0000 80B5     		push	{r7, lr}
 6136              	.LCFI94:
 6137              		.cfi_def_cfa_offset 8
 6138              		.cfi_offset 7, -8
 6139              		.cfi_offset 14, -4
 6140 0002 84B0     		sub	sp, sp, #16
 6141              	.LCFI95:
 6142              		.cfi_def_cfa_offset 24
 6143 0004 00AF     		add	r7, sp, #0
 6144              	.LCFI96:
 6145              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc4ht4nF.s 			page 168


 6146 0006 7860     		str	r0, [r7, #4]
3302:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 6147              		.loc 1 3302 12
 6148 0008 0023     		movs	r3, #0
 6149 000a FB60     		str	r3, [r7, #12]
3303:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3304:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3305:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
3306:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
 6150              		.loc 1 3306 15
 6151 000c FFF7FEFF 		bl	HAL_GetTick
 6152 0010 B860     		str	r0, [r7, #8]
 6153              	.L532:
3307:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3308:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
3309:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
3310:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3311:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
 6154              		.loc 1 3311 7
 6155 0012 7B68     		ldr	r3, [r7, #4]
 6156 0014 B3F1FF3F 		cmp	r3, #-1
 6157 0018 0CD0     		beq	.L524
3312:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3313:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 6158              		.loc 1 3313 12
 6159 001a FFF7FEFF 		bl	HAL_GetTick
 6160 001e 0246     		mov	r2, r0
 6161              		.loc 1 3313 26
 6162 0020 BB68     		ldr	r3, [r7, #8]
 6163 0022 D31A     		subs	r3, r2, r3
 6164              		.loc 1 3313 9
 6165 0024 7A68     		ldr	r2, [r7, #4]
 6166 0026 9A42     		cmp	r2, r3
 6167 0028 02D3     		bcc	.L525
 6168              		.loc 1 3313 50 discriminator 1
 6169 002a 7B68     		ldr	r3, [r7, #4]
 6170 002c 002B     		cmp	r3, #0
 6171 002e 01D1     		bne	.L524
 6172              	.L525:
3314:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3315:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
 6173              		.loc 1 3315 19
 6174 0030 0123     		movs	r3, #1
 6175 0032 FB60     		str	r3, [r7, #12]
 6176              	.L524:
3316:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3317:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3318:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
3319:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
 6177              		.loc 1 3319 8
 6178 0034 2A4B     		ldr	r3, .L534
 6179 0036 9B68     		ldr	r3, [r3, #8]
 6180 0038 03F00103 		and	r3, r3, #1
 6181              		.loc 1 3319 7
 6182 003c 012B     		cmp	r3, #1
 6183 003e 06D1     		bne	.L526
3320:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cc4ht4nF.s 			page 169


3321:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
3322:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
 6184              		.loc 1 3322 17
 6185 0040 FB68     		ldr	r3, [r7, #12]
 6186 0042 43F00203 		orr	r3, r3, #2
 6187 0046 FB60     		str	r3, [r7, #12]
3323:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3324:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
3325:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
 6188              		.loc 1 3325 7
 6189 0048 254B     		ldr	r3, .L534
 6190 004a 0122     		movs	r2, #1
 6191 004c DA60     		str	r2, [r3, #12]
 6192              	.L526:
3326:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3327:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3328:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
3329:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
 6193              		.loc 1 3329 8
 6194 004e 244B     		ldr	r3, .L534
 6195 0050 9B68     		ldr	r3, [r3, #8]
 6196 0052 03F00203 		and	r3, r3, #2
 6197              		.loc 1 3329 7
 6198 0056 022B     		cmp	r3, #2
 6199 0058 06D1     		bne	.L527
3330:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3331:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
3332:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
 6200              		.loc 1 3332 17
 6201 005a FB68     		ldr	r3, [r7, #12]
 6202 005c 43F00403 		orr	r3, r3, #4
 6203 0060 FB60     		str	r3, [r7, #12]
3333:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3334:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
3335:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
 6204              		.loc 1 3335 7
 6205 0062 1F4B     		ldr	r3, .L534
 6206 0064 0222     		movs	r2, #2
 6207 0066 DA60     		str	r2, [r3, #12]
 6208              	.L527:
3336:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3337:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3338:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
3339:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
 6209              		.loc 1 3339 8
 6210 0068 1D4B     		ldr	r3, .L534
 6211 006a 9B68     		ldr	r3, [r3, #8]
 6212 006c 03F48063 		and	r3, r3, #1024
 6213              		.loc 1 3339 7
 6214 0070 B3F5806F 		cmp	r3, #1024
 6215 0074 06D1     		bne	.L528
3340:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3341:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3342:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
 6216              		.loc 1 3342 17
 6217 0076 FB68     		ldr	r3, [r7, #12]
 6218 0078 43F02003 		orr	r3, r3, #32
ARM GAS  /tmp/cc4ht4nF.s 			page 170


 6219 007c FB60     		str	r3, [r7, #12]
3343:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3344:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3345:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
 6220              		.loc 1 3345 7
 6221 007e 184B     		ldr	r3, .L534
 6222 0080 0422     		movs	r2, #4
 6223 0082 DA60     		str	r2, [r3, #12]
 6224              	.L528:
3346:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3347:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3348:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
3349:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
 6225              		.loc 1 3349 8
 6226 0084 164B     		ldr	r3, .L534
 6227 0086 9B68     		ldr	r3, [r3, #8]
 6228 0088 03F48073 		and	r3, r3, #256
 6229              		.loc 1 3349 7
 6230 008c B3F5807F 		cmp	r3, #256
 6231 0090 06D1     		bne	.L529
3350:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3351:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
3352:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
 6232              		.loc 1 3352 17
 6233 0092 FB68     		ldr	r3, [r7, #12]
 6234 0094 43F00803 		orr	r3, r3, #8
 6235 0098 FB60     		str	r3, [r7, #12]
3353:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3354:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
3355:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
 6236              		.loc 1 3355 7
 6237 009a 114B     		ldr	r3, .L534
 6238 009c 0422     		movs	r2, #4
 6239 009e DA60     		str	r2, [r3, #12]
 6240              	.L529:
3356:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3357:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3358:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
3359:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
 6241              		.loc 1 3359 8
 6242 00a0 0F4B     		ldr	r3, .L534
 6243 00a2 9B68     		ldr	r3, [r3, #8]
 6244 00a4 03F40073 		and	r3, r3, #512
 6245              		.loc 1 3359 7
 6246 00a8 B3F5007F 		cmp	r3, #512
 6247 00ac 06D1     		bne	.L530
3360:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3361:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
3362:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
 6248              		.loc 1 3362 17
 6249 00ae FB68     		ldr	r3, [r7, #12]
 6250 00b0 43F01003 		orr	r3, r3, #16
 6251 00b4 FB60     		str	r3, [r7, #12]
3363:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3364:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
3365:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
 6252              		.loc 1 3365 7
ARM GAS  /tmp/cc4ht4nF.s 			page 171


 6253 00b6 0A4B     		ldr	r3, .L534
 6254 00b8 0422     		movs	r2, #4
 6255 00ba DA60     		str	r2, [r3, #12]
 6256              	.L530:
3366:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3367:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3368:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
3369:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
 6257              		.loc 1 3369 8
 6258 00bc 084B     		ldr	r3, .L534
 6259 00be 9B68     		ldr	r3, [r3, #8]
 6260 00c0 03F00803 		and	r3, r3, #8
 6261              		.loc 1 3369 7
 6262 00c4 082B     		cmp	r3, #8
 6263 00c6 02D1     		bne	.L531
3370:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3371:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
3372:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
 6264              		.loc 1 3372 7 discriminator 2
 6265 00c8 054B     		ldr	r3, .L534
 6266 00ca 0822     		movs	r2, #8
 6267 00cc DA60     		str	r2, [r3, #12]
 6268              	.L531:
3373:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3374:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
 6269              		.loc 1 3374 3
 6270 00ce FB68     		ldr	r3, [r7, #12]
 6271 00d0 002B     		cmp	r3, #0
 6272 00d2 9ED0     		beq	.L532
3375:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3376:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
 6273              		.loc 1 3376 10
 6274 00d4 FB68     		ldr	r3, [r7, #12]
3377:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6275              		.loc 1 3377 1
 6276 00d6 1846     		mov	r0, r3
 6277 00d8 1037     		adds	r7, r7, #16
 6278              	.LCFI97:
 6279              		.cfi_def_cfa_offset 8
 6280 00da BD46     		mov	sp, r7
 6281              	.LCFI98:
 6282              		.cfi_def_cfa_register 13
 6283              		@ sp needed
 6284 00dc 80BD     		pop	{r7, pc}
 6285              	.L535:
 6286 00de 00BF     		.align	2
 6287              	.L534:
 6288 00e0 00840040 		.word	1073775616
 6289              		.cfi_endproc
 6290              	.LFE350:
 6292              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 6293              		.align	1
 6294              		.global	HAL_RCCEx_CRS_IRQHandler
 6295              		.syntax unified
 6296              		.thumb
 6297              		.thumb_func
 6298              		.fpu fpv5-d16
ARM GAS  /tmp/cc4ht4nF.s 			page 172


 6300              	HAL_RCCEx_CRS_IRQHandler:
 6301              	.LFB351:
3378:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3379:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3380:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
3381:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3382:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3383:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
3384:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6302              		.loc 1 3384 1
 6303              		.cfi_startproc
 6304              		@ args = 0, pretend = 0, frame = 16
 6305              		@ frame_needed = 1, uses_anonymous_args = 0
 6306 0000 80B5     		push	{r7, lr}
 6307              	.LCFI99:
 6308              		.cfi_def_cfa_offset 8
 6309              		.cfi_offset 7, -8
 6310              		.cfi_offset 14, -4
 6311 0002 84B0     		sub	sp, sp, #16
 6312              	.LCFI100:
 6313              		.cfi_def_cfa_offset 24
 6314 0004 00AF     		add	r7, sp, #0
 6315              	.LCFI101:
 6316              		.cfi_def_cfa_register 7
3385:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 6317              		.loc 1 3385 12
 6318 0006 0023     		movs	r3, #0
 6319 0008 FB60     		str	r3, [r7, #12]
3386:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
3387:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
 6320              		.loc 1 3387 22
 6321 000a 334B     		ldr	r3, .L545
 6322              		.loc 1 3387 12
 6323 000c 9B68     		ldr	r3, [r3, #8]
 6324 000e BB60     		str	r3, [r7, #8]
3388:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 6325              		.loc 1 3388 24
 6326 0010 314B     		ldr	r3, .L545
 6327              		.loc 1 3388 12
 6328 0012 1B68     		ldr	r3, [r3]
 6329 0014 7B60     		str	r3, [r7, #4]
3389:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3390:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
3391:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
 6330              		.loc 1 3391 16
 6331 0016 BB68     		ldr	r3, [r7, #8]
 6332 0018 03F00103 		and	r3, r3, #1
 6333              		.loc 1 3391 5
 6334 001c 002B     		cmp	r3, #0
 6335 001e 0AD0     		beq	.L537
 6336              		.loc 1 3391 61 discriminator 1
 6337 0020 7B68     		ldr	r3, [r7, #4]
 6338 0022 03F00103 		and	r3, r3, #1
 6339              		.loc 1 3391 46 discriminator 1
 6340 0026 002B     		cmp	r3, #0
 6341 0028 05D0     		beq	.L537
3392:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/cc4ht4nF.s 			page 173


3393:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
3394:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
 6342              		.loc 1 3394 5
 6343 002a 2B4B     		ldr	r3, .L545
 6344 002c 0122     		movs	r2, #1
 6345 002e DA60     		str	r2, [r3, #12]
3395:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3396:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3397:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
 6346              		.loc 1 3397 5
 6347 0030 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 6348 0034 4BE0     		b	.L538
 6349              	.L537:
3398:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3399:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
3400:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
 6350              		.loc 1 3400 21
 6351 0036 BB68     		ldr	r3, [r7, #8]
 6352 0038 03F00203 		and	r3, r3, #2
 6353              		.loc 1 3400 10
 6354 003c 002B     		cmp	r3, #0
 6355 003e 0AD0     		beq	.L539
 6356              		.loc 1 3400 68 discriminator 1
 6357 0040 7B68     		ldr	r3, [r7, #4]
 6358 0042 03F00203 		and	r3, r3, #2
 6359              		.loc 1 3400 53 discriminator 1
 6360 0046 002B     		cmp	r3, #0
 6361 0048 05D0     		beq	.L539
3401:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3402:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
3403:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
 6362              		.loc 1 3403 5
 6363 004a 234B     		ldr	r3, .L545
 6364 004c 0222     		movs	r2, #2
 6365 004e DA60     		str	r2, [r3, #12]
3404:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3405:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3406:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
 6366              		.loc 1 3406 5
 6367 0050 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 6368 0054 3BE0     		b	.L538
 6369              	.L539:
3407:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3408:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
3409:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
 6370              		.loc 1 3409 21
 6371 0056 BB68     		ldr	r3, [r7, #8]
 6372 0058 03F00803 		and	r3, r3, #8
 6373              		.loc 1 3409 10
 6374 005c 002B     		cmp	r3, #0
 6375 005e 0AD0     		beq	.L540
 6376              		.loc 1 3409 65 discriminator 1
 6377 0060 7B68     		ldr	r3, [r7, #4]
 6378 0062 03F00803 		and	r3, r3, #8
 6379              		.loc 1 3409 50 discriminator 1
 6380 0066 002B     		cmp	r3, #0
 6381 0068 05D0     		beq	.L540
ARM GAS  /tmp/cc4ht4nF.s 			page 174


3410:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3411:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
3412:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
 6382              		.loc 1 3412 5
 6383 006a 1B4B     		ldr	r3, .L545
 6384 006c 0822     		movs	r2, #8
 6385 006e DA60     		str	r2, [r3, #12]
3413:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3414:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
3415:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
 6386              		.loc 1 3415 5
 6387 0070 FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 6388 0074 2BE0     		b	.L538
 6389              	.L540:
3416:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3417:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
3418:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3419:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3420:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
 6390              		.loc 1 3420 18
 6391 0076 BB68     		ldr	r3, [r7, #8]
 6392 0078 03F00403 		and	r3, r3, #4
 6393              		.loc 1 3420 7
 6394 007c 002B     		cmp	r3, #0
 6395 007e 26D0     		beq	.L544
 6396              		.loc 1 3420 60 discriminator 1
 6397 0080 7B68     		ldr	r3, [r7, #4]
 6398 0082 03F00403 		and	r3, r3, #4
 6399              		.loc 1 3420 45 discriminator 1
 6400 0086 002B     		cmp	r3, #0
 6401 0088 21D0     		beq	.L544
3421:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3422:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
 6402              		.loc 1 3422 19
 6403 008a BB68     		ldr	r3, [r7, #8]
 6404 008c 03F48073 		and	r3, r3, #256
 6405              		.loc 1 3422 9
 6406 0090 002B     		cmp	r3, #0
 6407 0092 03D0     		beq	.L541
3423:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3424:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
 6408              		.loc 1 3424 18
 6409 0094 FB68     		ldr	r3, [r7, #12]
 6410 0096 43F00803 		orr	r3, r3, #8
 6411 009a FB60     		str	r3, [r7, #12]
 6412              	.L541:
3425:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3426:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
 6413              		.loc 1 3426 19
 6414 009c BB68     		ldr	r3, [r7, #8]
 6415 009e 03F40073 		and	r3, r3, #512
 6416              		.loc 1 3426 9
 6417 00a2 002B     		cmp	r3, #0
 6418 00a4 03D0     		beq	.L542
3427:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3428:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
 6419              		.loc 1 3428 18
ARM GAS  /tmp/cc4ht4nF.s 			page 175


 6420 00a6 FB68     		ldr	r3, [r7, #12]
 6421 00a8 43F01003 		orr	r3, r3, #16
 6422 00ac FB60     		str	r3, [r7, #12]
 6423              	.L542:
3429:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3430:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
 6424              		.loc 1 3430 19
 6425 00ae BB68     		ldr	r3, [r7, #8]
 6426 00b0 03F48063 		and	r3, r3, #1024
 6427              		.loc 1 3430 9
 6428 00b4 002B     		cmp	r3, #0
 6429 00b6 03D0     		beq	.L543
3431:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3432:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
 6430              		.loc 1 3432 18
 6431 00b8 FB68     		ldr	r3, [r7, #12]
 6432 00ba 43F02003 		orr	r3, r3, #32
 6433 00be FB60     		str	r3, [r7, #12]
 6434              	.L543:
3433:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3434:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3435:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
3436:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
 6435              		.loc 1 3436 7
 6436 00c0 054B     		ldr	r3, .L545
 6437 00c2 0422     		movs	r2, #4
 6438 00c4 DA60     		str	r2, [r3, #12]
3437:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3438:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
3439:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
 6439              		.loc 1 3439 7
 6440 00c6 F868     		ldr	r0, [r7, #12]
 6441 00c8 FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
3440:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3441:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3442:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6442              		.loc 1 3442 1
 6443 00cc FFE7     		b	.L544
 6444              	.L538:
 6445              	.L544:
 6446 00ce 00BF     		nop
 6447 00d0 1037     		adds	r7, r7, #16
 6448              	.LCFI102:
 6449              		.cfi_def_cfa_offset 8
 6450 00d2 BD46     		mov	sp, r7
 6451              	.LCFI103:
 6452              		.cfi_def_cfa_register 13
 6453              		@ sp needed
 6454 00d4 80BD     		pop	{r7, pc}
 6455              	.L546:
 6456 00d6 00BF     		.align	2
 6457              	.L545:
 6458 00d8 00840040 		.word	1073775616
 6459              		.cfi_endproc
 6460              	.LFE351:
 6462              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 6463              		.align	1
ARM GAS  /tmp/cc4ht4nF.s 			page 176


 6464              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 6465              		.syntax unified
 6466              		.thumb
 6467              		.thumb_func
 6468              		.fpu fpv5-d16
 6470              	HAL_RCCEx_CRS_SyncOkCallback:
 6471              	.LFB352:
3443:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3444:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3445:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
3446:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3447:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3448:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
3449:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6472              		.loc 1 3449 1
 6473              		.cfi_startproc
 6474              		@ args = 0, pretend = 0, frame = 0
 6475              		@ frame_needed = 1, uses_anonymous_args = 0
 6476              		@ link register save eliminated.
 6477 0000 80B4     		push	{r7}
 6478              	.LCFI104:
 6479              		.cfi_def_cfa_offset 4
 6480              		.cfi_offset 7, -4
 6481 0002 00AF     		add	r7, sp, #0
 6482              	.LCFI105:
 6483              		.cfi_def_cfa_register 7
3450:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3451:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
3452:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3453:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6484              		.loc 1 3453 1
 6485 0004 00BF     		nop
 6486 0006 BD46     		mov	sp, r7
 6487              	.LCFI106:
 6488              		.cfi_def_cfa_register 13
 6489              		@ sp needed
 6490 0008 5DF8047B 		ldr	r7, [sp], #4
 6491              	.LCFI107:
 6492              		.cfi_restore 7
 6493              		.cfi_def_cfa_offset 0
 6494 000c 7047     		bx	lr
 6495              		.cfi_endproc
 6496              	.LFE352:
 6498              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 6499              		.align	1
 6500              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 6501              		.syntax unified
 6502              		.thumb
 6503              		.thumb_func
 6504              		.fpu fpv5-d16
 6506              	HAL_RCCEx_CRS_SyncWarnCallback:
 6507              	.LFB353:
3454:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3455:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3456:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
3457:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3458:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/cc4ht4nF.s 			page 177


3459:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
3460:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6508              		.loc 1 3460 1
 6509              		.cfi_startproc
 6510              		@ args = 0, pretend = 0, frame = 0
 6511              		@ frame_needed = 1, uses_anonymous_args = 0
 6512              		@ link register save eliminated.
 6513 0000 80B4     		push	{r7}
 6514              	.LCFI108:
 6515              		.cfi_def_cfa_offset 4
 6516              		.cfi_offset 7, -4
 6517 0002 00AF     		add	r7, sp, #0
 6518              	.LCFI109:
 6519              		.cfi_def_cfa_register 7
3461:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3462:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
3463:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3464:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6520              		.loc 1 3464 1
 6521 0004 00BF     		nop
 6522 0006 BD46     		mov	sp, r7
 6523              	.LCFI110:
 6524              		.cfi_def_cfa_register 13
 6525              		@ sp needed
 6526 0008 5DF8047B 		ldr	r7, [sp], #4
 6527              	.LCFI111:
 6528              		.cfi_restore 7
 6529              		.cfi_def_cfa_offset 0
 6530 000c 7047     		bx	lr
 6531              		.cfi_endproc
 6532              	.LFE353:
 6534              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 6535              		.align	1
 6536              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 6537              		.syntax unified
 6538              		.thumb
 6539              		.thumb_func
 6540              		.fpu fpv5-d16
 6542              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 6543              	.LFB354:
3465:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3466:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3467:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
3468:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3469:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3470:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
3471:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6544              		.loc 1 3471 1
 6545              		.cfi_startproc
 6546              		@ args = 0, pretend = 0, frame = 0
 6547              		@ frame_needed = 1, uses_anonymous_args = 0
 6548              		@ link register save eliminated.
 6549 0000 80B4     		push	{r7}
 6550              	.LCFI112:
 6551              		.cfi_def_cfa_offset 4
 6552              		.cfi_offset 7, -4
 6553 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc4ht4nF.s 			page 178


 6554              	.LCFI113:
 6555              		.cfi_def_cfa_register 7
3472:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3473:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
3474:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3475:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6556              		.loc 1 3475 1
 6557 0004 00BF     		nop
 6558 0006 BD46     		mov	sp, r7
 6559              	.LCFI114:
 6560              		.cfi_def_cfa_register 13
 6561              		@ sp needed
 6562 0008 5DF8047B 		ldr	r7, [sp], #4
 6563              	.LCFI115:
 6564              		.cfi_restore 7
 6565              		.cfi_def_cfa_offset 0
 6566 000c 7047     		bx	lr
 6567              		.cfi_endproc
 6568              	.LFE354:
 6570              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 6571              		.align	1
 6572              		.weak	HAL_RCCEx_CRS_ErrorCallback
 6573              		.syntax unified
 6574              		.thumb
 6575              		.thumb_func
 6576              		.fpu fpv5-d16
 6578              	HAL_RCCEx_CRS_ErrorCallback:
 6579              	.LFB355:
3476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3477:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3478:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
3479:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
3480:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
3481:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
3482:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
3483:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
3484:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3485:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3486:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
3487:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6580              		.loc 1 3487 1
 6581              		.cfi_startproc
 6582              		@ args = 0, pretend = 0, frame = 8
 6583              		@ frame_needed = 1, uses_anonymous_args = 0
 6584              		@ link register save eliminated.
 6585 0000 80B4     		push	{r7}
 6586              	.LCFI116:
 6587              		.cfi_def_cfa_offset 4
 6588              		.cfi_offset 7, -4
 6589 0002 83B0     		sub	sp, sp, #12
 6590              	.LCFI117:
 6591              		.cfi_def_cfa_offset 16
 6592 0004 00AF     		add	r7, sp, #0
 6593              	.LCFI118:
 6594              		.cfi_def_cfa_register 7
 6595 0006 7860     		str	r0, [r7, #4]
3488:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
ARM GAS  /tmp/cc4ht4nF.s 			page 179


3489:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
3490:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3491:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3492:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
3493:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
3494:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6596              		.loc 1 3494 1
 6597 0008 00BF     		nop
 6598 000a 0C37     		adds	r7, r7, #12
 6599              	.LCFI119:
 6600              		.cfi_def_cfa_offset 4
 6601 000c BD46     		mov	sp, r7
 6602              	.LCFI120:
 6603              		.cfi_def_cfa_register 13
 6604              		@ sp needed
 6605 000e 5DF8047B 		ldr	r7, [sp], #4
 6606              	.LCFI121:
 6607              		.cfi_restore 7
 6608              		.cfi_def_cfa_offset 0
 6609 0012 7047     		bx	lr
 6610              		.cfi_endproc
 6611              	.LFE355:
 6613              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
 6614              		.align	1
 6615              		.syntax unified
 6616              		.thumb
 6617              		.thumb_func
 6618              		.fpu fpv5-d16
 6620              	RCCEx_PLL2_Config:
 6621              	.LFB356:
3495:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3496:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3497:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3498:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3499:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3500:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3501:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3502:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
3503:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3504:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3505:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions RCCEx Private Functions
3506:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
3507:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
3508:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3509:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
3510:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
3511:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3512:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3513:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disabled to apply new parameters
3514:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3515:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3516:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3517:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
3518:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6622              		.loc 1 3518 1
 6623              		.cfi_startproc
 6624              		@ args = 0, pretend = 0, frame = 16
ARM GAS  /tmp/cc4ht4nF.s 			page 180


 6625              		@ frame_needed = 1, uses_anonymous_args = 0
 6626 0000 80B5     		push	{r7, lr}
 6627              	.LCFI122:
 6628              		.cfi_def_cfa_offset 8
 6629              		.cfi_offset 7, -8
 6630              		.cfi_offset 14, -4
 6631 0002 84B0     		sub	sp, sp, #16
 6632              	.LCFI123:
 6633              		.cfi_def_cfa_offset 24
 6634 0004 00AF     		add	r7, sp, #0
 6635              	.LCFI124:
 6636              		.cfi_def_cfa_register 7
 6637 0006 7860     		str	r0, [r7, #4]
 6638 0008 3960     		str	r1, [r7]
3519:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3520:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3521:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6639              		.loc 1 3521 21
 6640 000a 0023     		movs	r3, #0
 6641 000c FB73     		strb	r3, [r7, #15]
3522:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
3523:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
3524:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
3525:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
3526:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
3527:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
3528:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
3529:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
3530:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3531:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
3532:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6642              		.loc 1 3532 6
 6643 000e 534B     		ldr	r3, .L561
 6644 0010 9B6A     		ldr	r3, [r3, #40]
 6645 0012 03F00303 		and	r3, r3, #3
 6646              		.loc 1 3532 5
 6647 0016 032B     		cmp	r3, #3
 6648 0018 01D1     		bne	.L552
3533:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3534:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6649              		.loc 1 3534 12
 6650 001a 0123     		movs	r3, #1
 6651 001c 99E0     		b	.L553
 6652              	.L552:
3535:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3536:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3537:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3538:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3539:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3540:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
3541:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
 6653              		.loc 1 3541 5
 6654 001e 4F4B     		ldr	r3, .L561
 6655 0020 1B68     		ldr	r3, [r3]
 6656 0022 4E4A     		ldr	r2, .L561
 6657 0024 23F08063 		bic	r3, r3, #67108864
 6658 0028 1360     		str	r3, [r2]
ARM GAS  /tmp/cc4ht4nF.s 			page 181


3542:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3543:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3544:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6659              		.loc 1 3544 17
 6660 002a FFF7FEFF 		bl	HAL_GetTick
 6661 002e B860     		str	r0, [r7, #8]
3545:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3546:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is disabled */
3547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 6662              		.loc 1 3547 10
 6663 0030 08E0     		b	.L554
 6664              	.L555:
3548:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3549:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 6665              		.loc 1 3549 12
 6666 0032 FFF7FEFF 		bl	HAL_GetTick
 6667 0036 0246     		mov	r2, r0
 6668              		.loc 1 3549 26
 6669 0038 BB68     		ldr	r3, [r7, #8]
 6670 003a D31A     		subs	r3, r2, r3
 6671              		.loc 1 3549 9
 6672 003c 022B     		cmp	r3, #2
 6673 003e 01D9     		bls	.L554
3550:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3551:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6674              		.loc 1 3551 16
 6675 0040 0323     		movs	r3, #3
 6676 0042 86E0     		b	.L553
 6677              	.L554:
3547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6678              		.loc 1 3547 11
 6679 0044 454B     		ldr	r3, .L561
 6680 0046 1B68     		ldr	r3, [r3]
 6681 0048 03F00063 		and	r3, r3, #134217728
3547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6682              		.loc 1 3547 10
 6683 004c 002B     		cmp	r3, #0
 6684 004e F0D1     		bne	.L555
3552:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3553:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3554:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3555:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
3556:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 6685              		.loc 1 3556 5
 6686 0050 424B     		ldr	r3, .L561
 6687 0052 9B6A     		ldr	r3, [r3, #40]
 6688 0054 23F47C32 		bic	r2, r3, #258048
 6689 0058 7B68     		ldr	r3, [r7, #4]
 6690 005a 1B68     		ldr	r3, [r3]
 6691 005c 1B03     		lsls	r3, r3, #12
 6692 005e 3F49     		ldr	r1, .L561
 6693 0060 1343     		orrs	r3, r3, r2
 6694 0062 8B62     		str	r3, [r1, #40]
 6695 0064 7B68     		ldr	r3, [r7, #4]
 6696 0066 5B68     		ldr	r3, [r3, #4]
 6697 0068 013B     		subs	r3, r3, #1
 6698 006a C3F30802 		ubfx	r2, r3, #0, #9
ARM GAS  /tmp/cc4ht4nF.s 			page 182


 6699 006e 7B68     		ldr	r3, [r7, #4]
 6700 0070 9B68     		ldr	r3, [r3, #8]
 6701 0072 013B     		subs	r3, r3, #1
 6702 0074 5B02     		lsls	r3, r3, #9
 6703 0076 9BB2     		uxth	r3, r3
 6704 0078 1A43     		orrs	r2, r2, r3
 6705 007a 7B68     		ldr	r3, [r7, #4]
 6706 007c DB68     		ldr	r3, [r3, #12]
 6707 007e 013B     		subs	r3, r3, #1
 6708 0080 1B04     		lsls	r3, r3, #16
 6709 0082 03F4FE03 		and	r3, r3, #8323072
 6710 0086 1A43     		orrs	r2, r2, r3
 6711 0088 7B68     		ldr	r3, [r7, #4]
 6712 008a 1B69     		ldr	r3, [r3, #16]
 6713 008c 013B     		subs	r3, r3, #1
 6714 008e 1B06     		lsls	r3, r3, #24
 6715 0090 03F0FE43 		and	r3, r3, #2130706432
 6716 0094 3149     		ldr	r1, .L561
 6717 0096 1343     		orrs	r3, r3, r2
 6718 0098 8B63     		str	r3, [r1, #56]
3557:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
3558:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
3559:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
3560:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
3561:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3562:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
3563:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 6719              		.loc 1 3563 5
 6720 009a 304B     		ldr	r3, .L561
 6721 009c DB6A     		ldr	r3, [r3, #44]
 6722 009e 23F0C002 		bic	r2, r3, #192
 6723 00a2 7B68     		ldr	r3, [r7, #4]
 6724 00a4 5B69     		ldr	r3, [r3, #20]
 6725 00a6 2D49     		ldr	r1, .L561
 6726 00a8 1343     		orrs	r3, r3, r2
 6727 00aa CB62     		str	r3, [r1, #44]
3564:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3565:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
3566:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 6728              		.loc 1 3566 5
 6729 00ac 2B4B     		ldr	r3, .L561
 6730 00ae DB6A     		ldr	r3, [r3, #44]
 6731 00b0 23F02002 		bic	r2, r3, #32
 6732 00b4 7B68     		ldr	r3, [r7, #4]
 6733 00b6 9B69     		ldr	r3, [r3, #24]
 6734 00b8 2849     		ldr	r1, .L561
 6735 00ba 1343     		orrs	r3, r3, r2
 6736 00bc CB62     		str	r3, [r1, #44]
3567:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3568:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
3569:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 6737              		.loc 1 3569 5
 6738 00be 274B     		ldr	r3, .L561
 6739 00c0 DB6A     		ldr	r3, [r3, #44]
 6740 00c2 264A     		ldr	r2, .L561
 6741 00c4 23F01003 		bic	r3, r3, #16
 6742 00c8 D362     		str	r3, [r2, #44]
ARM GAS  /tmp/cc4ht4nF.s 			page 183


3570:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3571:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
3572:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 6743              		.loc 1 3572 5
 6744 00ca 244B     		ldr	r3, .L561
 6745 00cc DA6B     		ldr	r2, [r3, #60]
 6746 00ce 244B     		ldr	r3, .L561+4
 6747 00d0 1340     		ands	r3, r3, r2
 6748 00d2 7A68     		ldr	r2, [r7, #4]
 6749 00d4 D269     		ldr	r2, [r2, #28]
 6750 00d6 D200     		lsls	r2, r2, #3
 6751 00d8 2049     		ldr	r1, .L561
 6752 00da 1343     		orrs	r3, r3, r2
 6753 00dc CB63     		str	r3, [r1, #60]
3573:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3574:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
3575:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
 6754              		.loc 1 3575 5
 6755 00de 1F4B     		ldr	r3, .L561
 6756 00e0 DB6A     		ldr	r3, [r3, #44]
 6757 00e2 1E4A     		ldr	r2, .L561
 6758 00e4 43F01003 		orr	r3, r3, #16
 6759 00e8 D362     		str	r3, [r2, #44]
3576:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3577:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
3578:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 6760              		.loc 1 3578 7
 6761 00ea 3B68     		ldr	r3, [r7]
 6762 00ec 002B     		cmp	r3, #0
 6763 00ee 06D1     		bne	.L556
3579:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3580:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 6764              		.loc 1 3580 7
 6765 00f0 1A4B     		ldr	r3, .L561
 6766 00f2 DB6A     		ldr	r3, [r3, #44]
 6767 00f4 194A     		ldr	r2, .L561
 6768 00f6 43F40023 		orr	r3, r3, #524288
 6769 00fa D362     		str	r3, [r2, #44]
 6770 00fc 0FE0     		b	.L557
 6771              	.L556:
3581:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3582:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 6772              		.loc 1 3582 12
 6773 00fe 3B68     		ldr	r3, [r7]
 6774 0100 012B     		cmp	r3, #1
 6775 0102 06D1     		bne	.L558
3583:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3584:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 6776              		.loc 1 3584 7
 6777 0104 154B     		ldr	r3, .L561
 6778 0106 DB6A     		ldr	r3, [r3, #44]
 6779 0108 144A     		ldr	r2, .L561
 6780 010a 43F48013 		orr	r3, r3, #1048576
 6781 010e D362     		str	r3, [r2, #44]
 6782 0110 05E0     		b	.L557
 6783              	.L558:
3585:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc4ht4nF.s 			page 184


3586:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3587:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3588:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 6784              		.loc 1 3588 7
 6785 0112 124B     		ldr	r3, .L561
 6786 0114 DB6A     		ldr	r3, [r3, #44]
 6787 0116 114A     		ldr	r2, .L561
 6788 0118 43F40013 		orr	r3, r3, #2097152
 6789 011c D362     		str	r3, [r2, #44]
 6790              	.L557:
3589:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3590:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3591:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
3592:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 6791              		.loc 1 3592 5
 6792 011e 0F4B     		ldr	r3, .L561
 6793 0120 1B68     		ldr	r3, [r3]
 6794 0122 0E4A     		ldr	r2, .L561
 6795 0124 43F08063 		orr	r3, r3, #67108864
 6796 0128 1360     		str	r3, [r2]
3593:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3594:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3595:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6797              		.loc 1 3595 17
 6798 012a FFF7FEFF 		bl	HAL_GetTick
 6799 012e B860     		str	r0, [r7, #8]
3596:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3597:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
3598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 6800              		.loc 1 3598 10
 6801 0130 08E0     		b	.L559
 6802              	.L560:
3599:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3600:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 6803              		.loc 1 3600 12
 6804 0132 FFF7FEFF 		bl	HAL_GetTick
 6805 0136 0246     		mov	r2, r0
 6806              		.loc 1 3600 26
 6807 0138 BB68     		ldr	r3, [r7, #8]
 6808 013a D31A     		subs	r3, r2, r3
 6809              		.loc 1 3600 9
 6810 013c 022B     		cmp	r3, #2
 6811 013e 01D9     		bls	.L559
3601:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3602:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6812              		.loc 1 3602 16
 6813 0140 0323     		movs	r3, #3
 6814 0142 06E0     		b	.L553
 6815              	.L559:
3598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6816              		.loc 1 3598 11
 6817 0144 054B     		ldr	r3, .L561
 6818 0146 1B68     		ldr	r3, [r3]
 6819 0148 03F00063 		and	r3, r3, #134217728
3598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6820              		.loc 1 3598 10
 6821 014c 002B     		cmp	r3, #0
ARM GAS  /tmp/cc4ht4nF.s 			page 185


 6822 014e F0D0     		beq	.L560
3603:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3604:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3605:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3606:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3607:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3608:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3609:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 6823              		.loc 1 3609 10
 6824 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 6825              	.L553:
3610:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 6826              		.loc 1 3610 1
 6827 0152 1846     		mov	r0, r3
 6828 0154 1037     		adds	r7, r7, #16
 6829              	.LCFI125:
 6830              		.cfi_def_cfa_offset 8
 6831 0156 BD46     		mov	sp, r7
 6832              	.LCFI126:
 6833              		.cfi_def_cfa_register 13
 6834              		@ sp needed
 6835 0158 80BD     		pop	{r7, pc}
 6836              	.L562:
 6837 015a 00BF     		.align	2
 6838              	.L561:
 6839 015c 00440258 		.word	1476543488
 6840 0160 0700FFFF 		.word	-65529
 6841              		.cfi_endproc
 6842              	.LFE356:
 6844              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 6845              		.align	1
 6846              		.syntax unified
 6847              		.thumb
 6848              		.thumb_func
 6849              		.fpu fpv5-d16
 6851              	RCCEx_PLL3_Config:
 6852              	.LFB357:
3611:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3612:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3613:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3614:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
3615:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
3616:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
3617:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3618:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disabled to apply new parameters
3619:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
3620:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
3621:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3622:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
3623:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 6853              		.loc 1 3623 1
 6854              		.cfi_startproc
 6855              		@ args = 0, pretend = 0, frame = 16
 6856              		@ frame_needed = 1, uses_anonymous_args = 0
 6857 0000 80B5     		push	{r7, lr}
 6858              	.LCFI127:
 6859              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc4ht4nF.s 			page 186


 6860              		.cfi_offset 7, -8
 6861              		.cfi_offset 14, -4
 6862 0002 84B0     		sub	sp, sp, #16
 6863              	.LCFI128:
 6864              		.cfi_def_cfa_offset 24
 6865 0004 00AF     		add	r7, sp, #0
 6866              	.LCFI129:
 6867              		.cfi_def_cfa_register 7
 6868 0006 7860     		str	r0, [r7, #4]
 6869 0008 3960     		str	r1, [r7]
3624:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
3625:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 6870              		.loc 1 3625 21
 6871 000a 0023     		movs	r3, #0
 6872 000c FB73     		strb	r3, [r7, #15]
3626:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
3627:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
3628:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
3629:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
3630:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
3631:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
3632:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
3633:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
3634:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3635:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
3636:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 6873              		.loc 1 3636 6
 6874 000e 534B     		ldr	r3, .L573
 6875 0010 9B6A     		ldr	r3, [r3, #40]
 6876 0012 03F00303 		and	r3, r3, #3
 6877              		.loc 1 3636 5
 6878 0016 032B     		cmp	r3, #3
 6879 0018 01D1     		bne	.L564
3637:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3638:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
 6880              		.loc 1 3638 12
 6881 001a 0123     		movs	r3, #1
 6882 001c 99E0     		b	.L565
 6883              	.L564:
3639:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3640:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3641:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3642:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
3643:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3644:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
3645:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 6884              		.loc 1 3645 5
 6885 001e 4F4B     		ldr	r3, .L573
 6886 0020 1B68     		ldr	r3, [r3]
 6887 0022 4E4A     		ldr	r2, .L573
 6888 0024 23F08053 		bic	r3, r3, #268435456
 6889 0028 1360     		str	r3, [r2]
3646:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3647:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3648:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 6890              		.loc 1 3648 17
 6891 002a FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc4ht4nF.s 			page 187


 6892 002e B860     		str	r0, [r7, #8]
3649:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 6893              		.loc 1 3650 10
 6894 0030 08E0     		b	.L566
 6895              	.L567:
3651:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3652:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 6896              		.loc 1 3652 12
 6897 0032 FFF7FEFF 		bl	HAL_GetTick
 6898 0036 0246     		mov	r2, r0
 6899              		.loc 1 3652 26
 6900 0038 BB68     		ldr	r3, [r7, #8]
 6901 003a D31A     		subs	r3, r2, r3
 6902              		.loc 1 3652 9
 6903 003c 022B     		cmp	r3, #2
 6904 003e 01D9     		bls	.L566
3653:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3654:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 6905              		.loc 1 3654 16
 6906 0040 0323     		movs	r3, #3
 6907 0042 86E0     		b	.L565
 6908              	.L566:
3650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6909              		.loc 1 3650 11
 6910 0044 454B     		ldr	r3, .L573
 6911 0046 1B68     		ldr	r3, [r3]
 6912 0048 03F00053 		and	r3, r3, #536870912
3650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 6913              		.loc 1 3650 10
 6914 004c 002B     		cmp	r3, #0
 6915 004e F0D1     		bne	.L567
3655:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3656:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3657:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3658:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
3659:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 6916              		.loc 1 3659 5
 6917 0050 424B     		ldr	r3, .L573
 6918 0052 9B6A     		ldr	r3, [r3, #40]
 6919 0054 23F07C72 		bic	r2, r3, #66060288
 6920 0058 7B68     		ldr	r3, [r7, #4]
 6921 005a 1B68     		ldr	r3, [r3]
 6922 005c 1B05     		lsls	r3, r3, #20
 6923 005e 3F49     		ldr	r1, .L573
 6924 0060 1343     		orrs	r3, r3, r2
 6925 0062 8B62     		str	r3, [r1, #40]
 6926 0064 7B68     		ldr	r3, [r7, #4]
 6927 0066 5B68     		ldr	r3, [r3, #4]
 6928 0068 013B     		subs	r3, r3, #1
 6929 006a C3F30802 		ubfx	r2, r3, #0, #9
 6930 006e 7B68     		ldr	r3, [r7, #4]
 6931 0070 9B68     		ldr	r3, [r3, #8]
 6932 0072 013B     		subs	r3, r3, #1
 6933 0074 5B02     		lsls	r3, r3, #9
 6934 0076 9BB2     		uxth	r3, r3
 6935 0078 1A43     		orrs	r2, r2, r3
ARM GAS  /tmp/cc4ht4nF.s 			page 188


 6936 007a 7B68     		ldr	r3, [r7, #4]
 6937 007c DB68     		ldr	r3, [r3, #12]
 6938 007e 013B     		subs	r3, r3, #1
 6939 0080 1B04     		lsls	r3, r3, #16
 6940 0082 03F4FE03 		and	r3, r3, #8323072
 6941 0086 1A43     		orrs	r2, r2, r3
 6942 0088 7B68     		ldr	r3, [r7, #4]
 6943 008a 1B69     		ldr	r3, [r3, #16]
 6944 008c 013B     		subs	r3, r3, #1
 6945 008e 1B06     		lsls	r3, r3, #24
 6946 0090 03F0FE43 		and	r3, r3, #2130706432
 6947 0094 3149     		ldr	r1, .L573
 6948 0096 1343     		orrs	r3, r3, r2
 6949 0098 0B64     		str	r3, [r1, #64]
3660:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
3661:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
3662:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
3663:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
3664:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3665:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
3666:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 6950              		.loc 1 3666 5
 6951 009a 304B     		ldr	r3, .L573
 6952 009c DB6A     		ldr	r3, [r3, #44]
 6953 009e 23F44062 		bic	r2, r3, #3072
 6954 00a2 7B68     		ldr	r3, [r7, #4]
 6955 00a4 5B69     		ldr	r3, [r3, #20]
 6956 00a6 2D49     		ldr	r1, .L573
 6957 00a8 1343     		orrs	r3, r3, r2
 6958 00aa CB62     		str	r3, [r1, #44]
3667:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3668:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
3669:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 6959              		.loc 1 3669 5
 6960 00ac 2B4B     		ldr	r3, .L573
 6961 00ae DB6A     		ldr	r3, [r3, #44]
 6962 00b0 23F40072 		bic	r2, r3, #512
 6963 00b4 7B68     		ldr	r3, [r7, #4]
 6964 00b6 9B69     		ldr	r3, [r3, #24]
 6965 00b8 2849     		ldr	r1, .L573
 6966 00ba 1343     		orrs	r3, r3, r2
 6967 00bc CB62     		str	r3, [r1, #44]
3670:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3671:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
3672:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 6968              		.loc 1 3672 5
 6969 00be 274B     		ldr	r3, .L573
 6970 00c0 DB6A     		ldr	r3, [r3, #44]
 6971 00c2 264A     		ldr	r2, .L573
 6972 00c4 23F48073 		bic	r3, r3, #256
 6973 00c8 D362     		str	r3, [r2, #44]
3673:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3674:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
3675:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 6974              		.loc 1 3675 5
 6975 00ca 244B     		ldr	r3, .L573
 6976 00cc 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/cc4ht4nF.s 			page 189


 6977 00ce 244B     		ldr	r3, .L573+4
 6978 00d0 1340     		ands	r3, r3, r2
 6979 00d2 7A68     		ldr	r2, [r7, #4]
 6980 00d4 D269     		ldr	r2, [r2, #28]
 6981 00d6 D200     		lsls	r2, r2, #3
 6982 00d8 2049     		ldr	r1, .L573
 6983 00da 1343     		orrs	r3, r3, r2
 6984 00dc 4B64     		str	r3, [r1, #68]
3676:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3677:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
3678:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 6985              		.loc 1 3678 5
 6986 00de 1F4B     		ldr	r3, .L573
 6987 00e0 DB6A     		ldr	r3, [r3, #44]
 6988 00e2 1E4A     		ldr	r2, .L573
 6989 00e4 43F48073 		orr	r3, r3, #256
 6990 00e8 D362     		str	r3, [r2, #44]
3679:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3680:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
3681:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 6991              		.loc 1 3681 7
 6992 00ea 3B68     		ldr	r3, [r7]
 6993 00ec 002B     		cmp	r3, #0
 6994 00ee 06D1     		bne	.L568
3682:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3683:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 6995              		.loc 1 3683 7
 6996 00f0 1A4B     		ldr	r3, .L573
 6997 00f2 DB6A     		ldr	r3, [r3, #44]
 6998 00f4 194A     		ldr	r2, .L573
 6999 00f6 43F48003 		orr	r3, r3, #4194304
 7000 00fa D362     		str	r3, [r2, #44]
 7001 00fc 0FE0     		b	.L569
 7002              	.L568:
3684:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3685:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
 7003              		.loc 1 3685 12
 7004 00fe 3B68     		ldr	r3, [r7]
 7005 0100 012B     		cmp	r3, #1
 7006 0102 06D1     		bne	.L570
3686:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3687:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 7007              		.loc 1 3687 7
 7008 0104 154B     		ldr	r3, .L573
 7009 0106 DB6A     		ldr	r3, [r3, #44]
 7010 0108 144A     		ldr	r2, .L573
 7011 010a 43F40003 		orr	r3, r3, #8388608
 7012 010e D362     		str	r3, [r2, #44]
 7013 0110 05E0     		b	.L569
 7014              	.L570:
3688:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3689:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
3690:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3691:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 7015              		.loc 1 3691 7
 7016 0112 124B     		ldr	r3, .L573
 7017 0114 DB6A     		ldr	r3, [r3, #44]
ARM GAS  /tmp/cc4ht4nF.s 			page 190


 7018 0116 114A     		ldr	r2, .L573
 7019 0118 43F08073 		orr	r3, r3, #16777216
 7020 011c D362     		str	r3, [r2, #44]
 7021              	.L569:
3692:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3693:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3694:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
3695:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 7022              		.loc 1 3695 5
 7023 011e 0F4B     		ldr	r3, .L573
 7024 0120 1B68     		ldr	r3, [r3]
 7025 0122 0E4A     		ldr	r2, .L573
 7026 0124 43F08053 		orr	r3, r3, #268435456
 7027 0128 1360     		str	r3, [r2]
3696:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3697:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3698:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 7028              		.loc 1 3698 17
 7029 012a FFF7FEFF 		bl	HAL_GetTick
 7030 012e B860     		str	r0, [r7, #8]
3699:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3700:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
3701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 7031              		.loc 1 3701 10
 7032 0130 08E0     		b	.L571
 7033              	.L572:
3702:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
3703:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 7034              		.loc 1 3703 12
 7035 0132 FFF7FEFF 		bl	HAL_GetTick
 7036 0136 0246     		mov	r2, r0
 7037              		.loc 1 3703 26
 7038 0138 BB68     		ldr	r3, [r7, #8]
 7039 013a D31A     		subs	r3, r2, r3
 7040              		.loc 1 3703 9
 7041 013c 022B     		cmp	r3, #2
 7042 013e 01D9     		bls	.L571
3704:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
3705:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 7043              		.loc 1 3705 16
 7044 0140 0323     		movs	r3, #3
 7045 0142 06E0     		b	.L565
 7046              	.L571:
3701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7047              		.loc 1 3701 11
 7048 0144 054B     		ldr	r3, .L573
 7049 0146 1B68     		ldr	r3, [r3]
 7050 0148 03F00053 		and	r3, r3, #536870912
3701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 7051              		.loc 1 3701 10
 7052 014c 002B     		cmp	r3, #0
 7053 014e F0D0     		beq	.L572
3706:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
3707:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
3708:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3709:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3710:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc4ht4nF.s 			page 191


3711:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3712:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
 7054              		.loc 1 3712 10
 7055 0150 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 7056              	.L565:
3713:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7057              		.loc 1 3713 1
 7058 0152 1846     		mov	r0, r3
 7059 0154 1037     		adds	r7, r7, #16
 7060              	.LCFI130:
 7061              		.cfi_def_cfa_offset 8
 7062 0156 BD46     		mov	sp, r7
 7063              	.LCFI131:
 7064              		.cfi_def_cfa_register 13
 7065              		@ sp needed
 7066 0158 80BD     		pop	{r7, pc}
 7067              	.L574:
 7068 015a 00BF     		.align	2
 7069              	.L573:
 7070 015c 00440258 		.word	1476543488
 7071 0160 0700FFFF 		.word	-65529
 7072              		.cfi_endproc
 7073              	.LFE357:
 7075              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 7076              		.align	1
 7077              		.global	HAL_RCCEx_LSECSS_IRQHandler
 7078              		.syntax unified
 7079              		.thumb
 7080              		.thumb_func
 7081              		.fpu fpv5-d16
 7083              	HAL_RCCEx_LSECSS_IRQHandler:
 7084              	.LFB358:
3714:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3716:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
3717:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
3718:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3719:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
3720:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7085              		.loc 1 3720 1
 7086              		.cfi_startproc
 7087              		@ args = 0, pretend = 0, frame = 0
 7088              		@ frame_needed = 1, uses_anonymous_args = 0
 7089 0000 80B5     		push	{r7, lr}
 7090              	.LCFI132:
 7091              		.cfi_def_cfa_offset 8
 7092              		.cfi_offset 7, -8
 7093              		.cfi_offset 14, -4
 7094 0002 00AF     		add	r7, sp, #0
 7095              	.LCFI133:
 7096              		.cfi_def_cfa_register 7
3721:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
3722:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
 7097              		.loc 1 3722 6
 7098 0004 074B     		ldr	r3, .L578
 7099 0006 5B6E     		ldr	r3, [r3, #100]
 7100 0008 03F40073 		and	r3, r3, #512
ARM GAS  /tmp/cc4ht4nF.s 			page 192


 7101              		.loc 1 3722 5
 7102 000c B3F5007F 		cmp	r3, #512
 7103 0010 05D1     		bne	.L577
3723:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
3724:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3725:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
3726:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
 7104              		.loc 1 3726 5
 7105 0012 044B     		ldr	r3, .L578
 7106 0014 4FF40072 		mov	r2, #512
 7107 0018 9A66     		str	r2, [r3, #104]
3727:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3728:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
3729:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
 7108              		.loc 1 3729 5
 7109 001a FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 7110              	.L577:
3730:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3731:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
3732:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7111              		.loc 1 3732 1
 7112 001e 00BF     		nop
 7113 0020 80BD     		pop	{r7, pc}
 7114              	.L579:
 7115 0022 00BF     		.align	2
 7116              	.L578:
 7117 0024 00440258 		.word	1476543488
 7118              		.cfi_endproc
 7119              	.LFE358:
 7121              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 7122              		.align	1
 7123              		.weak	HAL_RCCEx_LSECSS_Callback
 7124              		.syntax unified
 7125              		.thumb
 7126              		.thumb_func
 7127              		.fpu fpv5-d16
 7129              	HAL_RCCEx_LSECSS_Callback:
 7130              	.LFB359:
3733:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
3734:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
3735:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
3736:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
3737:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3738:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
3739:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 7131              		.loc 1 3739 1
 7132              		.cfi_startproc
 7133              		@ args = 0, pretend = 0, frame = 0
 7134              		@ frame_needed = 1, uses_anonymous_args = 0
 7135              		@ link register save eliminated.
 7136 0000 80B4     		push	{r7}
 7137              	.LCFI134:
 7138              		.cfi_def_cfa_offset 4
 7139              		.cfi_offset 7, -4
 7140 0002 00AF     		add	r7, sp, #0
 7141              	.LCFI135:
 7142              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc4ht4nF.s 			page 193


3740:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
3741:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
3742:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
3743:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 7143              		.loc 1 3743 1
 7144 0004 00BF     		nop
 7145 0006 BD46     		mov	sp, r7
 7146              	.LCFI136:
 7147              		.cfi_def_cfa_register 13
 7148              		@ sp needed
 7149 0008 5DF8047B 		ldr	r7, [sp], #4
 7150              	.LCFI137:
 7151              		.cfi_restore 7
 7152              		.cfi_def_cfa_offset 0
 7153 000c 7047     		bx	lr
 7154              		.cfi_endproc
 7155              	.LFE359:
 7157              		.text
 7158              	.Letext0:
 7159              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 7160              		.file 3 "./Libraries/CMSIS/Core/Include/core_cm7.h"
 7161              		.file 4 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 7162              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 7163              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 7164              		.file 7 "/usr/include/newlib/sys/_types.h"
 7165              		.file 8 "/usr/include/newlib/sys/reent.h"
 7166              		.file 9 "/usr/include/newlib/sys/lock.h"
 7167              		.file 10 "/usr/include/newlib/math.h"
 7168              		.file 11 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 7169              		.file 12 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 7170              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 7171              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 7172              		.file 15 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/cc4ht4nF.s 			page 194


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_rcc_ex.c
     /tmp/cc4ht4nF.s:17     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/cc4ht4nF.s:25     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/cc4ht4nF.s:6620   .text.RCCEx_PLL2_Config:0000000000000000 RCCEx_PLL2_Config
     /tmp/cc4ht4nF.s:6851   .text.RCCEx_PLL3_Config:0000000000000000 RCCEx_PLL3_Config
     /tmp/cc4ht4nF.s:152    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000b8 $d
     /tmp/cc4ht4nF.s:157    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000cc $t
     /tmp/cc4ht4nF.s:495    .text.HAL_RCCEx_PeriphCLKConfig:00000000000002f4 $d
     /tmp/cc4ht4nF.s:498    .text.HAL_RCCEx_PeriphCLKConfig:00000000000002f8 $t
     /tmp/cc4ht4nF.s:961    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005ec $d
     /tmp/cc4ht4nF.s:964    .text.HAL_RCCEx_PeriphCLKConfig:00000000000005f0 $t
     /tmp/cc4ht4nF.s:1002   .text.HAL_RCCEx_PeriphCLKConfig:000000000000062c $d
     /tmp/cc4ht4nF.s:1006   .text.HAL_RCCEx_PeriphCLKConfig:000000000000063c $t
     /tmp/cc4ht4nF.s:1244   .text.HAL_RCCEx_PeriphCLKConfig:00000000000007b8 $d
     /tmp/cc4ht4nF.s:1285   .text.HAL_RCCEx_PeriphCLKConfig:000000000000085c $t
     /tmp/cc4ht4nF.s:1354   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008c0 $d
     /tmp/cc4ht4nF.s:1360   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008d8 $t
     /tmp/cc4ht4nF.s:1375   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008ec $d
     /tmp/cc4ht4nF.s:1380   .text.HAL_RCCEx_PeriphCLKConfig:00000000000008f8 $t
     /tmp/cc4ht4nF.s:1435   .text.HAL_RCCEx_PeriphCLKConfig:000000000000094c $d
     /tmp/cc4ht4nF.s:1441   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000964 $t
     /tmp/cc4ht4nF.s:1773   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000b98 $d
     /tmp/cc4ht4nF.s:1776   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000b9c $t
     /tmp/cc4ht4nF.s:2149   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000e00 $d
     /tmp/cc4ht4nF.s:2152   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000e04 $t
     /tmp/cc4ht4nF.s:2289   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000edc $d
     /tmp/cc4ht4nF.s:2294   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/cc4ht4nF.s:2301   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/cc4ht4nF.s:2700   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000298 $d
     /tmp/cc4ht4nF.s:2703   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000002a0 $t
     /tmp/cc4ht4nF.s:2758   .text.HAL_RCCEx_GetPeriphCLKConfig:00000000000002ec $d
     /tmp/cc4ht4nF.s:2763   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/cc4ht4nF.s:2770   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/cc4ht4nF.s:2805   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000002c $d
     /tmp/cc4ht4nF.s:2810   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000040 $t
     /tmp/cc4ht4nF.s:5054   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 HAL_RCCEx_GetPLL1ClockFreq
     /tmp/cc4ht4nF.s:4344   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 HAL_RCCEx_GetPLL2ClockFreq
     /tmp/cc4ht4nF.s:4699   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 HAL_RCCEx_GetPLL3ClockFreq
     /tmp/cc4ht4nF.s:3188   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002cc $d
     /tmp/cc4ht4nF.s:3195   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002e0 $t
     /tmp/cc4ht4nF.s:3593   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000058c $d
     /tmp/cc4ht4nF.s:3600   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005a0 $t
     /tmp/cc4ht4nF.s:4295   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 HAL_RCCEx_GetD3PCLK1Freq
     /tmp/cc4ht4nF.s:3994   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000830 $d
     /tmp/cc4ht4nF.s:4001   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000844 $t
     /tmp/cc4ht4nF.s:4231   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000994 $d
     /tmp/cc4ht4nF.s:4239   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 $t
     /tmp/cc4ht4nF.s:4246   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 HAL_RCCEx_GetD1PCLK1Freq
     /tmp/cc4ht4nF.s:4282   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000024 $d
     /tmp/cc4ht4nF.s:4288   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 $t
     /tmp/cc4ht4nF.s:4331   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000024 $d
     /tmp/cc4ht4nF.s:4337   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 $t
     /tmp/cc4ht4nF.s:4682   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000290 $d
     /tmp/cc4ht4nF.s:4692   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 $t
     /tmp/cc4ht4nF.s:5037   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000290 $d
     /tmp/cc4ht4nF.s:5047   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 $t
ARM GAS  /tmp/cc4ht4nF.s 			page 195


     /tmp/cc4ht4nF.s:5390   .text.HAL_RCCEx_GetPLL1ClockFreq:000000000000028c $d
     /tmp/cc4ht4nF.s:5400   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 $t
     /tmp/cc4ht4nF.s:5407   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 HAL_RCCEx_GetD1SysClockFreq
     /tmp/cc4ht4nF.s:5476   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000050 $d
     /tmp/cc4ht4nF.s:5484   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/cc4ht4nF.s:5491   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/cc4ht4nF.s:5525   .text.HAL_RCCEx_EnableLSECSS:000000000000001c $d
     /tmp/cc4ht4nF.s:5530   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/cc4ht4nF.s:5537   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/cc4ht4nF.s:5577   .text.HAL_RCCEx_DisableLSECSS:0000000000000028 $d
     /tmp/cc4ht4nF.s:5582   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/cc4ht4nF.s:5589   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/cc4ht4nF.s:5641   .text.HAL_RCCEx_EnableLSECSS_IT:000000000000004c $d
     /tmp/cc4ht4nF.s:5646   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/cc4ht4nF.s:5653   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/cc4ht4nF.s:5696   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000024 $d
     /tmp/cc4ht4nF.s:5701   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 $t
     /tmp/cc4ht4nF.s:5708   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_KerWakeUpStopCLKConfig
     /tmp/cc4ht4nF.s:5751   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000024 $d
     /tmp/cc4ht4nF.s:5756   .text.HAL_RCCEx_EnableBootCore:0000000000000000 $t
     /tmp/cc4ht4nF.s:5763   .text.HAL_RCCEx_EnableBootCore:0000000000000000 HAL_RCCEx_EnableBootCore
     /tmp/cc4ht4nF.s:5805   .text.HAL_RCCEx_EnableBootCore:0000000000000024 $d
     /tmp/cc4ht4nF.s:5810   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 $t
     /tmp/cc4ht4nF.s:5817   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 HAL_RCCEx_WWDGxSysResetConfig
     /tmp/cc4ht4nF.s:5859   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000024 $d
     /tmp/cc4ht4nF.s:5864   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/cc4ht4nF.s:5871   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/cc4ht4nF.s:5989   .text.HAL_RCCEx_CRSConfig:00000000000000a4 $d
     /tmp/cc4ht4nF.s:5995   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/cc4ht4nF.s:6002   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/cc4ht4nF.s:6036   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000001c $d
     /tmp/cc4ht4nF.s:6041   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/cc4ht4nF.s:6048   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/cc4ht4nF.s:6117   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000044 $d
     /tmp/cc4ht4nF.s:6122   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/cc4ht4nF.s:6129   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/cc4ht4nF.s:6288   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000e0 $d
     /tmp/cc4ht4nF.s:6293   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/cc4ht4nF.s:6300   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/cc4ht4nF.s:6470   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/cc4ht4nF.s:6506   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/cc4ht4nF.s:6542   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/cc4ht4nF.s:6578   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/cc4ht4nF.s:6458   .text.HAL_RCCEx_CRS_IRQHandler:00000000000000d8 $d
     /tmp/cc4ht4nF.s:6463   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/cc4ht4nF.s:6499   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/cc4ht4nF.s:6535   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/cc4ht4nF.s:6571   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/cc4ht4nF.s:6614   .text.RCCEx_PLL2_Config:0000000000000000 $t
     /tmp/cc4ht4nF.s:6839   .text.RCCEx_PLL2_Config:000000000000015c $d
     /tmp/cc4ht4nF.s:6845   .text.RCCEx_PLL3_Config:0000000000000000 $t
     /tmp/cc4ht4nF.s:7070   .text.RCCEx_PLL3_Config:000000000000015c $d
     /tmp/cc4ht4nF.s:7076   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/cc4ht4nF.s:7083   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/cc4ht4nF.s:7129   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/cc4ht4nF.s:7117   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000024 $d
     /tmp/cc4ht4nF.s:7122   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
ARM GAS  /tmp/cc4ht4nF.s 			page 196



UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetHCLKFreq
D1CorePrescTable
HAL_RCC_GetSysClockFreq
SystemD2Clock
SystemCoreClock
HAL_GetREVID
