
kernel.o:	file format elf64-littleriscv

Disassembly of section .text:

0000000000000000 <.text>:
       0: 01 00        	nop

0000000000000002 <core>:
       2: 41 11        	addi	sp, sp, -16
       4: 22 e4        	sd	s0, 8(sp)
       6: 26 e0        	sd	s1, 0(sp)
       8: f3 27 20 c0  	rdinstret	a5
       c: 37 08 00 00  	lui	a6, 0
      10: 8d 4f        	li	t6, 3
      12: 23 30 f8 00  	sd	a5, 0(a6)
      16: 63 40 f7 01  	blt	a4, t6, 0x16 <core+0x14>
      1a: 9b 07 f7 ff  	addiw	a5, a4, -1
      1e: 9b 84 f6 ff  	addiw	s1, a3, -1
      22: 82 17        	slli	a5, a5, 32
      24: 93 d8 07 02  	srli	a7, a5, 32
      28: 82 14        	slli	s1, s1, 32
      2a: 93 d2 04 02  	srli	t0, s1, 32
      2e: 05 43        	li	t1, 1
      30: d7 77 a0 0d  	vsetvli	a5, zero, e64, m4, ta, ma
      34: 57 a4 08 52  	vid.v	v8
      38: 57 30 81 72  	vmsleu.vi	v0, v8, 2
      3c: 57 e6 8f 96  	vmul.vx	v12, v8, t6
      40: fd 53        	li	t2, -1
      42: 57 70 80 0c  	vsetvli	zero, zero, e16, m1, ta, ma
      46: 57 38 00 5e  	vmv.v.i	v16, 0
      4a: 01 a0        	j	0x4a <core+0x48>

000000000000004c <.LBB0_2>:
      4c: 05 03        	addi	t1, t1, 1
      4e: 63 00 13 01  	beq	t1, a7, 0x4e <.LBB0_2+0x2>

0000000000000052 <.LBB0_3>:
      52: 63 c0 f6 01  	blt	a3, t6, 0x52 <.LBB0_3>
      56: 33 0e e3 02  	mul	t3, t1, a4
      5a: 57 70 a0 0d  	vsetvli	zero, zero, e64, m4, ta, ma
      5e: 57 4a 83 0e  	vrsub.vx	v20, v8, t1
      62: 57 ca 43 0b  	vsub.vx	v20, v20, t2
      66: 57 6a 47 97  	vmul.vx	v20, v20, a4
      6a: 85 4e        	li	t4, 1
      6c: 09 4f        	li	t5, 2

000000000000006e <.LBB0_5>:
      6e: 81 47        	li	a5, 0
      70: 81 44        	li	s1, 0
      72: 7a 84        	mv	s0, t5

0000000000000074 <.LBB0_6>:
      74: 57 70 80 08  	vsetvli	zero, zero, e16, m1, tu, ma
      78: d7 38 00 9f  	vmv1r.v	v17, v16
      7c: d7 e8 04 42  	vmv.s.x	v17, s1
      80: 57 70 a0 0d  	vsetvli	zero, zero, e64, m4, ta, ma
      84: 57 cc c7 02  	vadd.vx	v24, v12, a5
      88: 57 0c 8c 03  	vadd.vv	v24, v24, v24
      8c: 57 70 80 0c  	vsetvli	zero, zero, e16, m1, ta, ma
      90: 07 79 86 05  	vluxei64.v	v18, (a2), v24, v0.t
      94: 57 70 a0 0d  	vsetvli	zero, zero, e64, m4, ta, ma
      98: 57 4c 44 03  	vadd.vx	v24, v20, s0
      9c: 57 0c 8c 03  	vadd.vv	v24, v24, v24
      a0: 57 70 80 0c  	vsetvli	zero, zero, e16, m1, ta, ma
      a4: 87 79 85 05  	vluxei64.v	v19, (a0), v24, v0.t
      a8: d7 29 19 a7  	vmadd.vv	v19, v18, v17
      ac: d7 88 19 5d  	vmerge.vvm	v17, v17, v19, v0
      b0: 57 69 00 42  	vmv.s.x	v18, zero
      b4: d7 28 19 03  	vredsum.vs	v17, v17, v18
      b8: d7 24 10 43  	vmv.x.s	s1, v17
      bc: 85 07        	addi	a5, a5, 1
      be: 7d 14        	addi	s0, s0, -1
      c0: 63 90 f7 01  	bne	a5, t6, 0xc0 <.LBB0_6+0x4c>
      c4: b3 87 ce 01  	add	a5, t4, t3
      c8: 86 07        	slli	a5, a5, 1
      ca: ae 97        	add	a5, a5, a1
      cc: 23 90 97 00  	sh	s1, 0(a5)
      d0: 85 0e        	addi	t4, t4, 1
      d2: 05 0f        	addi	t5, t5, 1
      d4: 63 90 5e 00  	bne	t4, t0, 0xd4 <.LBB0_6+0x60>
      d8: 01 a0        	j	0xd8 <.LBB0_6+0x64>

00000000000000da <.LBB0_8>:
      da: 73 26 20 c0  	rdinstret	a2
      de: 83 35 08 00  	ld	a1, 0(a6)
      e2: b7 06 00 00  	lui	a3, 0
      e6: 37 05 00 00  	lui	a0, 0
      ea: 13 05 05 00  	mv	a0, a0
      ee: 23 b0 c6 00  	sd	a2, 0(a3)
      f2: 22 64        	ld	s0, 8(sp)
      f4: 82 64        	ld	s1, 0(sp)
      f6: 41 01        	addi	sp, sp, 16
      f8: 17 03 00 00  	auipc	t1, 0
      fc: 67 00 03 00  	jr	t1
