{"vcs1":{"timestamp_begin":1728745815.088726326, "rt":1.93, "ut":0.78, "st":0.25}}
{"vcselab":{"timestamp_begin":1728745817.084422528, "rt":1.03, "ut":0.30, "st":0.10}}
{"link":{"timestamp_begin":1728745818.178444133, "rt":0.31, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728745814.503362409}
{"VCS_COMP_START_TIME": 1728745814.503362409}
{"VCS_COMP_END_TIME": 1728745819.842737244}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231548}}
