;redcode
;assert 1
	SPL 0, <-3
	MOV -17, <-20
	MOV -7, <-20
	MOV 270, 260
	MOV -17, <-20
	MOV 270, 260
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 223, 60
	SPL 0, <-3
	SUB @3, <2
	SUB @3, <2
	SUB @3, <2
	SUB @3, <2
	SUB @3, <2
	SUB @3, <2
	SUB @3, <2
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 100, <-2
	ADD 270, 60
	MOV 270, 260
	SPL 100, <-2
	SPL 0, <-3
	SPL 100, <-2
	SPL 100, <-2
	SPL 100, <-2
	DJN <-1, @720
	SPL 100, <-2
	MOV 270, 260
	SPL 100, <-2
	SUB #12, @200
	MOV 270, 260
	SUB #12, @200
	SUB #12, @200
	MOV 270, 260
	SPL 0, <-3
	SUB @127, 106
	MOV 270, 260
	MOV -7, <-20
	SUB @127, 106
	SPL 0, <-3
	MOV -17, <-20
	MOV -7, <-20
	SPL 0, <-3
	SPL 0, <-3
	MOV -7, <-20
	SPL 0, <-3
