# Constrain clock port i_clk with a 10-ns requirement

#create_clock -period 1 [get_ports i_clk]

# Automatically apply a generate clock on the output of phase-locked loops (PLLs)
# This command can be safely left in the SDC even if no PLLs exist in the design

#derive_pll_clocks
