def psignw1 : instruction :=
  definst "psignw" $ do
    pattern fun (v_2400 : reg (bv 128)) (v_2401 : reg (bv 128)) => do
      v_3868 <- getRegister v_2400;
      v_3869 <- eval (extract v_3868 0 16);
      v_3870 <- eval (sgt v_3869 (expression.bv_nat 16 0));
      v_3871 <- getRegister v_2401;
      v_3872 <- eval (extract v_3871 0 16);
      v_3873 <- eval (eq v_3869 (expression.bv_nat 16 0));
      v_3874 <- eval (bitwidthMInt v_3872);
      v_3875 <- eval (mi v_3874 -1);
      v_3876 <- eval (bv_xor v_3872 v_3875);
      v_3877 <- eval (add (expression.bv_nat 16 1) v_3876);
      v_3878 <- eval (mux v_3873 (expression.bv_nat 16 0) v_3877);
      v_3879 <- eval (mux v_3870 v_3872 v_3878);
      v_3880 <- eval (extract v_3868 16 32);
      v_3881 <- eval (sgt v_3880 (expression.bv_nat 16 0));
      v_3882 <- eval (extract v_3871 16 32);
      v_3883 <- eval (eq v_3880 (expression.bv_nat 16 0));
      v_3884 <- eval (bitwidthMInt v_3882);
      v_3885 <- eval (mi v_3884 -1);
      v_3886 <- eval (bv_xor v_3882 v_3885);
      v_3887 <- eval (add (expression.bv_nat 16 1) v_3886);
      v_3888 <- eval (mux v_3883 (expression.bv_nat 16 0) v_3887);
      v_3889 <- eval (mux v_3881 v_3882 v_3888);
      v_3890 <- eval (extract v_3868 32 48);
      v_3891 <- eval (sgt v_3890 (expression.bv_nat 16 0));
      v_3892 <- eval (extract v_3871 32 48);
      v_3893 <- eval (eq v_3890 (expression.bv_nat 16 0));
      v_3894 <- eval (bitwidthMInt v_3892);
      v_3895 <- eval (mi v_3894 -1);
      v_3896 <- eval (bv_xor v_3892 v_3895);
      v_3897 <- eval (add (expression.bv_nat 16 1) v_3896);
      v_3898 <- eval (mux v_3893 (expression.bv_nat 16 0) v_3897);
      v_3899 <- eval (mux v_3891 v_3892 v_3898);
      v_3900 <- eval (extract v_3868 48 64);
      v_3901 <- eval (sgt v_3900 (expression.bv_nat 16 0));
      v_3902 <- eval (extract v_3871 48 64);
      v_3903 <- eval (eq v_3900 (expression.bv_nat 16 0));
      v_3904 <- eval (bitwidthMInt v_3902);
      v_3905 <- eval (mi v_3904 -1);
      v_3906 <- eval (bv_xor v_3902 v_3905);
      v_3907 <- eval (add (expression.bv_nat 16 1) v_3906);
      v_3908 <- eval (mux v_3903 (expression.bv_nat 16 0) v_3907);
      v_3909 <- eval (mux v_3901 v_3902 v_3908);
      v_3910 <- eval (extract v_3868 64 80);
      v_3911 <- eval (sgt v_3910 (expression.bv_nat 16 0));
      v_3912 <- eval (extract v_3871 64 80);
      v_3913 <- eval (eq v_3910 (expression.bv_nat 16 0));
      v_3914 <- eval (bitwidthMInt v_3912);
      v_3915 <- eval (mi v_3914 -1);
      v_3916 <- eval (bv_xor v_3912 v_3915);
      v_3917 <- eval (add (expression.bv_nat 16 1) v_3916);
      v_3918 <- eval (mux v_3913 (expression.bv_nat 16 0) v_3917);
      v_3919 <- eval (mux v_3911 v_3912 v_3918);
      v_3920 <- eval (extract v_3868 80 96);
      v_3921 <- eval (sgt v_3920 (expression.bv_nat 16 0));
      v_3922 <- eval (extract v_3871 80 96);
      v_3923 <- eval (eq v_3920 (expression.bv_nat 16 0));
      v_3924 <- eval (bitwidthMInt v_3922);
      v_3925 <- eval (mi v_3924 -1);
      v_3926 <- eval (bv_xor v_3922 v_3925);
      v_3927 <- eval (add (expression.bv_nat 16 1) v_3926);
      v_3928 <- eval (mux v_3923 (expression.bv_nat 16 0) v_3927);
      v_3929 <- eval (mux v_3921 v_3922 v_3928);
      v_3930 <- eval (extract v_3868 96 112);
      v_3931 <- eval (sgt v_3930 (expression.bv_nat 16 0));
      v_3932 <- eval (extract v_3871 96 112);
      v_3933 <- eval (eq v_3930 (expression.bv_nat 16 0));
      v_3934 <- eval (bitwidthMInt v_3932);
      v_3935 <- eval (mi v_3934 -1);
      v_3936 <- eval (bv_xor v_3932 v_3935);
      v_3937 <- eval (add (expression.bv_nat 16 1) v_3936);
      v_3938 <- eval (mux v_3933 (expression.bv_nat 16 0) v_3937);
      v_3939 <- eval (mux v_3931 v_3932 v_3938);
      v_3940 <- eval (extract v_3868 112 128);
      v_3941 <- eval (sgt v_3940 (expression.bv_nat 16 0));
      v_3942 <- eval (extract v_3871 112 128);
      v_3943 <- eval (eq v_3940 (expression.bv_nat 16 0));
      v_3944 <- eval (bitwidthMInt v_3942);
      v_3945 <- eval (mi v_3944 -1);
      v_3946 <- eval (bv_xor v_3942 v_3945);
      v_3947 <- eval (add (expression.bv_nat 16 1) v_3946);
      v_3948 <- eval (mux v_3943 (expression.bv_nat 16 0) v_3947);
      v_3949 <- eval (mux v_3941 v_3942 v_3948);
      v_3950 <- eval (concat v_3939 v_3949);
      v_3951 <- eval (concat v_3929 v_3950);
      v_3952 <- eval (concat v_3919 v_3951);
      v_3953 <- eval (concat v_3909 v_3952);
      v_3954 <- eval (concat v_3899 v_3953);
      v_3955 <- eval (concat v_3889 v_3954);
      v_3956 <- eval (concat v_3879 v_3955);
      setRegister (lhs.of_reg v_2401) v_3956;
      pure ()
    pat_end;
    pattern fun (v_2396 : Mem) (v_2397 : reg (bv 128)) => do
      v_11062 <- evaluateAddress v_2396;
      v_11063 <- load v_11062 16;
      v_11064 <- eval (extract v_11063 0 16);
      v_11065 <- eval (sgt v_11064 (expression.bv_nat 16 0));
      v_11066 <- getRegister v_2397;
      v_11067 <- eval (extract v_11066 0 16);
      v_11068 <- eval (eq v_11064 (expression.bv_nat 16 0));
      v_11069 <- eval (bitwidthMInt v_11067);
      v_11070 <- eval (mi v_11069 -1);
      v_11071 <- eval (bv_xor v_11067 v_11070);
      v_11072 <- eval (add (expression.bv_nat 16 1) v_11071);
      v_11073 <- eval (mux v_11068 (expression.bv_nat 16 0) v_11072);
      v_11074 <- eval (mux v_11065 v_11067 v_11073);
      v_11075 <- eval (extract v_11063 16 32);
      v_11076 <- eval (sgt v_11075 (expression.bv_nat 16 0));
      v_11077 <- eval (extract v_11066 16 32);
      v_11078 <- eval (eq v_11075 (expression.bv_nat 16 0));
      v_11079 <- eval (bitwidthMInt v_11077);
      v_11080 <- eval (mi v_11079 -1);
      v_11081 <- eval (bv_xor v_11077 v_11080);
      v_11082 <- eval (add (expression.bv_nat 16 1) v_11081);
      v_11083 <- eval (mux v_11078 (expression.bv_nat 16 0) v_11082);
      v_11084 <- eval (mux v_11076 v_11077 v_11083);
      v_11085 <- eval (extract v_11063 32 48);
      v_11086 <- eval (sgt v_11085 (expression.bv_nat 16 0));
      v_11087 <- eval (extract v_11066 32 48);
      v_11088 <- eval (eq v_11085 (expression.bv_nat 16 0));
      v_11089 <- eval (bitwidthMInt v_11087);
      v_11090 <- eval (mi v_11089 -1);
      v_11091 <- eval (bv_xor v_11087 v_11090);
      v_11092 <- eval (add (expression.bv_nat 16 1) v_11091);
      v_11093 <- eval (mux v_11088 (expression.bv_nat 16 0) v_11092);
      v_11094 <- eval (mux v_11086 v_11087 v_11093);
      v_11095 <- eval (extract v_11063 48 64);
      v_11096 <- eval (sgt v_11095 (expression.bv_nat 16 0));
      v_11097 <- eval (extract v_11066 48 64);
      v_11098 <- eval (eq v_11095 (expression.bv_nat 16 0));
      v_11099 <- eval (bitwidthMInt v_11097);
      v_11100 <- eval (mi v_11099 -1);
      v_11101 <- eval (bv_xor v_11097 v_11100);
      v_11102 <- eval (add (expression.bv_nat 16 1) v_11101);
      v_11103 <- eval (mux v_11098 (expression.bv_nat 16 0) v_11102);
      v_11104 <- eval (mux v_11096 v_11097 v_11103);
      v_11105 <- eval (extract v_11063 64 80);
      v_11106 <- eval (sgt v_11105 (expression.bv_nat 16 0));
      v_11107 <- eval (extract v_11066 64 80);
      v_11108 <- eval (eq v_11105 (expression.bv_nat 16 0));
      v_11109 <- eval (bitwidthMInt v_11107);
      v_11110 <- eval (mi v_11109 -1);
      v_11111 <- eval (bv_xor v_11107 v_11110);
      v_11112 <- eval (add (expression.bv_nat 16 1) v_11111);
      v_11113 <- eval (mux v_11108 (expression.bv_nat 16 0) v_11112);
      v_11114 <- eval (mux v_11106 v_11107 v_11113);
      v_11115 <- eval (extract v_11063 80 96);
      v_11116 <- eval (sgt v_11115 (expression.bv_nat 16 0));
      v_11117 <- eval (extract v_11066 80 96);
      v_11118 <- eval (eq v_11115 (expression.bv_nat 16 0));
      v_11119 <- eval (bitwidthMInt v_11117);
      v_11120 <- eval (mi v_11119 -1);
      v_11121 <- eval (bv_xor v_11117 v_11120);
      v_11122 <- eval (add (expression.bv_nat 16 1) v_11121);
      v_11123 <- eval (mux v_11118 (expression.bv_nat 16 0) v_11122);
      v_11124 <- eval (mux v_11116 v_11117 v_11123);
      v_11125 <- eval (extract v_11063 96 112);
      v_11126 <- eval (sgt v_11125 (expression.bv_nat 16 0));
      v_11127 <- eval (extract v_11066 96 112);
      v_11128 <- eval (eq v_11125 (expression.bv_nat 16 0));
      v_11129 <- eval (bitwidthMInt v_11127);
      v_11130 <- eval (mi v_11129 -1);
      v_11131 <- eval (bv_xor v_11127 v_11130);
      v_11132 <- eval (add (expression.bv_nat 16 1) v_11131);
      v_11133 <- eval (mux v_11128 (expression.bv_nat 16 0) v_11132);
      v_11134 <- eval (mux v_11126 v_11127 v_11133);
      v_11135 <- eval (extract v_11063 112 128);
      v_11136 <- eval (sgt v_11135 (expression.bv_nat 16 0));
      v_11137 <- eval (extract v_11066 112 128);
      v_11138 <- eval (eq v_11135 (expression.bv_nat 16 0));
      v_11139 <- eval (bitwidthMInt v_11137);
      v_11140 <- eval (mi v_11139 -1);
      v_11141 <- eval (bv_xor v_11137 v_11140);
      v_11142 <- eval (add (expression.bv_nat 16 1) v_11141);
      v_11143 <- eval (mux v_11138 (expression.bv_nat 16 0) v_11142);
      v_11144 <- eval (mux v_11136 v_11137 v_11143);
      v_11145 <- eval (concat v_11134 v_11144);
      v_11146 <- eval (concat v_11124 v_11145);
      v_11147 <- eval (concat v_11114 v_11146);
      v_11148 <- eval (concat v_11104 v_11147);
      v_11149 <- eval (concat v_11094 v_11148);
      v_11150 <- eval (concat v_11084 v_11149);
      v_11151 <- eval (concat v_11074 v_11150);
      setRegister (lhs.of_reg v_2397) v_11151;
      pure ()
    pat_end
def pslld1 : instruction :=
  definst "pslld" $ do
    pattern fun (v_2411 : imm int) (v_2412 : reg (bv 128)) => do
      v_3969 <- eval (handleImmediateWithSignExtend v_2411 8 8);
      v_3970 <- eval (concat (expression.bv_nat 56 0) v_3969);
      v_3971 <- eval (ugt v_3970 (expression.bv_nat 64 31));
      v_3972 <- getRegister v_2412;
      v_3973 <- eval (extract v_3972 0 32);
      v_3974 <- eval (concat (expression.bv_nat 24 0) v_3969);
      v_3975 <- eval (uvalueMInt v_3974);
      v_3976 <- eval (shl v_3973 v_3975);
      v_3977 <- eval (bitwidthMInt v_3973);
      v_3978 <- eval (extract v_3976 0 v_3977);
      v_3979 <- eval (extract v_3972 32 64);
      v_3980 <- eval (shl v_3979 v_3975);
      v_3981 <- eval (bitwidthMInt v_3979);
      v_3982 <- eval (extract v_3980 0 v_3981);
      v_3983 <- eval (extract v_3972 64 96);
      v_3984 <- eval (shl v_3983 v_3975);
      v_3985 <- eval (bitwidthMInt v_3983);
      v_3986 <- eval (extract v_3984 0 v_3985);
      v_3987 <- eval (extract v_3972 96 128);
      v_3988 <- eval (shl v_3987 v_3975);
      v_3989 <- eval (bitwidthMInt v_3987);
      v_3990 <- eval (extract v_3988 0 v_3989);
      v_3991 <- eval (concat v_3986 v_3990);
      v_3992 <- eval (concat v_3982 v_3991);
      v_3993 <- eval (concat v_3978 v_3992);
      v_3994 <- eval (mux v_3971 (expression.bv_nat 128 0) v_3993);
      setRegister (lhs.of_reg v_2412) v_3994;
      pure ()
    pat_end;
    pattern fun (v_2424 : reg (bv 128)) (v_2425 : reg (bv 128)) => do
      v_4102 <- getRegister v_2424;
      v_4103 <- eval (extract v_4102 64 128);
      v_4104 <- eval (ugt v_4103 (expression.bv_nat 64 31));
      v_4105 <- getRegister v_2425;
      v_4106 <- eval (extract v_4105 0 32);
      v_4107 <- eval (extract v_4102 96 128);
      v_4108 <- eval (uvalueMInt v_4107);
      v_4109 <- eval (shl v_4106 v_4108);
      v_4110 <- eval (bitwidthMInt v_4106);
      v_4111 <- eval (extract v_4109 0 v_4110);
      v_4112 <- eval (extract v_4105 32 64);
      v_4113 <- eval (shl v_4112 v_4108);
      v_4114 <- eval (bitwidthMInt v_4112);
      v_4115 <- eval (extract v_4113 0 v_4114);
      v_4116 <- eval (extract v_4105 64 96);
      v_4117 <- eval (shl v_4116 v_4108);
      v_4118 <- eval (bitwidthMInt v_4116);
      v_4119 <- eval (extract v_4117 0 v_4118);
      v_4120 <- eval (extract v_4105 96 128);
      v_4121 <- eval (shl v_4120 v_4108);
      v_4122 <- eval (bitwidthMInt v_4120);
      v_4123 <- eval (extract v_4121 0 v_4122);
      v_4124 <- eval (concat v_4119 v_4123);
      v_4125 <- eval (concat v_4115 v_4124);
      v_4126 <- eval (concat v_4111 v_4125);
      v_4127 <- eval (mux v_4104 (expression.bv_nat 128 0) v_4126);
      setRegister (lhs.of_reg v_2425) v_4127;
      pure ()
    pat_end;
    pattern fun (v_2416 : Mem) (v_2417 : reg (bv 128)) => do
      v_11167 <- evaluateAddress v_2416;
      v_11168 <- load v_11167 16;
      v_11169 <- eval (extract v_11168 64 128);
      v_11170 <- eval (ugt v_11169 (expression.bv_nat 64 31));
      v_11171 <- getRegister v_2417;
      v_11172 <- eval (extract v_11171 0 32);
      v_11173 <- eval (extract v_11168 96 128);
      v_11174 <- eval (uvalueMInt v_11173);
      v_11175 <- eval (shl v_11172 v_11174);
      v_11176 <- eval (bitwidthMInt v_11172);
      v_11177 <- eval (extract v_11175 0 v_11176);
      v_11178 <- eval (extract v_11171 32 64);
      v_11179 <- eval (shl v_11178 v_11174);
      v_11180 <- eval (bitwidthMInt v_11178);
      v_11181 <- eval (extract v_11179 0 v_11180);
      v_11182 <- eval (extract v_11171 64 96);
      v_11183 <- eval (shl v_11182 v_11174);
      v_11184 <- eval (bitwidthMInt v_11182);
      v_11185 <- eval (extract v_11183 0 v_11184);
      v_11186 <- eval (extract v_11171 96 128);
      v_11187 <- eval (shl v_11186 v_11174);
      v_11188 <- eval (bitwidthMInt v_11186);
      v_11189 <- eval (extract v_11187 0 v_11188);
      v_11190 <- eval (concat v_11185 v_11189);
      v_11191 <- eval (concat v_11181 v_11190);
      v_11192 <- eval (concat v_11177 v_11191);
      v_11193 <- eval (mux v_11170 (expression.bv_nat 128 0) v_11192);
      setRegister (lhs.of_reg v_2417) v_11193;
      pure ()
    pat_end
def pslldq1 : instruction :=
  definst "pslldq" $ do
    pattern fun (v_2429 : imm int) (v_2430 : reg (bv 128)) => do
      v_4129 <- getRegister v_2430;
      v_4130 <- eval (handleImmediateWithSignExtend v_2429 8 8);
      v_4131 <- eval (ugt v_4130 (expression.bv_nat 8 15));
      v_4132 <- eval (concat (expression.bv_nat 120 0) v_4130);
      v_4133 <- eval (mux v_4131 (expression.bv_nat 128 16) v_4132);
      v_4134 <- eval (shl v_4133 3);
      v_4135 <- eval (bitwidthMInt v_4133);
      v_4136 <- eval (extract v_4134 0 v_4135);
      v_4137 <- eval (uvalueMInt v_4136);
      v_4138 <- eval (shl v_4129 v_4137);
      v_4139 <- eval (bitwidthMInt v_4129);
      v_4140 <- eval (extract v_4138 0 v_4139);
      setRegister (lhs.of_reg v_2430) v_4140;
      pure ()
    pat_end
def psllq1 : instruction :=
  definst "psllq" $ do
    pattern fun (v_2439 : imm int) (v_2440 : reg (bv 128)) => do
      v_4243 <- eval (handleImmediateWithSignExtend v_2439 8 8);
      v_4244 <- eval (concat (expression.bv_nat 56 0) v_4243);
      v_4245 <- eval (ugt v_4244 (expression.bv_nat 64 63));
      v_4246 <- getRegister v_2440;
      v_4247 <- eval (extract v_4246 0 64);
      v_4248 <- eval (uvalueMInt v_4244);
      v_4249 <- eval (shl v_4247 v_4248);
      v_4250 <- eval (bitwidthMInt v_4247);
      v_4251 <- eval (extract v_4249 0 v_4250);
      v_4252 <- eval (extract v_4246 64 128);
      v_4253 <- eval (shl v_4252 v_4248);
      v_4254 <- eval (bitwidthMInt v_4252);
      v_4255 <- eval (extract v_4253 0 v_4254);
      v_4256 <- eval (concat v_4251 v_4255);
      v_4257 <- eval (mux v_4245 (expression.bv_nat 128 0) v_4256);
      setRegister (lhs.of_reg v_2440) v_4257;
      pure ()
    pat_end;
    pattern fun (v_2455 : reg (bv 128)) (v_2456 : reg (bv 128)) => do
      v_4317 <- getRegister v_2455;
      v_4318 <- eval (extract v_4317 64 128);
      v_4319 <- eval (ugt v_4318 (expression.bv_nat 64 63));
      v_4320 <- getRegister v_2456;
      v_4321 <- eval (extract v_4320 0 64);
      v_4322 <- eval (uvalueMInt v_4318);
      v_4323 <- eval (shl v_4321 v_4322);
      v_4324 <- eval (bitwidthMInt v_4321);
      v_4325 <- eval (extract v_4323 0 v_4324);
      v_4326 <- eval (extract v_4320 64 128);
      v_4327 <- eval (shl v_4326 v_4322);
      v_4328 <- eval (bitwidthMInt v_4326);
      v_4329 <- eval (extract v_4327 0 v_4328);
      v_4330 <- eval (concat v_4325 v_4329);
      v_4331 <- eval (mux v_4319 (expression.bv_nat 128 0) v_4330);
      setRegister (lhs.of_reg v_2456) v_4331;
      pure ()
    pat_end;
    pattern fun (v_2444 : Mem) (v_2445 : reg (bv 128)) => do
      v_11195 <- evaluateAddress v_2444;
      v_11196 <- load v_11195 16;
      v_11197 <- eval (extract v_11196 64 128);
      v_11198 <- eval (ugt v_11197 (expression.bv_nat 64 63));
      v_11199 <- getRegister v_2445;
      v_11200 <- eval (extract v_11199 0 64);
      v_11201 <- eval (uvalueMInt v_11197);
      v_11202 <- eval (shl v_11200 v_11201);
      v_11203 <- eval (bitwidthMInt v_11200);
      v_11204 <- eval (extract v_11202 0 v_11203);
      v_11205 <- eval (extract v_11199 64 128);
      v_11206 <- eval (shl v_11205 v_11201);
      v_11207 <- eval (bitwidthMInt v_11205);
      v_11208 <- eval (extract v_11206 0 v_11207);
      v_11209 <- eval (concat v_11204 v_11208);
      v_11210 <- eval (mux v_11198 (expression.bv_nat 128 0) v_11209);
      setRegister (lhs.of_reg v_2445) v_11210;
      pure ()
    pat_end
def psllw1 : instruction :=
  definst "psllw" $ do
    pattern fun (v_2464 : imm int) (v_2465 : reg (bv 128)) => do
      v_4435 <- eval (handleImmediateWithSignExtend v_2464 8 8);
      v_4436 <- eval (concat (expression.bv_nat 56 0) v_4435);
      v_4437 <- eval (ugt v_4436 (expression.bv_nat 64 15));
      v_4438 <- getRegister v_2465;
      v_4439 <- eval (extract v_4438 0 16);
      v_4440 <- eval (concat (expression.bv_nat 8 0) v_4435);
      v_4441 <- eval (uvalueMInt v_4440);
      v_4442 <- eval (shl v_4439 v_4441);
      v_4443 <- eval (bitwidthMInt v_4439);
      v_4444 <- eval (extract v_4442 0 v_4443);
      v_4445 <- eval (extract v_4438 16 32);
      v_4446 <- eval (shl v_4445 v_4441);
      v_4447 <- eval (bitwidthMInt v_4445);
      v_4448 <- eval (extract v_4446 0 v_4447);
      v_4449 <- eval (extract v_4438 32 48);
      v_4450 <- eval (shl v_4449 v_4441);
      v_4451 <- eval (bitwidthMInt v_4449);
      v_4452 <- eval (extract v_4450 0 v_4451);
      v_4453 <- eval (extract v_4438 48 64);
      v_4454 <- eval (shl v_4453 v_4441);
      v_4455 <- eval (bitwidthMInt v_4453);
      v_4456 <- eval (extract v_4454 0 v_4455);
      v_4457 <- eval (extract v_4438 64 80);
      v_4458 <- eval (shl v_4457 v_4441);
      v_4459 <- eval (bitwidthMInt v_4457);
      v_4460 <- eval (extract v_4458 0 v_4459);
      v_4461 <- eval (extract v_4438 80 96);
      v_4462 <- eval (shl v_4461 v_4441);
      v_4463 <- eval (bitwidthMInt v_4461);
      v_4464 <- eval (extract v_4462 0 v_4463);
      v_4465 <- eval (extract v_4438 96 112);
      v_4466 <- eval (shl v_4465 v_4441);
      v_4467 <- eval (bitwidthMInt v_4465);
      v_4468 <- eval (extract v_4466 0 v_4467);
      v_4469 <- eval (extract v_4438 112 128);
      v_4470 <- eval (shl v_4469 v_4441);
      v_4471 <- eval (bitwidthMInt v_4469);
      v_4472 <- eval (extract v_4470 0 v_4471);
      v_4473 <- eval (concat v_4468 v_4472);
      v_4474 <- eval (concat v_4464 v_4473);
      v_4475 <- eval (concat v_4460 v_4474);
      v_4476 <- eval (concat v_4456 v_4475);
      v_4477 <- eval (concat v_4452 v_4476);
      v_4478 <- eval (concat v_4448 v_4477);
      v_4479 <- eval (concat v_4444 v_4478);
      v_4480 <- eval (mux v_4437 (expression.bv_nat 128 0) v_4479);
      setRegister (lhs.of_reg v_2465) v_4480;
      pure ()
    pat_end;
    pattern fun (v_2478 : reg (bv 128)) (v_2479 : reg (bv 128)) => do
      v_4587 <- getRegister v_2478;
      v_4588 <- eval (extract v_4587 64 128);
      v_4589 <- eval (ugt v_4588 (expression.bv_nat 64 15));
      v_4590 <- getRegister v_2479;
      v_4591 <- eval (extract v_4590 0 16);
      v_4592 <- eval (extract v_4587 112 128);
      v_4593 <- eval (uvalueMInt v_4592);
      v_4594 <- eval (shl v_4591 v_4593);
      v_4595 <- eval (bitwidthMInt v_4591);
      v_4596 <- eval (extract v_4594 0 v_4595);
      v_4597 <- eval (extract v_4590 16 32);
      v_4598 <- eval (shl v_4597 v_4593);
      v_4599 <- eval (bitwidthMInt v_4597);
      v_4600 <- eval (extract v_4598 0 v_4599);
      v_4601 <- eval (extract v_4590 32 48);
      v_4602 <- eval (shl v_4601 v_4593);
      v_4603 <- eval (bitwidthMInt v_4601);
      v_4604 <- eval (extract v_4602 0 v_4603);
      v_4605 <- eval (extract v_4590 48 64);
      v_4606 <- eval (shl v_4605 v_4593);
      v_4607 <- eval (bitwidthMInt v_4605);
      v_4608 <- eval (extract v_4606 0 v_4607);
      v_4609 <- eval (extract v_4590 64 80);
      v_4610 <- eval (shl v_4609 v_4593);
      v_4611 <- eval (bitwidthMInt v_4609);
      v_4612 <- eval (extract v_4610 0 v_4611);
      v_4613 <- eval (extract v_4590 80 96);
      v_4614 <- eval (shl v_4613 v_4593);
      v_4615 <- eval (bitwidthMInt v_4613);
      v_4616 <- eval (extract v_4614 0 v_4615);
      v_4617 <- eval (extract v_4590 96 112);
      v_4618 <- eval (shl v_4617 v_4593);
      v_4619 <- eval (bitwidthMInt v_4617);
      v_4620 <- eval (extract v_4618 0 v_4619);
      v_4621 <- eval (extract v_4590 112 128);
      v_4622 <- eval (shl v_4621 v_4593);
      v_4623 <- eval (bitwidthMInt v_4621);
      v_4624 <- eval (extract v_4622 0 v_4623);
      v_4625 <- eval (concat v_4620 v_4624);
      v_4626 <- eval (concat v_4616 v_4625);
      v_4627 <- eval (concat v_4612 v_4626);
      v_4628 <- eval (concat v_4608 v_4627);
      v_4629 <- eval (concat v_4604 v_4628);
      v_4630 <- eval (concat v_4600 v_4629);
      v_4631 <- eval (concat v_4596 v_4630);
      v_4632 <- eval (mux v_4589 (expression.bv_nat 128 0) v_4631);
      setRegister (lhs.of_reg v_2479) v_4632;
      pure ()
    pat_end;
    pattern fun (v_2469 : Mem) (v_2470 : reg (bv 128)) => do
      v_11212 <- evaluateAddress v_2469;
      v_11213 <- load v_11212 16;
      v_11214 <- eval (extract v_11213 64 128);
      v_11215 <- eval (ugt v_11214 (expression.bv_nat 64 15));
      v_11216 <- getRegister v_2470;
      v_11217 <- eval (extract v_11216 0 16);
      v_11218 <- eval (extract v_11213 112 128);
      v_11219 <- eval (uvalueMInt v_11218);
      v_11220 <- eval (shl v_11217 v_11219);
      v_11221 <- eval (bitwidthMInt v_11217);
      v_11222 <- eval (extract v_11220 0 v_11221);
      v_11223 <- eval (extract v_11216 16 32);
      v_11224 <- eval (shl v_11223 v_11219);
      v_11225 <- eval (bitwidthMInt v_11223);
      v_11226 <- eval (extract v_11224 0 v_11225);
      v_11227 <- eval (extract v_11216 32 48);
      v_11228 <- eval (shl v_11227 v_11219);
      v_11229 <- eval (bitwidthMInt v_11227);
      v_11230 <- eval (extract v_11228 0 v_11229);
      v_11231 <- eval (extract v_11216 48 64);
      v_11232 <- eval (shl v_11231 v_11219);
      v_11233 <- eval (bitwidthMInt v_11231);
      v_11234 <- eval (extract v_11232 0 v_11233);
      v_11235 <- eval (extract v_11216 64 80);
      v_11236 <- eval (shl v_11235 v_11219);
      v_11237 <- eval (bitwidthMInt v_11235);
      v_11238 <- eval (extract v_11236 0 v_11237);
      v_11239 <- eval (extract v_11216 80 96);
      v_11240 <- eval (shl v_11239 v_11219);
      v_11241 <- eval (bitwidthMInt v_11239);
      v_11242 <- eval (extract v_11240 0 v_11241);
      v_11243 <- eval (extract v_11216 96 112);
      v_11244 <- eval (shl v_11243 v_11219);
      v_11245 <- eval (bitwidthMInt v_11243);
      v_11246 <- eval (extract v_11244 0 v_11245);
      v_11247 <- eval (extract v_11216 112 128);
      v_11248 <- eval (shl v_11247 v_11219);
      v_11249 <- eval (bitwidthMInt v_11247);
      v_11250 <- eval (extract v_11248 0 v_11249);
      v_11251 <- eval (concat v_11246 v_11250);
      v_11252 <- eval (concat v_11242 v_11251);
      v_11253 <- eval (concat v_11238 v_11252);
      v_11254 <- eval (concat v_11234 v_11253);
      v_11255 <- eval (concat v_11230 v_11254);
      v_11256 <- eval (concat v_11226 v_11255);
      v_11257 <- eval (concat v_11222 v_11256);
      v_11258 <- eval (mux v_11215 (expression.bv_nat 128 0) v_11257);
      setRegister (lhs.of_reg v_2470) v_11258;
      pure ()
    pat_end
def psrad1 : instruction :=
  definst "psrad" $ do
    pattern fun (v_2483 : imm int) (v_2484 : reg (bv 128)) => do
      v_4634 <- getRegister v_2484;
      v_4635 <- eval (extract v_4634 0 32);
      v_4636 <- eval (bitwidthMInt v_4635);
      v_4637 <- eval (svalueMInt v_4635);
      v_4638 <- eval (mi v_4636 v_4637);
      v_4639 <- eval (handleImmediateWithSignExtend v_2483 8 8);
      v_4640 <- eval (concat (expression.bv_nat 56 0) v_4639);
      v_4641 <- eval (ugt v_4640 (expression.bv_nat 64 31));
      v_4642 <- eval (concat (expression.bv_nat 24 0) v_4639);
      v_4643 <- eval (mux v_4641 (expression.bv_nat 32 32) v_4642);
      v_4644 <- eval (uvalueMInt v_4643);
      v_4645 <- eval (ashr v_4638 v_4644);
      v_4646 <- eval (extract v_4634 32 64);
      v_4647 <- eval (bitwidthMInt v_4646);
      v_4648 <- eval (svalueMInt v_4646);
      v_4649 <- eval (mi v_4647 v_4648);
      v_4650 <- eval (ashr v_4649 v_4644);
      v_4651 <- eval (extract v_4634 64 96);
      v_4652 <- eval (bitwidthMInt v_4651);
      v_4653 <- eval (svalueMInt v_4651);
      v_4654 <- eval (mi v_4652 v_4653);
      v_4655 <- eval (ashr v_4654 v_4644);
      v_4656 <- eval (extract v_4634 96 128);
      v_4657 <- eval (bitwidthMInt v_4656);
      v_4658 <- eval (svalueMInt v_4656);
      v_4659 <- eval (mi v_4657 v_4658);
      v_4660 <- eval (ashr v_4659 v_4644);
      v_4661 <- eval (concat v_4655 v_4660);
      v_4662 <- eval (concat v_4650 v_4661);
      v_4663 <- eval (concat v_4645 v_4662);
      setRegister (lhs.of_reg v_2484) v_4663;
      pure ()
    pat_end;
    pattern fun (v_2499 : reg (bv 128)) (v_2500 : reg (bv 128)) => do
      v_4723 <- getRegister v_2500;
      v_4724 <- eval (extract v_4723 0 32);
      v_4725 <- eval (bitwidthMInt v_4724);
      v_4726 <- eval (svalueMInt v_4724);
      v_4727 <- eval (mi v_4725 v_4726);
      v_4728 <- getRegister v_2499;
      v_4729 <- eval (extract v_4728 64 128);
      v_4730 <- eval (ugt v_4729 (expression.bv_nat 64 31));
      v_4731 <- eval (extract v_4728 96 128);
      v_4732 <- eval (mux v_4730 (expression.bv_nat 32 32) v_4731);
      v_4733 <- eval (uvalueMInt v_4732);
      v_4734 <- eval (ashr v_4727 v_4733);
      v_4735 <- eval (extract v_4723 32 64);
      v_4736 <- eval (bitwidthMInt v_4735);
      v_4737 <- eval (svalueMInt v_4735);
      v_4738 <- eval (mi v_4736 v_4737);
      v_4739 <- eval (ashr v_4738 v_4733);
      v_4740 <- eval (extract v_4723 64 96);
      v_4741 <- eval (bitwidthMInt v_4740);
      v_4742 <- eval (svalueMInt v_4740);
      v_4743 <- eval (mi v_4741 v_4742);
      v_4744 <- eval (ashr v_4743 v_4733);
      v_4745 <- eval (extract v_4723 96 128);
      v_4746 <- eval (bitwidthMInt v_4745);
      v_4747 <- eval (svalueMInt v_4745);
      v_4748 <- eval (mi v_4746 v_4747);
      v_4749 <- eval (ashr v_4748 v_4733);
      v_4750 <- eval (concat v_4744 v_4749);
      v_4751 <- eval (concat v_4739 v_4750);
      v_4752 <- eval (concat v_4734 v_4751);
      setRegister (lhs.of_reg v_2500) v_4752;
      pure ()
    pat_end;
    pattern fun (v_2495 : Mem) (v_2496 : reg (bv 128)) => do
      v_11260 <- getRegister v_2496;
      v_11261 <- eval (extract v_11260 0 32);
      v_11262 <- eval (bitwidthMInt v_11261);
      v_11263 <- eval (svalueMInt v_11261);
      v_11264 <- eval (mi v_11262 v_11263);
      v_11265 <- evaluateAddress v_2495;
      v_11266 <- load v_11265 16;
      v_11267 <- eval (extract v_11266 64 128);
      v_11268 <- eval (ugt v_11267 (expression.bv_nat 64 31));
      v_11269 <- eval (extract v_11266 96 128);
      v_11270 <- eval (mux v_11268 (expression.bv_nat 32 32) v_11269);
      v_11271 <- eval (uvalueMInt v_11270);
      v_11272 <- eval (ashr v_11264 v_11271);
      v_11273 <- eval (extract v_11260 32 64);
      v_11274 <- eval (bitwidthMInt v_11273);
      v_11275 <- eval (svalueMInt v_11273);
      v_11276 <- eval (mi v_11274 v_11275);
      v_11277 <- eval (ashr v_11276 v_11271);
      v_11278 <- eval (extract v_11260 64 96);
      v_11279 <- eval (bitwidthMInt v_11278);
      v_11280 <- eval (svalueMInt v_11278);
      v_11281 <- eval (mi v_11279 v_11280);
      v_11282 <- eval (ashr v_11281 v_11271);
      v_11283 <- eval (extract v_11260 96 128);
      v_11284 <- eval (bitwidthMInt v_11283);
      v_11285 <- eval (svalueMInt v_11283);
      v_11286 <- eval (mi v_11284 v_11285);
      v_11287 <- eval (ashr v_11286 v_11271);
      v_11288 <- eval (concat v_11282 v_11287);
      v_11289 <- eval (concat v_11277 v_11288);
      v_11290 <- eval (concat v_11272 v_11289);
      setRegister (lhs.of_reg v_2496) v_11290;
      pure ()
    pat_end
def psraw1 : instruction :=
  definst "psraw" $ do
    pattern fun (v_2504 : imm int) (v_2505 : reg (bv 128)) => do
      v_4754 <- getRegister v_2505;
      v_4755 <- eval (extract v_4754 0 16);
      v_4756 <- eval (bitwidthMInt v_4755);
      v_4757 <- eval (svalueMInt v_4755);
      v_4758 <- eval (mi v_4756 v_4757);
      v_4759 <- eval (handleImmediateWithSignExtend v_2504 8 8);
      v_4760 <- eval (concat (expression.bv_nat 56 0) v_4759);
      v_4761 <- eval (ugt v_4760 (expression.bv_nat 64 15));
      v_4762 <- eval (concat (expression.bv_nat 8 0) v_4759);
      v_4763 <- eval (mux v_4761 (expression.bv_nat 16 16) v_4762);
      v_4764 <- eval (uvalueMInt v_4763);
      v_4765 <- eval (ashr v_4758 v_4764);
      v_4766 <- eval (extract v_4754 16 32);
      v_4767 <- eval (bitwidthMInt v_4766);
      v_4768 <- eval (svalueMInt v_4766);
      v_4769 <- eval (mi v_4767 v_4768);
      v_4770 <- eval (ashr v_4769 v_4764);
      v_4771 <- eval (extract v_4754 32 48);
      v_4772 <- eval (bitwidthMInt v_4771);
      v_4773 <- eval (svalueMInt v_4771);
      v_4774 <- eval (mi v_4772 v_4773);
      v_4775 <- eval (ashr v_4774 v_4764);
      v_4776 <- eval (extract v_4754 48 64);
      v_4777 <- eval (bitwidthMInt v_4776);
      v_4778 <- eval (svalueMInt v_4776);
      v_4779 <- eval (mi v_4777 v_4778);
      v_4780 <- eval (ashr v_4779 v_4764);
      v_4781 <- eval (extract v_4754 64 80);
      v_4782 <- eval (bitwidthMInt v_4781);
      v_4783 <- eval (svalueMInt v_4781);
      v_4784 <- eval (mi v_4782 v_4783);
      v_4785 <- eval (ashr v_4784 v_4764);
      v_4786 <- eval (extract v_4754 80 96);
      v_4787 <- eval (bitwidthMInt v_4786);
      v_4788 <- eval (svalueMInt v_4786);
      v_4789 <- eval (mi v_4787 v_4788);
      v_4790 <- eval (ashr v_4789 v_4764);
      v_4791 <- eval (extract v_4754 96 112);
      v_4792 <- eval (bitwidthMInt v_4791);
      v_4793 <- eval (svalueMInt v_4791);
      v_4794 <- eval (mi v_4792 v_4793);
      v_4795 <- eval (ashr v_4794 v_4764);
      v_4796 <- eval (extract v_4754 112 128);
      v_4797 <- eval (bitwidthMInt v_4796);
      v_4798 <- eval (svalueMInt v_4796);
      v_4799 <- eval (mi v_4797 v_4798);
      v_4800 <- eval (ashr v_4799 v_4764);
      v_4801 <- eval (concat v_4795 v_4800);
      v_4802 <- eval (concat v_4790 v_4801);
      v_4803 <- eval (concat v_4785 v_4802);
      v_4804 <- eval (concat v_4780 v_4803);
      v_4805 <- eval (concat v_4775 v_4804);
      v_4806 <- eval (concat v_4770 v_4805);
      v_4807 <- eval (concat v_4765 v_4806);
      setRegister (lhs.of_reg v_2505) v_4807;
      pure ()
    pat_end;
    pattern fun (v_2513 : reg (bv 128)) (v_2514 : reg (bv 128)) => do
      v_4813 <- getRegister v_2514;
      v_4814 <- eval (extract v_4813 0 16);
      v_4815 <- eval (bitwidthMInt v_4814);
      v_4816 <- eval (svalueMInt v_4814);
      v_4817 <- eval (mi v_4815 v_4816);
      v_4818 <- getRegister v_2513;
      v_4819 <- eval (extract v_4818 64 128);
      v_4820 <- eval (ugt v_4819 (expression.bv_nat 64 15));
      v_4821 <- eval (extract v_4818 112 128);
      v_4822 <- eval (mux v_4820 (expression.bv_nat 16 16) v_4821);
      v_4823 <- eval (uvalueMInt v_4822);
      v_4824 <- eval (ashr v_4817 v_4823);
      v_4825 <- eval (extract v_4813 16 32);
      v_4826 <- eval (bitwidthMInt v_4825);
      v_4827 <- eval (svalueMInt v_4825);
      v_4828 <- eval (mi v_4826 v_4827);
      v_4829 <- eval (ashr v_4828 v_4823);
      v_4830 <- eval (extract v_4813 32 48);
      v_4831 <- eval (bitwidthMInt v_4830);
      v_4832 <- eval (svalueMInt v_4830);
      v_4833 <- eval (mi v_4831 v_4832);
      v_4834 <- eval (ashr v_4833 v_4823);
      v_4835 <- eval (extract v_4813 48 64);
      v_4836 <- eval (bitwidthMInt v_4835);
      v_4837 <- eval (svalueMInt v_4835);
      v_4838 <- eval (mi v_4836 v_4837);
      v_4839 <- eval (ashr v_4838 v_4823);
      v_4840 <- eval (extract v_4813 64 80);
      v_4841 <- eval (bitwidthMInt v_4840);
      v_4842 <- eval (svalueMInt v_4840);
      v_4843 <- eval (mi v_4841 v_4842);
      v_4844 <- eval (ashr v_4843 v_4823);
      v_4845 <- eval (extract v_4813 80 96);
      v_4846 <- eval (bitwidthMInt v_4845);
      v_4847 <- eval (svalueMInt v_4845);
      v_4848 <- eval (mi v_4846 v_4847);
      v_4849 <- eval (ashr v_4848 v_4823);
      v_4850 <- eval (extract v_4813 96 112);
      v_4851 <- eval (bitwidthMInt v_4850);
      v_4852 <- eval (svalueMInt v_4850);
      v_4853 <- eval (mi v_4851 v_4852);
      v_4854 <- eval (ashr v_4853 v_4823);
      v_4855 <- eval (extract v_4813 112 128);
      v_4856 <- eval (bitwidthMInt v_4855);
      v_4857 <- eval (svalueMInt v_4855);
      v_4858 <- eval (mi v_4856 v_4857);
      v_4859 <- eval (ashr v_4858 v_4823);
      v_4860 <- eval (concat v_4854 v_4859);
      v_4861 <- eval (concat v_4849 v_4860);
      v_4862 <- eval (concat v_4844 v_4861);
      v_4863 <- eval (concat v_4839 v_4862);
      v_4864 <- eval (concat v_4834 v_4863);
      v_4865 <- eval (concat v_4829 v_4864);
      v_4866 <- eval (concat v_4824 v_4865);
      setRegister (lhs.of_reg v_2514) v_4866;
      pure ()
    pat_end;
    pattern fun (v_2509 : Mem) (v_2510 : reg (bv 128)) => do
      v_11292 <- getRegister v_2510;
      v_11293 <- eval (extract v_11292 0 16);
      v_11294 <- eval (bitwidthMInt v_11293);
      v_11295 <- eval (svalueMInt v_11293);
      v_11296 <- eval (mi v_11294 v_11295);
      v_11297 <- evaluateAddress v_2509;
      v_11298 <- load v_11297 16;
      v_11299 <- eval (extract v_11298 64 128);
      v_11300 <- eval (ugt v_11299 (expression.bv_nat 64 15));
      v_11301 <- eval (extract v_11298 112 128);
      v_11302 <- eval (mux v_11300 (expression.bv_nat 16 16) v_11301);
      v_11303 <- eval (uvalueMInt v_11302);
      v_11304 <- eval (ashr v_11296 v_11303);
      v_11305 <- eval (extract v_11292 16 32);
      v_11306 <- eval (bitwidthMInt v_11305);
      v_11307 <- eval (svalueMInt v_11305);
      v_11308 <- eval (mi v_11306 v_11307);
      v_11309 <- eval (ashr v_11308 v_11303);
      v_11310 <- eval (extract v_11292 32 48);
      v_11311 <- eval (bitwidthMInt v_11310);
      v_11312 <- eval (svalueMInt v_11310);
      v_11313 <- eval (mi v_11311 v_11312);
      v_11314 <- eval (ashr v_11313 v_11303);
      v_11315 <- eval (extract v_11292 48 64);
      v_11316 <- eval (bitwidthMInt v_11315);
      v_11317 <- eval (svalueMInt v_11315);
      v_11318 <- eval (mi v_11316 v_11317);
      v_11319 <- eval (ashr v_11318 v_11303);
      v_11320 <- eval (extract v_11292 64 80);
      v_11321 <- eval (bitwidthMInt v_11320);
      v_11322 <- eval (svalueMInt v_11320);
      v_11323 <- eval (mi v_11321 v_11322);
      v_11324 <- eval (ashr v_11323 v_11303);
      v_11325 <- eval (extract v_11292 80 96);
      v_11326 <- eval (bitwidthMInt v_11325);
      v_11327 <- eval (svalueMInt v_11325);
      v_11328 <- eval (mi v_11326 v_11327);
      v_11329 <- eval (ashr v_11328 v_11303);
      v_11330 <- eval (extract v_11292 96 112);
      v_11331 <- eval (bitwidthMInt v_11330);
      v_11332 <- eval (svalueMInt v_11330);
      v_11333 <- eval (mi v_11331 v_11332);
      v_11334 <- eval (ashr v_11333 v_11303);
      v_11335 <- eval (extract v_11292 112 128);
      v_11336 <- eval (bitwidthMInt v_11335);
      v_11337 <- eval (svalueMInt v_11335);
      v_11338 <- eval (mi v_11336 v_11337);
      v_11339 <- eval (ashr v_11338 v_11303);
      v_11340 <- eval (concat v_11334 v_11339);
      v_11341 <- eval (concat v_11329 v_11340);
      v_11342 <- eval (concat v_11324 v_11341);
      v_11343 <- eval (concat v_11319 v_11342);
      v_11344 <- eval (concat v_11314 v_11343);
      v_11345 <- eval (concat v_11309 v_11344);
      v_11346 <- eval (concat v_11304 v_11345);
      setRegister (lhs.of_reg v_2510) v_11346;
      pure ()
    pat_end
def psrld1 : instruction :=
  definst "psrld" $ do
    pattern fun (v_2518 : imm int) (v_2519 : reg (bv 128)) => do
      v_4868 <- eval (handleImmediateWithSignExtend v_2518 8 8);
      v_4869 <- eval (concat (expression.bv_nat 56 0) v_4868);
      v_4870 <- eval (ugt v_4869 (expression.bv_nat 64 31));
      v_4871 <- getRegister v_2519;
      v_4872 <- eval (extract v_4871 0 32);
      v_4873 <- eval (concat (expression.bv_nat 24 0) v_4868);
      v_4874 <- eval (uvalueMInt v_4873);
      v_4875 <- eval (lshr v_4872 v_4874);
      v_4876 <- eval (extract v_4871 32 64);
      v_4877 <- eval (lshr v_4876 v_4874);
      v_4878 <- eval (extract v_4871 64 96);
      v_4879 <- eval (lshr v_4878 v_4874);
      v_4880 <- eval (extract v_4871 96 128);
      v_4881 <- eval (lshr v_4880 v_4874);
      v_4882 <- eval (concat v_4879 v_4881);
      v_4883 <- eval (concat v_4877 v_4882);
      v_4884 <- eval (concat v_4875 v_4883);
      v_4885 <- eval (mux v_4870 (expression.bv_nat 128 0) v_4884);
      setRegister (lhs.of_reg v_2519) v_4885;
      pure ()
    pat_end;
    pattern fun (v_2527 : reg (bv 128)) (v_2528 : reg (bv 128)) => do
      v_4891 <- getRegister v_2527;
      v_4892 <- eval (extract v_4891 64 128);
      v_4893 <- eval (ugt v_4892 (expression.bv_nat 64 31));
      v_4894 <- getRegister v_2528;
      v_4895 <- eval (extract v_4894 0 32);
      v_4896 <- eval (extract v_4891 96 128);
      v_4897 <- eval (uvalueMInt v_4896);
      v_4898 <- eval (lshr v_4895 v_4897);
      v_4899 <- eval (extract v_4894 32 64);
      v_4900 <- eval (lshr v_4899 v_4897);
      v_4901 <- eval (extract v_4894 64 96);
      v_4902 <- eval (lshr v_4901 v_4897);
      v_4903 <- eval (extract v_4894 96 128);
      v_4904 <- eval (lshr v_4903 v_4897);
      v_4905 <- eval (concat v_4902 v_4904);
      v_4906 <- eval (concat v_4900 v_4905);
      v_4907 <- eval (concat v_4898 v_4906);
      v_4908 <- eval (mux v_4893 (expression.bv_nat 128 0) v_4907);
      setRegister (lhs.of_reg v_2528) v_4908;
      pure ()
    pat_end;
    pattern fun (v_2523 : Mem) (v_2524 : reg (bv 128)) => do
      v_11348 <- evaluateAddress v_2523;
      v_11349 <- load v_11348 16;
      v_11350 <- eval (extract v_11349 64 128);
      v_11351 <- eval (ugt v_11350 (expression.bv_nat 64 31));
      v_11352 <- getRegister v_2524;
      v_11353 <- eval (extract v_11352 0 32);
      v_11354 <- eval (extract v_11349 96 128);
      v_11355 <- eval (uvalueMInt v_11354);
      v_11356 <- eval (lshr v_11353 v_11355);
      v_11357 <- eval (extract v_11352 32 64);
      v_11358 <- eval (lshr v_11357 v_11355);
      v_11359 <- eval (extract v_11352 64 96);
      v_11360 <- eval (lshr v_11359 v_11355);
      v_11361 <- eval (extract v_11352 96 128);
      v_11362 <- eval (lshr v_11361 v_11355);
      v_11363 <- eval (concat v_11360 v_11362);
      v_11364 <- eval (concat v_11358 v_11363);
      v_11365 <- eval (concat v_11356 v_11364);
      v_11366 <- eval (mux v_11351 (expression.bv_nat 128 0) v_11365);
      setRegister (lhs.of_reg v_2524) v_11366;
      pure ()
    pat_end
def psrldq1 : instruction :=
  definst "psrldq" $ do
    pattern fun (v_2532 : imm int) (v_2533 : reg (bv 128)) => do
      v_4910 <- getRegister v_2533;
      v_4911 <- eval (handleImmediateWithSignExtend v_2532 8 8);
      v_4912 <- eval (ugt v_4911 (expression.bv_nat 8 15));
      v_4913 <- eval (concat (expression.bv_nat 120 0) v_4911);
      v_4914 <- eval (mux v_4912 (expression.bv_nat 128 16) v_4913);
      v_4915 <- eval (shl v_4914 3);
      v_4916 <- eval (bitwidthMInt v_4914);
      v_4917 <- eval (extract v_4915 0 v_4916);
      v_4918 <- eval (uvalueMInt v_4917);
      v_4919 <- eval (lshr v_4910 v_4918);
      setRegister (lhs.of_reg v_2533) v_4919;
      pure ()
    pat_end
def psrlq1 : instruction :=
  definst "psrlq" $ do
    pattern fun (v_2537 : imm int) (v_2538 : reg (bv 128)) => do
      v_4921 <- eval (handleImmediateWithSignExtend v_2537 8 8);
      v_4922 <- eval (concat (expression.bv_nat 56 0) v_4921);
      v_4923 <- eval (ugt v_4922 (expression.bv_nat 64 63));
      v_4924 <- getRegister v_2538;
      v_4925 <- eval (extract v_4924 0 64);
      v_4926 <- eval (uvalueMInt v_4922);
      v_4927 <- eval (lshr v_4925 v_4926);
      v_4928 <- eval (extract v_4924 64 128);
      v_4929 <- eval (lshr v_4928 v_4926);
      v_4930 <- eval (concat v_4927 v_4929);
      v_4931 <- eval (mux v_4923 (expression.bv_nat 128 0) v_4930);
      setRegister (lhs.of_reg v_2538) v_4931;
      pure ()
    pat_end;
    pattern fun (v_2546 : reg (bv 128)) (v_2547 : reg (bv 128)) => do
      v_4937 <- getRegister v_2546;
      v_4938 <- eval (extract v_4937 64 128);
      v_4939 <- eval (ugt v_4938 (expression.bv_nat 64 63));
      v_4940 <- getRegister v_2547;
      v_4941 <- eval (extract v_4940 0 64);
      v_4942 <- eval (uvalueMInt v_4938);
      v_4943 <- eval (lshr v_4941 v_4942);
      v_4944 <- eval (extract v_4940 64 128);
      v_4945 <- eval (lshr v_4944 v_4942);
      v_4946 <- eval (concat v_4943 v_4945);
      v_4947 <- eval (mux v_4939 (expression.bv_nat 128 0) v_4946);
      setRegister (lhs.of_reg v_2547) v_4947;
      pure ()
    pat_end;
    pattern fun (v_2542 : Mem) (v_2543 : reg (bv 128)) => do
      v_11368 <- evaluateAddress v_2542;
      v_11369 <- load v_11368 16;
      v_11370 <- eval (extract v_11369 64 128);
      v_11371 <- eval (ugt v_11370 (expression.bv_nat 64 63));
      v_11372 <- getRegister v_2543;
      v_11373 <- eval (extract v_11372 0 64);
      v_11374 <- eval (uvalueMInt v_11370);
      v_11375 <- eval (lshr v_11373 v_11374);
      v_11376 <- eval (extract v_11372 64 128);
      v_11377 <- eval (lshr v_11376 v_11374);
      v_11378 <- eval (concat v_11375 v_11377);
      v_11379 <- eval (mux v_11371 (expression.bv_nat 128 0) v_11378);
      setRegister (lhs.of_reg v_2543) v_11379;
      pure ()
    pat_end
def psrlw1 : instruction :=
  definst "psrlw" $ do
    pattern fun (v_2551 : imm int) (v_2552 : reg (bv 128)) => do
      v_4949 <- eval (handleImmediateWithSignExtend v_2551 8 8);
      v_4950 <- eval (concat (expression.bv_nat 56 0) v_4949);
      v_4951 <- eval (ugt v_4950 (expression.bv_nat 64 15));
      v_4952 <- getRegister v_2552;
      v_4953 <- eval (extract v_4952 0 16);
      v_4954 <- eval (concat (expression.bv_nat 8 0) v_4949);
      v_4955 <- eval (uvalueMInt v_4954);
      v_4956 <- eval (lshr v_4953 v_4955);
      v_4957 <- eval (extract v_4952 16 32);
      v_4958 <- eval (lshr v_4957 v_4955);
      v_4959 <- eval (extract v_4952 32 48);
      v_4960 <- eval (lshr v_4959 v_4955);
      v_4961 <- eval (extract v_4952 48 64);
      v_4962 <- eval (lshr v_4961 v_4955);
      v_4963 <- eval (extract v_4952 64 80);
      v_4964 <- eval (lshr v_4963 v_4955);
      v_4965 <- eval (extract v_4952 80 96);
      v_4966 <- eval (lshr v_4965 v_4955);
      v_4967 <- eval (extract v_4952 96 112);
      v_4968 <- eval (lshr v_4967 v_4955);
      v_4969 <- eval (extract v_4952 112 128);
      v_4970 <- eval (lshr v_4969 v_4955);
      v_4971 <- eval (concat v_4968 v_4970);
      v_4972 <- eval (concat v_4966 v_4971);
      v_4973 <- eval (concat v_4964 v_4972);
      v_4974 <- eval (concat v_4962 v_4973);
      v_4975 <- eval (concat v_4960 v_4974);
      v_4976 <- eval (concat v_4958 v_4975);
      v_4977 <- eval (concat v_4956 v_4976);
      v_4978 <- eval (mux v_4951 (expression.bv_nat 128 0) v_4977);
      setRegister (lhs.of_reg v_2552) v_4978;
      pure ()
    pat_end;
    pattern fun (v_2560 : reg (bv 128)) (v_2561 : reg (bv 128)) => do
      v_4984 <- getRegister v_2560;
      v_4985 <- eval (extract v_4984 64 128);
      v_4986 <- eval (ugt v_4985 (expression.bv_nat 64 15));
      v_4987 <- getRegister v_2561;
      v_4988 <- eval (extract v_4987 0 16);
      v_4989 <- eval (extract v_4984 112 128);
      v_4990 <- eval (uvalueMInt v_4989);
      v_4991 <- eval (lshr v_4988 v_4990);
      v_4992 <- eval (extract v_4987 16 32);
      v_4993 <- eval (lshr v_4992 v_4990);
      v_4994 <- eval (extract v_4987 32 48);
      v_4995 <- eval (lshr v_4994 v_4990);
      v_4996 <- eval (extract v_4987 48 64);
      v_4997 <- eval (lshr v_4996 v_4990);
      v_4998 <- eval (extract v_4987 64 80);
      v_4999 <- eval (lshr v_4998 v_4990);
      v_5000 <- eval (extract v_4987 80 96);
      v_5001 <- eval (lshr v_5000 v_4990);
      v_5002 <- eval (extract v_4987 96 112);
      v_5003 <- eval (lshr v_5002 v_4990);
      v_5004 <- eval (extract v_4987 112 128);
      v_5005 <- eval (lshr v_5004 v_4990);
      v_5006 <- eval (concat v_5003 v_5005);
      v_5007 <- eval (concat v_5001 v_5006);
      v_5008 <- eval (concat v_4999 v_5007);
      v_5009 <- eval (concat v_4997 v_5008);
      v_5010 <- eval (concat v_4995 v_5009);
      v_5011 <- eval (concat v_4993 v_5010);
      v_5012 <- eval (concat v_4991 v_5011);
      v_5013 <- eval (mux v_4986 (expression.bv_nat 128 0) v_5012);
      setRegister (lhs.of_reg v_2561) v_5013;
      pure ()
    pat_end;
    pattern fun (v_2556 : Mem) (v_2557 : reg (bv 128)) => do
      v_11381 <- evaluateAddress v_2556;
      v_11382 <- load v_11381 16;
      v_11383 <- eval (extract v_11382 64 128);
      v_11384 <- eval (ugt v_11383 (expression.bv_nat 64 15));
      v_11385 <- getRegister v_2557;
      v_11386 <- eval (extract v_11385 0 16);
      v_11387 <- eval (extract v_11382 112 128);
      v_11388 <- eval (uvalueMInt v_11387);
      v_11389 <- eval (lshr v_11386 v_11388);
      v_11390 <- eval (extract v_11385 16 32);
      v_11391 <- eval (lshr v_11390 v_11388);
      v_11392 <- eval (extract v_11385 32 48);
      v_11393 <- eval (lshr v_11392 v_11388);
      v_11394 <- eval (extract v_11385 48 64);
      v_11395 <- eval (lshr v_11394 v_11388);
      v_11396 <- eval (extract v_11385 64 80);
      v_11397 <- eval (lshr v_11396 v_11388);
      v_11398 <- eval (extract v_11385 80 96);
      v_11399 <- eval (lshr v_11398 v_11388);
      v_11400 <- eval (extract v_11385 96 112);
      v_11401 <- eval (lshr v_11400 v_11388);
      v_11402 <- eval (extract v_11385 112 128);
      v_11403 <- eval (lshr v_11402 v_11388);
      v_11404 <- eval (concat v_11401 v_11403);
      v_11405 <- eval (concat v_11399 v_11404);
      v_11406 <- eval (concat v_11397 v_11405);
      v_11407 <- eval (concat v_11395 v_11406);
      v_11408 <- eval (concat v_11393 v_11407);
      v_11409 <- eval (concat v_11391 v_11408);
      v_11410 <- eval (concat v_11389 v_11409);
      v_11411 <- eval (mux v_11384 (expression.bv_nat 128 0) v_11410);
      setRegister (lhs.of_reg v_2557) v_11411;
      pure ()
    pat_end
def psubb1 : instruction :=
  definst "psubb" $ do
    pattern fun (v_2569 : reg (bv 128)) (v_2570 : reg (bv 128)) => do
      v_5019 <- getRegister v_2570;
      v_5020 <- eval (extract v_5019 0 8);
      v_5021 <- getRegister v_2569;
      v_5022 <- eval (extract v_5021 0 8);
      v_5023 <- eval (sub v_5020 v_5022);
      v_5024 <- eval (extract v_5019 8 16);
      v_5025 <- eval (extract v_5021 8 16);
      v_5026 <- eval (sub v_5024 v_5025);
      v_5027 <- eval (extract v_5019 16 24);
      v_5028 <- eval (extract v_5021 16 24);
      v_5029 <- eval (sub v_5027 v_5028);
      v_5030 <- eval (extract v_5019 24 32);
      v_5031 <- eval (extract v_5021 24 32);
      v_5032 <- eval (sub v_5030 v_5031);
      v_5033 <- eval (extract v_5019 32 40);
      v_5034 <- eval (extract v_5021 32 40);
      v_5035 <- eval (sub v_5033 v_5034);
      v_5036 <- eval (extract v_5019 40 48);
      v_5037 <- eval (extract v_5021 40 48);
      v_5038 <- eval (sub v_5036 v_5037);
      v_5039 <- eval (extract v_5019 48 56);
      v_5040 <- eval (extract v_5021 48 56);
      v_5041 <- eval (sub v_5039 v_5040);
      v_5042 <- eval (extract v_5019 56 64);
      v_5043 <- eval (extract v_5021 56 64);
      v_5044 <- eval (sub v_5042 v_5043);
      v_5045 <- eval (extract v_5019 64 72);
      v_5046 <- eval (extract v_5021 64 72);
      v_5047 <- eval (sub v_5045 v_5046);
      v_5048 <- eval (extract v_5019 72 80);
      v_5049 <- eval (extract v_5021 72 80);
      v_5050 <- eval (sub v_5048 v_5049);
      v_5051 <- eval (extract v_5019 80 88);
      v_5052 <- eval (extract v_5021 80 88);
      v_5053 <- eval (sub v_5051 v_5052);
      v_5054 <- eval (extract v_5019 88 96);
      v_5055 <- eval (extract v_5021 88 96);
      v_5056 <- eval (sub v_5054 v_5055);
      v_5057 <- eval (extract v_5019 96 104);
      v_5058 <- eval (extract v_5021 96 104);
      v_5059 <- eval (sub v_5057 v_5058);
      v_5060 <- eval (extract v_5019 104 112);
      v_5061 <- eval (extract v_5021 104 112);
      v_5062 <- eval (sub v_5060 v_5061);
      v_5063 <- eval (extract v_5019 112 120);
      v_5064 <- eval (extract v_5021 112 120);
      v_5065 <- eval (sub v_5063 v_5064);
      v_5066 <- eval (extract v_5019 120 128);
      v_5067 <- eval (extract v_5021 120 128);
      v_5068 <- eval (sub v_5066 v_5067);
      v_5069 <- eval (concat v_5065 v_5068);
      v_5070 <- eval (concat v_5062 v_5069);
      v_5071 <- eval (concat v_5059 v_5070);
      v_5072 <- eval (concat v_5056 v_5071);
      v_5073 <- eval (concat v_5053 v_5072);
      v_5074 <- eval (concat v_5050 v_5073);
      v_5075 <- eval (concat v_5047 v_5074);
      v_5076 <- eval (concat v_5044 v_5075);
      v_5077 <- eval (concat v_5041 v_5076);
      v_5078 <- eval (concat v_5038 v_5077);
      v_5079 <- eval (concat v_5035 v_5078);
      v_5080 <- eval (concat v_5032 v_5079);
      v_5081 <- eval (concat v_5029 v_5080);
      v_5082 <- eval (concat v_5026 v_5081);
      v_5083 <- eval (concat v_5023 v_5082);
      setRegister (lhs.of_reg v_2570) v_5083;
      pure ()
    pat_end;
    pattern fun (v_2565 : Mem) (v_2566 : reg (bv 128)) => do
      v_11413 <- getRegister v_2566;
      v_11414 <- eval (extract v_11413 0 8);
      v_11415 <- evaluateAddress v_2565;
      v_11416 <- load v_11415 16;
      v_11417 <- eval (extract v_11416 0 8);
      v_11418 <- eval (sub v_11414 v_11417);
      v_11419 <- eval (extract v_11413 8 16);
      v_11420 <- eval (extract v_11416 8 16);
      v_11421 <- eval (sub v_11419 v_11420);
      v_11422 <- eval (extract v_11413 16 24);
      v_11423 <- eval (extract v_11416 16 24);
      v_11424 <- eval (sub v_11422 v_11423);
      v_11425 <- eval (extract v_11413 24 32);
      v_11426 <- eval (extract v_11416 24 32);
      v_11427 <- eval (sub v_11425 v_11426);
      v_11428 <- eval (extract v_11413 32 40);
      v_11429 <- eval (extract v_11416 32 40);
      v_11430 <- eval (sub v_11428 v_11429);
      v_11431 <- eval (extract v_11413 40 48);
      v_11432 <- eval (extract v_11416 40 48);
      v_11433 <- eval (sub v_11431 v_11432);
      v_11434 <- eval (extract v_11413 48 56);
      v_11435 <- eval (extract v_11416 48 56);
      v_11436 <- eval (sub v_11434 v_11435);
      v_11437 <- eval (extract v_11413 56 64);
      v_11438 <- eval (extract v_11416 56 64);
      v_11439 <- eval (sub v_11437 v_11438);
      v_11440 <- eval (extract v_11413 64 72);
      v_11441 <- eval (extract v_11416 64 72);
      v_11442 <- eval (sub v_11440 v_11441);
      v_11443 <- eval (extract v_11413 72 80);
      v_11444 <- eval (extract v_11416 72 80);
      v_11445 <- eval (sub v_11443 v_11444);
      v_11446 <- eval (extract v_11413 80 88);
      v_11447 <- eval (extract v_11416 80 88);
      v_11448 <- eval (sub v_11446 v_11447);
      v_11449 <- eval (extract v_11413 88 96);
      v_11450 <- eval (extract v_11416 88 96);
      v_11451 <- eval (sub v_11449 v_11450);
      v_11452 <- eval (extract v_11413 96 104);
      v_11453 <- eval (extract v_11416 96 104);
      v_11454 <- eval (sub v_11452 v_11453);
      v_11455 <- eval (extract v_11413 104 112);
      v_11456 <- eval (extract v_11416 104 112);
      v_11457 <- eval (sub v_11455 v_11456);
      v_11458 <- eval (extract v_11413 112 120);
      v_11459 <- eval (extract v_11416 112 120);
      v_11460 <- eval (sub v_11458 v_11459);
      v_11461 <- eval (extract v_11413 120 128);
      v_11462 <- eval (extract v_11416 120 128);
      v_11463 <- eval (sub v_11461 v_11462);
      v_11464 <- eval (concat v_11460 v_11463);
      v_11465 <- eval (concat v_11457 v_11464);
      v_11466 <- eval (concat v_11454 v_11465);
      v_11467 <- eval (concat v_11451 v_11466);
      v_11468 <- eval (concat v_11448 v_11467);
      v_11469 <- eval (concat v_11445 v_11468);
      v_11470 <- eval (concat v_11442 v_11469);
      v_11471 <- eval (concat v_11439 v_11470);
      v_11472 <- eval (concat v_11436 v_11471);
      v_11473 <- eval (concat v_11433 v_11472);
      v_11474 <- eval (concat v_11430 v_11473);
      v_11475 <- eval (concat v_11427 v_11474);
      v_11476 <- eval (concat v_11424 v_11475);
      v_11477 <- eval (concat v_11421 v_11476);
      v_11478 <- eval (concat v_11418 v_11477);
      setRegister (lhs.of_reg v_2566) v_11478;
      pure ()
    pat_end
def psubd1 : instruction :=
  definst "psubd" $ do
    pattern fun (v_2578 : reg (bv 128)) (v_2579 : reg (bv 128)) => do
      v_5089 <- getRegister v_2579;
      v_5090 <- eval (extract v_5089 0 32);
      v_5091 <- getRegister v_2578;
      v_5092 <- eval (extract v_5091 0 32);
      v_5093 <- eval (sub v_5090 v_5092);
      v_5094 <- eval (extract v_5089 32 64);
      v_5095 <- eval (extract v_5091 32 64);
      v_5096 <- eval (sub v_5094 v_5095);
      v_5097 <- eval (extract v_5089 64 96);
      v_5098 <- eval (extract v_5091 64 96);
      v_5099 <- eval (sub v_5097 v_5098);
      v_5100 <- eval (extract v_5089 96 128);
      v_5101 <- eval (extract v_5091 96 128);
      v_5102 <- eval (sub v_5100 v_5101);
      v_5103 <- eval (concat v_5099 v_5102);
      v_5104 <- eval (concat v_5096 v_5103);
      v_5105 <- eval (concat v_5093 v_5104);
      setRegister (lhs.of_reg v_2579) v_5105;
      pure ()
    pat_end;
    pattern fun (v_2574 : Mem) (v_2575 : reg (bv 128)) => do
      v_11480 <- getRegister v_2575;
      v_11481 <- eval (extract v_11480 0 32);
      v_11482 <- evaluateAddress v_2574;
      v_11483 <- load v_11482 16;
      v_11484 <- eval (extract v_11483 0 32);
      v_11485 <- eval (sub v_11481 v_11484);
      v_11486 <- eval (extract v_11480 32 64);
      v_11487 <- eval (extract v_11483 32 64);
      v_11488 <- eval (sub v_11486 v_11487);
      v_11489 <- eval (extract v_11480 64 96);
      v_11490 <- eval (extract v_11483 64 96);
      v_11491 <- eval (sub v_11489 v_11490);
      v_11492 <- eval (extract v_11480 96 128);
      v_11493 <- eval (extract v_11483 96 128);
      v_11494 <- eval (sub v_11492 v_11493);
      v_11495 <- eval (concat v_11491 v_11494);
      v_11496 <- eval (concat v_11488 v_11495);
      v_11497 <- eval (concat v_11485 v_11496);
      setRegister (lhs.of_reg v_2575) v_11497;
      pure ()
    pat_end
def psubq1 : instruction :=
  definst "psubq" $ do
    pattern fun (v_2587 : reg (bv 128)) (v_2588 : reg (bv 128)) => do
      v_5111 <- getRegister v_2588;
      v_5112 <- eval (extract v_5111 0 64);
      v_5113 <- getRegister v_2587;
      v_5114 <- eval (extract v_5113 0 64);
      v_5115 <- eval (sub v_5112 v_5114);
      v_5116 <- eval (extract v_5111 64 128);
      v_5117 <- eval (extract v_5113 64 128);
      v_5118 <- eval (sub v_5116 v_5117);
      v_5119 <- eval (concat v_5115 v_5118);
      setRegister (lhs.of_reg v_2588) v_5119;
      pure ()
    pat_end;
    pattern fun (v_2583 : Mem) (v_2584 : reg (bv 128)) => do
      v_11499 <- getRegister v_2584;
      v_11500 <- eval (extract v_11499 0 64);
      v_11501 <- evaluateAddress v_2583;
      v_11502 <- load v_11501 16;
      v_11503 <- eval (extract v_11502 0 64);
      v_11504 <- eval (sub v_11500 v_11503);
      v_11505 <- eval (extract v_11499 64 128);
      v_11506 <- eval (extract v_11502 64 128);
      v_11507 <- eval (sub v_11505 v_11506);
      v_11508 <- eval (concat v_11504 v_11507);
      setRegister (lhs.of_reg v_2584) v_11508;
      pure ()
    pat_end
def psubsb1 : instruction :=
  definst "psubsb" $ do
    pattern fun (v_2596 : reg (bv 128)) (v_2597 : reg (bv 128)) => do
      v_5125 <- getRegister v_2597;
      v_5126 <- eval (extract v_5125 0 8);
      v_5127 <- eval (svalueMInt v_5126);
      v_5128 <- eval (mi 10 v_5127);
      v_5129 <- getRegister v_2596;
      v_5130 <- eval (extract v_5129 0 8);
      v_5131 <- eval (svalueMInt v_5130);
      v_5132 <- eval (mi 10 v_5131);
      v_5133 <- eval (sub v_5128 v_5132);
      v_5134 <- eval (sgt v_5133 (expression.bv_nat 10 127));
      v_5135 <- eval (slt v_5133 (expression.bv_nat 10 896));
      v_5136 <- eval (extract v_5133 2 10);
      v_5137 <- eval (mux v_5135 (expression.bv_nat 8 128) v_5136);
      v_5138 <- eval (mux v_5134 (expression.bv_nat 8 127) v_5137);
      v_5139 <- eval (extract v_5125 8 16);
      v_5140 <- eval (svalueMInt v_5139);
      v_5141 <- eval (mi 10 v_5140);
      v_5142 <- eval (extract v_5129 8 16);
      v_5143 <- eval (svalueMInt v_5142);
      v_5144 <- eval (mi 10 v_5143);
      v_5145 <- eval (sub v_5141 v_5144);
      v_5146 <- eval (sgt v_5145 (expression.bv_nat 10 127));
      v_5147 <- eval (slt v_5145 (expression.bv_nat 10 896));
      v_5148 <- eval (extract v_5145 2 10);
      v_5149 <- eval (mux v_5147 (expression.bv_nat 8 128) v_5148);
      v_5150 <- eval (mux v_5146 (expression.bv_nat 8 127) v_5149);
      v_5151 <- eval (extract v_5125 16 24);
      v_5152 <- eval (svalueMInt v_5151);
      v_5153 <- eval (mi 10 v_5152);
      v_5154 <- eval (extract v_5129 16 24);
      v_5155 <- eval (svalueMInt v_5154);
      v_5156 <- eval (mi 10 v_5155);
      v_5157 <- eval (sub v_5153 v_5156);
      v_5158 <- eval (sgt v_5157 (expression.bv_nat 10 127));
      v_5159 <- eval (slt v_5157 (expression.bv_nat 10 896));
      v_5160 <- eval (extract v_5157 2 10);
      v_5161 <- eval (mux v_5159 (expression.bv_nat 8 128) v_5160);
      v_5162 <- eval (mux v_5158 (expression.bv_nat 8 127) v_5161);
      v_5163 <- eval (extract v_5125 24 32);
      v_5164 <- eval (svalueMInt v_5163);
      v_5165 <- eval (mi 10 v_5164);
      v_5166 <- eval (extract v_5129 24 32);
      v_5167 <- eval (svalueMInt v_5166);
      v_5168 <- eval (mi 10 v_5167);
      v_5169 <- eval (sub v_5165 v_5168);
      v_5170 <- eval (sgt v_5169 (expression.bv_nat 10 127));
      v_5171 <- eval (slt v_5169 (expression.bv_nat 10 896));
      v_5172 <- eval (extract v_5169 2 10);
      v_5173 <- eval (mux v_5171 (expression.bv_nat 8 128) v_5172);
      v_5174 <- eval (mux v_5170 (expression.bv_nat 8 127) v_5173);
      v_5175 <- eval (extract v_5125 32 40);
      v_5176 <- eval (svalueMInt v_5175);
      v_5177 <- eval (mi 10 v_5176);
      v_5178 <- eval (extract v_5129 32 40);
      v_5179 <- eval (svalueMInt v_5178);
      v_5180 <- eval (mi 10 v_5179);
      v_5181 <- eval (sub v_5177 v_5180);
      v_5182 <- eval (sgt v_5181 (expression.bv_nat 10 127));
      v_5183 <- eval (slt v_5181 (expression.bv_nat 10 896));
      v_5184 <- eval (extract v_5181 2 10);
      v_5185 <- eval (mux v_5183 (expression.bv_nat 8 128) v_5184);
      v_5186 <- eval (mux v_5182 (expression.bv_nat 8 127) v_5185);
      v_5187 <- eval (extract v_5125 40 48);
      v_5188 <- eval (svalueMInt v_5187);
      v_5189 <- eval (mi 10 v_5188);
      v_5190 <- eval (extract v_5129 40 48);
      v_5191 <- eval (svalueMInt v_5190);
      v_5192 <- eval (mi 10 v_5191);
      v_5193 <- eval (sub v_5189 v_5192);
      v_5194 <- eval (sgt v_5193 (expression.bv_nat 10 127));
      v_5195 <- eval (slt v_5193 (expression.bv_nat 10 896));
      v_5196 <- eval (extract v_5193 2 10);
      v_5197 <- eval (mux v_5195 (expression.bv_nat 8 128) v_5196);
      v_5198 <- eval (mux v_5194 (expression.bv_nat 8 127) v_5197);
      v_5199 <- eval (extract v_5125 48 56);
      v_5200 <- eval (svalueMInt v_5199);
      v_5201 <- eval (mi 10 v_5200);
      v_5202 <- eval (extract v_5129 48 56);
      v_5203 <- eval (svalueMInt v_5202);
      v_5204 <- eval (mi 10 v_5203);
      v_5205 <- eval (sub v_5201 v_5204);
      v_5206 <- eval (sgt v_5205 (expression.bv_nat 10 127));
      v_5207 <- eval (slt v_5205 (expression.bv_nat 10 896));
      v_5208 <- eval (extract v_5205 2 10);
      v_5209 <- eval (mux v_5207 (expression.bv_nat 8 128) v_5208);
      v_5210 <- eval (mux v_5206 (expression.bv_nat 8 127) v_5209);
      v_5211 <- eval (extract v_5125 56 64);
      v_5212 <- eval (svalueMInt v_5211);
      v_5213 <- eval (mi 10 v_5212);
      v_5214 <- eval (extract v_5129 56 64);
      v_5215 <- eval (svalueMInt v_5214);
      v_5216 <- eval (mi 10 v_5215);
      v_5217 <- eval (sub v_5213 v_5216);
      v_5218 <- eval (sgt v_5217 (expression.bv_nat 10 127));
      v_5219 <- eval (slt v_5217 (expression.bv_nat 10 896));
      v_5220 <- eval (extract v_5217 2 10);
      v_5221 <- eval (mux v_5219 (expression.bv_nat 8 128) v_5220);
      v_5222 <- eval (mux v_5218 (expression.bv_nat 8 127) v_5221);
      v_5223 <- eval (extract v_5125 64 72);
      v_5224 <- eval (svalueMInt v_5223);
      v_5225 <- eval (mi 10 v_5224);
      v_5226 <- eval (extract v_5129 64 72);
      v_5227 <- eval (svalueMInt v_5226);
      v_5228 <- eval (mi 10 v_5227);
      v_5229 <- eval (sub v_5225 v_5228);
      v_5230 <- eval (sgt v_5229 (expression.bv_nat 10 127));
      v_5231 <- eval (slt v_5229 (expression.bv_nat 10 896));
      v_5232 <- eval (extract v_5229 2 10);
      v_5233 <- eval (mux v_5231 (expression.bv_nat 8 128) v_5232);
      v_5234 <- eval (mux v_5230 (expression.bv_nat 8 127) v_5233);
      v_5235 <- eval (extract v_5125 72 80);
      v_5236 <- eval (svalueMInt v_5235);
      v_5237 <- eval (mi 10 v_5236);
      v_5238 <- eval (extract v_5129 72 80);
      v_5239 <- eval (svalueMInt v_5238);
      v_5240 <- eval (mi 10 v_5239);
      v_5241 <- eval (sub v_5237 v_5240);
      v_5242 <- eval (sgt v_5241 (expression.bv_nat 10 127));
      v_5243 <- eval (slt v_5241 (expression.bv_nat 10 896));
      v_5244 <- eval (extract v_5241 2 10);
      v_5245 <- eval (mux v_5243 (expression.bv_nat 8 128) v_5244);
      v_5246 <- eval (mux v_5242 (expression.bv_nat 8 127) v_5245);
      v_5247 <- eval (extract v_5125 80 88);
      v_5248 <- eval (svalueMInt v_5247);
      v_5249 <- eval (mi 10 v_5248);
      v_5250 <- eval (extract v_5129 80 88);
      v_5251 <- eval (svalueMInt v_5250);
      v_5252 <- eval (mi 10 v_5251);
      v_5253 <- eval (sub v_5249 v_5252);
      v_5254 <- eval (sgt v_5253 (expression.bv_nat 10 127));
      v_5255 <- eval (slt v_5253 (expression.bv_nat 10 896));
      v_5256 <- eval (extract v_5253 2 10);
      v_5257 <- eval (mux v_5255 (expression.bv_nat 8 128) v_5256);
      v_5258 <- eval (mux v_5254 (expression.bv_nat 8 127) v_5257);
      v_5259 <- eval (extract v_5125 88 96);
      v_5260 <- eval (svalueMInt v_5259);
      v_5261 <- eval (mi 10 v_5260);
      v_5262 <- eval (extract v_5129 88 96);
      v_5263 <- eval (svalueMInt v_5262);
      v_5264 <- eval (mi 10 v_5263);
      v_5265 <- eval (sub v_5261 v_5264);
      v_5266 <- eval (sgt v_5265 (expression.bv_nat 10 127));
      v_5267 <- eval (slt v_5265 (expression.bv_nat 10 896));
      v_5268 <- eval (extract v_5265 2 10);
      v_5269 <- eval (mux v_5267 (expression.bv_nat 8 128) v_5268);
      v_5270 <- eval (mux v_5266 (expression.bv_nat 8 127) v_5269);
      v_5271 <- eval (extract v_5125 96 104);
      v_5272 <- eval (svalueMInt v_5271);
      v_5273 <- eval (mi 10 v_5272);
      v_5274 <- eval (extract v_5129 96 104);
      v_5275 <- eval (svalueMInt v_5274);
      v_5276 <- eval (mi 10 v_5275);
      v_5277 <- eval (sub v_5273 v_5276);
      v_5278 <- eval (sgt v_5277 (expression.bv_nat 10 127));
      v_5279 <- eval (slt v_5277 (expression.bv_nat 10 896));
      v_5280 <- eval (extract v_5277 2 10);
      v_5281 <- eval (mux v_5279 (expression.bv_nat 8 128) v_5280);
      v_5282 <- eval (mux v_5278 (expression.bv_nat 8 127) v_5281);
      v_5283 <- eval (extract v_5125 104 112);
      v_5284 <- eval (svalueMInt v_5283);
      v_5285 <- eval (mi 10 v_5284);
      v_5286 <- eval (extract v_5129 104 112);
      v_5287 <- eval (svalueMInt v_5286);
      v_5288 <- eval (mi 10 v_5287);
      v_5289 <- eval (sub v_5285 v_5288);
      v_5290 <- eval (sgt v_5289 (expression.bv_nat 10 127));
      v_5291 <- eval (slt v_5289 (expression.bv_nat 10 896));
      v_5292 <- eval (extract v_5289 2 10);
      v_5293 <- eval (mux v_5291 (expression.bv_nat 8 128) v_5292);
      v_5294 <- eval (mux v_5290 (expression.bv_nat 8 127) v_5293);
      v_5295 <- eval (extract v_5125 112 120);
      v_5296 <- eval (svalueMInt v_5295);
      v_5297 <- eval (mi 10 v_5296);
      v_5298 <- eval (extract v_5129 112 120);
      v_5299 <- eval (svalueMInt v_5298);
      v_5300 <- eval (mi 10 v_5299);
      v_5301 <- eval (sub v_5297 v_5300);
      v_5302 <- eval (sgt v_5301 (expression.bv_nat 10 127));
      v_5303 <- eval (slt v_5301 (expression.bv_nat 10 896));
      v_5304 <- eval (extract v_5301 2 10);
      v_5305 <- eval (mux v_5303 (expression.bv_nat 8 128) v_5304);
      v_5306 <- eval (mux v_5302 (expression.bv_nat 8 127) v_5305);
      v_5307 <- eval (extract v_5125 120 128);
      v_5308 <- eval (svalueMInt v_5307);
      v_5309 <- eval (mi 10 v_5308);
      v_5310 <- eval (extract v_5129 120 128);
      v_5311 <- eval (svalueMInt v_5310);
      v_5312 <- eval (mi 10 v_5311);
      v_5313 <- eval (sub v_5309 v_5312);
      v_5314 <- eval (sgt v_5313 (expression.bv_nat 10 127));
      v_5315 <- eval (slt v_5313 (expression.bv_nat 10 896));
      v_5316 <- eval (extract v_5313 2 10);
      v_5317 <- eval (mux v_5315 (expression.bv_nat 8 128) v_5316);
      v_5318 <- eval (mux v_5314 (expression.bv_nat 8 127) v_5317);
      v_5319 <- eval (concat v_5306 v_5318);
      v_5320 <- eval (concat v_5294 v_5319);
      v_5321 <- eval (concat v_5282 v_5320);
      v_5322 <- eval (concat v_5270 v_5321);
      v_5323 <- eval (concat v_5258 v_5322);
      v_5324 <- eval (concat v_5246 v_5323);
      v_5325 <- eval (concat v_5234 v_5324);
      v_5326 <- eval (concat v_5222 v_5325);
      v_5327 <- eval (concat v_5210 v_5326);
      v_5328 <- eval (concat v_5198 v_5327);
      v_5329 <- eval (concat v_5186 v_5328);
      v_5330 <- eval (concat v_5174 v_5329);
      v_5331 <- eval (concat v_5162 v_5330);
      v_5332 <- eval (concat v_5150 v_5331);
      v_5333 <- eval (concat v_5138 v_5332);
      setRegister (lhs.of_reg v_2597) v_5333;
      pure ()
    pat_end;
    pattern fun (v_2592 : Mem) (v_2593 : reg (bv 128)) => do
      v_11510 <- getRegister v_2593;
      v_11511 <- eval (extract v_11510 0 8);
      v_11512 <- eval (svalueMInt v_11511);
      v_11513 <- eval (mi 10 v_11512);
      v_11514 <- evaluateAddress v_2592;
      v_11515 <- load v_11514 16;
      v_11516 <- eval (extract v_11515 0 8);
      v_11517 <- eval (svalueMInt v_11516);
      v_11518 <- eval (mi 10 v_11517);
      v_11519 <- eval (sub v_11513 v_11518);
      v_11520 <- eval (sgt v_11519 (expression.bv_nat 10 127));
      v_11521 <- eval (slt v_11519 (expression.bv_nat 10 896));
      v_11522 <- eval (extract v_11519 2 10);
      v_11523 <- eval (mux v_11521 (expression.bv_nat 8 128) v_11522);
      v_11524 <- eval (mux v_11520 (expression.bv_nat 8 127) v_11523);
      v_11525 <- eval (extract v_11510 8 16);
      v_11526 <- eval (svalueMInt v_11525);
      v_11527 <- eval (mi 10 v_11526);
      v_11528 <- eval (extract v_11515 8 16);
      v_11529 <- eval (svalueMInt v_11528);
      v_11530 <- eval (mi 10 v_11529);
      v_11531 <- eval (sub v_11527 v_11530);
      v_11532 <- eval (sgt v_11531 (expression.bv_nat 10 127));
      v_11533 <- eval (slt v_11531 (expression.bv_nat 10 896));
      v_11534 <- eval (extract v_11531 2 10);
      v_11535 <- eval (mux v_11533 (expression.bv_nat 8 128) v_11534);
      v_11536 <- eval (mux v_11532 (expression.bv_nat 8 127) v_11535);
      v_11537 <- eval (extract v_11510 16 24);
      v_11538 <- eval (svalueMInt v_11537);
      v_11539 <- eval (mi 10 v_11538);
      v_11540 <- eval (extract v_11515 16 24);
      v_11541 <- eval (svalueMInt v_11540);
      v_11542 <- eval (mi 10 v_11541);
      v_11543 <- eval (sub v_11539 v_11542);
      v_11544 <- eval (sgt v_11543 (expression.bv_nat 10 127));
      v_11545 <- eval (slt v_11543 (expression.bv_nat 10 896));
      v_11546 <- eval (extract v_11543 2 10);
      v_11547 <- eval (mux v_11545 (expression.bv_nat 8 128) v_11546);
      v_11548 <- eval (mux v_11544 (expression.bv_nat 8 127) v_11547);
      v_11549 <- eval (extract v_11510 24 32);
      v_11550 <- eval (svalueMInt v_11549);
      v_11551 <- eval (mi 10 v_11550);
      v_11552 <- eval (extract v_11515 24 32);
      v_11553 <- eval (svalueMInt v_11552);
      v_11554 <- eval (mi 10 v_11553);
      v_11555 <- eval (sub v_11551 v_11554);
      v_11556 <- eval (sgt v_11555 (expression.bv_nat 10 127));
      v_11557 <- eval (slt v_11555 (expression.bv_nat 10 896));
      v_11558 <- eval (extract v_11555 2 10);
      v_11559 <- eval (mux v_11557 (expression.bv_nat 8 128) v_11558);
      v_11560 <- eval (mux v_11556 (expression.bv_nat 8 127) v_11559);
      v_11561 <- eval (extract v_11510 32 40);
      v_11562 <- eval (svalueMInt v_11561);
      v_11563 <- eval (mi 10 v_11562);
      v_11564 <- eval (extract v_11515 32 40);
      v_11565 <- eval (svalueMInt v_11564);
      v_11566 <- eval (mi 10 v_11565);
      v_11567 <- eval (sub v_11563 v_11566);
      v_11568 <- eval (sgt v_11567 (expression.bv_nat 10 127));
      v_11569 <- eval (slt v_11567 (expression.bv_nat 10 896));
      v_11570 <- eval (extract v_11567 2 10);
      v_11571 <- eval (mux v_11569 (expression.bv_nat 8 128) v_11570);
      v_11572 <- eval (mux v_11568 (expression.bv_nat 8 127) v_11571);
      v_11573 <- eval (extract v_11510 40 48);
      v_11574 <- eval (svalueMInt v_11573);
      v_11575 <- eval (mi 10 v_11574);
      v_11576 <- eval (extract v_11515 40 48);
      v_11577 <- eval (svalueMInt v_11576);
      v_11578 <- eval (mi 10 v_11577);
      v_11579 <- eval (sub v_11575 v_11578);
      v_11580 <- eval (sgt v_11579 (expression.bv_nat 10 127));
      v_11581 <- eval (slt v_11579 (expression.bv_nat 10 896));
      v_11582 <- eval (extract v_11579 2 10);
      v_11583 <- eval (mux v_11581 (expression.bv_nat 8 128) v_11582);
      v_11584 <- eval (mux v_11580 (expression.bv_nat 8 127) v_11583);
      v_11585 <- eval (extract v_11510 48 56);
      v_11586 <- eval (svalueMInt v_11585);
      v_11587 <- eval (mi 10 v_11586);
      v_11588 <- eval (extract v_11515 48 56);
      v_11589 <- eval (svalueMInt v_11588);
      v_11590 <- eval (mi 10 v_11589);
      v_11591 <- eval (sub v_11587 v_11590);
      v_11592 <- eval (sgt v_11591 (expression.bv_nat 10 127));
      v_11593 <- eval (slt v_11591 (expression.bv_nat 10 896));
      v_11594 <- eval (extract v_11591 2 10);
      v_11595 <- eval (mux v_11593 (expression.bv_nat 8 128) v_11594);
      v_11596 <- eval (mux v_11592 (expression.bv_nat 8 127) v_11595);
      v_11597 <- eval (extract v_11510 56 64);
      v_11598 <- eval (svalueMInt v_11597);
      v_11599 <- eval (mi 10 v_11598);
      v_11600 <- eval (extract v_11515 56 64);
      v_11601 <- eval (svalueMInt v_11600);
      v_11602 <- eval (mi 10 v_11601);
      v_11603 <- eval (sub v_11599 v_11602);
      v_11604 <- eval (sgt v_11603 (expression.bv_nat 10 127));
      v_11605 <- eval (slt v_11603 (expression.bv_nat 10 896));
      v_11606 <- eval (extract v_11603 2 10);
      v_11607 <- eval (mux v_11605 (expression.bv_nat 8 128) v_11606);
      v_11608 <- eval (mux v_11604 (expression.bv_nat 8 127) v_11607);
      v_11609 <- eval (extract v_11510 64 72);
      v_11610 <- eval (svalueMInt v_11609);
      v_11611 <- eval (mi 10 v_11610);
      v_11612 <- eval (extract v_11515 64 72);
      v_11613 <- eval (svalueMInt v_11612);
      v_11614 <- eval (mi 10 v_11613);
      v_11615 <- eval (sub v_11611 v_11614);
      v_11616 <- eval (sgt v_11615 (expression.bv_nat 10 127));
      v_11617 <- eval (slt v_11615 (expression.bv_nat 10 896));
      v_11618 <- eval (extract v_11615 2 10);
      v_11619 <- eval (mux v_11617 (expression.bv_nat 8 128) v_11618);
      v_11620 <- eval (mux v_11616 (expression.bv_nat 8 127) v_11619);
      v_11621 <- eval (extract v_11510 72 80);
      v_11622 <- eval (svalueMInt v_11621);
      v_11623 <- eval (mi 10 v_11622);
      v_11624 <- eval (extract v_11515 72 80);
      v_11625 <- eval (svalueMInt v_11624);
      v_11626 <- eval (mi 10 v_11625);
      v_11627 <- eval (sub v_11623 v_11626);
      v_11628 <- eval (sgt v_11627 (expression.bv_nat 10 127));
      v_11629 <- eval (slt v_11627 (expression.bv_nat 10 896));
      v_11630 <- eval (extract v_11627 2 10);
      v_11631 <- eval (mux v_11629 (expression.bv_nat 8 128) v_11630);
      v_11632 <- eval (mux v_11628 (expression.bv_nat 8 127) v_11631);
      v_11633 <- eval (extract v_11510 80 88);
      v_11634 <- eval (svalueMInt v_11633);
      v_11635 <- eval (mi 10 v_11634);
      v_11636 <- eval (extract v_11515 80 88);
      v_11637 <- eval (svalueMInt v_11636);
      v_11638 <- eval (mi 10 v_11637);
      v_11639 <- eval (sub v_11635 v_11638);
      v_11640 <- eval (sgt v_11639 (expression.bv_nat 10 127));
      v_11641 <- eval (slt v_11639 (expression.bv_nat 10 896));
      v_11642 <- eval (extract v_11639 2 10);
      v_11643 <- eval (mux v_11641 (expression.bv_nat 8 128) v_11642);
      v_11644 <- eval (mux v_11640 (expression.bv_nat 8 127) v_11643);
      v_11645 <- eval (extract v_11510 88 96);
      v_11646 <- eval (svalueMInt v_11645);
      v_11647 <- eval (mi 10 v_11646);
      v_11648 <- eval (extract v_11515 88 96);
      v_11649 <- eval (svalueMInt v_11648);
      v_11650 <- eval (mi 10 v_11649);
      v_11651 <- eval (sub v_11647 v_11650);
      v_11652 <- eval (sgt v_11651 (expression.bv_nat 10 127));
      v_11653 <- eval (slt v_11651 (expression.bv_nat 10 896));
      v_11654 <- eval (extract v_11651 2 10);
      v_11655 <- eval (mux v_11653 (expression.bv_nat 8 128) v_11654);
      v_11656 <- eval (mux v_11652 (expression.bv_nat 8 127) v_11655);
      v_11657 <- eval (extract v_11510 96 104);
      v_11658 <- eval (svalueMInt v_11657);
      v_11659 <- eval (mi 10 v_11658);
      v_11660 <- eval (extract v_11515 96 104);
      v_11661 <- eval (svalueMInt v_11660);
      v_11662 <- eval (mi 10 v_11661);
      v_11663 <- eval (sub v_11659 v_11662);
      v_11664 <- eval (sgt v_11663 (expression.bv_nat 10 127));
      v_11665 <- eval (slt v_11663 (expression.bv_nat 10 896));
      v_11666 <- eval (extract v_11663 2 10);
      v_11667 <- eval (mux v_11665 (expression.bv_nat 8 128) v_11666);
      v_11668 <- eval (mux v_11664 (expression.bv_nat 8 127) v_11667);
      v_11669 <- eval (extract v_11510 104 112);
      v_11670 <- eval (svalueMInt v_11669);
      v_11671 <- eval (mi 10 v_11670);
      v_11672 <- eval (extract v_11515 104 112);
      v_11673 <- eval (svalueMInt v_11672);
      v_11674 <- eval (mi 10 v_11673);
      v_11675 <- eval (sub v_11671 v_11674);
      v_11676 <- eval (sgt v_11675 (expression.bv_nat 10 127));
      v_11677 <- eval (slt v_11675 (expression.bv_nat 10 896));
      v_11678 <- eval (extract v_11675 2 10);
      v_11679 <- eval (mux v_11677 (expression.bv_nat 8 128) v_11678);
      v_11680 <- eval (mux v_11676 (expression.bv_nat 8 127) v_11679);
      v_11681 <- eval (extract v_11510 112 120);
      v_11682 <- eval (svalueMInt v_11681);
      v_11683 <- eval (mi 10 v_11682);
      v_11684 <- eval (extract v_11515 112 120);
      v_11685 <- eval (svalueMInt v_11684);
      v_11686 <- eval (mi 10 v_11685);
      v_11687 <- eval (sub v_11683 v_11686);
      v_11688 <- eval (sgt v_11687 (expression.bv_nat 10 127));
      v_11689 <- eval (slt v_11687 (expression.bv_nat 10 896));
      v_11690 <- eval (extract v_11687 2 10);
      v_11691 <- eval (mux v_11689 (expression.bv_nat 8 128) v_11690);
      v_11692 <- eval (mux v_11688 (expression.bv_nat 8 127) v_11691);
      v_11693 <- eval (extract v_11510 120 128);
      v_11694 <- eval (svalueMInt v_11693);
      v_11695 <- eval (mi 10 v_11694);
      v_11696 <- eval (extract v_11515 120 128);
      v_11697 <- eval (svalueMInt v_11696);
      v_11698 <- eval (mi 10 v_11697);
      v_11699 <- eval (sub v_11695 v_11698);
      v_11700 <- eval (sgt v_11699 (expression.bv_nat 10 127));
      v_11701 <- eval (slt v_11699 (expression.bv_nat 10 896));
      v_11702 <- eval (extract v_11699 2 10);
      v_11703 <- eval (mux v_11701 (expression.bv_nat 8 128) v_11702);
      v_11704 <- eval (mux v_11700 (expression.bv_nat 8 127) v_11703);
      v_11705 <- eval (concat v_11692 v_11704);
      v_11706 <- eval (concat v_11680 v_11705);
      v_11707 <- eval (concat v_11668 v_11706);
      v_11708 <- eval (concat v_11656 v_11707);
      v_11709 <- eval (concat v_11644 v_11708);
      v_11710 <- eval (concat v_11632 v_11709);
      v_11711 <- eval (concat v_11620 v_11710);
      v_11712 <- eval (concat v_11608 v_11711);
      v_11713 <- eval (concat v_11596 v_11712);
      v_11714 <- eval (concat v_11584 v_11713);
      v_11715 <- eval (concat v_11572 v_11714);
      v_11716 <- eval (concat v_11560 v_11715);
      v_11717 <- eval (concat v_11548 v_11716);
      v_11718 <- eval (concat v_11536 v_11717);
      v_11719 <- eval (concat v_11524 v_11718);
      setRegister (lhs.of_reg v_2593) v_11719;
      pure ()
    pat_end
def psubsw1 : instruction :=
  definst "psubsw" $ do
    pattern fun (v_2605 : reg (bv 128)) (v_2606 : reg (bv 128)) => do
      v_5339 <- getRegister v_2606;
      v_5340 <- eval (extract v_5339 0 16);
      v_5341 <- eval (svalueMInt v_5340);
      v_5342 <- eval (mi 18 v_5341);
      v_5343 <- getRegister v_2605;
      v_5344 <- eval (extract v_5343 0 16);
      v_5345 <- eval (svalueMInt v_5344);
      v_5346 <- eval (mi 18 v_5345);
      v_5347 <- eval (sub v_5342 v_5346);
      v_5348 <- eval (sgt v_5347 (expression.bv_nat 18 32767));
      v_5349 <- eval (slt v_5347 (expression.bv_nat 18 229376));
      v_5350 <- eval (extract v_5347 2 18);
      v_5351 <- eval (mux v_5349 (expression.bv_nat 16 32768) v_5350);
      v_5352 <- eval (mux v_5348 (expression.bv_nat 16 32767) v_5351);
      v_5353 <- eval (extract v_5339 16 32);
      v_5354 <- eval (svalueMInt v_5353);
      v_5355 <- eval (mi 18 v_5354);
      v_5356 <- eval (extract v_5343 16 32);
      v_5357 <- eval (svalueMInt v_5356);
      v_5358 <- eval (mi 18 v_5357);
      v_5359 <- eval (sub v_5355 v_5358);
      v_5360 <- eval (sgt v_5359 (expression.bv_nat 18 32767));
      v_5361 <- eval (slt v_5359 (expression.bv_nat 18 229376));
      v_5362 <- eval (extract v_5359 2 18);
      v_5363 <- eval (mux v_5361 (expression.bv_nat 16 32768) v_5362);
      v_5364 <- eval (mux v_5360 (expression.bv_nat 16 32767) v_5363);
      v_5365 <- eval (extract v_5339 32 48);
      v_5366 <- eval (svalueMInt v_5365);
      v_5367 <- eval (mi 18 v_5366);
      v_5368 <- eval (extract v_5343 32 48);
      v_5369 <- eval (svalueMInt v_5368);
      v_5370 <- eval (mi 18 v_5369);
      v_5371 <- eval (sub v_5367 v_5370);
      v_5372 <- eval (sgt v_5371 (expression.bv_nat 18 32767));
      v_5373 <- eval (slt v_5371 (expression.bv_nat 18 229376));
      v_5374 <- eval (extract v_5371 2 18);
      v_5375 <- eval (mux v_5373 (expression.bv_nat 16 32768) v_5374);
      v_5376 <- eval (mux v_5372 (expression.bv_nat 16 32767) v_5375);
      v_5377 <- eval (extract v_5339 48 64);
      v_5378 <- eval (svalueMInt v_5377);
      v_5379 <- eval (mi 18 v_5378);
      v_5380 <- eval (extract v_5343 48 64);
      v_5381 <- eval (svalueMInt v_5380);
      v_5382 <- eval (mi 18 v_5381);
      v_5383 <- eval (sub v_5379 v_5382);
      v_5384 <- eval (sgt v_5383 (expression.bv_nat 18 32767));
      v_5385 <- eval (slt v_5383 (expression.bv_nat 18 229376));
      v_5386 <- eval (extract v_5383 2 18);
      v_5387 <- eval (mux v_5385 (expression.bv_nat 16 32768) v_5386);
      v_5388 <- eval (mux v_5384 (expression.bv_nat 16 32767) v_5387);
      v_5389 <- eval (extract v_5339 64 80);
      v_5390 <- eval (svalueMInt v_5389);
      v_5391 <- eval (mi 18 v_5390);
      v_5392 <- eval (extract v_5343 64 80);
      v_5393 <- eval (svalueMInt v_5392);
      v_5394 <- eval (mi 18 v_5393);
      v_5395 <- eval (sub v_5391 v_5394);
      v_5396 <- eval (sgt v_5395 (expression.bv_nat 18 32767));
      v_5397 <- eval (slt v_5395 (expression.bv_nat 18 229376));
      v_5398 <- eval (extract v_5395 2 18);
      v_5399 <- eval (mux v_5397 (expression.bv_nat 16 32768) v_5398);
      v_5400 <- eval (mux v_5396 (expression.bv_nat 16 32767) v_5399);
      v_5401 <- eval (extract v_5339 80 96);
      v_5402 <- eval (svalueMInt v_5401);
      v_5403 <- eval (mi 18 v_5402);
      v_5404 <- eval (extract v_5343 80 96);
      v_5405 <- eval (svalueMInt v_5404);
      v_5406 <- eval (mi 18 v_5405);
      v_5407 <- eval (sub v_5403 v_5406);
      v_5408 <- eval (sgt v_5407 (expression.bv_nat 18 32767));
      v_5409 <- eval (slt v_5407 (expression.bv_nat 18 229376));
      v_5410 <- eval (extract v_5407 2 18);
      v_5411 <- eval (mux v_5409 (expression.bv_nat 16 32768) v_5410);
      v_5412 <- eval (mux v_5408 (expression.bv_nat 16 32767) v_5411);
      v_5413 <- eval (extract v_5339 96 112);
      v_5414 <- eval (svalueMInt v_5413);
      v_5415 <- eval (mi 18 v_5414);
      v_5416 <- eval (extract v_5343 96 112);
      v_5417 <- eval (svalueMInt v_5416);
      v_5418 <- eval (mi 18 v_5417);
      v_5419 <- eval (sub v_5415 v_5418);
      v_5420 <- eval (sgt v_5419 (expression.bv_nat 18 32767));
      v_5421 <- eval (slt v_5419 (expression.bv_nat 18 229376));
      v_5422 <- eval (extract v_5419 2 18);
      v_5423 <- eval (mux v_5421 (expression.bv_nat 16 32768) v_5422);
      v_5424 <- eval (mux v_5420 (expression.bv_nat 16 32767) v_5423);
      v_5425 <- eval (extract v_5339 112 128);
      v_5426 <- eval (svalueMInt v_5425);
      v_5427 <- eval (mi 18 v_5426);
      v_5428 <- eval (extract v_5343 112 128);
      v_5429 <- eval (svalueMInt v_5428);
      v_5430 <- eval (mi 18 v_5429);
      v_5431 <- eval (sub v_5427 v_5430);
      v_5432 <- eval (sgt v_5431 (expression.bv_nat 18 32767));
      v_5433 <- eval (slt v_5431 (expression.bv_nat 18 229376));
      v_5434 <- eval (extract v_5431 2 18);
      v_5435 <- eval (mux v_5433 (expression.bv_nat 16 32768) v_5434);
      v_5436 <- eval (mux v_5432 (expression.bv_nat 16 32767) v_5435);
      v_5437 <- eval (concat v_5424 v_5436);
      v_5438 <- eval (concat v_5412 v_5437);
      v_5439 <- eval (concat v_5400 v_5438);
      v_5440 <- eval (concat v_5388 v_5439);
      v_5441 <- eval (concat v_5376 v_5440);
      v_5442 <- eval (concat v_5364 v_5441);
      v_5443 <- eval (concat v_5352 v_5442);
      setRegister (lhs.of_reg v_2606) v_5443;
      pure ()
    pat_end;
    pattern fun (v_2601 : Mem) (v_2602 : reg (bv 128)) => do
      v_11721 <- getRegister v_2602;
      v_11722 <- eval (extract v_11721 0 16);
      v_11723 <- eval (svalueMInt v_11722);
      v_11724 <- eval (mi 18 v_11723);
      v_11725 <- evaluateAddress v_2601;
      v_11726 <- load v_11725 16;
      v_11727 <- eval (extract v_11726 0 16);
      v_11728 <- eval (svalueMInt v_11727);
      v_11729 <- eval (mi 18 v_11728);
      v_11730 <- eval (sub v_11724 v_11729);
      v_11731 <- eval (sgt v_11730 (expression.bv_nat 18 32767));
      v_11732 <- eval (slt v_11730 (expression.bv_nat 18 229376));
      v_11733 <- eval (extract v_11730 2 18);
      v_11734 <- eval (mux v_11732 (expression.bv_nat 16 32768) v_11733);
      v_11735 <- eval (mux v_11731 (expression.bv_nat 16 32767) v_11734);
      v_11736 <- eval (extract v_11721 16 32);
      v_11737 <- eval (svalueMInt v_11736);
      v_11738 <- eval (mi 18 v_11737);
      v_11739 <- eval (extract v_11726 16 32);
      v_11740 <- eval (svalueMInt v_11739);
      v_11741 <- eval (mi 18 v_11740);
      v_11742 <- eval (sub v_11738 v_11741);
      v_11743 <- eval (sgt v_11742 (expression.bv_nat 18 32767));
      v_11744 <- eval (slt v_11742 (expression.bv_nat 18 229376));
      v_11745 <- eval (extract v_11742 2 18);
      v_11746 <- eval (mux v_11744 (expression.bv_nat 16 32768) v_11745);
      v_11747 <- eval (mux v_11743 (expression.bv_nat 16 32767) v_11746);
      v_11748 <- eval (extract v_11721 32 48);
      v_11749 <- eval (svalueMInt v_11748);
      v_11750 <- eval (mi 18 v_11749);
      v_11751 <- eval (extract v_11726 32 48);
      v_11752 <- eval (svalueMInt v_11751);
      v_11753 <- eval (mi 18 v_11752);
      v_11754 <- eval (sub v_11750 v_11753);
      v_11755 <- eval (sgt v_11754 (expression.bv_nat 18 32767));
      v_11756 <- eval (slt v_11754 (expression.bv_nat 18 229376));
      v_11757 <- eval (extract v_11754 2 18);
      v_11758 <- eval (mux v_11756 (expression.bv_nat 16 32768) v_11757);
      v_11759 <- eval (mux v_11755 (expression.bv_nat 16 32767) v_11758);
      v_11760 <- eval (extract v_11721 48 64);
      v_11761 <- eval (svalueMInt v_11760);
      v_11762 <- eval (mi 18 v_11761);
      v_11763 <- eval (extract v_11726 48 64);
      v_11764 <- eval (svalueMInt v_11763);
      v_11765 <- eval (mi 18 v_11764);
      v_11766 <- eval (sub v_11762 v_11765);
      v_11767 <- eval (sgt v_11766 (expression.bv_nat 18 32767));
      v_11768 <- eval (slt v_11766 (expression.bv_nat 18 229376));
      v_11769 <- eval (extract v_11766 2 18);
      v_11770 <- eval (mux v_11768 (expression.bv_nat 16 32768) v_11769);
      v_11771 <- eval (mux v_11767 (expression.bv_nat 16 32767) v_11770);
      v_11772 <- eval (extract v_11721 64 80);
      v_11773 <- eval (svalueMInt v_11772);
      v_11774 <- eval (mi 18 v_11773);
      v_11775 <- eval (extract v_11726 64 80);
      v_11776 <- eval (svalueMInt v_11775);
      v_11777 <- eval (mi 18 v_11776);
      v_11778 <- eval (sub v_11774 v_11777);
      v_11779 <- eval (sgt v_11778 (expression.bv_nat 18 32767));
      v_11780 <- eval (slt v_11778 (expression.bv_nat 18 229376));
      v_11781 <- eval (extract v_11778 2 18);
      v_11782 <- eval (mux v_11780 (expression.bv_nat 16 32768) v_11781);
      v_11783 <- eval (mux v_11779 (expression.bv_nat 16 32767) v_11782);
      v_11784 <- eval (extract v_11721 80 96);
      v_11785 <- eval (svalueMInt v_11784);
      v_11786 <- eval (mi 18 v_11785);
      v_11787 <- eval (extract v_11726 80 96);
      v_11788 <- eval (svalueMInt v_11787);
      v_11789 <- eval (mi 18 v_11788);
      v_11790 <- eval (sub v_11786 v_11789);
      v_11791 <- eval (sgt v_11790 (expression.bv_nat 18 32767));
      v_11792 <- eval (slt v_11790 (expression.bv_nat 18 229376));
      v_11793 <- eval (extract v_11790 2 18);
      v_11794 <- eval (mux v_11792 (expression.bv_nat 16 32768) v_11793);
      v_11795 <- eval (mux v_11791 (expression.bv_nat 16 32767) v_11794);
      v_11796 <- eval (extract v_11721 96 112);
      v_11797 <- eval (svalueMInt v_11796);
      v_11798 <- eval (mi 18 v_11797);
      v_11799 <- eval (extract v_11726 96 112);
      v_11800 <- eval (svalueMInt v_11799);
      v_11801 <- eval (mi 18 v_11800);
      v_11802 <- eval (sub v_11798 v_11801);
      v_11803 <- eval (sgt v_11802 (expression.bv_nat 18 32767));
      v_11804 <- eval (slt v_11802 (expression.bv_nat 18 229376));
      v_11805 <- eval (extract v_11802 2 18);
      v_11806 <- eval (mux v_11804 (expression.bv_nat 16 32768) v_11805);
      v_11807 <- eval (mux v_11803 (expression.bv_nat 16 32767) v_11806);
      v_11808 <- eval (extract v_11721 112 128);
      v_11809 <- eval (svalueMInt v_11808);
      v_11810 <- eval (mi 18 v_11809);
      v_11811 <- eval (extract v_11726 112 128);
      v_11812 <- eval (svalueMInt v_11811);
      v_11813 <- eval (mi 18 v_11812);
      v_11814 <- eval (sub v_11810 v_11813);
      v_11815 <- eval (sgt v_11814 (expression.bv_nat 18 32767));
      v_11816 <- eval (slt v_11814 (expression.bv_nat 18 229376));
      v_11817 <- eval (extract v_11814 2 18);
      v_11818 <- eval (mux v_11816 (expression.bv_nat 16 32768) v_11817);
      v_11819 <- eval (mux v_11815 (expression.bv_nat 16 32767) v_11818);
      v_11820 <- eval (concat v_11807 v_11819);
      v_11821 <- eval (concat v_11795 v_11820);
      v_11822 <- eval (concat v_11783 v_11821);
      v_11823 <- eval (concat v_11771 v_11822);
      v_11824 <- eval (concat v_11759 v_11823);
      v_11825 <- eval (concat v_11747 v_11824);
      v_11826 <- eval (concat v_11735 v_11825);
      setRegister (lhs.of_reg v_2602) v_11826;
      pure ()
    pat_end
def psubusb1 : instruction :=
  definst "psubusb" $ do
    pattern fun (v_2614 : reg (bv 128)) (v_2615 : reg (bv 128)) => do
      v_5449 <- getRegister v_2615;
      v_5450 <- eval (extract v_5449 0 8);
      v_5451 <- eval (concat (expression.bv_nat 2 0) v_5450);
      v_5452 <- getRegister v_2614;
      v_5453 <- eval (extract v_5452 0 8);
      v_5454 <- eval (concat (expression.bv_nat 2 0) v_5453);
      v_5455 <- eval (sub v_5451 v_5454);
      v_5456 <- eval (sgt v_5455 (expression.bv_nat 10 255));
      v_5457 <- eval (slt v_5455 (expression.bv_nat 10 0));
      v_5458 <- eval (extract v_5455 2 10);
      v_5459 <- eval (mux v_5457 (expression.bv_nat 8 0) v_5458);
      v_5460 <- eval (mux v_5456 (expression.bv_nat 8 255) v_5459);
      v_5461 <- eval (extract v_5449 8 16);
      v_5462 <- eval (concat (expression.bv_nat 2 0) v_5461);
      v_5463 <- eval (extract v_5452 8 16);
      v_5464 <- eval (concat (expression.bv_nat 2 0) v_5463);
      v_5465 <- eval (sub v_5462 v_5464);
      v_5466 <- eval (sgt v_5465 (expression.bv_nat 10 255));
      v_5467 <- eval (slt v_5465 (expression.bv_nat 10 0));
      v_5468 <- eval (extract v_5465 2 10);
      v_5469 <- eval (mux v_5467 (expression.bv_nat 8 0) v_5468);
      v_5470 <- eval (mux v_5466 (expression.bv_nat 8 255) v_5469);
      v_5471 <- eval (extract v_5449 16 24);
      v_5472 <- eval (concat (expression.bv_nat 2 0) v_5471);
      v_5473 <- eval (extract v_5452 16 24);
      v_5474 <- eval (concat (expression.bv_nat 2 0) v_5473);
      v_5475 <- eval (sub v_5472 v_5474);
      v_5476 <- eval (sgt v_5475 (expression.bv_nat 10 255));
      v_5477 <- eval (slt v_5475 (expression.bv_nat 10 0));
      v_5478 <- eval (extract v_5475 2 10);
      v_5479 <- eval (mux v_5477 (expression.bv_nat 8 0) v_5478);
      v_5480 <- eval (mux v_5476 (expression.bv_nat 8 255) v_5479);
      v_5481 <- eval (extract v_5449 24 32);
      v_5482 <- eval (concat (expression.bv_nat 2 0) v_5481);
      v_5483 <- eval (extract v_5452 24 32);
      v_5484 <- eval (concat (expression.bv_nat 2 0) v_5483);
      v_5485 <- eval (sub v_5482 v_5484);
      v_5486 <- eval (sgt v_5485 (expression.bv_nat 10 255));
      v_5487 <- eval (slt v_5485 (expression.bv_nat 10 0));
      v_5488 <- eval (extract v_5485 2 10);
      v_5489 <- eval (mux v_5487 (expression.bv_nat 8 0) v_5488);
      v_5490 <- eval (mux v_5486 (expression.bv_nat 8 255) v_5489);
      v_5491 <- eval (extract v_5449 32 40);
      v_5492 <- eval (concat (expression.bv_nat 2 0) v_5491);
      v_5493 <- eval (extract v_5452 32 40);
      v_5494 <- eval (concat (expression.bv_nat 2 0) v_5493);
      v_5495 <- eval (sub v_5492 v_5494);
      v_5496 <- eval (sgt v_5495 (expression.bv_nat 10 255));
      v_5497 <- eval (slt v_5495 (expression.bv_nat 10 0));
      v_5498 <- eval (extract v_5495 2 10);
      v_5499 <- eval (mux v_5497 (expression.bv_nat 8 0) v_5498);
      v_5500 <- eval (mux v_5496 (expression.bv_nat 8 255) v_5499);
      v_5501 <- eval (extract v_5449 40 48);
      v_5502 <- eval (concat (expression.bv_nat 2 0) v_5501);
      v_5503 <- eval (extract v_5452 40 48);
      v_5504 <- eval (concat (expression.bv_nat 2 0) v_5503);
      v_5505 <- eval (sub v_5502 v_5504);
      v_5506 <- eval (sgt v_5505 (expression.bv_nat 10 255));
      v_5507 <- eval (slt v_5505 (expression.bv_nat 10 0));
      v_5508 <- eval (extract v_5505 2 10);
      v_5509 <- eval (mux v_5507 (expression.bv_nat 8 0) v_5508);
      v_5510 <- eval (mux v_5506 (expression.bv_nat 8 255) v_5509);
      v_5511 <- eval (extract v_5449 48 56);
      v_5512 <- eval (concat (expression.bv_nat 2 0) v_5511);
      v_5513 <- eval (extract v_5452 48 56);
      v_5514 <- eval (concat (expression.bv_nat 2 0) v_5513);
      v_5515 <- eval (sub v_5512 v_5514);
      v_5516 <- eval (sgt v_5515 (expression.bv_nat 10 255));
      v_5517 <- eval (slt v_5515 (expression.bv_nat 10 0));
      v_5518 <- eval (extract v_5515 2 10);
      v_5519 <- eval (mux v_5517 (expression.bv_nat 8 0) v_5518);
      v_5520 <- eval (mux v_5516 (expression.bv_nat 8 255) v_5519);
      v_5521 <- eval (extract v_5449 56 64);
      v_5522 <- eval (concat (expression.bv_nat 2 0) v_5521);
      v_5523 <- eval (extract v_5452 56 64);
      v_5524 <- eval (concat (expression.bv_nat 2 0) v_5523);
      v_5525 <- eval (sub v_5522 v_5524);
      v_5526 <- eval (sgt v_5525 (expression.bv_nat 10 255));
      v_5527 <- eval (slt v_5525 (expression.bv_nat 10 0));
      v_5528 <- eval (extract v_5525 2 10);
      v_5529 <- eval (mux v_5527 (expression.bv_nat 8 0) v_5528);
      v_5530 <- eval (mux v_5526 (expression.bv_nat 8 255) v_5529);
      v_5531 <- eval (extract v_5449 64 72);
      v_5532 <- eval (concat (expression.bv_nat 2 0) v_5531);
      v_5533 <- eval (extract v_5452 64 72);
      v_5534 <- eval (concat (expression.bv_nat 2 0) v_5533);
      v_5535 <- eval (sub v_5532 v_5534);
      v_5536 <- eval (sgt v_5535 (expression.bv_nat 10 255));
      v_5537 <- eval (slt v_5535 (expression.bv_nat 10 0));
      v_5538 <- eval (extract v_5535 2 10);
      v_5539 <- eval (mux v_5537 (expression.bv_nat 8 0) v_5538);
      v_5540 <- eval (mux v_5536 (expression.bv_nat 8 255) v_5539);
      v_5541 <- eval (extract v_5449 72 80);
      v_5542 <- eval (concat (expression.bv_nat 2 0) v_5541);
      v_5543 <- eval (extract v_5452 72 80);
      v_5544 <- eval (concat (expression.bv_nat 2 0) v_5543);
      v_5545 <- eval (sub v_5542 v_5544);
      v_5546 <- eval (sgt v_5545 (expression.bv_nat 10 255));
      v_5547 <- eval (slt v_5545 (expression.bv_nat 10 0));
      v_5548 <- eval (extract v_5545 2 10);
      v_5549 <- eval (mux v_5547 (expression.bv_nat 8 0) v_5548);
      v_5550 <- eval (mux v_5546 (expression.bv_nat 8 255) v_5549);
      v_5551 <- eval (extract v_5449 80 88);
      v_5552 <- eval (concat (expression.bv_nat 2 0) v_5551);
      v_5553 <- eval (extract v_5452 80 88);
      v_5554 <- eval (concat (expression.bv_nat 2 0) v_5553);
      v_5555 <- eval (sub v_5552 v_5554);
      v_5556 <- eval (sgt v_5555 (expression.bv_nat 10 255));
      v_5557 <- eval (slt v_5555 (expression.bv_nat 10 0));
      v_5558 <- eval (extract v_5555 2 10);
      v_5559 <- eval (mux v_5557 (expression.bv_nat 8 0) v_5558);
      v_5560 <- eval (mux v_5556 (expression.bv_nat 8 255) v_5559);
      v_5561 <- eval (extract v_5449 88 96);
      v_5562 <- eval (concat (expression.bv_nat 2 0) v_5561);
      v_5563 <- eval (extract v_5452 88 96);
      v_5564 <- eval (concat (expression.bv_nat 2 0) v_5563);
      v_5565 <- eval (sub v_5562 v_5564);
      v_5566 <- eval (sgt v_5565 (expression.bv_nat 10 255));
      v_5567 <- eval (slt v_5565 (expression.bv_nat 10 0));
      v_5568 <- eval (extract v_5565 2 10);
      v_5569 <- eval (mux v_5567 (expression.bv_nat 8 0) v_5568);
      v_5570 <- eval (mux v_5566 (expression.bv_nat 8 255) v_5569);
      v_5571 <- eval (extract v_5449 96 104);
      v_5572 <- eval (concat (expression.bv_nat 2 0) v_5571);
      v_5573 <- eval (extract v_5452 96 104);
      v_5574 <- eval (concat (expression.bv_nat 2 0) v_5573);
      v_5575 <- eval (sub v_5572 v_5574);
      v_5576 <- eval (sgt v_5575 (expression.bv_nat 10 255));
      v_5577 <- eval (slt v_5575 (expression.bv_nat 10 0));
      v_5578 <- eval (extract v_5575 2 10);
      v_5579 <- eval (mux v_5577 (expression.bv_nat 8 0) v_5578);
      v_5580 <- eval (mux v_5576 (expression.bv_nat 8 255) v_5579);
      v_5581 <- eval (extract v_5449 104 112);
      v_5582 <- eval (concat (expression.bv_nat 2 0) v_5581);
      v_5583 <- eval (extract v_5452 104 112);
      v_5584 <- eval (concat (expression.bv_nat 2 0) v_5583);
      v_5585 <- eval (sub v_5582 v_5584);
      v_5586 <- eval (sgt v_5585 (expression.bv_nat 10 255));
      v_5587 <- eval (slt v_5585 (expression.bv_nat 10 0));
      v_5588 <- eval (extract v_5585 2 10);
      v_5589 <- eval (mux v_5587 (expression.bv_nat 8 0) v_5588);
      v_5590 <- eval (mux v_5586 (expression.bv_nat 8 255) v_5589);
      v_5591 <- eval (extract v_5449 112 120);
      v_5592 <- eval (concat (expression.bv_nat 2 0) v_5591);
      v_5593 <- eval (extract v_5452 112 120);
      v_5594 <- eval (concat (expression.bv_nat 2 0) v_5593);
      v_5595 <- eval (sub v_5592 v_5594);
      v_5596 <- eval (sgt v_5595 (expression.bv_nat 10 255));
      v_5597 <- eval (slt v_5595 (expression.bv_nat 10 0));
      v_5598 <- eval (extract v_5595 2 10);
      v_5599 <- eval (mux v_5597 (expression.bv_nat 8 0) v_5598);
      v_5600 <- eval (mux v_5596 (expression.bv_nat 8 255) v_5599);
      v_5601 <- eval (extract v_5449 120 128);
      v_5602 <- eval (concat (expression.bv_nat 2 0) v_5601);
      v_5603 <- eval (extract v_5452 120 128);
      v_5604 <- eval (concat (expression.bv_nat 2 0) v_5603);
      v_5605 <- eval (sub v_5602 v_5604);
      v_5606 <- eval (sgt v_5605 (expression.bv_nat 10 255));
      v_5607 <- eval (slt v_5605 (expression.bv_nat 10 0));
      v_5608 <- eval (extract v_5605 2 10);
      v_5609 <- eval (mux v_5607 (expression.bv_nat 8 0) v_5608);
      v_5610 <- eval (mux v_5606 (expression.bv_nat 8 255) v_5609);
      v_5611 <- eval (concat v_5600 v_5610);
      v_5612 <- eval (concat v_5590 v_5611);
      v_5613 <- eval (concat v_5580 v_5612);
      v_5614 <- eval (concat v_5570 v_5613);
      v_5615 <- eval (concat v_5560 v_5614);
      v_5616 <- eval (concat v_5550 v_5615);
      v_5617 <- eval (concat v_5540 v_5616);
      v_5618 <- eval (concat v_5530 v_5617);
      v_5619 <- eval (concat v_5520 v_5618);
      v_5620 <- eval (concat v_5510 v_5619);
      v_5621 <- eval (concat v_5500 v_5620);
      v_5622 <- eval (concat v_5490 v_5621);
      v_5623 <- eval (concat v_5480 v_5622);
      v_5624 <- eval (concat v_5470 v_5623);
      v_5625 <- eval (concat v_5460 v_5624);
      setRegister (lhs.of_reg v_2615) v_5625;
      pure ()
    pat_end;
    pattern fun (v_2610 : Mem) (v_2611 : reg (bv 128)) => do
      v_11828 <- getRegister v_2611;
      v_11829 <- eval (extract v_11828 0 8);
      v_11830 <- eval (concat (expression.bv_nat 2 0) v_11829);
      v_11831 <- evaluateAddress v_2610;
      v_11832 <- load v_11831 16;
      v_11833 <- eval (extract v_11832 0 8);
      v_11834 <- eval (concat (expression.bv_nat 2 0) v_11833);
      v_11835 <- eval (sub v_11830 v_11834);
      v_11836 <- eval (sgt v_11835 (expression.bv_nat 10 255));
      v_11837 <- eval (slt v_11835 (expression.bv_nat 10 0));
      v_11838 <- eval (extract v_11835 2 10);
      v_11839 <- eval (mux v_11837 (expression.bv_nat 8 0) v_11838);
      v_11840 <- eval (mux v_11836 (expression.bv_nat 8 255) v_11839);
      v_11841 <- eval (extract v_11828 8 16);
      v_11842 <- eval (concat (expression.bv_nat 2 0) v_11841);
      v_11843 <- eval (extract v_11832 8 16);
      v_11844 <- eval (concat (expression.bv_nat 2 0) v_11843);
      v_11845 <- eval (sub v_11842 v_11844);
      v_11846 <- eval (sgt v_11845 (expression.bv_nat 10 255));
      v_11847 <- eval (slt v_11845 (expression.bv_nat 10 0));
      v_11848 <- eval (extract v_11845 2 10);
      v_11849 <- eval (mux v_11847 (expression.bv_nat 8 0) v_11848);
      v_11850 <- eval (mux v_11846 (expression.bv_nat 8 255) v_11849);
      v_11851 <- eval (extract v_11828 16 24);
      v_11852 <- eval (concat (expression.bv_nat 2 0) v_11851);
      v_11853 <- eval (extract v_11832 16 24);
      v_11854 <- eval (concat (expression.bv_nat 2 0) v_11853);
      v_11855 <- eval (sub v_11852 v_11854);
      v_11856 <- eval (sgt v_11855 (expression.bv_nat 10 255));
      v_11857 <- eval (slt v_11855 (expression.bv_nat 10 0));
      v_11858 <- eval (extract v_11855 2 10);
      v_11859 <- eval (mux v_11857 (expression.bv_nat 8 0) v_11858);
      v_11860 <- eval (mux v_11856 (expression.bv_nat 8 255) v_11859);
      v_11861 <- eval (extract v_11828 24 32);
      v_11862 <- eval (concat (expression.bv_nat 2 0) v_11861);
      v_11863 <- eval (extract v_11832 24 32);
      v_11864 <- eval (concat (expression.bv_nat 2 0) v_11863);
      v_11865 <- eval (sub v_11862 v_11864);
      v_11866 <- eval (sgt v_11865 (expression.bv_nat 10 255));
      v_11867 <- eval (slt v_11865 (expression.bv_nat 10 0));
      v_11868 <- eval (extract v_11865 2 10);
      v_11869 <- eval (mux v_11867 (expression.bv_nat 8 0) v_11868);
      v_11870 <- eval (mux v_11866 (expression.bv_nat 8 255) v_11869);
      v_11871 <- eval (extract v_11828 32 40);
      v_11872 <- eval (concat (expression.bv_nat 2 0) v_11871);
      v_11873 <- eval (extract v_11832 32 40);
      v_11874 <- eval (concat (expression.bv_nat 2 0) v_11873);
      v_11875 <- eval (sub v_11872 v_11874);
      v_11876 <- eval (sgt v_11875 (expression.bv_nat 10 255));
      v_11877 <- eval (slt v_11875 (expression.bv_nat 10 0));
      v_11878 <- eval (extract v_11875 2 10);
      v_11879 <- eval (mux v_11877 (expression.bv_nat 8 0) v_11878);
      v_11880 <- eval (mux v_11876 (expression.bv_nat 8 255) v_11879);
      v_11881 <- eval (extract v_11828 40 48);
      v_11882 <- eval (concat (expression.bv_nat 2 0) v_11881);
      v_11883 <- eval (extract v_11832 40 48);
      v_11884 <- eval (concat (expression.bv_nat 2 0) v_11883);
      v_11885 <- eval (sub v_11882 v_11884);
      v_11886 <- eval (sgt v_11885 (expression.bv_nat 10 255));
      v_11887 <- eval (slt v_11885 (expression.bv_nat 10 0));
      v_11888 <- eval (extract v_11885 2 10);
      v_11889 <- eval (mux v_11887 (expression.bv_nat 8 0) v_11888);
      v_11890 <- eval (mux v_11886 (expression.bv_nat 8 255) v_11889);
      v_11891 <- eval (extract v_11828 48 56);
      v_11892 <- eval (concat (expression.bv_nat 2 0) v_11891);
      v_11893 <- eval (extract v_11832 48 56);
      v_11894 <- eval (concat (expression.bv_nat 2 0) v_11893);
      v_11895 <- eval (sub v_11892 v_11894);
      v_11896 <- eval (sgt v_11895 (expression.bv_nat 10 255));
      v_11897 <- eval (slt v_11895 (expression.bv_nat 10 0));
      v_11898 <- eval (extract v_11895 2 10);
      v_11899 <- eval (mux v_11897 (expression.bv_nat 8 0) v_11898);
      v_11900 <- eval (mux v_11896 (expression.bv_nat 8 255) v_11899);
      v_11901 <- eval (extract v_11828 56 64);
      v_11902 <- eval (concat (expression.bv_nat 2 0) v_11901);
      v_11903 <- eval (extract v_11832 56 64);
      v_11904 <- eval (concat (expression.bv_nat 2 0) v_11903);
      v_11905 <- eval (sub v_11902 v_11904);
      v_11906 <- eval (sgt v_11905 (expression.bv_nat 10 255));
      v_11907 <- eval (slt v_11905 (expression.bv_nat 10 0));
      v_11908 <- eval (extract v_11905 2 10);
      v_11909 <- eval (mux v_11907 (expression.bv_nat 8 0) v_11908);
      v_11910 <- eval (mux v_11906 (expression.bv_nat 8 255) v_11909);
      v_11911 <- eval (extract v_11828 64 72);
      v_11912 <- eval (concat (expression.bv_nat 2 0) v_11911);
      v_11913 <- eval (extract v_11832 64 72);
      v_11914 <- eval (concat (expression.bv_nat 2 0) v_11913);
      v_11915 <- eval (sub v_11912 v_11914);
      v_11916 <- eval (sgt v_11915 (expression.bv_nat 10 255));
      v_11917 <- eval (slt v_11915 (expression.bv_nat 10 0));
      v_11918 <- eval (extract v_11915 2 10);
      v_11919 <- eval (mux v_11917 (expression.bv_nat 8 0) v_11918);
      v_11920 <- eval (mux v_11916 (expression.bv_nat 8 255) v_11919);
      v_11921 <- eval (extract v_11828 72 80);
      v_11922 <- eval (concat (expression.bv_nat 2 0) v_11921);
      v_11923 <- eval (extract v_11832 72 80);
      v_11924 <- eval (concat (expression.bv_nat 2 0) v_11923);
      v_11925 <- eval (sub v_11922 v_11924);
      v_11926 <- eval (sgt v_11925 (expression.bv_nat 10 255));
      v_11927 <- eval (slt v_11925 (expression.bv_nat 10 0));
      v_11928 <- eval (extract v_11925 2 10);
      v_11929 <- eval (mux v_11927 (expression.bv_nat 8 0) v_11928);
      v_11930 <- eval (mux v_11926 (expression.bv_nat 8 255) v_11929);
      v_11931 <- eval (extract v_11828 80 88);
      v_11932 <- eval (concat (expression.bv_nat 2 0) v_11931);
      v_11933 <- eval (extract v_11832 80 88);
      v_11934 <- eval (concat (expression.bv_nat 2 0) v_11933);
      v_11935 <- eval (sub v_11932 v_11934);
      v_11936 <- eval (sgt v_11935 (expression.bv_nat 10 255));
      v_11937 <- eval (slt v_11935 (expression.bv_nat 10 0));
      v_11938 <- eval (extract v_11935 2 10);
      v_11939 <- eval (mux v_11937 (expression.bv_nat 8 0) v_11938);
      v_11940 <- eval (mux v_11936 (expression.bv_nat 8 255) v_11939);
      v_11941 <- eval (extract v_11828 88 96);
      v_11942 <- eval (concat (expression.bv_nat 2 0) v_11941);
      v_11943 <- eval (extract v_11832 88 96);
      v_11944 <- eval (concat (expression.bv_nat 2 0) v_11943);
      v_11945 <- eval (sub v_11942 v_11944);
      v_11946 <- eval (sgt v_11945 (expression.bv_nat 10 255));
      v_11947 <- eval (slt v_11945 (expression.bv_nat 10 0));
      v_11948 <- eval (extract v_11945 2 10);
      v_11949 <- eval (mux v_11947 (expression.bv_nat 8 0) v_11948);
      v_11950 <- eval (mux v_11946 (expression.bv_nat 8 255) v_11949);
      v_11951 <- eval (extract v_11828 96 104);
      v_11952 <- eval (concat (expression.bv_nat 2 0) v_11951);
      v_11953 <- eval (extract v_11832 96 104);
      v_11954 <- eval (concat (expression.bv_nat 2 0) v_11953);
      v_11955 <- eval (sub v_11952 v_11954);
      v_11956 <- eval (sgt v_11955 (expression.bv_nat 10 255));
      v_11957 <- eval (slt v_11955 (expression.bv_nat 10 0));
      v_11958 <- eval (extract v_11955 2 10);
      v_11959 <- eval (mux v_11957 (expression.bv_nat 8 0) v_11958);
      v_11960 <- eval (mux v_11956 (expression.bv_nat 8 255) v_11959);
      v_11961 <- eval (extract v_11828 104 112);
      v_11962 <- eval (concat (expression.bv_nat 2 0) v_11961);
      v_11963 <- eval (extract v_11832 104 112);
      v_11964 <- eval (concat (expression.bv_nat 2 0) v_11963);
      v_11965 <- eval (sub v_11962 v_11964);
      v_11966 <- eval (sgt v_11965 (expression.bv_nat 10 255));
      v_11967 <- eval (slt v_11965 (expression.bv_nat 10 0));
      v_11968 <- eval (extract v_11965 2 10);
      v_11969 <- eval (mux v_11967 (expression.bv_nat 8 0) v_11968);
      v_11970 <- eval (mux v_11966 (expression.bv_nat 8 255) v_11969);
      v_11971 <- eval (extract v_11828 112 120);
      v_11972 <- eval (concat (expression.bv_nat 2 0) v_11971);
      v_11973 <- eval (extract v_11832 112 120);
      v_11974 <- eval (concat (expression.bv_nat 2 0) v_11973);
      v_11975 <- eval (sub v_11972 v_11974);
      v_11976 <- eval (sgt v_11975 (expression.bv_nat 10 255));
      v_11977 <- eval (slt v_11975 (expression.bv_nat 10 0));
      v_11978 <- eval (extract v_11975 2 10);
      v_11979 <- eval (mux v_11977 (expression.bv_nat 8 0) v_11978);
      v_11980 <- eval (mux v_11976 (expression.bv_nat 8 255) v_11979);
      v_11981 <- eval (extract v_11828 120 128);
      v_11982 <- eval (concat (expression.bv_nat 2 0) v_11981);
      v_11983 <- eval (extract v_11832 120 128);
      v_11984 <- eval (concat (expression.bv_nat 2 0) v_11983);
      v_11985 <- eval (sub v_11982 v_11984);
      v_11986 <- eval (sgt v_11985 (expression.bv_nat 10 255));
      v_11987 <- eval (slt v_11985 (expression.bv_nat 10 0));
      v_11988 <- eval (extract v_11985 2 10);
      v_11989 <- eval (mux v_11987 (expression.bv_nat 8 0) v_11988);
      v_11990 <- eval (mux v_11986 (expression.bv_nat 8 255) v_11989);
      v_11991 <- eval (concat v_11980 v_11990);
      v_11992 <- eval (concat v_11970 v_11991);
      v_11993 <- eval (concat v_11960 v_11992);
      v_11994 <- eval (concat v_11950 v_11993);
      v_11995 <- eval (concat v_11940 v_11994);
      v_11996 <- eval (concat v_11930 v_11995);
      v_11997 <- eval (concat v_11920 v_11996);
      v_11998 <- eval (concat v_11910 v_11997);
      v_11999 <- eval (concat v_11900 v_11998);
      v_12000 <- eval (concat v_11890 v_11999);
      v_12001 <- eval (concat v_11880 v_12000);
      v_12002 <- eval (concat v_11870 v_12001);
      v_12003 <- eval (concat v_11860 v_12002);
      v_12004 <- eval (concat v_11850 v_12003);
      v_12005 <- eval (concat v_11840 v_12004);
      setRegister (lhs.of_reg v_2611) v_12005;
      pure ()
    pat_end
def psubusw1 : instruction :=
  definst "psubusw" $ do
    pattern fun (v_2623 : reg (bv 128)) (v_2624 : reg (bv 128)) => do
      v_5631 <- getRegister v_2624;
      v_5632 <- eval (extract v_5631 0 16);
      v_5633 <- eval (concat (expression.bv_nat 2 0) v_5632);
      v_5634 <- getRegister v_2623;
      v_5635 <- eval (extract v_5634 0 16);
      v_5636 <- eval (concat (expression.bv_nat 2 0) v_5635);
      v_5637 <- eval (sub v_5633 v_5636);
      v_5638 <- eval (sgt v_5637 (expression.bv_nat 18 65535));
      v_5639 <- eval (slt v_5637 (expression.bv_nat 18 0));
      v_5640 <- eval (extract v_5637 2 18);
      v_5641 <- eval (mux v_5639 (expression.bv_nat 16 0) v_5640);
      v_5642 <- eval (mux v_5638 (expression.bv_nat 16 65535) v_5641);
      v_5643 <- eval (extract v_5631 16 32);
      v_5644 <- eval (concat (expression.bv_nat 2 0) v_5643);
      v_5645 <- eval (extract v_5634 16 32);
      v_5646 <- eval (concat (expression.bv_nat 2 0) v_5645);
      v_5647 <- eval (sub v_5644 v_5646);
      v_5648 <- eval (sgt v_5647 (expression.bv_nat 18 65535));
      v_5649 <- eval (slt v_5647 (expression.bv_nat 18 0));
      v_5650 <- eval (extract v_5647 2 18);
      v_5651 <- eval (mux v_5649 (expression.bv_nat 16 0) v_5650);
      v_5652 <- eval (mux v_5648 (expression.bv_nat 16 65535) v_5651);
      v_5653 <- eval (extract v_5631 32 48);
      v_5654 <- eval (concat (expression.bv_nat 2 0) v_5653);
      v_5655 <- eval (extract v_5634 32 48);
      v_5656 <- eval (concat (expression.bv_nat 2 0) v_5655);
      v_5657 <- eval (sub v_5654 v_5656);
      v_5658 <- eval (sgt v_5657 (expression.bv_nat 18 65535));
      v_5659 <- eval (slt v_5657 (expression.bv_nat 18 0));
      v_5660 <- eval (extract v_5657 2 18);
      v_5661 <- eval (mux v_5659 (expression.bv_nat 16 0) v_5660);
      v_5662 <- eval (mux v_5658 (expression.bv_nat 16 65535) v_5661);
      v_5663 <- eval (extract v_5631 48 64);
      v_5664 <- eval (concat (expression.bv_nat 2 0) v_5663);
      v_5665 <- eval (extract v_5634 48 64);
      v_5666 <- eval (concat (expression.bv_nat 2 0) v_5665);
      v_5667 <- eval (sub v_5664 v_5666);
      v_5668 <- eval (sgt v_5667 (expression.bv_nat 18 65535));
      v_5669 <- eval (slt v_5667 (expression.bv_nat 18 0));
      v_5670 <- eval (extract v_5667 2 18);
      v_5671 <- eval (mux v_5669 (expression.bv_nat 16 0) v_5670);
      v_5672 <- eval (mux v_5668 (expression.bv_nat 16 65535) v_5671);
      v_5673 <- eval (extract v_5631 64 80);
      v_5674 <- eval (concat (expression.bv_nat 2 0) v_5673);
      v_5675 <- eval (extract v_5634 64 80);
      v_5676 <- eval (concat (expression.bv_nat 2 0) v_5675);
      v_5677 <- eval (sub v_5674 v_5676);
      v_5678 <- eval (sgt v_5677 (expression.bv_nat 18 65535));
      v_5679 <- eval (slt v_5677 (expression.bv_nat 18 0));
      v_5680 <- eval (extract v_5677 2 18);
      v_5681 <- eval (mux v_5679 (expression.bv_nat 16 0) v_5680);
      v_5682 <- eval (mux v_5678 (expression.bv_nat 16 65535) v_5681);
      v_5683 <- eval (extract v_5631 80 96);
      v_5684 <- eval (concat (expression.bv_nat 2 0) v_5683);
      v_5685 <- eval (extract v_5634 80 96);
      v_5686 <- eval (concat (expression.bv_nat 2 0) v_5685);
      v_5687 <- eval (sub v_5684 v_5686);
      v_5688 <- eval (sgt v_5687 (expression.bv_nat 18 65535));
      v_5689 <- eval (slt v_5687 (expression.bv_nat 18 0));
      v_5690 <- eval (extract v_5687 2 18);
      v_5691 <- eval (mux v_5689 (expression.bv_nat 16 0) v_5690);
      v_5692 <- eval (mux v_5688 (expression.bv_nat 16 65535) v_5691);
      v_5693 <- eval (extract v_5631 96 112);
      v_5694 <- eval (concat (expression.bv_nat 2 0) v_5693);
      v_5695 <- eval (extract v_5634 96 112);
      v_5696 <- eval (concat (expression.bv_nat 2 0) v_5695);
      v_5697 <- eval (sub v_5694 v_5696);
      v_5698 <- eval (sgt v_5697 (expression.bv_nat 18 65535));
      v_5699 <- eval (slt v_5697 (expression.bv_nat 18 0));
      v_5700 <- eval (extract v_5697 2 18);
      v_5701 <- eval (mux v_5699 (expression.bv_nat 16 0) v_5700);
      v_5702 <- eval (mux v_5698 (expression.bv_nat 16 65535) v_5701);
      v_5703 <- eval (extract v_5631 112 128);
      v_5704 <- eval (concat (expression.bv_nat 2 0) v_5703);
      v_5705 <- eval (extract v_5634 112 128);
      v_5706 <- eval (concat (expression.bv_nat 2 0) v_5705);
      v_5707 <- eval (sub v_5704 v_5706);
      v_5708 <- eval (sgt v_5707 (expression.bv_nat 18 65535));
      v_5709 <- eval (slt v_5707 (expression.bv_nat 18 0));
      v_5710 <- eval (extract v_5707 2 18);
      v_5711 <- eval (mux v_5709 (expression.bv_nat 16 0) v_5710);
      v_5712 <- eval (mux v_5708 (expression.bv_nat 16 65535) v_5711);
      v_5713 <- eval (concat v_5702 v_5712);
      v_5714 <- eval (concat v_5692 v_5713);
      v_5715 <- eval (concat v_5682 v_5714);
      v_5716 <- eval (concat v_5672 v_5715);
      v_5717 <- eval (concat v_5662 v_5716);
      v_5718 <- eval (concat v_5652 v_5717);
      v_5719 <- eval (concat v_5642 v_5718);
      setRegister (lhs.of_reg v_2624) v_5719;
      pure ()
    pat_end;
    pattern fun (v_2619 : Mem) (v_2620 : reg (bv 128)) => do
      v_12007 <- getRegister v_2620;
      v_12008 <- eval (extract v_12007 0 16);
      v_12009 <- eval (concat (expression.bv_nat 2 0) v_12008);
      v_12010 <- evaluateAddress v_2619;
      v_12011 <- load v_12010 16;
      v_12012 <- eval (extract v_12011 0 16);
      v_12013 <- eval (concat (expression.bv_nat 2 0) v_12012);
      v_12014 <- eval (sub v_12009 v_12013);
      v_12015 <- eval (sgt v_12014 (expression.bv_nat 18 65535));
      v_12016 <- eval (slt v_12014 (expression.bv_nat 18 0));
      v_12017 <- eval (extract v_12014 2 18);
      v_12018 <- eval (mux v_12016 (expression.bv_nat 16 0) v_12017);
      v_12019 <- eval (mux v_12015 (expression.bv_nat 16 65535) v_12018);
      v_12020 <- eval (extract v_12007 16 32);
      v_12021 <- eval (concat (expression.bv_nat 2 0) v_12020);
      v_12022 <- eval (extract v_12011 16 32);
      v_12023 <- eval (concat (expression.bv_nat 2 0) v_12022);
      v_12024 <- eval (sub v_12021 v_12023);
      v_12025 <- eval (sgt v_12024 (expression.bv_nat 18 65535));
      v_12026 <- eval (slt v_12024 (expression.bv_nat 18 0));
      v_12027 <- eval (extract v_12024 2 18);
      v_12028 <- eval (mux v_12026 (expression.bv_nat 16 0) v_12027);
      v_12029 <- eval (mux v_12025 (expression.bv_nat 16 65535) v_12028);
      v_12030 <- eval (extract v_12007 32 48);
      v_12031 <- eval (concat (expression.bv_nat 2 0) v_12030);
      v_12032 <- eval (extract v_12011 32 48);
      v_12033 <- eval (concat (expression.bv_nat 2 0) v_12032);
      v_12034 <- eval (sub v_12031 v_12033);
      v_12035 <- eval (sgt v_12034 (expression.bv_nat 18 65535));
      v_12036 <- eval (slt v_12034 (expression.bv_nat 18 0));
      v_12037 <- eval (extract v_12034 2 18);
      v_12038 <- eval (mux v_12036 (expression.bv_nat 16 0) v_12037);
      v_12039 <- eval (mux v_12035 (expression.bv_nat 16 65535) v_12038);
      v_12040 <- eval (extract v_12007 48 64);
      v_12041 <- eval (concat (expression.bv_nat 2 0) v_12040);
      v_12042 <- eval (extract v_12011 48 64);
      v_12043 <- eval (concat (expression.bv_nat 2 0) v_12042);
      v_12044 <- eval (sub v_12041 v_12043);
      v_12045 <- eval (sgt v_12044 (expression.bv_nat 18 65535));
      v_12046 <- eval (slt v_12044 (expression.bv_nat 18 0));
      v_12047 <- eval (extract v_12044 2 18);
      v_12048 <- eval (mux v_12046 (expression.bv_nat 16 0) v_12047);
      v_12049 <- eval (mux v_12045 (expression.bv_nat 16 65535) v_12048);
      v_12050 <- eval (extract v_12007 64 80);
      v_12051 <- eval (concat (expression.bv_nat 2 0) v_12050);
      v_12052 <- eval (extract v_12011 64 80);
      v_12053 <- eval (concat (expression.bv_nat 2 0) v_12052);
      v_12054 <- eval (sub v_12051 v_12053);
      v_12055 <- eval (sgt v_12054 (expression.bv_nat 18 65535));
      v_12056 <- eval (slt v_12054 (expression.bv_nat 18 0));
      v_12057 <- eval (extract v_12054 2 18);
      v_12058 <- eval (mux v_12056 (expression.bv_nat 16 0) v_12057);
      v_12059 <- eval (mux v_12055 (expression.bv_nat 16 65535) v_12058);
      v_12060 <- eval (extract v_12007 80 96);
      v_12061 <- eval (concat (expression.bv_nat 2 0) v_12060);
      v_12062 <- eval (extract v_12011 80 96);
      v_12063 <- eval (concat (expression.bv_nat 2 0) v_12062);
      v_12064 <- eval (sub v_12061 v_12063);
      v_12065 <- eval (sgt v_12064 (expression.bv_nat 18 65535));
      v_12066 <- eval (slt v_12064 (expression.bv_nat 18 0));
      v_12067 <- eval (extract v_12064 2 18);
      v_12068 <- eval (mux v_12066 (expression.bv_nat 16 0) v_12067);
      v_12069 <- eval (mux v_12065 (expression.bv_nat 16 65535) v_12068);
      v_12070 <- eval (extract v_12007 96 112);
      v_12071 <- eval (concat (expression.bv_nat 2 0) v_12070);
      v_12072 <- eval (extract v_12011 96 112);
      v_12073 <- eval (concat (expression.bv_nat 2 0) v_12072);
      v_12074 <- eval (sub v_12071 v_12073);
      v_12075 <- eval (sgt v_12074 (expression.bv_nat 18 65535));
      v_12076 <- eval (slt v_12074 (expression.bv_nat 18 0));
      v_12077 <- eval (extract v_12074 2 18);
      v_12078 <- eval (mux v_12076 (expression.bv_nat 16 0) v_12077);
      v_12079 <- eval (mux v_12075 (expression.bv_nat 16 65535) v_12078);
      v_12080 <- eval (extract v_12007 112 128);
      v_12081 <- eval (concat (expression.bv_nat 2 0) v_12080);
      v_12082 <- eval (extract v_12011 112 128);
      v_12083 <- eval (concat (expression.bv_nat 2 0) v_12082);
      v_12084 <- eval (sub v_12081 v_12083);
      v_12085 <- eval (sgt v_12084 (expression.bv_nat 18 65535));
      v_12086 <- eval (slt v_12084 (expression.bv_nat 18 0));
      v_12087 <- eval (extract v_12084 2 18);
      v_12088 <- eval (mux v_12086 (expression.bv_nat 16 0) v_12087);
      v_12089 <- eval (mux v_12085 (expression.bv_nat 16 65535) v_12088);
      v_12090 <- eval (concat v_12079 v_12089);
      v_12091 <- eval (concat v_12069 v_12090);
      v_12092 <- eval (concat v_12059 v_12091);
      v_12093 <- eval (concat v_12049 v_12092);
      v_12094 <- eval (concat v_12039 v_12093);
      v_12095 <- eval (concat v_12029 v_12094);
      v_12096 <- eval (concat v_12019 v_12095);
      setRegister (lhs.of_reg v_2620) v_12096;
      pure ()
    pat_end
def psubw1 : instruction :=
  definst "psubw" $ do
    pattern fun (v_2632 : reg (bv 128)) (v_2633 : reg (bv 128)) => do
      v_5725 <- getRegister v_2633;
      v_5726 <- eval (extract v_5725 0 16);
      v_5727 <- getRegister v_2632;
      v_5728 <- eval (extract v_5727 0 16);
      v_5729 <- eval (sub v_5726 v_5728);
      v_5730 <- eval (extract v_5725 16 32);
      v_5731 <- eval (extract v_5727 16 32);
      v_5732 <- eval (sub v_5730 v_5731);
      v_5733 <- eval (extract v_5725 32 48);
      v_5734 <- eval (extract v_5727 32 48);
      v_5735 <- eval (sub v_5733 v_5734);
      v_5736 <- eval (extract v_5725 48 64);
      v_5737 <- eval (extract v_5727 48 64);
      v_5738 <- eval (sub v_5736 v_5737);
      v_5739 <- eval (extract v_5725 64 80);
      v_5740 <- eval (extract v_5727 64 80);
      v_5741 <- eval (sub v_5739 v_5740);
      v_5742 <- eval (extract v_5725 80 96);
      v_5743 <- eval (extract v_5727 80 96);
      v_5744 <- eval (sub v_5742 v_5743);
      v_5745 <- eval (extract v_5725 96 112);
      v_5746 <- eval (extract v_5727 96 112);
      v_5747 <- eval (sub v_5745 v_5746);
      v_5748 <- eval (extract v_5725 112 128);
      v_5749 <- eval (extract v_5727 112 128);
      v_5750 <- eval (sub v_5748 v_5749);
      v_5751 <- eval (concat v_5747 v_5750);
      v_5752 <- eval (concat v_5744 v_5751);
      v_5753 <- eval (concat v_5741 v_5752);
      v_5754 <- eval (concat v_5738 v_5753);
      v_5755 <- eval (concat v_5735 v_5754);
      v_5756 <- eval (concat v_5732 v_5755);
      v_5757 <- eval (concat v_5729 v_5756);
      setRegister (lhs.of_reg v_2633) v_5757;
      pure ()
    pat_end;
    pattern fun (v_2628 : Mem) (v_2629 : reg (bv 128)) => do
      v_12098 <- getRegister v_2629;
      v_12099 <- eval (extract v_12098 0 16);
      v_12100 <- evaluateAddress v_2628;
      v_12101 <- load v_12100 16;
      v_12102 <- eval (extract v_12101 0 16);
      v_12103 <- eval (sub v_12099 v_12102);
      v_12104 <- eval (extract v_12098 16 32);
      v_12105 <- eval (extract v_12101 16 32);
      v_12106 <- eval (sub v_12104 v_12105);
      v_12107 <- eval (extract v_12098 32 48);
      v_12108 <- eval (extract v_12101 32 48);
      v_12109 <- eval (sub v_12107 v_12108);
      v_12110 <- eval (extract v_12098 48 64);
      v_12111 <- eval (extract v_12101 48 64);
      v_12112 <- eval (sub v_12110 v_12111);
      v_12113 <- eval (extract v_12098 64 80);
      v_12114 <- eval (extract v_12101 64 80);
      v_12115 <- eval (sub v_12113 v_12114);
      v_12116 <- eval (extract v_12098 80 96);
      v_12117 <- eval (extract v_12101 80 96);
      v_12118 <- eval (sub v_12116 v_12117);
      v_12119 <- eval (extract v_12098 96 112);
      v_12120 <- eval (extract v_12101 96 112);
      v_12121 <- eval (sub v_12119 v_12120);
      v_12122 <- eval (extract v_12098 112 128);
      v_12123 <- eval (extract v_12101 112 128);
      v_12124 <- eval (sub v_12122 v_12123);
      v_12125 <- eval (concat v_12121 v_12124);
      v_12126 <- eval (concat v_12118 v_12125);
      v_12127 <- eval (concat v_12115 v_12126);
      v_12128 <- eval (concat v_12112 v_12127);
      v_12129 <- eval (concat v_12109 v_12128);
      v_12130 <- eval (concat v_12106 v_12129);
      v_12131 <- eval (concat v_12103 v_12130);
      setRegister (lhs.of_reg v_2629) v_12131;
      pure ()
    pat_end
def ptest1 : instruction :=
  definst "ptest" $ do
    pattern fun (v_2641 : reg (bv 128)) (v_2642 : reg (bv 128)) => do
      v_5763 <- getRegister v_2642;
      v_5764 <- eval (bitwidthMInt v_5763);
      v_5765 <- eval (mi v_5764 -1);
      v_5766 <- eval (bv_xor v_5763 v_5765);
      v_5767 <- getRegister v_2641;
      v_5768 <- eval (bv_and v_5766 v_5767);
      v_5769 <- eval (eq v_5768 (expression.bv_nat 128 0));
      v_5770 <- eval (mux v_5769 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5771 <- eval (bv_and v_5763 v_5767);
      v_5772 <- eval (eq v_5771 (expression.bv_nat 128 0));
      v_5773 <- eval (mux v_5772 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf (expression.bv_nat 1 0);
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_5773;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_5770;
      pure ()
    pat_end;
    pattern fun (v_2637 : Mem) (v_2638 : reg (bv 128)) => do
      v_12133 <- getRegister v_2638;
      v_12134 <- eval (bitwidthMInt v_12133);
      v_12135 <- eval (mi v_12134 -1);
      v_12136 <- eval (bv_xor v_12133 v_12135);
      v_12137 <- evaluateAddress v_2637;
      v_12138 <- load v_12137 16;
      v_12139 <- eval (bv_and v_12136 v_12138);
      v_12140 <- eval (eq v_12139 (expression.bv_nat 128 0));
      v_12141 <- eval (mux v_12140 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12142 <- eval (bv_and v_12133 v_12138);
      v_12143 <- eval (eq v_12142 (expression.bv_nat 128 0));
      v_12144 <- eval (mux v_12143 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of (expression.bv_nat 1 0);
      setRegister pf (expression.bv_nat 1 0);
      setRegister af (expression.bv_nat 1 0);
      setRegister zf v_12144;
      setRegister sf (expression.bv_nat 1 0);
      setRegister cf v_12141;
      pure ()
    pat_end
def punpckhbw1 : instruction :=
  definst "punpckhbw" $ do
    pattern fun (v_2650 : reg (bv 128)) (v_2651 : reg (bv 128)) => do
      v_5784 <- getRegister v_2650;
      v_5785 <- eval (extract v_5784 0 8);
      v_5786 <- getRegister v_2651;
      v_5787 <- eval (extract v_5786 0 8);
      v_5788 <- eval (concat v_5785 v_5787);
      v_5789 <- eval (extract v_5784 8 16);
      v_5790 <- eval (extract v_5786 8 16);
      v_5791 <- eval (concat v_5789 v_5790);
      v_5792 <- eval (extract v_5784 16 24);
      v_5793 <- eval (extract v_5786 16 24);
      v_5794 <- eval (concat v_5792 v_5793);
      v_5795 <- eval (extract v_5784 24 32);
      v_5796 <- eval (extract v_5786 24 32);
      v_5797 <- eval (concat v_5795 v_5796);
      v_5798 <- eval (extract v_5784 32 40);
      v_5799 <- eval (extract v_5786 32 40);
      v_5800 <- eval (concat v_5798 v_5799);
      v_5801 <- eval (extract v_5784 40 48);
      v_5802 <- eval (extract v_5786 40 48);
      v_5803 <- eval (concat v_5801 v_5802);
      v_5804 <- eval (extract v_5784 48 56);
      v_5805 <- eval (extract v_5786 48 56);
      v_5806 <- eval (concat v_5804 v_5805);
      v_5807 <- eval (extract v_5784 56 64);
      v_5808 <- eval (extract v_5786 56 64);
      v_5809 <- eval (concat v_5807 v_5808);
      v_5810 <- eval (concat v_5806 v_5809);
      v_5811 <- eval (concat v_5803 v_5810);
      v_5812 <- eval (concat v_5800 v_5811);
      v_5813 <- eval (concat v_5797 v_5812);
      v_5814 <- eval (concat v_5794 v_5813);
      v_5815 <- eval (concat v_5791 v_5814);
      v_5816 <- eval (concat v_5788 v_5815);
      setRegister (lhs.of_reg v_2651) v_5816;
      pure ()
    pat_end;
    pattern fun (v_2646 : Mem) (v_2647 : reg (bv 128)) => do
      v_12151 <- evaluateAddress v_2646;
      v_12152 <- load v_12151 16;
      v_12153 <- eval (extract v_12152 0 8);
      v_12154 <- getRegister v_2647;
      v_12155 <- eval (extract v_12154 0 8);
      v_12156 <- eval (concat v_12153 v_12155);
      v_12157 <- eval (extract v_12152 8 16);
      v_12158 <- eval (extract v_12154 8 16);
      v_12159 <- eval (concat v_12157 v_12158);
      v_12160 <- eval (extract v_12152 16 24);
      v_12161 <- eval (extract v_12154 16 24);
      v_12162 <- eval (concat v_12160 v_12161);
      v_12163 <- eval (extract v_12152 24 32);
      v_12164 <- eval (extract v_12154 24 32);
      v_12165 <- eval (concat v_12163 v_12164);
      v_12166 <- eval (extract v_12152 32 40);
      v_12167 <- eval (extract v_12154 32 40);
      v_12168 <- eval (concat v_12166 v_12167);
      v_12169 <- eval (extract v_12152 40 48);
      v_12170 <- eval (extract v_12154 40 48);
      v_12171 <- eval (concat v_12169 v_12170);
      v_12172 <- eval (extract v_12152 48 56);
      v_12173 <- eval (extract v_12154 48 56);
      v_12174 <- eval (concat v_12172 v_12173);
      v_12175 <- eval (extract v_12152 56 64);
      v_12176 <- eval (extract v_12154 56 64);
      v_12177 <- eval (concat v_12175 v_12176);
      v_12178 <- eval (concat v_12174 v_12177);
      v_12179 <- eval (concat v_12171 v_12178);
      v_12180 <- eval (concat v_12168 v_12179);
      v_12181 <- eval (concat v_12165 v_12180);
      v_12182 <- eval (concat v_12162 v_12181);
      v_12183 <- eval (concat v_12159 v_12182);
      v_12184 <- eval (concat v_12156 v_12183);
      setRegister (lhs.of_reg v_2647) v_12184;
      pure ()
    pat_end
def punpckhdq1 : instruction :=
  definst "punpckhdq" $ do
    pattern fun (v_2659 : reg (bv 128)) (v_2660 : reg (bv 128)) => do
      v_5822 <- getRegister v_2659;
      v_5823 <- eval (extract v_5822 0 32);
      v_5824 <- getRegister v_2660;
      v_5825 <- eval (extract v_5824 0 32);
      v_5826 <- eval (concat v_5823 v_5825);
      v_5827 <- eval (extract v_5822 32 64);
      v_5828 <- eval (extract v_5824 32 64);
      v_5829 <- eval (concat v_5827 v_5828);
      v_5830 <- eval (concat v_5826 v_5829);
      setRegister (lhs.of_reg v_2660) v_5830;
      pure ()
    pat_end;
    pattern fun (v_2655 : Mem) (v_2656 : reg (bv 128)) => do
      v_12186 <- evaluateAddress v_2655;
      v_12187 <- load v_12186 16;
      v_12188 <- eval (extract v_12187 0 32);
      v_12189 <- getRegister v_2656;
      v_12190 <- eval (extract v_12189 0 32);
      v_12191 <- eval (concat v_12188 v_12190);
      v_12192 <- eval (extract v_12187 32 64);
      v_12193 <- eval (extract v_12189 32 64);
      v_12194 <- eval (concat v_12192 v_12193);
      v_12195 <- eval (concat v_12191 v_12194);
      setRegister (lhs.of_reg v_2656) v_12195;
      pure ()
    pat_end
def punpckhqdq1 : instruction :=
  definst "punpckhqdq" $ do
    pattern fun (v_2668 : reg (bv 128)) (v_2669 : reg (bv 128)) => do
      v_5836 <- getRegister v_2668;
      v_5837 <- eval (extract v_5836 0 64);
      v_5838 <- getRegister v_2669;
      v_5839 <- eval (extract v_5838 0 64);
      v_5840 <- eval (concat v_5837 v_5839);
      setRegister (lhs.of_reg v_2669) v_5840;
      pure ()
    pat_end;
    pattern fun (v_2664 : Mem) (v_2665 : reg (bv 128)) => do
      v_12197 <- evaluateAddress v_2664;
      v_12198 <- load v_12197 16;
      v_12199 <- eval (extract v_12198 0 64);
      v_12200 <- getRegister v_2665;
      v_12201 <- eval (extract v_12200 0 64);
      v_12202 <- eval (concat v_12199 v_12201);
      setRegister (lhs.of_reg v_2665) v_12202;
      pure ()
    pat_end
def punpckhwd1 : instruction :=
  definst "punpckhwd" $ do
    pattern fun (v_2677 : reg (bv 128)) (v_2678 : reg (bv 128)) => do
      v_5846 <- getRegister v_2677;
      v_5847 <- eval (extract v_5846 0 16);
      v_5848 <- getRegister v_2678;
      v_5849 <- eval (extract v_5848 0 16);
      v_5850 <- eval (concat v_5847 v_5849);
      v_5851 <- eval (extract v_5846 16 32);
      v_5852 <- eval (extract v_5848 16 32);
      v_5853 <- eval (concat v_5851 v_5852);
      v_5854 <- eval (extract v_5846 32 48);
      v_5855 <- eval (extract v_5848 32 48);
      v_5856 <- eval (concat v_5854 v_5855);
      v_5857 <- eval (extract v_5846 48 64);
      v_5858 <- eval (extract v_5848 48 64);
      v_5859 <- eval (concat v_5857 v_5858);
      v_5860 <- eval (concat v_5856 v_5859);
      v_5861 <- eval (concat v_5853 v_5860);
      v_5862 <- eval (concat v_5850 v_5861);
      setRegister (lhs.of_reg v_2678) v_5862;
      pure ()
    pat_end;
    pattern fun (v_2673 : Mem) (v_2674 : reg (bv 128)) => do
      v_12204 <- evaluateAddress v_2673;
      v_12205 <- load v_12204 16;
      v_12206 <- eval (extract v_12205 0 16);
      v_12207 <- getRegister v_2674;
      v_12208 <- eval (extract v_12207 0 16);
      v_12209 <- eval (concat v_12206 v_12208);
      v_12210 <- eval (extract v_12205 16 32);
      v_12211 <- eval (extract v_12207 16 32);
      v_12212 <- eval (concat v_12210 v_12211);
      v_12213 <- eval (extract v_12205 32 48);
      v_12214 <- eval (extract v_12207 32 48);
      v_12215 <- eval (concat v_12213 v_12214);
      v_12216 <- eval (extract v_12205 48 64);
      v_12217 <- eval (extract v_12207 48 64);
      v_12218 <- eval (concat v_12216 v_12217);
      v_12219 <- eval (concat v_12215 v_12218);
      v_12220 <- eval (concat v_12212 v_12219);
      v_12221 <- eval (concat v_12209 v_12220);
      setRegister (lhs.of_reg v_2674) v_12221;
      pure ()
    pat_end
def punpcklbw1 : instruction :=
  definst "punpcklbw" $ do
    pattern fun (v_2686 : reg (bv 128)) (v_2687 : reg (bv 128)) => do
      v_5868 <- getRegister v_2686;
      v_5869 <- eval (extract v_5868 64 72);
      v_5870 <- getRegister v_2687;
      v_5871 <- eval (extract v_5870 64 72);
      v_5872 <- eval (concat v_5869 v_5871);
      v_5873 <- eval (extract v_5868 72 80);
      v_5874 <- eval (extract v_5870 72 80);
      v_5875 <- eval (concat v_5873 v_5874);
      v_5876 <- eval (extract v_5868 80 88);
      v_5877 <- eval (extract v_5870 80 88);
      v_5878 <- eval (concat v_5876 v_5877);
      v_5879 <- eval (extract v_5868 88 96);
      v_5880 <- eval (extract v_5870 88 96);
      v_5881 <- eval (concat v_5879 v_5880);
      v_5882 <- eval (extract v_5868 96 104);
      v_5883 <- eval (extract v_5870 96 104);
      v_5884 <- eval (concat v_5882 v_5883);
      v_5885 <- eval (extract v_5868 104 112);
      v_5886 <- eval (extract v_5870 104 112);
      v_5887 <- eval (concat v_5885 v_5886);
      v_5888 <- eval (extract v_5868 112 120);
      v_5889 <- eval (extract v_5870 112 120);
      v_5890 <- eval (concat v_5888 v_5889);
      v_5891 <- eval (extract v_5868 120 128);
      v_5892 <- eval (extract v_5870 120 128);
      v_5893 <- eval (concat v_5891 v_5892);
      v_5894 <- eval (concat v_5890 v_5893);
      v_5895 <- eval (concat v_5887 v_5894);
      v_5896 <- eval (concat v_5884 v_5895);
      v_5897 <- eval (concat v_5881 v_5896);
      v_5898 <- eval (concat v_5878 v_5897);
      v_5899 <- eval (concat v_5875 v_5898);
      v_5900 <- eval (concat v_5872 v_5899);
      setRegister (lhs.of_reg v_2687) v_5900;
      pure ()
    pat_end;
    pattern fun (v_2682 : Mem) (v_2683 : reg (bv 128)) => do
      v_12223 <- evaluateAddress v_2682;
      v_12224 <- load v_12223 16;
      v_12225 <- eval (extract v_12224 64 72);
      v_12226 <- getRegister v_2683;
      v_12227 <- eval (extract v_12226 64 72);
      v_12228 <- eval (concat v_12225 v_12227);
      v_12229 <- eval (extract v_12224 72 80);
      v_12230 <- eval (extract v_12226 72 80);
      v_12231 <- eval (concat v_12229 v_12230);
      v_12232 <- eval (extract v_12224 80 88);
      v_12233 <- eval (extract v_12226 80 88);
      v_12234 <- eval (concat v_12232 v_12233);
      v_12235 <- eval (extract v_12224 88 96);
      v_12236 <- eval (extract v_12226 88 96);
      v_12237 <- eval (concat v_12235 v_12236);
      v_12238 <- eval (extract v_12224 96 104);
      v_12239 <- eval (extract v_12226 96 104);
      v_12240 <- eval (concat v_12238 v_12239);
      v_12241 <- eval (extract v_12224 104 112);
      v_12242 <- eval (extract v_12226 104 112);
      v_12243 <- eval (concat v_12241 v_12242);
      v_12244 <- eval (extract v_12224 112 120);
      v_12245 <- eval (extract v_12226 112 120);
      v_12246 <- eval (concat v_12244 v_12245);
      v_12247 <- eval (extract v_12224 120 128);
      v_12248 <- eval (extract v_12226 120 128);
      v_12249 <- eval (concat v_12247 v_12248);
      v_12250 <- eval (concat v_12246 v_12249);
      v_12251 <- eval (concat v_12243 v_12250);
      v_12252 <- eval (concat v_12240 v_12251);
      v_12253 <- eval (concat v_12237 v_12252);
      v_12254 <- eval (concat v_12234 v_12253);
      v_12255 <- eval (concat v_12231 v_12254);
      v_12256 <- eval (concat v_12228 v_12255);
      setRegister (lhs.of_reg v_2683) v_12256;
      pure ()
    pat_end
def punpckldq1 : instruction :=
  definst "punpckldq" $ do
    pattern fun (v_2695 : reg (bv 128)) (v_2696 : reg (bv 128)) => do
      v_5906 <- getRegister v_2695;
      v_5907 <- eval (extract v_5906 64 96);
      v_5908 <- getRegister v_2696;
      v_5909 <- eval (extract v_5908 64 96);
      v_5910 <- eval (concat v_5907 v_5909);
      v_5911 <- eval (extract v_5906 96 128);
      v_5912 <- eval (extract v_5908 96 128);
      v_5913 <- eval (concat v_5911 v_5912);
      v_5914 <- eval (concat v_5910 v_5913);
      setRegister (lhs.of_reg v_2696) v_5914;
      pure ()
    pat_end;
    pattern fun (v_2691 : Mem) (v_2692 : reg (bv 128)) => do
      v_12258 <- evaluateAddress v_2691;
      v_12259 <- load v_12258 16;
      v_12260 <- eval (extract v_12259 64 96);
      v_12261 <- getRegister v_2692;
      v_12262 <- eval (extract v_12261 64 96);
      v_12263 <- eval (concat v_12260 v_12262);
      v_12264 <- eval (extract v_12259 96 128);
      v_12265 <- eval (extract v_12261 96 128);
      v_12266 <- eval (concat v_12264 v_12265);
      v_12267 <- eval (concat v_12263 v_12266);
      setRegister (lhs.of_reg v_2692) v_12267;
      pure ()
    pat_end
def punpcklqdq1 : instruction :=
  definst "punpcklqdq" $ do
    pattern fun (v_2704 : reg (bv 128)) (v_2705 : reg (bv 128)) => do
      v_5920 <- getRegister v_2704;
      v_5921 <- eval (extract v_5920 64 128);
      v_5922 <- getRegister v_2705;
      v_5923 <- eval (extract v_5922 64 128);
      v_5924 <- eval (concat v_5921 v_5923);
      setRegister (lhs.of_reg v_2705) v_5924;
      pure ()
    pat_end;
    pattern fun (v_2700 : Mem) (v_2701 : reg (bv 128)) => do
      v_12269 <- evaluateAddress v_2700;
      v_12270 <- load v_12269 16;
      v_12271 <- eval (extract v_12270 64 128);
      v_12272 <- getRegister v_2701;
      v_12273 <- eval (extract v_12272 64 128);
      v_12274 <- eval (concat v_12271 v_12273);
      setRegister (lhs.of_reg v_2701) v_12274;
      pure ()
    pat_end
def punpcklwd1 : instruction :=
  definst "punpcklwd" $ do
    pattern fun (v_2713 : reg (bv 128)) (v_2714 : reg (bv 128)) => do
      v_5930 <- getRegister v_2713;
      v_5931 <- eval (extract v_5930 64 80);
      v_5932 <- getRegister v_2714;
      v_5933 <- eval (extract v_5932 64 80);
      v_5934 <- eval (concat v_5931 v_5933);
      v_5935 <- eval (extract v_5930 80 96);
      v_5936 <- eval (extract v_5932 80 96);
      v_5937 <- eval (concat v_5935 v_5936);
      v_5938 <- eval (extract v_5930 96 112);
      v_5939 <- eval (extract v_5932 96 112);
      v_5940 <- eval (concat v_5938 v_5939);
      v_5941 <- eval (extract v_5930 112 128);
      v_5942 <- eval (extract v_5932 112 128);
      v_5943 <- eval (concat v_5941 v_5942);
      v_5944 <- eval (concat v_5940 v_5943);
      v_5945 <- eval (concat v_5937 v_5944);
      v_5946 <- eval (concat v_5934 v_5945);
      setRegister (lhs.of_reg v_2714) v_5946;
      pure ()
    pat_end;
    pattern fun (v_2709 : Mem) (v_2710 : reg (bv 128)) => do
      v_12276 <- evaluateAddress v_2709;
      v_12277 <- load v_12276 16;
      v_12278 <- eval (extract v_12277 64 80);
      v_12279 <- getRegister v_2710;
      v_12280 <- eval (extract v_12279 64 80);
      v_12281 <- eval (concat v_12278 v_12280);
      v_12282 <- eval (extract v_12277 80 96);
      v_12283 <- eval (extract v_12279 80 96);
      v_12284 <- eval (concat v_12282 v_12283);
      v_12285 <- eval (extract v_12277 96 112);
      v_12286 <- eval (extract v_12279 96 112);
      v_12287 <- eval (concat v_12285 v_12286);
      v_12288 <- eval (extract v_12277 112 128);
      v_12289 <- eval (extract v_12279 112 128);
      v_12290 <- eval (concat v_12288 v_12289);
      v_12291 <- eval (concat v_12287 v_12290);
      v_12292 <- eval (concat v_12284 v_12291);
      v_12293 <- eval (concat v_12281 v_12292);
      setRegister (lhs.of_reg v_2710) v_12293;
      pure ()
    pat_end
def pushq1 : instruction :=
  definst "pushq" $ do
    pattern fun (v_2718 : imm int) => do
      v_9096 <- getRegister rsp;
      v_9097 <- eval (sub v_9096 (expression.bv_nat 64 8));
      v_9098 <- eval (handleImmediateWithSignExtend v_2718 32 64);
      store v_9097 v_9098 8;
      setRegister rsp v_9097;
      pure ()
    pat_end;
    pattern fun (v_2722 : Mem) => do
      v_12878 <- getRegister rsp;
      v_12879 <- eval (sub v_12878 (expression.bv_nat 64 8));
      v_12880 <- evaluateAddress v_2722;
      v_12881 <- load v_12880 8;
      v_12882 <- eval (svalueMInt v_12881);
      v_12883 <- eval (mi 64 v_12882);
      store v_12879 v_12883 8;
      setRegister rsp v_12879;
      pure ()
    pat_end
def pushw1 : instruction :=
  definst "pushw" $ do
    pattern fun (v_2725 : Mem) => do
      v_12886 <- getRegister rsp;
      v_12887 <- eval (sub v_12886 (expression.bv_nat 64 2));
      v_12888 <- evaluateAddress v_2725;
      v_12889 <- load v_12888 2;
      v_12890 <- eval (svalueMInt v_12889);
      v_12891 <- eval (mi 16 v_12890);
      store v_12887 v_12891 2;
      setRegister rsp v_12887;
      pure ()
    pat_end
def pxor1 : instruction :=
  definst "pxor" $ do
    pattern fun (v_2732 : reg (bv 128)) (v_2733 : reg (bv 128)) => do
      v_5962 <- getRegister v_2733;
      v_5963 <- getRegister v_2732;
      v_5964 <- eval (bv_xor v_5962 v_5963);
      setRegister (lhs.of_reg v_2733) v_5964;
      pure ()
    pat_end;
    pattern fun (v_2728 : Mem) (v_2729 : reg (bv 128)) => do
      v_12297 <- getRegister v_2729;
      v_12298 <- evaluateAddress v_2728;
      v_12299 <- load v_12298 16;
      v_12300 <- eval (bv_xor v_12297 v_12299);
      setRegister (lhs.of_reg v_2729) v_12300;
      pure ()
    pat_end
def rclb1 : instruction :=
  definst "rclb" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2747 : reg (bv 8)) => do
      v_5976 <- getRegister cf;
      v_5977 <- eval (eq v_5976 (expression.bv_nat 1 1));
      v_5978 <- eval (mux v_5977 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_5979 <- getRegister v_2747;
      v_5980 <- eval (concat v_5978 v_5979);
      v_5981 <- getRegister rcx;
      v_5982 <- eval (extract v_5981 56 64);
      v_5983 <- eval (bv_and v_5982 (expression.bv_nat 8 31));
      v_5984 <- eval (concat (expression.bv_nat 1 0) v_5983);
      v_5985 <- eval (urem v_5984 (expression.bv_nat 9 9));
      v_5986 <- eval (uvalueMInt v_5985);
      v_5987 <- eval (rolHelper v_5980 v_5986 0);
      v_5988 <- eval (extract v_5987 0 1);
      v_5989 <- eval (extract v_5985 1 9);
      v_5990 <- eval (eq v_5989 (expression.bv_nat 8 1));
      v_5991 <- eval (eq v_5988 (expression.bv_nat 1 1));
      v_5992 <- eval (extract v_5987 1 2);
      v_5993 <- eval (eq v_5992 (expression.bv_nat 1 1));
      v_5994 <- eval (eq v_5991 v_5993);
      v_5995 <- eval (notBool_ v_5994);
      v_5996 <- eval (bit_and v_5990 v_5995);
      v_5997 <- eval (notBool_ v_5990);
      v_5998 <- eval (eq v_5989 (expression.bv_nat 8 0));
      v_5999 <- eval (notBool_ v_5998);
      v_6000 <- eval (bit_and v_5999 undef);
      v_6001 <- eval (notBool_ v_5999);
      v_6002 <- getRegister of;
      v_6003 <- eval (eq v_6002 (expression.bv_nat 1 1));
      v_6004 <- eval (bit_and v_6001 v_6003);
      v_6005 <- eval (bit_or v_6000 v_6004);
      v_6006 <- eval (bit_and v_5997 v_6005);
      v_6007 <- eval (bit_or v_5996 v_6006);
      v_6008 <- eval (mux v_6007 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6009 <- eval (extract v_5987 1 9);
      setRegister (lhs.of_reg v_2747) v_6009;
      setRegister of v_6008;
      setRegister cf v_5988;
      pure ()
    pat_end;
    pattern fun (v_2751 : imm int) (v_2752 : reg (bv 8)) => do
      v_6013 <- getRegister cf;
      v_6014 <- eval (eq v_6013 (expression.bv_nat 1 1));
      v_6015 <- eval (mux v_6014 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6016 <- getRegister v_2752;
      v_6017 <- eval (concat v_6015 v_6016);
      v_6018 <- eval (handleImmediateWithSignExtend v_2751 8 8);
      v_6019 <- eval (bv_and v_6018 (expression.bv_nat 8 31));
      v_6020 <- eval (concat (expression.bv_nat 1 0) v_6019);
      v_6021 <- eval (urem v_6020 (expression.bv_nat 9 9));
      v_6022 <- eval (uvalueMInt v_6021);
      v_6023 <- eval (rolHelper v_6017 v_6022 0);
      v_6024 <- eval (extract v_6023 0 1);
      v_6025 <- eval (extract v_6021 1 9);
      v_6026 <- eval (eq v_6025 (expression.bv_nat 8 1));
      v_6027 <- eval (eq v_6024 (expression.bv_nat 1 1));
      v_6028 <- eval (extract v_6023 1 2);
      v_6029 <- eval (eq v_6028 (expression.bv_nat 1 1));
      v_6030 <- eval (eq v_6027 v_6029);
      v_6031 <- eval (notBool_ v_6030);
      v_6032 <- eval (bit_and v_6026 v_6031);
      v_6033 <- eval (notBool_ v_6026);
      v_6034 <- eval (eq v_6025 (expression.bv_nat 8 0));
      v_6035 <- eval (notBool_ v_6034);
      v_6036 <- eval (bit_and v_6035 undef);
      v_6037 <- eval (notBool_ v_6035);
      v_6038 <- getRegister of;
      v_6039 <- eval (eq v_6038 (expression.bv_nat 1 1));
      v_6040 <- eval (bit_and v_6037 v_6039);
      v_6041 <- eval (bit_or v_6036 v_6040);
      v_6042 <- eval (bit_and v_6033 v_6041);
      v_6043 <- eval (bit_or v_6032 v_6042);
      v_6044 <- eval (mux v_6043 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6045 <- eval (extract v_6023 1 9);
      setRegister (lhs.of_reg v_2752) v_6045;
      setRegister of v_6044;
      setRegister cf v_6024;
      pure ()
    pat_end;
    pattern fun  (v_2756 : reg (bv 8)) => do
      v_6049 <- getRegister cf;
      v_6050 <- eval (eq v_6049 (expression.bv_nat 1 1));
      v_6051 <- eval (mux v_6050 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6052 <- getRegister v_2756;
      v_6053 <- eval (concat v_6051 v_6052);
      v_6054 <- eval (shl v_6053 1);
      v_6055 <- eval (bitwidthMInt v_6053);
      v_6056 <- eval (extract v_6054 0 v_6055);
      v_6057 <- eval (sub v_6055 1);
      v_6058 <- eval (mi v_6057 0);
      v_6059 <- eval (extract v_6053 0 1);
      v_6060 <- eval (concat v_6058 v_6059);
      v_6061 <- eval (add v_6056 v_6060);
      v_6062 <- eval (extract v_6061 0 1);
      v_6063 <- eval (eq v_6062 (expression.bv_nat 1 1));
      v_6064 <- eval (extract v_6061 1 2);
      v_6065 <- eval (eq v_6064 (expression.bv_nat 1 1));
      v_6066 <- eval (eq v_6063 v_6065);
      v_6067 <- eval (notBool_ v_6066);
      v_6068 <- eval (mux v_6067 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6069 <- eval (extract v_6061 1 9);
      setRegister (lhs.of_reg v_2756) v_6069;
      setRegister of v_6068;
      setRegister cf v_6062;
      pure ()
    pat_end;
    pattern fun cl (v_2760 : reg (bv 8)) => do
      v_6073 <- getRegister cf;
      v_6074 <- eval (eq v_6073 (expression.bv_nat 1 1));
      v_6075 <- eval (mux v_6074 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6076 <- getRegister v_2760;
      v_6077 <- eval (concat v_6075 v_6076);
      v_6078 <- getRegister rcx;
      v_6079 <- eval (extract v_6078 56 64);
      v_6080 <- eval (bv_and v_6079 (expression.bv_nat 8 31));
      v_6081 <- eval (concat (expression.bv_nat 1 0) v_6080);
      v_6082 <- eval (urem v_6081 (expression.bv_nat 9 9));
      v_6083 <- eval (uvalueMInt v_6082);
      v_6084 <- eval (rolHelper v_6077 v_6083 0);
      v_6085 <- eval (extract v_6084 0 1);
      v_6086 <- eval (extract v_6082 1 9);
      v_6087 <- eval (eq v_6086 (expression.bv_nat 8 1));
      v_6088 <- eval (eq v_6085 (expression.bv_nat 1 1));
      v_6089 <- eval (extract v_6084 1 2);
      v_6090 <- eval (eq v_6089 (expression.bv_nat 1 1));
      v_6091 <- eval (eq v_6088 v_6090);
      v_6092 <- eval (notBool_ v_6091);
      v_6093 <- eval (bit_and v_6087 v_6092);
      v_6094 <- eval (notBool_ v_6087);
      v_6095 <- eval (eq v_6086 (expression.bv_nat 8 0));
      v_6096 <- eval (notBool_ v_6095);
      v_6097 <- eval (bit_and v_6096 undef);
      v_6098 <- eval (notBool_ v_6096);
      v_6099 <- getRegister of;
      v_6100 <- eval (eq v_6099 (expression.bv_nat 1 1));
      v_6101 <- eval (bit_and v_6098 v_6100);
      v_6102 <- eval (bit_or v_6097 v_6101);
      v_6103 <- eval (bit_and v_6094 v_6102);
      v_6104 <- eval (bit_or v_6093 v_6103);
      v_6105 <- eval (mux v_6104 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6106 <- eval (extract v_6084 1 9);
      setRegister (lhs.of_reg v_2760) v_6106;
      setRegister of v_6105;
      setRegister cf v_6085;
      pure ()
    pat_end;
    pattern fun (v_2764 : imm int) (v_2765 : reg (bv 8)) => do
      v_6110 <- getRegister cf;
      v_6111 <- eval (eq v_6110 (expression.bv_nat 1 1));
      v_6112 <- eval (mux v_6111 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6113 <- getRegister v_2765;
      v_6114 <- eval (concat v_6112 v_6113);
      v_6115 <- eval (handleImmediateWithSignExtend v_2764 8 8);
      v_6116 <- eval (bv_and v_6115 (expression.bv_nat 8 31));
      v_6117 <- eval (concat (expression.bv_nat 1 0) v_6116);
      v_6118 <- eval (urem v_6117 (expression.bv_nat 9 9));
      v_6119 <- eval (uvalueMInt v_6118);
      v_6120 <- eval (rolHelper v_6114 v_6119 0);
      v_6121 <- eval (extract v_6120 0 1);
      v_6122 <- eval (extract v_6118 1 9);
      v_6123 <- eval (eq v_6122 (expression.bv_nat 8 1));
      v_6124 <- eval (eq v_6121 (expression.bv_nat 1 1));
      v_6125 <- eval (extract v_6120 1 2);
      v_6126 <- eval (eq v_6125 (expression.bv_nat 1 1));
      v_6127 <- eval (eq v_6124 v_6126);
      v_6128 <- eval (notBool_ v_6127);
      v_6129 <- eval (bit_and v_6123 v_6128);
      v_6130 <- eval (notBool_ v_6123);
      v_6131 <- eval (eq v_6122 (expression.bv_nat 8 0));
      v_6132 <- eval (notBool_ v_6131);
      v_6133 <- eval (bit_and v_6132 undef);
      v_6134 <- eval (notBool_ v_6132);
      v_6135 <- getRegister of;
      v_6136 <- eval (eq v_6135 (expression.bv_nat 1 1));
      v_6137 <- eval (bit_and v_6134 v_6136);
      v_6138 <- eval (bit_or v_6133 v_6137);
      v_6139 <- eval (bit_and v_6130 v_6138);
      v_6140 <- eval (bit_or v_6129 v_6139);
      v_6141 <- eval (mux v_6140 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6142 <- eval (extract v_6120 1 9);
      setRegister (lhs.of_reg v_2765) v_6142;
      setRegister of v_6141;
      setRegister cf v_6121;
      pure ()
    pat_end;
    pattern fun  (v_2769 : reg (bv 8)) => do
      v_6146 <- getRegister cf;
      v_6147 <- eval (eq v_6146 (expression.bv_nat 1 1));
      v_6148 <- eval (mux v_6147 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6149 <- getRegister v_2769;
      v_6150 <- eval (concat v_6148 v_6149);
      v_6151 <- eval (shl v_6150 1);
      v_6152 <- eval (bitwidthMInt v_6150);
      v_6153 <- eval (extract v_6151 0 v_6152);
      v_6154 <- eval (sub v_6152 1);
      v_6155 <- eval (mi v_6154 0);
      v_6156 <- eval (extract v_6150 0 1);
      v_6157 <- eval (concat v_6155 v_6156);
      v_6158 <- eval (add v_6153 v_6157);
      v_6159 <- eval (extract v_6158 0 1);
      v_6160 <- eval (eq v_6159 (expression.bv_nat 1 1));
      v_6161 <- eval (extract v_6158 1 2);
      v_6162 <- eval (eq v_6161 (expression.bv_nat 1 1));
      v_6163 <- eval (eq v_6160 v_6162);
      v_6164 <- eval (notBool_ v_6163);
      v_6165 <- eval (mux v_6164 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6166 <- eval (extract v_6158 1 9);
      setRegister (lhs.of_reg v_2769) v_6166;
      setRegister of v_6165;
      setRegister cf v_6159;
      pure ()
    pat_end;
    pattern fun cl (v_2737 : Mem) => do
      v_12894 <- evaluateAddress v_2737;
      v_12895 <- getRegister cf;
      v_12896 <- eval (eq v_12895 (expression.bv_nat 1 1));
      v_12897 <- eval (mux v_12896 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12898 <- load v_12894 1;
      v_12899 <- eval (concat v_12897 v_12898);
      v_12900 <- getRegister rcx;
      v_12901 <- eval (extract v_12900 56 64);
      v_12902 <- eval (bv_and v_12901 (expression.bv_nat 8 31));
      v_12903 <- eval (concat (expression.bv_nat 1 0) v_12902);
      v_12904 <- eval (urem v_12903 (expression.bv_nat 9 9));
      v_12905 <- eval (uvalueMInt v_12904);
      v_12906 <- eval (rolHelper v_12899 v_12905 0);
      v_12907 <- eval (extract v_12906 1 9);
      store v_12894 v_12907 1;
      v_12909 <- eval (extract v_12906 0 1);
      v_12910 <- eval (extract v_12904 1 9);
      v_12911 <- eval (eq v_12910 (expression.bv_nat 8 1));
      v_12912 <- eval (eq v_12909 (expression.bv_nat 1 1));
      v_12913 <- eval (extract v_12906 1 2);
      v_12914 <- eval (eq v_12913 (expression.bv_nat 1 1));
      v_12915 <- eval (eq v_12912 v_12914);
      v_12916 <- eval (notBool_ v_12915);
      v_12917 <- eval (bit_and v_12911 v_12916);
      v_12918 <- eval (notBool_ v_12911);
      v_12919 <- eval (eq v_12910 (expression.bv_nat 8 0));
      v_12920 <- eval (notBool_ v_12919);
      v_12921 <- eval (bit_and v_12920 undef);
      v_12922 <- eval (notBool_ v_12920);
      v_12923 <- getRegister of;
      v_12924 <- eval (eq v_12923 (expression.bv_nat 1 1));
      v_12925 <- eval (bit_and v_12922 v_12924);
      v_12926 <- eval (bit_or v_12921 v_12925);
      v_12927 <- eval (bit_and v_12918 v_12926);
      v_12928 <- eval (bit_or v_12917 v_12927);
      v_12929 <- eval (mux v_12928 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12929;
      setRegister cf v_12909;
      pure ()
    pat_end;
    pattern fun (v_2741 : imm int) (v_2740 : Mem) => do
      v_12932 <- evaluateAddress v_2740;
      v_12933 <- getRegister cf;
      v_12934 <- eval (eq v_12933 (expression.bv_nat 1 1));
      v_12935 <- eval (mux v_12934 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12936 <- load v_12932 1;
      v_12937 <- eval (concat v_12935 v_12936);
      v_12938 <- eval (handleImmediateWithSignExtend v_2741 8 8);
      v_12939 <- eval (bv_and v_12938 (expression.bv_nat 8 31));
      v_12940 <- eval (concat (expression.bv_nat 1 0) v_12939);
      v_12941 <- eval (urem v_12940 (expression.bv_nat 9 9));
      v_12942 <- eval (uvalueMInt v_12941);
      v_12943 <- eval (rolHelper v_12937 v_12942 0);
      v_12944 <- eval (extract v_12943 1 9);
      store v_12932 v_12944 1;
      v_12946 <- eval (extract v_12943 0 1);
      v_12947 <- eval (extract v_12941 1 9);
      v_12948 <- eval (eq v_12947 (expression.bv_nat 8 1));
      v_12949 <- eval (eq v_12946 (expression.bv_nat 1 1));
      v_12950 <- eval (extract v_12943 1 2);
      v_12951 <- eval (eq v_12950 (expression.bv_nat 1 1));
      v_12952 <- eval (eq v_12949 v_12951);
      v_12953 <- eval (notBool_ v_12952);
      v_12954 <- eval (bit_and v_12948 v_12953);
      v_12955 <- eval (notBool_ v_12948);
      v_12956 <- eval (eq v_12947 (expression.bv_nat 8 0));
      v_12957 <- eval (notBool_ v_12956);
      v_12958 <- eval (bit_and v_12957 undef);
      v_12959 <- eval (notBool_ v_12957);
      v_12960 <- getRegister of;
      v_12961 <- eval (eq v_12960 (expression.bv_nat 1 1));
      v_12962 <- eval (bit_and v_12959 v_12961);
      v_12963 <- eval (bit_or v_12958 v_12962);
      v_12964 <- eval (bit_and v_12955 v_12963);
      v_12965 <- eval (bit_or v_12954 v_12964);
      v_12966 <- eval (mux v_12965 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12966;
      setRegister cf v_12946;
      pure ()
    pat_end;
    pattern fun  (v_2740 : Mem) => do
      v_12969 <- evaluateAddress v_2740;
      v_12970 <- getRegister cf;
      v_12971 <- eval (eq v_12970 (expression.bv_nat 1 1));
      v_12972 <- eval (mux v_12971 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12973 <- load v_12969 1;
      v_12974 <- eval (concat v_12972 v_12973);
      v_12975 <- eval (shl v_12974 1);
      v_12976 <- eval (bitwidthMInt v_12974);
      v_12977 <- eval (extract v_12975 0 v_12976);
      v_12978 <- eval (sub v_12976 1);
      v_12979 <- eval (mi v_12978 0);
      v_12980 <- eval (extract v_12974 0 1);
      v_12981 <- eval (concat v_12979 v_12980);
      v_12982 <- eval (add v_12977 v_12981);
      v_12983 <- eval (extract v_12982 1 9);
      store v_12969 v_12983 1;
      v_12985 <- eval (extract v_12982 0 1);
      v_12986 <- eval (eq v_12985 (expression.bv_nat 1 1));
      v_12987 <- eval (extract v_12982 1 2);
      v_12988 <- eval (eq v_12987 (expression.bv_nat 1 1));
      v_12989 <- eval (eq v_12986 v_12988);
      v_12990 <- eval (notBool_ v_12989);
      v_12991 <- eval (mux v_12990 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12991;
      setRegister cf v_12985;
      pure ()
    pat_end;
    pattern fun  (v_2744 : Mem) => do
      v_12994 <- evaluateAddress v_2744;
      v_12995 <- getRegister cf;
      v_12996 <- eval (eq v_12995 (expression.bv_nat 1 1));
      v_12997 <- eval (mux v_12996 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12998 <- load v_12994 1;
      v_12999 <- eval (concat v_12997 v_12998);
      v_13000 <- eval (shl v_12999 1);
      v_13001 <- eval (bitwidthMInt v_12999);
      v_13002 <- eval (extract v_13000 0 v_13001);
      v_13003 <- eval (sub v_13001 1);
      v_13004 <- eval (mi v_13003 0);
      v_13005 <- eval (extract v_12999 0 1);
      v_13006 <- eval (concat v_13004 v_13005);
      v_13007 <- eval (add v_13002 v_13006);
      v_13008 <- eval (extract v_13007 1 9);
      store v_12994 v_13008 1;
      v_13010 <- eval (extract v_13007 0 1);
      v_13011 <- eval (eq v_13010 (expression.bv_nat 1 1));
      v_13012 <- eval (extract v_13007 1 2);
      v_13013 <- eval (eq v_13012 (expression.bv_nat 1 1));
      v_13014 <- eval (eq v_13011 v_13013);
      v_13015 <- eval (notBool_ v_13014);
      v_13016 <- eval (mux v_13015 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13016;
      setRegister cf v_13010;
      pure ()
    pat_end
def rcll1 : instruction :=
  definst "rcll" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2783 : reg (bv 32)) => do
      v_6180 <- getRegister cf;
      v_6181 <- eval (eq v_6180 (expression.bv_nat 1 1));
      v_6182 <- eval (mux v_6181 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6183 <- getRegister v_2783;
      v_6184 <- eval (concat v_6182 v_6183);
      v_6185 <- getRegister rcx;
      v_6186 <- eval (extract v_6185 56 64);
      v_6187 <- eval (bv_and v_6186 (expression.bv_nat 8 31));
      v_6188 <- eval (concat (expression.bv_nat 25 0) v_6187);
      v_6189 <- eval (urem v_6188 (expression.bv_nat 33 33));
      v_6190 <- eval (uvalueMInt v_6189);
      v_6191 <- eval (rolHelper v_6184 v_6190 0);
      v_6192 <- eval (extract v_6191 0 1);
      v_6193 <- eval (extract v_6189 25 33);
      v_6194 <- eval (eq v_6193 (expression.bv_nat 8 1));
      v_6195 <- eval (eq v_6192 (expression.bv_nat 1 1));
      v_6196 <- eval (extract v_6191 1 2);
      v_6197 <- eval (eq v_6196 (expression.bv_nat 1 1));
      v_6198 <- eval (eq v_6195 v_6197);
      v_6199 <- eval (notBool_ v_6198);
      v_6200 <- eval (bit_and v_6194 v_6199);
      v_6201 <- eval (notBool_ v_6194);
      v_6202 <- eval (eq v_6193 (expression.bv_nat 8 0));
      v_6203 <- eval (notBool_ v_6202);
      v_6204 <- eval (bit_and v_6203 undef);
      v_6205 <- eval (notBool_ v_6203);
      v_6206 <- getRegister of;
      v_6207 <- eval (eq v_6206 (expression.bv_nat 1 1));
      v_6208 <- eval (bit_and v_6205 v_6207);
      v_6209 <- eval (bit_or v_6204 v_6208);
      v_6210 <- eval (bit_and v_6201 v_6209);
      v_6211 <- eval (bit_or v_6200 v_6210);
      v_6212 <- eval (mux v_6211 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6213 <- eval (extract v_6191 1 33);
      setRegister (lhs.of_reg v_2783) v_6213;
      setRegister of v_6212;
      setRegister cf v_6192;
      pure ()
    pat_end;
    pattern fun (v_2787 : imm int) (v_2788 : reg (bv 32)) => do
      v_6217 <- getRegister cf;
      v_6218 <- eval (eq v_6217 (expression.bv_nat 1 1));
      v_6219 <- eval (mux v_6218 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6220 <- getRegister v_2788;
      v_6221 <- eval (concat v_6219 v_6220);
      v_6222 <- eval (handleImmediateWithSignExtend v_2787 8 8);
      v_6223 <- eval (bv_and v_6222 (expression.bv_nat 8 31));
      v_6224 <- eval (concat (expression.bv_nat 25 0) v_6223);
      v_6225 <- eval (urem v_6224 (expression.bv_nat 33 33));
      v_6226 <- eval (uvalueMInt v_6225);
      v_6227 <- eval (rolHelper v_6221 v_6226 0);
      v_6228 <- eval (extract v_6227 0 1);
      v_6229 <- eval (extract v_6225 25 33);
      v_6230 <- eval (eq v_6229 (expression.bv_nat 8 1));
      v_6231 <- eval (eq v_6228 (expression.bv_nat 1 1));
      v_6232 <- eval (extract v_6227 1 2);
      v_6233 <- eval (eq v_6232 (expression.bv_nat 1 1));
      v_6234 <- eval (eq v_6231 v_6233);
      v_6235 <- eval (notBool_ v_6234);
      v_6236 <- eval (bit_and v_6230 v_6235);
      v_6237 <- eval (notBool_ v_6230);
      v_6238 <- eval (eq v_6229 (expression.bv_nat 8 0));
      v_6239 <- eval (notBool_ v_6238);
      v_6240 <- eval (bit_and v_6239 undef);
      v_6241 <- eval (notBool_ v_6239);
      v_6242 <- getRegister of;
      v_6243 <- eval (eq v_6242 (expression.bv_nat 1 1));
      v_6244 <- eval (bit_and v_6241 v_6243);
      v_6245 <- eval (bit_or v_6240 v_6244);
      v_6246 <- eval (bit_and v_6237 v_6245);
      v_6247 <- eval (bit_or v_6236 v_6246);
      v_6248 <- eval (mux v_6247 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6249 <- eval (extract v_6227 1 33);
      setRegister (lhs.of_reg v_2788) v_6249;
      setRegister of v_6248;
      setRegister cf v_6228;
      pure ()
    pat_end;
    pattern fun  (v_2792 : reg (bv 32)) => do
      v_6253 <- getRegister cf;
      v_6254 <- eval (eq v_6253 (expression.bv_nat 1 1));
      v_6255 <- eval (mux v_6254 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6256 <- getRegister v_2792;
      v_6257 <- eval (concat v_6255 v_6256);
      v_6258 <- eval (shl v_6257 1);
      v_6259 <- eval (bitwidthMInt v_6257);
      v_6260 <- eval (extract v_6258 0 v_6259);
      v_6261 <- eval (sub v_6259 1);
      v_6262 <- eval (mi v_6261 0);
      v_6263 <- eval (extract v_6257 0 1);
      v_6264 <- eval (concat v_6262 v_6263);
      v_6265 <- eval (add v_6260 v_6264);
      v_6266 <- eval (extract v_6265 0 1);
      v_6267 <- eval (eq v_6266 (expression.bv_nat 1 1));
      v_6268 <- eval (extract v_6265 1 2);
      v_6269 <- eval (eq v_6268 (expression.bv_nat 1 1));
      v_6270 <- eval (eq v_6267 v_6269);
      v_6271 <- eval (notBool_ v_6270);
      v_6272 <- eval (mux v_6271 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6273 <- eval (extract v_6265 1 33);
      setRegister (lhs.of_reg v_2792) v_6273;
      setRegister of v_6272;
      setRegister cf v_6266;
      pure ()
    pat_end;
    pattern fun cl (v_2773 : Mem) => do
      v_13019 <- evaluateAddress v_2773;
      v_13020 <- getRegister cf;
      v_13021 <- eval (eq v_13020 (expression.bv_nat 1 1));
      v_13022 <- eval (mux v_13021 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13023 <- load v_13019 4;
      v_13024 <- eval (concat v_13022 v_13023);
      v_13025 <- getRegister rcx;
      v_13026 <- eval (extract v_13025 56 64);
      v_13027 <- eval (bv_and v_13026 (expression.bv_nat 8 31));
      v_13028 <- eval (concat (expression.bv_nat 25 0) v_13027);
      v_13029 <- eval (urem v_13028 (expression.bv_nat 33 33));
      v_13030 <- eval (uvalueMInt v_13029);
      v_13031 <- eval (rolHelper v_13024 v_13030 0);
      v_13032 <- eval (extract v_13031 1 33);
      store v_13019 v_13032 4;
      v_13034 <- eval (extract v_13031 0 1);
      v_13035 <- eval (extract v_13029 25 33);
      v_13036 <- eval (eq v_13035 (expression.bv_nat 8 1));
      v_13037 <- eval (eq v_13034 (expression.bv_nat 1 1));
      v_13038 <- eval (extract v_13031 1 2);
      v_13039 <- eval (eq v_13038 (expression.bv_nat 1 1));
      v_13040 <- eval (eq v_13037 v_13039);
      v_13041 <- eval (notBool_ v_13040);
      v_13042 <- eval (bit_and v_13036 v_13041);
      v_13043 <- eval (notBool_ v_13036);
      v_13044 <- eval (eq v_13035 (expression.bv_nat 8 0));
      v_13045 <- eval (notBool_ v_13044);
      v_13046 <- eval (bit_and v_13045 undef);
      v_13047 <- eval (notBool_ v_13045);
      v_13048 <- getRegister of;
      v_13049 <- eval (eq v_13048 (expression.bv_nat 1 1));
      v_13050 <- eval (bit_and v_13047 v_13049);
      v_13051 <- eval (bit_or v_13046 v_13050);
      v_13052 <- eval (bit_and v_13043 v_13051);
      v_13053 <- eval (bit_or v_13042 v_13052);
      v_13054 <- eval (mux v_13053 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13054;
      setRegister cf v_13034;
      pure ()
    pat_end;
    pattern fun (v_2777 : imm int) (v_2776 : Mem) => do
      v_13057 <- evaluateAddress v_2776;
      v_13058 <- getRegister cf;
      v_13059 <- eval (eq v_13058 (expression.bv_nat 1 1));
      v_13060 <- eval (mux v_13059 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13061 <- load v_13057 4;
      v_13062 <- eval (concat v_13060 v_13061);
      v_13063 <- eval (handleImmediateWithSignExtend v_2777 8 8);
      v_13064 <- eval (bv_and v_13063 (expression.bv_nat 8 31));
      v_13065 <- eval (concat (expression.bv_nat 25 0) v_13064);
      v_13066 <- eval (urem v_13065 (expression.bv_nat 33 33));
      v_13067 <- eval (uvalueMInt v_13066);
      v_13068 <- eval (rolHelper v_13062 v_13067 0);
      v_13069 <- eval (extract v_13068 1 33);
      store v_13057 v_13069 4;
      v_13071 <- eval (extract v_13068 0 1);
      v_13072 <- eval (extract v_13066 25 33);
      v_13073 <- eval (eq v_13072 (expression.bv_nat 8 1));
      v_13074 <- eval (eq v_13071 (expression.bv_nat 1 1));
      v_13075 <- eval (extract v_13068 1 2);
      v_13076 <- eval (eq v_13075 (expression.bv_nat 1 1));
      v_13077 <- eval (eq v_13074 v_13076);
      v_13078 <- eval (notBool_ v_13077);
      v_13079 <- eval (bit_and v_13073 v_13078);
      v_13080 <- eval (notBool_ v_13073);
      v_13081 <- eval (eq v_13072 (expression.bv_nat 8 0));
      v_13082 <- eval (notBool_ v_13081);
      v_13083 <- eval (bit_and v_13082 undef);
      v_13084 <- eval (notBool_ v_13082);
      v_13085 <- getRegister of;
      v_13086 <- eval (eq v_13085 (expression.bv_nat 1 1));
      v_13087 <- eval (bit_and v_13084 v_13086);
      v_13088 <- eval (bit_or v_13083 v_13087);
      v_13089 <- eval (bit_and v_13080 v_13088);
      v_13090 <- eval (bit_or v_13079 v_13089);
      v_13091 <- eval (mux v_13090 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13091;
      setRegister cf v_13071;
      pure ()
    pat_end;
    pattern fun  (v_2776 : Mem) => do
      v_13094 <- evaluateAddress v_2776;
      v_13095 <- getRegister cf;
      v_13096 <- eval (eq v_13095 (expression.bv_nat 1 1));
      v_13097 <- eval (mux v_13096 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13098 <- load v_13094 4;
      v_13099 <- eval (concat v_13097 v_13098);
      v_13100 <- eval (shl v_13099 1);
      v_13101 <- eval (bitwidthMInt v_13099);
      v_13102 <- eval (extract v_13100 0 v_13101);
      v_13103 <- eval (sub v_13101 1);
      v_13104 <- eval (mi v_13103 0);
      v_13105 <- eval (extract v_13099 0 1);
      v_13106 <- eval (concat v_13104 v_13105);
      v_13107 <- eval (add v_13102 v_13106);
      v_13108 <- eval (extract v_13107 1 33);
      store v_13094 v_13108 4;
      v_13110 <- eval (extract v_13107 0 1);
      v_13111 <- eval (eq v_13110 (expression.bv_nat 1 1));
      v_13112 <- eval (extract v_13107 1 2);
      v_13113 <- eval (eq v_13112 (expression.bv_nat 1 1));
      v_13114 <- eval (eq v_13111 v_13113);
      v_13115 <- eval (notBool_ v_13114);
      v_13116 <- eval (mux v_13115 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13116;
      setRegister cf v_13110;
      pure ()
    pat_end;
    pattern fun  (v_2780 : Mem) => do
      v_13119 <- evaluateAddress v_2780;
      v_13120 <- getRegister cf;
      v_13121 <- eval (eq v_13120 (expression.bv_nat 1 1));
      v_13122 <- eval (mux v_13121 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13123 <- load v_13119 4;
      v_13124 <- eval (concat v_13122 v_13123);
      v_13125 <- eval (shl v_13124 1);
      v_13126 <- eval (bitwidthMInt v_13124);
      v_13127 <- eval (extract v_13125 0 v_13126);
      v_13128 <- eval (sub v_13126 1);
      v_13129 <- eval (mi v_13128 0);
      v_13130 <- eval (extract v_13124 0 1);
      v_13131 <- eval (concat v_13129 v_13130);
      v_13132 <- eval (add v_13127 v_13131);
      v_13133 <- eval (extract v_13132 1 33);
      store v_13119 v_13133 4;
      v_13135 <- eval (extract v_13132 0 1);
      v_13136 <- eval (eq v_13135 (expression.bv_nat 1 1));
      v_13137 <- eval (extract v_13132 1 2);
      v_13138 <- eval (eq v_13137 (expression.bv_nat 1 1));
      v_13139 <- eval (eq v_13136 v_13138);
      v_13140 <- eval (notBool_ v_13139);
      v_13141 <- eval (mux v_13140 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13141;
      setRegister cf v_13135;
      pure ()
    pat_end
def rclq1 : instruction :=
  definst "rclq" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2809 : reg (bv 64)) => do
      v_6287 <- getRegister cf;
      v_6288 <- eval (eq v_6287 (expression.bv_nat 1 1));
      v_6289 <- eval (mux v_6288 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6290 <- getRegister v_2809;
      v_6291 <- eval (concat v_6289 v_6290);
      v_6292 <- getRegister rcx;
      v_6293 <- eval (extract v_6292 56 64);
      v_6294 <- eval (bv_and v_6293 (expression.bv_nat 8 63));
      v_6295 <- eval (concat (expression.bv_nat 57 0) v_6294);
      v_6296 <- eval (urem v_6295 (expression.bv_nat 65 65));
      v_6297 <- eval (uvalueMInt v_6296);
      v_6298 <- eval (rolHelper v_6291 v_6297 0);
      v_6299 <- eval (extract v_6298 0 1);
      v_6300 <- eval (extract v_6296 57 65);
      v_6301 <- eval (eq v_6300 (expression.bv_nat 8 1));
      v_6302 <- eval (eq v_6299 (expression.bv_nat 1 1));
      v_6303 <- eval (extract v_6298 1 2);
      v_6304 <- eval (eq v_6303 (expression.bv_nat 1 1));
      v_6305 <- eval (eq v_6302 v_6304);
      v_6306 <- eval (notBool_ v_6305);
      v_6307 <- eval (bit_and v_6301 v_6306);
      v_6308 <- eval (notBool_ v_6301);
      v_6309 <- eval (eq v_6300 (expression.bv_nat 8 0));
      v_6310 <- eval (notBool_ v_6309);
      v_6311 <- eval (bit_and v_6310 undef);
      v_6312 <- eval (notBool_ v_6310);
      v_6313 <- getRegister of;
      v_6314 <- eval (eq v_6313 (expression.bv_nat 1 1));
      v_6315 <- eval (bit_and v_6312 v_6314);
      v_6316 <- eval (bit_or v_6311 v_6315);
      v_6317 <- eval (bit_and v_6308 v_6316);
      v_6318 <- eval (bit_or v_6307 v_6317);
      v_6319 <- eval (mux v_6318 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6320 <- eval (extract v_6298 1 65);
      setRegister (lhs.of_reg v_2809) v_6320;
      setRegister of v_6319;
      setRegister cf v_6299;
      pure ()
    pat_end;
    pattern fun (v_2810 : imm int) (v_2814 : reg (bv 64)) => do
      v_6324 <- getRegister cf;
      v_6325 <- eval (eq v_6324 (expression.bv_nat 1 1));
      v_6326 <- eval (mux v_6325 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6327 <- getRegister v_2814;
      v_6328 <- eval (concat v_6326 v_6327);
      v_6329 <- eval (handleImmediateWithSignExtend v_2810 8 8);
      v_6330 <- eval (bv_and v_6329 (expression.bv_nat 8 63));
      v_6331 <- eval (concat (expression.bv_nat 57 0) v_6330);
      v_6332 <- eval (urem v_6331 (expression.bv_nat 65 65));
      v_6333 <- eval (uvalueMInt v_6332);
      v_6334 <- eval (rolHelper v_6328 v_6333 0);
      v_6335 <- eval (extract v_6334 0 1);
      v_6336 <- eval (extract v_6332 57 65);
      v_6337 <- eval (eq v_6336 (expression.bv_nat 8 1));
      v_6338 <- eval (eq v_6335 (expression.bv_nat 1 1));
      v_6339 <- eval (extract v_6334 1 2);
      v_6340 <- eval (eq v_6339 (expression.bv_nat 1 1));
      v_6341 <- eval (eq v_6338 v_6340);
      v_6342 <- eval (notBool_ v_6341);
      v_6343 <- eval (bit_and v_6337 v_6342);
      v_6344 <- eval (notBool_ v_6337);
      v_6345 <- eval (eq v_6336 (expression.bv_nat 8 0));
      v_6346 <- eval (notBool_ v_6345);
      v_6347 <- eval (bit_and v_6346 undef);
      v_6348 <- eval (notBool_ v_6346);
      v_6349 <- getRegister of;
      v_6350 <- eval (eq v_6349 (expression.bv_nat 1 1));
      v_6351 <- eval (bit_and v_6348 v_6350);
      v_6352 <- eval (bit_or v_6347 v_6351);
      v_6353 <- eval (bit_and v_6344 v_6352);
      v_6354 <- eval (bit_or v_6343 v_6353);
      v_6355 <- eval (mux v_6354 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6356 <- eval (extract v_6334 1 65);
      setRegister (lhs.of_reg v_2814) v_6356;
      setRegister of v_6355;
      setRegister cf v_6335;
      pure ()
    pat_end;
    pattern fun  (v_2818 : reg (bv 64)) => do
      v_6360 <- getRegister cf;
      v_6361 <- eval (eq v_6360 (expression.bv_nat 1 1));
      v_6362 <- eval (mux v_6361 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6363 <- getRegister v_2818;
      v_6364 <- eval (concat v_6362 v_6363);
      v_6365 <- eval (shl v_6364 1);
      v_6366 <- eval (bitwidthMInt v_6364);
      v_6367 <- eval (extract v_6365 0 v_6366);
      v_6368 <- eval (sub v_6366 1);
      v_6369 <- eval (mi v_6368 0);
      v_6370 <- eval (extract v_6364 0 1);
      v_6371 <- eval (concat v_6369 v_6370);
      v_6372 <- eval (add v_6367 v_6371);
      v_6373 <- eval (extract v_6372 0 1);
      v_6374 <- eval (eq v_6373 (expression.bv_nat 1 1));
      v_6375 <- eval (extract v_6372 1 2);
      v_6376 <- eval (eq v_6375 (expression.bv_nat 1 1));
      v_6377 <- eval (eq v_6374 v_6376);
      v_6378 <- eval (notBool_ v_6377);
      v_6379 <- eval (mux v_6378 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6380 <- eval (extract v_6372 1 65);
      setRegister (lhs.of_reg v_2818) v_6380;
      setRegister of v_6379;
      setRegister cf v_6373;
      pure ()
    pat_end;
    pattern fun cl (v_2796 : Mem) => do
      v_13144 <- evaluateAddress v_2796;
      v_13145 <- getRegister cf;
      v_13146 <- eval (eq v_13145 (expression.bv_nat 1 1));
      v_13147 <- eval (mux v_13146 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13148 <- load v_13144 8;
      v_13149 <- eval (concat v_13147 v_13148);
      v_13150 <- getRegister rcx;
      v_13151 <- eval (extract v_13150 56 64);
      v_13152 <- eval (bv_and v_13151 (expression.bv_nat 8 63));
      v_13153 <- eval (concat (expression.bv_nat 57 0) v_13152);
      v_13154 <- eval (urem v_13153 (expression.bv_nat 65 65));
      v_13155 <- eval (uvalueMInt v_13154);
      v_13156 <- eval (rolHelper v_13149 v_13155 0);
      v_13157 <- eval (extract v_13156 1 65);
      store v_13144 v_13157 8;
      v_13159 <- eval (extract v_13156 0 1);
      v_13160 <- eval (extract v_13154 57 65);
      v_13161 <- eval (eq v_13160 (expression.bv_nat 8 1));
      v_13162 <- eval (eq v_13159 (expression.bv_nat 1 1));
      v_13163 <- eval (extract v_13156 1 2);
      v_13164 <- eval (eq v_13163 (expression.bv_nat 1 1));
      v_13165 <- eval (eq v_13162 v_13164);
      v_13166 <- eval (notBool_ v_13165);
      v_13167 <- eval (bit_and v_13161 v_13166);
      v_13168 <- eval (notBool_ v_13161);
      v_13169 <- eval (eq v_13160 (expression.bv_nat 8 0));
      v_13170 <- eval (notBool_ v_13169);
      v_13171 <- eval (bit_and v_13170 undef);
      v_13172 <- eval (notBool_ v_13170);
      v_13173 <- getRegister of;
      v_13174 <- eval (eq v_13173 (expression.bv_nat 1 1));
      v_13175 <- eval (bit_and v_13172 v_13174);
      v_13176 <- eval (bit_or v_13171 v_13175);
      v_13177 <- eval (bit_and v_13168 v_13176);
      v_13178 <- eval (bit_or v_13167 v_13177);
      v_13179 <- eval (mux v_13178 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13179;
      setRegister cf v_13159;
      pure ()
    pat_end;
    pattern fun (v_2800 : imm int) (v_2799 : Mem) => do
      v_13182 <- evaluateAddress v_2799;
      v_13183 <- getRegister cf;
      v_13184 <- eval (eq v_13183 (expression.bv_nat 1 1));
      v_13185 <- eval (mux v_13184 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13186 <- load v_13182 8;
      v_13187 <- eval (concat v_13185 v_13186);
      v_13188 <- eval (handleImmediateWithSignExtend v_2800 8 8);
      v_13189 <- eval (bv_and v_13188 (expression.bv_nat 8 63));
      v_13190 <- eval (concat (expression.bv_nat 57 0) v_13189);
      v_13191 <- eval (urem v_13190 (expression.bv_nat 65 65));
      v_13192 <- eval (uvalueMInt v_13191);
      v_13193 <- eval (rolHelper v_13187 v_13192 0);
      v_13194 <- eval (extract v_13193 1 65);
      store v_13182 v_13194 8;
      v_13196 <- eval (extract v_13193 0 1);
      v_13197 <- eval (extract v_13191 57 65);
      v_13198 <- eval (eq v_13197 (expression.bv_nat 8 1));
      v_13199 <- eval (eq v_13196 (expression.bv_nat 1 1));
      v_13200 <- eval (extract v_13193 1 2);
      v_13201 <- eval (eq v_13200 (expression.bv_nat 1 1));
      v_13202 <- eval (eq v_13199 v_13201);
      v_13203 <- eval (notBool_ v_13202);
      v_13204 <- eval (bit_and v_13198 v_13203);
      v_13205 <- eval (notBool_ v_13198);
      v_13206 <- eval (eq v_13197 (expression.bv_nat 8 0));
      v_13207 <- eval (notBool_ v_13206);
      v_13208 <- eval (bit_and v_13207 undef);
      v_13209 <- eval (notBool_ v_13207);
      v_13210 <- getRegister of;
      v_13211 <- eval (eq v_13210 (expression.bv_nat 1 1));
      v_13212 <- eval (bit_and v_13209 v_13211);
      v_13213 <- eval (bit_or v_13208 v_13212);
      v_13214 <- eval (bit_and v_13205 v_13213);
      v_13215 <- eval (bit_or v_13204 v_13214);
      v_13216 <- eval (mux v_13215 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13216;
      setRegister cf v_13196;
      pure ()
    pat_end;
    pattern fun  (v_2799 : Mem) => do
      v_13219 <- evaluateAddress v_2799;
      v_13220 <- getRegister cf;
      v_13221 <- eval (eq v_13220 (expression.bv_nat 1 1));
      v_13222 <- eval (mux v_13221 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13223 <- load v_13219 8;
      v_13224 <- eval (concat v_13222 v_13223);
      v_13225 <- eval (shl v_13224 1);
      v_13226 <- eval (bitwidthMInt v_13224);
      v_13227 <- eval (extract v_13225 0 v_13226);
      v_13228 <- eval (sub v_13226 1);
      v_13229 <- eval (mi v_13228 0);
      v_13230 <- eval (extract v_13224 0 1);
      v_13231 <- eval (concat v_13229 v_13230);
      v_13232 <- eval (add v_13227 v_13231);
      v_13233 <- eval (extract v_13232 1 65);
      store v_13219 v_13233 8;
      v_13235 <- eval (extract v_13232 0 1);
      v_13236 <- eval (eq v_13235 (expression.bv_nat 1 1));
      v_13237 <- eval (extract v_13232 1 2);
      v_13238 <- eval (eq v_13237 (expression.bv_nat 1 1));
      v_13239 <- eval (eq v_13236 v_13238);
      v_13240 <- eval (notBool_ v_13239);
      v_13241 <- eval (mux v_13240 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13241;
      setRegister cf v_13235;
      pure ()
    pat_end;
    pattern fun  (v_2803 : Mem) => do
      v_13244 <- evaluateAddress v_2803;
      v_13245 <- getRegister cf;
      v_13246 <- eval (eq v_13245 (expression.bv_nat 1 1));
      v_13247 <- eval (mux v_13246 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13248 <- load v_13244 8;
      v_13249 <- eval (concat v_13247 v_13248);
      v_13250 <- eval (shl v_13249 1);
      v_13251 <- eval (bitwidthMInt v_13249);
      v_13252 <- eval (extract v_13250 0 v_13251);
      v_13253 <- eval (sub v_13251 1);
      v_13254 <- eval (mi v_13253 0);
      v_13255 <- eval (extract v_13249 0 1);
      v_13256 <- eval (concat v_13254 v_13255);
      v_13257 <- eval (add v_13252 v_13256);
      v_13258 <- eval (extract v_13257 1 65);
      store v_13244 v_13258 8;
      v_13260 <- eval (extract v_13257 0 1);
      v_13261 <- eval (eq v_13260 (expression.bv_nat 1 1));
      v_13262 <- eval (extract v_13257 1 2);
      v_13263 <- eval (eq v_13262 (expression.bv_nat 1 1));
      v_13264 <- eval (eq v_13261 v_13263);
      v_13265 <- eval (notBool_ v_13264);
      v_13266 <- eval (mux v_13265 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13266;
      setRegister cf v_13260;
      pure ()
    pat_end
def rclw1 : instruction :=
  definst "rclw" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2830 : reg (bv 16)) => do
      v_6394 <- getRegister cf;
      v_6395 <- eval (eq v_6394 (expression.bv_nat 1 1));
      v_6396 <- eval (mux v_6395 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6397 <- getRegister v_2830;
      v_6398 <- eval (concat v_6396 v_6397);
      v_6399 <- getRegister rcx;
      v_6400 <- eval (extract v_6399 56 64);
      v_6401 <- eval (bv_and v_6400 (expression.bv_nat 8 31));
      v_6402 <- eval (concat (expression.bv_nat 9 0) v_6401);
      v_6403 <- eval (urem v_6402 (expression.bv_nat 17 17));
      v_6404 <- eval (uvalueMInt v_6403);
      v_6405 <- eval (rolHelper v_6398 v_6404 0);
      v_6406 <- eval (extract v_6405 0 1);
      v_6407 <- eval (extract v_6403 9 17);
      v_6408 <- eval (eq v_6407 (expression.bv_nat 8 1));
      v_6409 <- eval (eq v_6406 (expression.bv_nat 1 1));
      v_6410 <- eval (extract v_6405 1 2);
      v_6411 <- eval (eq v_6410 (expression.bv_nat 1 1));
      v_6412 <- eval (eq v_6409 v_6411);
      v_6413 <- eval (notBool_ v_6412);
      v_6414 <- eval (bit_and v_6408 v_6413);
      v_6415 <- eval (notBool_ v_6408);
      v_6416 <- eval (eq v_6407 (expression.bv_nat 8 0));
      v_6417 <- eval (notBool_ v_6416);
      v_6418 <- eval (bit_and v_6417 undef);
      v_6419 <- eval (notBool_ v_6417);
      v_6420 <- getRegister of;
      v_6421 <- eval (eq v_6420 (expression.bv_nat 1 1));
      v_6422 <- eval (bit_and v_6419 v_6421);
      v_6423 <- eval (bit_or v_6418 v_6422);
      v_6424 <- eval (bit_and v_6415 v_6423);
      v_6425 <- eval (bit_or v_6414 v_6424);
      v_6426 <- eval (mux v_6425 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6427 <- eval (extract v_6405 1 17);
      setRegister (lhs.of_reg v_2830) v_6427;
      setRegister of v_6426;
      setRegister cf v_6406;
      pure ()
    pat_end;
    pattern fun (v_2833 : imm int) (v_2835 : reg (bv 16)) => do
      v_6431 <- getRegister cf;
      v_6432 <- eval (eq v_6431 (expression.bv_nat 1 1));
      v_6433 <- eval (mux v_6432 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6434 <- getRegister v_2835;
      v_6435 <- eval (concat v_6433 v_6434);
      v_6436 <- eval (handleImmediateWithSignExtend v_2833 8 8);
      v_6437 <- eval (bv_and v_6436 (expression.bv_nat 8 31));
      v_6438 <- eval (concat (expression.bv_nat 9 0) v_6437);
      v_6439 <- eval (urem v_6438 (expression.bv_nat 17 17));
      v_6440 <- eval (uvalueMInt v_6439);
      v_6441 <- eval (rolHelper v_6435 v_6440 0);
      v_6442 <- eval (extract v_6441 0 1);
      v_6443 <- eval (extract v_6439 9 17);
      v_6444 <- eval (eq v_6443 (expression.bv_nat 8 1));
      v_6445 <- eval (eq v_6442 (expression.bv_nat 1 1));
      v_6446 <- eval (extract v_6441 1 2);
      v_6447 <- eval (eq v_6446 (expression.bv_nat 1 1));
      v_6448 <- eval (eq v_6445 v_6447);
      v_6449 <- eval (notBool_ v_6448);
      v_6450 <- eval (bit_and v_6444 v_6449);
      v_6451 <- eval (notBool_ v_6444);
      v_6452 <- eval (eq v_6443 (expression.bv_nat 8 0));
      v_6453 <- eval (notBool_ v_6452);
      v_6454 <- eval (bit_and v_6453 undef);
      v_6455 <- eval (notBool_ v_6453);
      v_6456 <- getRegister of;
      v_6457 <- eval (eq v_6456 (expression.bv_nat 1 1));
      v_6458 <- eval (bit_and v_6455 v_6457);
      v_6459 <- eval (bit_or v_6454 v_6458);
      v_6460 <- eval (bit_and v_6451 v_6459);
      v_6461 <- eval (bit_or v_6450 v_6460);
      v_6462 <- eval (mux v_6461 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6463 <- eval (extract v_6441 1 17);
      setRegister (lhs.of_reg v_2835) v_6463;
      setRegister of v_6462;
      setRegister cf v_6442;
      pure ()
    pat_end;
    pattern fun  (v_2839 : reg (bv 16)) => do
      v_6467 <- getRegister cf;
      v_6468 <- eval (eq v_6467 (expression.bv_nat 1 1));
      v_6469 <- eval (mux v_6468 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6470 <- getRegister v_2839;
      v_6471 <- eval (concat v_6469 v_6470);
      v_6472 <- eval (shl v_6471 1);
      v_6473 <- eval (bitwidthMInt v_6471);
      v_6474 <- eval (extract v_6472 0 v_6473);
      v_6475 <- eval (sub v_6473 1);
      v_6476 <- eval (mi v_6475 0);
      v_6477 <- eval (extract v_6471 0 1);
      v_6478 <- eval (concat v_6476 v_6477);
      v_6479 <- eval (add v_6474 v_6478);
      v_6480 <- eval (extract v_6479 0 1);
      v_6481 <- eval (eq v_6480 (expression.bv_nat 1 1));
      v_6482 <- eval (extract v_6479 1 2);
      v_6483 <- eval (eq v_6482 (expression.bv_nat 1 1));
      v_6484 <- eval (eq v_6481 v_6483);
      v_6485 <- eval (notBool_ v_6484);
      v_6486 <- eval (mux v_6485 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6487 <- eval (extract v_6479 1 17);
      setRegister (lhs.of_reg v_2839) v_6487;
      setRegister of v_6486;
      setRegister cf v_6480;
      pure ()
    pat_end;
    pattern fun cl (v_2819 : Mem) => do
      v_13269 <- evaluateAddress v_2819;
      v_13270 <- getRegister cf;
      v_13271 <- eval (eq v_13270 (expression.bv_nat 1 1));
      v_13272 <- eval (mux v_13271 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13273 <- load v_13269 2;
      v_13274 <- eval (concat v_13272 v_13273);
      v_13275 <- getRegister rcx;
      v_13276 <- eval (extract v_13275 56 64);
      v_13277 <- eval (bv_and v_13276 (expression.bv_nat 8 31));
      v_13278 <- eval (concat (expression.bv_nat 9 0) v_13277);
      v_13279 <- eval (urem v_13278 (expression.bv_nat 17 17));
      v_13280 <- eval (uvalueMInt v_13279);
      v_13281 <- eval (rolHelper v_13274 v_13280 0);
      v_13282 <- eval (extract v_13281 1 17);
      store v_13269 v_13282 2;
      v_13284 <- eval (extract v_13281 0 1);
      v_13285 <- eval (extract v_13279 9 17);
      v_13286 <- eval (eq v_13285 (expression.bv_nat 8 1));
      v_13287 <- eval (eq v_13284 (expression.bv_nat 1 1));
      v_13288 <- eval (extract v_13281 1 2);
      v_13289 <- eval (eq v_13288 (expression.bv_nat 1 1));
      v_13290 <- eval (eq v_13287 v_13289);
      v_13291 <- eval (notBool_ v_13290);
      v_13292 <- eval (bit_and v_13286 v_13291);
      v_13293 <- eval (notBool_ v_13286);
      v_13294 <- eval (eq v_13285 (expression.bv_nat 8 0));
      v_13295 <- eval (notBool_ v_13294);
      v_13296 <- eval (bit_and v_13295 undef);
      v_13297 <- eval (notBool_ v_13295);
      v_13298 <- getRegister of;
      v_13299 <- eval (eq v_13298 (expression.bv_nat 1 1));
      v_13300 <- eval (bit_and v_13297 v_13299);
      v_13301 <- eval (bit_or v_13296 v_13300);
      v_13302 <- eval (bit_and v_13293 v_13301);
      v_13303 <- eval (bit_or v_13292 v_13302);
      v_13304 <- eval (mux v_13303 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13304;
      setRegister cf v_13284;
      pure ()
    pat_end;
    pattern fun (v_2823 : imm int) (v_2822 : Mem) => do
      v_13307 <- evaluateAddress v_2822;
      v_13308 <- getRegister cf;
      v_13309 <- eval (eq v_13308 (expression.bv_nat 1 1));
      v_13310 <- eval (mux v_13309 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13311 <- load v_13307 2;
      v_13312 <- eval (concat v_13310 v_13311);
      v_13313 <- eval (handleImmediateWithSignExtend v_2823 8 8);
      v_13314 <- eval (bv_and v_13313 (expression.bv_nat 8 31));
      v_13315 <- eval (concat (expression.bv_nat 9 0) v_13314);
      v_13316 <- eval (urem v_13315 (expression.bv_nat 17 17));
      v_13317 <- eval (uvalueMInt v_13316);
      v_13318 <- eval (rolHelper v_13312 v_13317 0);
      v_13319 <- eval (extract v_13318 1 17);
      store v_13307 v_13319 2;
      v_13321 <- eval (extract v_13318 0 1);
      v_13322 <- eval (extract v_13316 9 17);
      v_13323 <- eval (eq v_13322 (expression.bv_nat 8 1));
      v_13324 <- eval (eq v_13321 (expression.bv_nat 1 1));
      v_13325 <- eval (extract v_13318 1 2);
      v_13326 <- eval (eq v_13325 (expression.bv_nat 1 1));
      v_13327 <- eval (eq v_13324 v_13326);
      v_13328 <- eval (notBool_ v_13327);
      v_13329 <- eval (bit_and v_13323 v_13328);
      v_13330 <- eval (notBool_ v_13323);
      v_13331 <- eval (eq v_13322 (expression.bv_nat 8 0));
      v_13332 <- eval (notBool_ v_13331);
      v_13333 <- eval (bit_and v_13332 undef);
      v_13334 <- eval (notBool_ v_13332);
      v_13335 <- getRegister of;
      v_13336 <- eval (eq v_13335 (expression.bv_nat 1 1));
      v_13337 <- eval (bit_and v_13334 v_13336);
      v_13338 <- eval (bit_or v_13333 v_13337);
      v_13339 <- eval (bit_and v_13330 v_13338);
      v_13340 <- eval (bit_or v_13329 v_13339);
      v_13341 <- eval (mux v_13340 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13341;
      setRegister cf v_13321;
      pure ()
    pat_end;
    pattern fun  (v_2822 : Mem) => do
      v_13344 <- evaluateAddress v_2822;
      v_13345 <- getRegister cf;
      v_13346 <- eval (eq v_13345 (expression.bv_nat 1 1));
      v_13347 <- eval (mux v_13346 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13348 <- load v_13344 2;
      v_13349 <- eval (concat v_13347 v_13348);
      v_13350 <- eval (shl v_13349 1);
      v_13351 <- eval (bitwidthMInt v_13349);
      v_13352 <- eval (extract v_13350 0 v_13351);
      v_13353 <- eval (sub v_13351 1);
      v_13354 <- eval (mi v_13353 0);
      v_13355 <- eval (extract v_13349 0 1);
      v_13356 <- eval (concat v_13354 v_13355);
      v_13357 <- eval (add v_13352 v_13356);
      v_13358 <- eval (extract v_13357 1 17);
      store v_13344 v_13358 2;
      v_13360 <- eval (extract v_13357 0 1);
      v_13361 <- eval (eq v_13360 (expression.bv_nat 1 1));
      v_13362 <- eval (extract v_13357 1 2);
      v_13363 <- eval (eq v_13362 (expression.bv_nat 1 1));
      v_13364 <- eval (eq v_13361 v_13363);
      v_13365 <- eval (notBool_ v_13364);
      v_13366 <- eval (mux v_13365 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13366;
      setRegister cf v_13360;
      pure ()
    pat_end;
    pattern fun  (v_2826 : Mem) => do
      v_13369 <- evaluateAddress v_2826;
      v_13370 <- getRegister cf;
      v_13371 <- eval (eq v_13370 (expression.bv_nat 1 1));
      v_13372 <- eval (mux v_13371 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13373 <- load v_13369 2;
      v_13374 <- eval (concat v_13372 v_13373);
      v_13375 <- eval (shl v_13374 1);
      v_13376 <- eval (bitwidthMInt v_13374);
      v_13377 <- eval (extract v_13375 0 v_13376);
      v_13378 <- eval (sub v_13376 1);
      v_13379 <- eval (mi v_13378 0);
      v_13380 <- eval (extract v_13374 0 1);
      v_13381 <- eval (concat v_13379 v_13380);
      v_13382 <- eval (add v_13377 v_13381);
      v_13383 <- eval (extract v_13382 1 17);
      store v_13369 v_13383 2;
      v_13385 <- eval (extract v_13382 0 1);
      v_13386 <- eval (eq v_13385 (expression.bv_nat 1 1));
      v_13387 <- eval (extract v_13382 1 2);
      v_13388 <- eval (eq v_13387 (expression.bv_nat 1 1));
      v_13389 <- eval (eq v_13386 v_13388);
      v_13390 <- eval (notBool_ v_13389);
      v_13391 <- eval (mux v_13390 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13391;
      setRegister cf v_13385;
      pure ()
    pat_end
def rcpps1 : instruction :=
  definst "rcpps" $ do
    pattern fun (v_2846 : reg (bv 128)) (v_2847 : reg (bv 128)) => do
      v_6495 <- getRegister v_2846;
      v_6496 <- eval (extract v_6495 0 32);
      v_6497 <- eval (MInt2Float v_6496 24 8);
      v_6498 <- eval (_/Float__FLOAT 1e+00 v_6497);
      v_6499 <- eval (Float2MInt v_6498 32);
      v_6500 <- eval (extract v_6495 32 64);
      v_6501 <- eval (MInt2Float v_6500 24 8);
      v_6502 <- eval (_/Float__FLOAT 1e+00 v_6501);
      v_6503 <- eval (Float2MInt v_6502 32);
      v_6504 <- eval (extract v_6495 64 96);
      v_6505 <- eval (MInt2Float v_6504 24 8);
      v_6506 <- eval (_/Float__FLOAT 1e+00 v_6505);
      v_6507 <- eval (Float2MInt v_6506 32);
      v_6508 <- eval (extract v_6495 96 128);
      v_6509 <- eval (MInt2Float v_6508 24 8);
      v_6510 <- eval (_/Float__FLOAT 1e+00 v_6509);
      v_6511 <- eval (Float2MInt v_6510 32);
      v_6512 <- eval (concat v_6507 v_6511);
      v_6513 <- eval (concat v_6503 v_6512);
      v_6514 <- eval (concat v_6499 v_6513);
      setRegister (lhs.of_reg v_2847) v_6514;
      pure ()
    pat_end;
    pattern fun (v_2842 : Mem) (v_2843 : reg (bv 128)) => do
      v_12318 <- evaluateAddress v_2842;
      v_12319 <- load v_12318 16;
      v_12320 <- eval (extract v_12319 0 32);
      v_12321 <- eval (MInt2Float v_12320 24 8);
      v_12322 <- eval (_/Float__FLOAT 1e+00 v_12321);
      v_12323 <- eval (Float2MInt v_12322 32);
      v_12324 <- eval (extract v_12319 32 64);
      v_12325 <- eval (MInt2Float v_12324 24 8);
      v_12326 <- eval (_/Float__FLOAT 1e+00 v_12325);
      v_12327 <- eval (Float2MInt v_12326 32);
      v_12328 <- eval (extract v_12319 64 96);
      v_12329 <- eval (MInt2Float v_12328 24 8);
      v_12330 <- eval (_/Float__FLOAT 1e+00 v_12329);
      v_12331 <- eval (Float2MInt v_12330 32);
      v_12332 <- eval (extract v_12319 96 128);
      v_12333 <- eval (MInt2Float v_12332 24 8);
      v_12334 <- eval (_/Float__FLOAT 1e+00 v_12333);
      v_12335 <- eval (Float2MInt v_12334 32);
      v_12336 <- eval (concat v_12331 v_12335);
      v_12337 <- eval (concat v_12327 v_12336);
      v_12338 <- eval (concat v_12323 v_12337);
      setRegister (lhs.of_reg v_2843) v_12338;
      pure ()
    pat_end
def rcpss1 : instruction :=
  definst "rcpss" $ do
    pattern fun (v_2855 : reg (bv 128)) (v_2856 : reg (bv 128)) => do
      v_6520 <- getRegister v_2856;
      v_6521 <- eval (extract v_6520 0 96);
      v_6522 <- getRegister v_2855;
      v_6523 <- eval (extract v_6522 96 128);
      v_6524 <- eval (MInt2Float v_6523 24 8);
      v_6525 <- eval (_/Float__FLOAT 1e+00 v_6524);
      v_6526 <- eval (Float2MInt v_6525 32);
      v_6527 <- eval (concat v_6521 v_6526);
      setRegister (lhs.of_reg v_2856) v_6527;
      pure ()
    pat_end;
    pattern fun (v_2851 : Mem) (v_2852 : reg (bv 128)) => do
      v_12340 <- getRegister v_2852;
      v_12341 <- eval (extract v_12340 0 96);
      v_12342 <- evaluateAddress v_2851;
      v_12343 <- load v_12342 4;
      v_12344 <- eval (MInt2Float v_12343 24 8);
      v_12345 <- eval (_/Float__FLOAT 1e+00 v_12344);
      v_12346 <- eval (Float2MInt v_12345 32);
      v_12347 <- eval (concat v_12341 v_12346);
      setRegister (lhs.of_reg v_2852) v_12347;
      pure ()
    pat_end
def rcrb1 : instruction :=
  definst "rcrb" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2870 : reg (bv 8)) => do
      v_6539 <- getRegister cf;
      v_6540 <- eval (eq v_6539 (expression.bv_nat 1 1));
      v_6541 <- eval (mux v_6540 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6542 <- getRegister v_2870;
      v_6543 <- eval (concat v_6541 v_6542);
      v_6544 <- getRegister rcx;
      v_6545 <- eval (extract v_6544 56 64);
      v_6546 <- eval (bv_and v_6545 (expression.bv_nat 8 31));
      v_6547 <- eval (concat (expression.bv_nat 1 0) v_6546);
      v_6548 <- eval (urem v_6547 (expression.bv_nat 9 9));
      v_6549 <- eval (uvalueMInt v_6548);
      v_6550 <- eval (rorHelper v_6543 v_6549 0);
      v_6551 <- eval (extract v_6550 0 1);
      v_6552 <- eval (extract v_6548 1 9);
      v_6553 <- eval (eq v_6552 (expression.bv_nat 8 1));
      v_6554 <- eval (extract v_6550 1 2);
      v_6555 <- eval (eq v_6554 (expression.bv_nat 1 1));
      v_6556 <- eval (extract v_6550 2 3);
      v_6557 <- eval (eq v_6556 (expression.bv_nat 1 1));
      v_6558 <- eval (eq v_6555 v_6557);
      v_6559 <- eval (notBool_ v_6558);
      v_6560 <- eval (bit_and v_6553 v_6559);
      v_6561 <- eval (notBool_ v_6553);
      v_6562 <- eval (eq v_6552 (expression.bv_nat 8 0));
      v_6563 <- eval (notBool_ v_6562);
      v_6564 <- eval (bit_and v_6563 undef);
      v_6565 <- eval (notBool_ v_6563);
      v_6566 <- getRegister of;
      v_6567 <- eval (eq v_6566 (expression.bv_nat 1 1));
      v_6568 <- eval (bit_and v_6565 v_6567);
      v_6569 <- eval (bit_or v_6564 v_6568);
      v_6570 <- eval (bit_and v_6561 v_6569);
      v_6571 <- eval (bit_or v_6560 v_6570);
      v_6572 <- eval (mux v_6571 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6573 <- eval (extract v_6550 1 9);
      setRegister (lhs.of_reg v_2870) v_6573;
      setRegister of v_6572;
      setRegister cf v_6551;
      pure ()
    pat_end;
    pattern fun (v_2874 : imm int) (v_2875 : reg (bv 8)) => do
      v_6577 <- getRegister cf;
      v_6578 <- eval (eq v_6577 (expression.bv_nat 1 1));
      v_6579 <- eval (mux v_6578 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6580 <- getRegister v_2875;
      v_6581 <- eval (concat v_6579 v_6580);
      v_6582 <- eval (handleImmediateWithSignExtend v_2874 8 8);
      v_6583 <- eval (bv_and v_6582 (expression.bv_nat 8 31));
      v_6584 <- eval (concat (expression.bv_nat 1 0) v_6583);
      v_6585 <- eval (urem v_6584 (expression.bv_nat 9 9));
      v_6586 <- eval (uvalueMInt v_6585);
      v_6587 <- eval (rorHelper v_6581 v_6586 0);
      v_6588 <- eval (extract v_6587 0 1);
      v_6589 <- eval (extract v_6585 1 9);
      v_6590 <- eval (eq v_6589 (expression.bv_nat 8 1));
      v_6591 <- eval (extract v_6587 1 2);
      v_6592 <- eval (eq v_6591 (expression.bv_nat 1 1));
      v_6593 <- eval (extract v_6587 2 3);
      v_6594 <- eval (eq v_6593 (expression.bv_nat 1 1));
      v_6595 <- eval (eq v_6592 v_6594);
      v_6596 <- eval (notBool_ v_6595);
      v_6597 <- eval (bit_and v_6590 v_6596);
      v_6598 <- eval (notBool_ v_6590);
      v_6599 <- eval (eq v_6589 (expression.bv_nat 8 0));
      v_6600 <- eval (notBool_ v_6599);
      v_6601 <- eval (bit_and v_6600 undef);
      v_6602 <- eval (notBool_ v_6600);
      v_6603 <- getRegister of;
      v_6604 <- eval (eq v_6603 (expression.bv_nat 1 1));
      v_6605 <- eval (bit_and v_6602 v_6604);
      v_6606 <- eval (bit_or v_6601 v_6605);
      v_6607 <- eval (bit_and v_6598 v_6606);
      v_6608 <- eval (bit_or v_6597 v_6607);
      v_6609 <- eval (mux v_6608 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6610 <- eval (extract v_6587 1 9);
      setRegister (lhs.of_reg v_2875) v_6610;
      setRegister of v_6609;
      setRegister cf v_6588;
      pure ()
    pat_end;
    pattern fun  (v_2879 : reg (bv 8)) => do
      v_6614 <- getRegister cf;
      v_6615 <- eval (eq v_6614 (expression.bv_nat 1 1));
      v_6616 <- eval (mux v_6615 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6617 <- getRegister v_2879;
      v_6618 <- eval (concat v_6616 v_6617);
      v_6619 <- eval (lshr v_6618 1);
      v_6620 <- eval (bitwidthMInt v_6618);
      v_6621 <- eval (sub v_6620 1);
      v_6622 <- eval (extract v_6618 v_6621 v_6620);
      v_6623 <- eval (mi v_6621 0);
      v_6624 <- eval (concat v_6622 v_6623);
      v_6625 <- eval (add v_6619 v_6624);
      v_6626 <- eval (extract v_6625 0 1);
      v_6627 <- eval (extract v_6625 1 2);
      v_6628 <- eval (eq v_6627 (expression.bv_nat 1 1));
      v_6629 <- eval (extract v_6625 2 3);
      v_6630 <- eval (eq v_6629 (expression.bv_nat 1 1));
      v_6631 <- eval (eq v_6628 v_6630);
      v_6632 <- eval (notBool_ v_6631);
      v_6633 <- eval (mux v_6632 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6634 <- eval (extract v_6625 1 9);
      setRegister (lhs.of_reg v_2879) v_6634;
      setRegister of v_6633;
      setRegister cf v_6626;
      pure ()
    pat_end;
    pattern fun cl (v_2883 : reg (bv 8)) => do
      v_6638 <- getRegister cf;
      v_6639 <- eval (eq v_6638 (expression.bv_nat 1 1));
      v_6640 <- eval (mux v_6639 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6641 <- getRegister v_2883;
      v_6642 <- eval (concat v_6640 v_6641);
      v_6643 <- getRegister rcx;
      v_6644 <- eval (extract v_6643 56 64);
      v_6645 <- eval (bv_and v_6644 (expression.bv_nat 8 31));
      v_6646 <- eval (concat (expression.bv_nat 1 0) v_6645);
      v_6647 <- eval (urem v_6646 (expression.bv_nat 9 9));
      v_6648 <- eval (uvalueMInt v_6647);
      v_6649 <- eval (rorHelper v_6642 v_6648 0);
      v_6650 <- eval (extract v_6649 0 1);
      v_6651 <- eval (extract v_6647 1 9);
      v_6652 <- eval (eq v_6651 (expression.bv_nat 8 1));
      v_6653 <- eval (extract v_6649 1 2);
      v_6654 <- eval (eq v_6653 (expression.bv_nat 1 1));
      v_6655 <- eval (extract v_6649 2 3);
      v_6656 <- eval (eq v_6655 (expression.bv_nat 1 1));
      v_6657 <- eval (eq v_6654 v_6656);
      v_6658 <- eval (notBool_ v_6657);
      v_6659 <- eval (bit_and v_6652 v_6658);
      v_6660 <- eval (notBool_ v_6652);
      v_6661 <- eval (eq v_6651 (expression.bv_nat 8 0));
      v_6662 <- eval (notBool_ v_6661);
      v_6663 <- eval (bit_and v_6662 undef);
      v_6664 <- eval (notBool_ v_6662);
      v_6665 <- getRegister of;
      v_6666 <- eval (eq v_6665 (expression.bv_nat 1 1));
      v_6667 <- eval (bit_and v_6664 v_6666);
      v_6668 <- eval (bit_or v_6663 v_6667);
      v_6669 <- eval (bit_and v_6660 v_6668);
      v_6670 <- eval (bit_or v_6659 v_6669);
      v_6671 <- eval (mux v_6670 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6672 <- eval (extract v_6649 1 9);
      setRegister (lhs.of_reg v_2883) v_6672;
      setRegister of v_6671;
      setRegister cf v_6650;
      pure ()
    pat_end;
    pattern fun (v_2887 : imm int) (v_2888 : reg (bv 8)) => do
      v_6676 <- getRegister cf;
      v_6677 <- eval (eq v_6676 (expression.bv_nat 1 1));
      v_6678 <- eval (mux v_6677 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6679 <- getRegister v_2888;
      v_6680 <- eval (concat v_6678 v_6679);
      v_6681 <- eval (handleImmediateWithSignExtend v_2887 8 8);
      v_6682 <- eval (bv_and v_6681 (expression.bv_nat 8 31));
      v_6683 <- eval (concat (expression.bv_nat 1 0) v_6682);
      v_6684 <- eval (urem v_6683 (expression.bv_nat 9 9));
      v_6685 <- eval (uvalueMInt v_6684);
      v_6686 <- eval (rorHelper v_6680 v_6685 0);
      v_6687 <- eval (extract v_6686 0 1);
      v_6688 <- eval (extract v_6684 1 9);
      v_6689 <- eval (eq v_6688 (expression.bv_nat 8 1));
      v_6690 <- eval (extract v_6686 1 2);
      v_6691 <- eval (eq v_6690 (expression.bv_nat 1 1));
      v_6692 <- eval (extract v_6686 2 3);
      v_6693 <- eval (eq v_6692 (expression.bv_nat 1 1));
      v_6694 <- eval (eq v_6691 v_6693);
      v_6695 <- eval (notBool_ v_6694);
      v_6696 <- eval (bit_and v_6689 v_6695);
      v_6697 <- eval (notBool_ v_6689);
      v_6698 <- eval (eq v_6688 (expression.bv_nat 8 0));
      v_6699 <- eval (notBool_ v_6698);
      v_6700 <- eval (bit_and v_6699 undef);
      v_6701 <- eval (notBool_ v_6699);
      v_6702 <- getRegister of;
      v_6703 <- eval (eq v_6702 (expression.bv_nat 1 1));
      v_6704 <- eval (bit_and v_6701 v_6703);
      v_6705 <- eval (bit_or v_6700 v_6704);
      v_6706 <- eval (bit_and v_6697 v_6705);
      v_6707 <- eval (bit_or v_6696 v_6706);
      v_6708 <- eval (mux v_6707 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6709 <- eval (extract v_6686 1 9);
      setRegister (lhs.of_reg v_2888) v_6709;
      setRegister of v_6708;
      setRegister cf v_6687;
      pure ()
    pat_end;
    pattern fun  (v_2892 : reg (bv 8)) => do
      v_6713 <- getRegister cf;
      v_6714 <- eval (eq v_6713 (expression.bv_nat 1 1));
      v_6715 <- eval (mux v_6714 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6716 <- getRegister v_2892;
      v_6717 <- eval (concat v_6715 v_6716);
      v_6718 <- eval (lshr v_6717 1);
      v_6719 <- eval (bitwidthMInt v_6717);
      v_6720 <- eval (sub v_6719 1);
      v_6721 <- eval (extract v_6717 v_6720 v_6719);
      v_6722 <- eval (mi v_6720 0);
      v_6723 <- eval (concat v_6721 v_6722);
      v_6724 <- eval (add v_6718 v_6723);
      v_6725 <- eval (extract v_6724 0 1);
      v_6726 <- eval (extract v_6724 1 2);
      v_6727 <- eval (eq v_6726 (expression.bv_nat 1 1));
      v_6728 <- eval (extract v_6724 2 3);
      v_6729 <- eval (eq v_6728 (expression.bv_nat 1 1));
      v_6730 <- eval (eq v_6727 v_6729);
      v_6731 <- eval (notBool_ v_6730);
      v_6732 <- eval (mux v_6731 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6733 <- eval (extract v_6724 1 9);
      setRegister (lhs.of_reg v_2892) v_6733;
      setRegister of v_6732;
      setRegister cf v_6725;
      pure ()
    pat_end;
    pattern fun cl (v_2860 : Mem) => do
      v_13394 <- evaluateAddress v_2860;
      v_13395 <- getRegister cf;
      v_13396 <- eval (eq v_13395 (expression.bv_nat 1 1));
      v_13397 <- eval (mux v_13396 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13398 <- load v_13394 1;
      v_13399 <- eval (concat v_13397 v_13398);
      v_13400 <- getRegister rcx;
      v_13401 <- eval (extract v_13400 56 64);
      v_13402 <- eval (bv_and v_13401 (expression.bv_nat 8 31));
      v_13403 <- eval (concat (expression.bv_nat 1 0) v_13402);
      v_13404 <- eval (urem v_13403 (expression.bv_nat 9 9));
      v_13405 <- eval (uvalueMInt v_13404);
      v_13406 <- eval (rorHelper v_13399 v_13405 0);
      v_13407 <- eval (extract v_13406 1 9);
      store v_13394 v_13407 1;
      v_13409 <- eval (extract v_13406 0 1);
      v_13410 <- eval (extract v_13404 1 9);
      v_13411 <- eval (eq v_13410 (expression.bv_nat 8 1));
      v_13412 <- eval (extract v_13406 1 2);
      v_13413 <- eval (eq v_13412 (expression.bv_nat 1 1));
      v_13414 <- eval (extract v_13406 2 3);
      v_13415 <- eval (eq v_13414 (expression.bv_nat 1 1));
      v_13416 <- eval (eq v_13413 v_13415);
      v_13417 <- eval (notBool_ v_13416);
      v_13418 <- eval (bit_and v_13411 v_13417);
      v_13419 <- eval (notBool_ v_13411);
      v_13420 <- eval (eq v_13410 (expression.bv_nat 8 0));
      v_13421 <- eval (notBool_ v_13420);
      v_13422 <- eval (bit_and v_13421 undef);
      v_13423 <- eval (notBool_ v_13421);
      v_13424 <- getRegister of;
      v_13425 <- eval (eq v_13424 (expression.bv_nat 1 1));
      v_13426 <- eval (bit_and v_13423 v_13425);
      v_13427 <- eval (bit_or v_13422 v_13426);
      v_13428 <- eval (bit_and v_13419 v_13427);
      v_13429 <- eval (bit_or v_13418 v_13428);
      v_13430 <- eval (mux v_13429 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13430;
      setRegister cf v_13409;
      pure ()
    pat_end;
    pattern fun (v_2864 : imm int) (v_2863 : Mem) => do
      v_13433 <- evaluateAddress v_2863;
      v_13434 <- getRegister cf;
      v_13435 <- eval (eq v_13434 (expression.bv_nat 1 1));
      v_13436 <- eval (mux v_13435 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13437 <- load v_13433 1;
      v_13438 <- eval (concat v_13436 v_13437);
      v_13439 <- eval (handleImmediateWithSignExtend v_2864 8 8);
      v_13440 <- eval (bv_and v_13439 (expression.bv_nat 8 31));
      v_13441 <- eval (concat (expression.bv_nat 1 0) v_13440);
      v_13442 <- eval (urem v_13441 (expression.bv_nat 9 9));
      v_13443 <- eval (uvalueMInt v_13442);
      v_13444 <- eval (rorHelper v_13438 v_13443 0);
      v_13445 <- eval (extract v_13444 1 9);
      store v_13433 v_13445 1;
      v_13447 <- eval (extract v_13444 0 1);
      v_13448 <- eval (extract v_13442 1 9);
      v_13449 <- eval (eq v_13448 (expression.bv_nat 8 1));
      v_13450 <- eval (extract v_13444 1 2);
      v_13451 <- eval (eq v_13450 (expression.bv_nat 1 1));
      v_13452 <- eval (extract v_13444 2 3);
      v_13453 <- eval (eq v_13452 (expression.bv_nat 1 1));
      v_13454 <- eval (eq v_13451 v_13453);
      v_13455 <- eval (notBool_ v_13454);
      v_13456 <- eval (bit_and v_13449 v_13455);
      v_13457 <- eval (notBool_ v_13449);
      v_13458 <- eval (eq v_13448 (expression.bv_nat 8 0));
      v_13459 <- eval (notBool_ v_13458);
      v_13460 <- eval (bit_and v_13459 undef);
      v_13461 <- eval (notBool_ v_13459);
      v_13462 <- getRegister of;
      v_13463 <- eval (eq v_13462 (expression.bv_nat 1 1));
      v_13464 <- eval (bit_and v_13461 v_13463);
      v_13465 <- eval (bit_or v_13460 v_13464);
      v_13466 <- eval (bit_and v_13457 v_13465);
      v_13467 <- eval (bit_or v_13456 v_13466);
      v_13468 <- eval (mux v_13467 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13468;
      setRegister cf v_13447;
      pure ()
    pat_end;
    pattern fun  (v_2863 : Mem) => do
      v_13471 <- evaluateAddress v_2863;
      v_13472 <- getRegister cf;
      v_13473 <- eval (eq v_13472 (expression.bv_nat 1 1));
      v_13474 <- eval (mux v_13473 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13475 <- load v_13471 1;
      v_13476 <- eval (concat v_13474 v_13475);
      v_13477 <- eval (lshr v_13476 1);
      v_13478 <- eval (bitwidthMInt v_13476);
      v_13479 <- eval (sub v_13478 1);
      v_13480 <- eval (extract v_13476 v_13479 v_13478);
      v_13481 <- eval (mi v_13479 0);
      v_13482 <- eval (concat v_13480 v_13481);
      v_13483 <- eval (add v_13477 v_13482);
      v_13484 <- eval (extract v_13483 1 9);
      store v_13471 v_13484 1;
      v_13486 <- eval (extract v_13483 0 1);
      v_13487 <- eval (extract v_13483 1 2);
      v_13488 <- eval (eq v_13487 (expression.bv_nat 1 1));
      v_13489 <- eval (extract v_13483 2 3);
      v_13490 <- eval (eq v_13489 (expression.bv_nat 1 1));
      v_13491 <- eval (eq v_13488 v_13490);
      v_13492 <- eval (notBool_ v_13491);
      v_13493 <- eval (mux v_13492 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13493;
      setRegister cf v_13486;
      pure ()
    pat_end;
    pattern fun  (v_2867 : Mem) => do
      v_13496 <- evaluateAddress v_2867;
      v_13497 <- getRegister cf;
      v_13498 <- eval (eq v_13497 (expression.bv_nat 1 1));
      v_13499 <- eval (mux v_13498 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13500 <- load v_13496 1;
      v_13501 <- eval (concat v_13499 v_13500);
      v_13502 <- eval (lshr v_13501 1);
      v_13503 <- eval (bitwidthMInt v_13501);
      v_13504 <- eval (sub v_13503 1);
      v_13505 <- eval (extract v_13501 v_13504 v_13503);
      v_13506 <- eval (mi v_13504 0);
      v_13507 <- eval (concat v_13505 v_13506);
      v_13508 <- eval (add v_13502 v_13507);
      v_13509 <- eval (extract v_13508 1 9);
      store v_13496 v_13509 1;
      v_13511 <- eval (extract v_13508 0 1);
      v_13512 <- eval (extract v_13508 1 2);
      v_13513 <- eval (eq v_13512 (expression.bv_nat 1 1));
      v_13514 <- eval (extract v_13508 2 3);
      v_13515 <- eval (eq v_13514 (expression.bv_nat 1 1));
      v_13516 <- eval (eq v_13513 v_13515);
      v_13517 <- eval (notBool_ v_13516);
      v_13518 <- eval (mux v_13517 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13518;
      setRegister cf v_13511;
      pure ()
    pat_end
def rcrl1 : instruction :=
  definst "rcrl" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2906 : reg (bv 32)) => do
      v_6747 <- getRegister cf;
      v_6748 <- eval (eq v_6747 (expression.bv_nat 1 1));
      v_6749 <- eval (mux v_6748 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6750 <- getRegister v_2906;
      v_6751 <- eval (concat v_6749 v_6750);
      v_6752 <- getRegister rcx;
      v_6753 <- eval (extract v_6752 56 64);
      v_6754 <- eval (bv_and v_6753 (expression.bv_nat 8 31));
      v_6755 <- eval (concat (expression.bv_nat 25 0) v_6754);
      v_6756 <- eval (urem v_6755 (expression.bv_nat 33 33));
      v_6757 <- eval (uvalueMInt v_6756);
      v_6758 <- eval (rorHelper v_6751 v_6757 0);
      v_6759 <- eval (extract v_6758 0 1);
      v_6760 <- eval (extract v_6756 25 33);
      v_6761 <- eval (eq v_6760 (expression.bv_nat 8 1));
      v_6762 <- eval (extract v_6758 1 2);
      v_6763 <- eval (eq v_6762 (expression.bv_nat 1 1));
      v_6764 <- eval (extract v_6758 2 3);
      v_6765 <- eval (eq v_6764 (expression.bv_nat 1 1));
      v_6766 <- eval (eq v_6763 v_6765);
      v_6767 <- eval (notBool_ v_6766);
      v_6768 <- eval (bit_and v_6761 v_6767);
      v_6769 <- eval (notBool_ v_6761);
      v_6770 <- eval (eq v_6760 (expression.bv_nat 8 0));
      v_6771 <- eval (notBool_ v_6770);
      v_6772 <- eval (bit_and v_6771 undef);
      v_6773 <- eval (notBool_ v_6771);
      v_6774 <- getRegister of;
      v_6775 <- eval (eq v_6774 (expression.bv_nat 1 1));
      v_6776 <- eval (bit_and v_6773 v_6775);
      v_6777 <- eval (bit_or v_6772 v_6776);
      v_6778 <- eval (bit_and v_6769 v_6777);
      v_6779 <- eval (bit_or v_6768 v_6778);
      v_6780 <- eval (mux v_6779 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6781 <- eval (extract v_6758 1 33);
      setRegister (lhs.of_reg v_2906) v_6781;
      setRegister of v_6780;
      setRegister cf v_6759;
      pure ()
    pat_end;
    pattern fun (v_2910 : imm int) (v_2911 : reg (bv 32)) => do
      v_6785 <- getRegister cf;
      v_6786 <- eval (eq v_6785 (expression.bv_nat 1 1));
      v_6787 <- eval (mux v_6786 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6788 <- getRegister v_2911;
      v_6789 <- eval (concat v_6787 v_6788);
      v_6790 <- eval (handleImmediateWithSignExtend v_2910 8 8);
      v_6791 <- eval (bv_and v_6790 (expression.bv_nat 8 31));
      v_6792 <- eval (concat (expression.bv_nat 25 0) v_6791);
      v_6793 <- eval (urem v_6792 (expression.bv_nat 33 33));
      v_6794 <- eval (uvalueMInt v_6793);
      v_6795 <- eval (rorHelper v_6789 v_6794 0);
      v_6796 <- eval (extract v_6795 0 1);
      v_6797 <- eval (extract v_6793 25 33);
      v_6798 <- eval (eq v_6797 (expression.bv_nat 8 1));
      v_6799 <- eval (extract v_6795 1 2);
      v_6800 <- eval (eq v_6799 (expression.bv_nat 1 1));
      v_6801 <- eval (extract v_6795 2 3);
      v_6802 <- eval (eq v_6801 (expression.bv_nat 1 1));
      v_6803 <- eval (eq v_6800 v_6802);
      v_6804 <- eval (notBool_ v_6803);
      v_6805 <- eval (bit_and v_6798 v_6804);
      v_6806 <- eval (notBool_ v_6798);
      v_6807 <- eval (eq v_6797 (expression.bv_nat 8 0));
      v_6808 <- eval (notBool_ v_6807);
      v_6809 <- eval (bit_and v_6808 undef);
      v_6810 <- eval (notBool_ v_6808);
      v_6811 <- getRegister of;
      v_6812 <- eval (eq v_6811 (expression.bv_nat 1 1));
      v_6813 <- eval (bit_and v_6810 v_6812);
      v_6814 <- eval (bit_or v_6809 v_6813);
      v_6815 <- eval (bit_and v_6806 v_6814);
      v_6816 <- eval (bit_or v_6805 v_6815);
      v_6817 <- eval (mux v_6816 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6818 <- eval (extract v_6795 1 33);
      setRegister (lhs.of_reg v_2911) v_6818;
      setRegister of v_6817;
      setRegister cf v_6796;
      pure ()
    pat_end;
    pattern fun  (v_2915 : reg (bv 32)) => do
      v_6822 <- getRegister cf;
      v_6823 <- eval (eq v_6822 (expression.bv_nat 1 1));
      v_6824 <- eval (mux v_6823 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6825 <- getRegister v_2915;
      v_6826 <- eval (concat v_6824 v_6825);
      v_6827 <- eval (lshr v_6826 1);
      v_6828 <- eval (bitwidthMInt v_6826);
      v_6829 <- eval (sub v_6828 1);
      v_6830 <- eval (extract v_6826 v_6829 v_6828);
      v_6831 <- eval (mi v_6829 0);
      v_6832 <- eval (concat v_6830 v_6831);
      v_6833 <- eval (add v_6827 v_6832);
      v_6834 <- eval (extract v_6833 0 1);
      v_6835 <- eval (extract v_6833 1 2);
      v_6836 <- eval (eq v_6835 (expression.bv_nat 1 1));
      v_6837 <- eval (extract v_6833 2 3);
      v_6838 <- eval (eq v_6837 (expression.bv_nat 1 1));
      v_6839 <- eval (eq v_6836 v_6838);
      v_6840 <- eval (notBool_ v_6839);
      v_6841 <- eval (mux v_6840 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6842 <- eval (extract v_6833 1 33);
      setRegister (lhs.of_reg v_2915) v_6842;
      setRegister of v_6841;
      setRegister cf v_6834;
      pure ()
    pat_end;
    pattern fun cl (v_2896 : Mem) => do
      v_13521 <- evaluateAddress v_2896;
      v_13522 <- getRegister cf;
      v_13523 <- eval (eq v_13522 (expression.bv_nat 1 1));
      v_13524 <- eval (mux v_13523 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13525 <- load v_13521 4;
      v_13526 <- eval (concat v_13524 v_13525);
      v_13527 <- getRegister rcx;
      v_13528 <- eval (extract v_13527 56 64);
      v_13529 <- eval (bv_and v_13528 (expression.bv_nat 8 31));
      v_13530 <- eval (concat (expression.bv_nat 25 0) v_13529);
      v_13531 <- eval (urem v_13530 (expression.bv_nat 33 33));
      v_13532 <- eval (uvalueMInt v_13531);
      v_13533 <- eval (rorHelper v_13526 v_13532 0);
      v_13534 <- eval (extract v_13533 1 33);
      store v_13521 v_13534 4;
      v_13536 <- eval (extract v_13533 0 1);
      v_13537 <- eval (extract v_13531 25 33);
      v_13538 <- eval (eq v_13537 (expression.bv_nat 8 1));
      v_13539 <- eval (extract v_13533 1 2);
      v_13540 <- eval (eq v_13539 (expression.bv_nat 1 1));
      v_13541 <- eval (extract v_13533 2 3);
      v_13542 <- eval (eq v_13541 (expression.bv_nat 1 1));
      v_13543 <- eval (eq v_13540 v_13542);
      v_13544 <- eval (notBool_ v_13543);
      v_13545 <- eval (bit_and v_13538 v_13544);
      v_13546 <- eval (notBool_ v_13538);
      v_13547 <- eval (eq v_13537 (expression.bv_nat 8 0));
      v_13548 <- eval (notBool_ v_13547);
      v_13549 <- eval (bit_and v_13548 undef);
      v_13550 <- eval (notBool_ v_13548);
      v_13551 <- getRegister of;
      v_13552 <- eval (eq v_13551 (expression.bv_nat 1 1));
      v_13553 <- eval (bit_and v_13550 v_13552);
      v_13554 <- eval (bit_or v_13549 v_13553);
      v_13555 <- eval (bit_and v_13546 v_13554);
      v_13556 <- eval (bit_or v_13545 v_13555);
      v_13557 <- eval (mux v_13556 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13557;
      setRegister cf v_13536;
      pure ()
    pat_end;
    pattern fun (v_2900 : imm int) (v_2899 : Mem) => do
      v_13560 <- evaluateAddress v_2899;
      v_13561 <- getRegister cf;
      v_13562 <- eval (eq v_13561 (expression.bv_nat 1 1));
      v_13563 <- eval (mux v_13562 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13564 <- load v_13560 4;
      v_13565 <- eval (concat v_13563 v_13564);
      v_13566 <- eval (handleImmediateWithSignExtend v_2900 8 8);
      v_13567 <- eval (bv_and v_13566 (expression.bv_nat 8 31));
      v_13568 <- eval (concat (expression.bv_nat 25 0) v_13567);
      v_13569 <- eval (urem v_13568 (expression.bv_nat 33 33));
      v_13570 <- eval (uvalueMInt v_13569);
      v_13571 <- eval (rorHelper v_13565 v_13570 0);
      v_13572 <- eval (extract v_13571 1 33);
      store v_13560 v_13572 4;
      v_13574 <- eval (extract v_13571 0 1);
      v_13575 <- eval (extract v_13569 25 33);
      v_13576 <- eval (eq v_13575 (expression.bv_nat 8 1));
      v_13577 <- eval (extract v_13571 1 2);
      v_13578 <- eval (eq v_13577 (expression.bv_nat 1 1));
      v_13579 <- eval (extract v_13571 2 3);
      v_13580 <- eval (eq v_13579 (expression.bv_nat 1 1));
      v_13581 <- eval (eq v_13578 v_13580);
      v_13582 <- eval (notBool_ v_13581);
      v_13583 <- eval (bit_and v_13576 v_13582);
      v_13584 <- eval (notBool_ v_13576);
      v_13585 <- eval (eq v_13575 (expression.bv_nat 8 0));
      v_13586 <- eval (notBool_ v_13585);
      v_13587 <- eval (bit_and v_13586 undef);
      v_13588 <- eval (notBool_ v_13586);
      v_13589 <- getRegister of;
      v_13590 <- eval (eq v_13589 (expression.bv_nat 1 1));
      v_13591 <- eval (bit_and v_13588 v_13590);
      v_13592 <- eval (bit_or v_13587 v_13591);
      v_13593 <- eval (bit_and v_13584 v_13592);
      v_13594 <- eval (bit_or v_13583 v_13593);
      v_13595 <- eval (mux v_13594 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13595;
      setRegister cf v_13574;
      pure ()
    pat_end;
    pattern fun  (v_2899 : Mem) => do
      v_13598 <- evaluateAddress v_2899;
      v_13599 <- getRegister cf;
      v_13600 <- eval (eq v_13599 (expression.bv_nat 1 1));
      v_13601 <- eval (mux v_13600 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13602 <- load v_13598 4;
      v_13603 <- eval (concat v_13601 v_13602);
      v_13604 <- eval (lshr v_13603 1);
      v_13605 <- eval (bitwidthMInt v_13603);
      v_13606 <- eval (sub v_13605 1);
      v_13607 <- eval (extract v_13603 v_13606 v_13605);
      v_13608 <- eval (mi v_13606 0);
      v_13609 <- eval (concat v_13607 v_13608);
      v_13610 <- eval (add v_13604 v_13609);
      v_13611 <- eval (extract v_13610 1 33);
      store v_13598 v_13611 4;
      v_13613 <- eval (extract v_13610 0 1);
      v_13614 <- eval (extract v_13610 1 2);
      v_13615 <- eval (eq v_13614 (expression.bv_nat 1 1));
      v_13616 <- eval (extract v_13610 2 3);
      v_13617 <- eval (eq v_13616 (expression.bv_nat 1 1));
      v_13618 <- eval (eq v_13615 v_13617);
      v_13619 <- eval (notBool_ v_13618);
      v_13620 <- eval (mux v_13619 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13620;
      setRegister cf v_13613;
      pure ()
    pat_end;
    pattern fun  (v_2903 : Mem) => do
      v_13623 <- evaluateAddress v_2903;
      v_13624 <- getRegister cf;
      v_13625 <- eval (eq v_13624 (expression.bv_nat 1 1));
      v_13626 <- eval (mux v_13625 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13627 <- load v_13623 4;
      v_13628 <- eval (concat v_13626 v_13627);
      v_13629 <- eval (lshr v_13628 1);
      v_13630 <- eval (bitwidthMInt v_13628);
      v_13631 <- eval (sub v_13630 1);
      v_13632 <- eval (extract v_13628 v_13631 v_13630);
      v_13633 <- eval (mi v_13631 0);
      v_13634 <- eval (concat v_13632 v_13633);
      v_13635 <- eval (add v_13629 v_13634);
      v_13636 <- eval (extract v_13635 1 33);
      store v_13623 v_13636 4;
      v_13638 <- eval (extract v_13635 0 1);
      v_13639 <- eval (extract v_13635 1 2);
      v_13640 <- eval (eq v_13639 (expression.bv_nat 1 1));
      v_13641 <- eval (extract v_13635 2 3);
      v_13642 <- eval (eq v_13641 (expression.bv_nat 1 1));
      v_13643 <- eval (eq v_13640 v_13642);
      v_13644 <- eval (notBool_ v_13643);
      v_13645 <- eval (mux v_13644 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13645;
      setRegister cf v_13638;
      pure ()
    pat_end
def rcrq1 : instruction :=
  definst "rcrq" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2932 : reg (bv 64)) => do
      v_6856 <- getRegister cf;
      v_6857 <- eval (eq v_6856 (expression.bv_nat 1 1));
      v_6858 <- eval (mux v_6857 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6859 <- getRegister v_2932;
      v_6860 <- eval (concat v_6858 v_6859);
      v_6861 <- getRegister rcx;
      v_6862 <- eval (extract v_6861 56 64);
      v_6863 <- eval (bv_and v_6862 (expression.bv_nat 8 63));
      v_6864 <- eval (concat (expression.bv_nat 57 0) v_6863);
      v_6865 <- eval (urem v_6864 (expression.bv_nat 65 65));
      v_6866 <- eval (uvalueMInt v_6865);
      v_6867 <- eval (rorHelper v_6860 v_6866 0);
      v_6868 <- eval (extract v_6867 0 1);
      v_6869 <- eval (extract v_6865 57 65);
      v_6870 <- eval (eq v_6869 (expression.bv_nat 8 1));
      v_6871 <- eval (extract v_6867 1 2);
      v_6872 <- eval (eq v_6871 (expression.bv_nat 1 1));
      v_6873 <- eval (extract v_6867 2 3);
      v_6874 <- eval (eq v_6873 (expression.bv_nat 1 1));
      v_6875 <- eval (eq v_6872 v_6874);
      v_6876 <- eval (notBool_ v_6875);
      v_6877 <- eval (bit_and v_6870 v_6876);
      v_6878 <- eval (notBool_ v_6870);
      v_6879 <- eval (eq v_6869 (expression.bv_nat 8 0));
      v_6880 <- eval (notBool_ v_6879);
      v_6881 <- eval (bit_and v_6880 undef);
      v_6882 <- eval (notBool_ v_6880);
      v_6883 <- getRegister of;
      v_6884 <- eval (eq v_6883 (expression.bv_nat 1 1));
      v_6885 <- eval (bit_and v_6882 v_6884);
      v_6886 <- eval (bit_or v_6881 v_6885);
      v_6887 <- eval (bit_and v_6878 v_6886);
      v_6888 <- eval (bit_or v_6877 v_6887);
      v_6889 <- eval (mux v_6888 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6890 <- eval (extract v_6867 1 65);
      setRegister (lhs.of_reg v_2932) v_6890;
      setRegister of v_6889;
      setRegister cf v_6868;
      pure ()
    pat_end;
    pattern fun (v_2933 : imm int) (v_2937 : reg (bv 64)) => do
      v_6894 <- getRegister cf;
      v_6895 <- eval (eq v_6894 (expression.bv_nat 1 1));
      v_6896 <- eval (mux v_6895 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6897 <- getRegister v_2937;
      v_6898 <- eval (concat v_6896 v_6897);
      v_6899 <- eval (handleImmediateWithSignExtend v_2933 8 8);
      v_6900 <- eval (bv_and v_6899 (expression.bv_nat 8 63));
      v_6901 <- eval (concat (expression.bv_nat 57 0) v_6900);
      v_6902 <- eval (urem v_6901 (expression.bv_nat 65 65));
      v_6903 <- eval (uvalueMInt v_6902);
      v_6904 <- eval (rorHelper v_6898 v_6903 0);
      v_6905 <- eval (extract v_6904 0 1);
      v_6906 <- eval (extract v_6902 57 65);
      v_6907 <- eval (eq v_6906 (expression.bv_nat 8 1));
      v_6908 <- eval (extract v_6904 1 2);
      v_6909 <- eval (eq v_6908 (expression.bv_nat 1 1));
      v_6910 <- eval (extract v_6904 2 3);
      v_6911 <- eval (eq v_6910 (expression.bv_nat 1 1));
      v_6912 <- eval (eq v_6909 v_6911);
      v_6913 <- eval (notBool_ v_6912);
      v_6914 <- eval (bit_and v_6907 v_6913);
      v_6915 <- eval (notBool_ v_6907);
      v_6916 <- eval (eq v_6906 (expression.bv_nat 8 0));
      v_6917 <- eval (notBool_ v_6916);
      v_6918 <- eval (bit_and v_6917 undef);
      v_6919 <- eval (notBool_ v_6917);
      v_6920 <- getRegister of;
      v_6921 <- eval (eq v_6920 (expression.bv_nat 1 1));
      v_6922 <- eval (bit_and v_6919 v_6921);
      v_6923 <- eval (bit_or v_6918 v_6922);
      v_6924 <- eval (bit_and v_6915 v_6923);
      v_6925 <- eval (bit_or v_6914 v_6924);
      v_6926 <- eval (mux v_6925 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6927 <- eval (extract v_6904 1 65);
      setRegister (lhs.of_reg v_2937) v_6927;
      setRegister of v_6926;
      setRegister cf v_6905;
      pure ()
    pat_end;
    pattern fun  (v_2941 : reg (bv 64)) => do
      v_6931 <- getRegister cf;
      v_6932 <- eval (eq v_6931 (expression.bv_nat 1 1));
      v_6933 <- eval (mux v_6932 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6934 <- getRegister v_2941;
      v_6935 <- eval (concat v_6933 v_6934);
      v_6936 <- eval (lshr v_6935 1);
      v_6937 <- eval (bitwidthMInt v_6935);
      v_6938 <- eval (sub v_6937 1);
      v_6939 <- eval (extract v_6935 v_6938 v_6937);
      v_6940 <- eval (mi v_6938 0);
      v_6941 <- eval (concat v_6939 v_6940);
      v_6942 <- eval (add v_6936 v_6941);
      v_6943 <- eval (extract v_6942 0 1);
      v_6944 <- eval (extract v_6942 1 2);
      v_6945 <- eval (eq v_6944 (expression.bv_nat 1 1));
      v_6946 <- eval (extract v_6942 2 3);
      v_6947 <- eval (eq v_6946 (expression.bv_nat 1 1));
      v_6948 <- eval (eq v_6945 v_6947);
      v_6949 <- eval (notBool_ v_6948);
      v_6950 <- eval (mux v_6949 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6951 <- eval (extract v_6942 1 65);
      setRegister (lhs.of_reg v_2941) v_6951;
      setRegister of v_6950;
      setRegister cf v_6943;
      pure ()
    pat_end;
    pattern fun cl (v_2919 : Mem) => do
      v_13648 <- evaluateAddress v_2919;
      v_13649 <- getRegister cf;
      v_13650 <- eval (eq v_13649 (expression.bv_nat 1 1));
      v_13651 <- eval (mux v_13650 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13652 <- load v_13648 8;
      v_13653 <- eval (concat v_13651 v_13652);
      v_13654 <- getRegister rcx;
      v_13655 <- eval (extract v_13654 56 64);
      v_13656 <- eval (bv_and v_13655 (expression.bv_nat 8 63));
      v_13657 <- eval (concat (expression.bv_nat 57 0) v_13656);
      v_13658 <- eval (urem v_13657 (expression.bv_nat 65 65));
      v_13659 <- eval (uvalueMInt v_13658);
      v_13660 <- eval (rorHelper v_13653 v_13659 0);
      v_13661 <- eval (extract v_13660 1 65);
      store v_13648 v_13661 8;
      v_13663 <- eval (extract v_13660 0 1);
      v_13664 <- eval (extract v_13658 57 65);
      v_13665 <- eval (eq v_13664 (expression.bv_nat 8 1));
      v_13666 <- eval (extract v_13660 1 2);
      v_13667 <- eval (eq v_13666 (expression.bv_nat 1 1));
      v_13668 <- eval (extract v_13660 2 3);
      v_13669 <- eval (eq v_13668 (expression.bv_nat 1 1));
      v_13670 <- eval (eq v_13667 v_13669);
      v_13671 <- eval (notBool_ v_13670);
      v_13672 <- eval (bit_and v_13665 v_13671);
      v_13673 <- eval (notBool_ v_13665);
      v_13674 <- eval (eq v_13664 (expression.bv_nat 8 0));
      v_13675 <- eval (notBool_ v_13674);
      v_13676 <- eval (bit_and v_13675 undef);
      v_13677 <- eval (notBool_ v_13675);
      v_13678 <- getRegister of;
      v_13679 <- eval (eq v_13678 (expression.bv_nat 1 1));
      v_13680 <- eval (bit_and v_13677 v_13679);
      v_13681 <- eval (bit_or v_13676 v_13680);
      v_13682 <- eval (bit_and v_13673 v_13681);
      v_13683 <- eval (bit_or v_13672 v_13682);
      v_13684 <- eval (mux v_13683 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13684;
      setRegister cf v_13663;
      pure ()
    pat_end;
    pattern fun (v_2923 : imm int) (v_2922 : Mem) => do
      v_13687 <- evaluateAddress v_2922;
      v_13688 <- getRegister cf;
      v_13689 <- eval (eq v_13688 (expression.bv_nat 1 1));
      v_13690 <- eval (mux v_13689 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13691 <- load v_13687 8;
      v_13692 <- eval (concat v_13690 v_13691);
      v_13693 <- eval (handleImmediateWithSignExtend v_2923 8 8);
      v_13694 <- eval (bv_and v_13693 (expression.bv_nat 8 63));
      v_13695 <- eval (concat (expression.bv_nat 57 0) v_13694);
      v_13696 <- eval (urem v_13695 (expression.bv_nat 65 65));
      v_13697 <- eval (uvalueMInt v_13696);
      v_13698 <- eval (rorHelper v_13692 v_13697 0);
      v_13699 <- eval (extract v_13698 1 65);
      store v_13687 v_13699 8;
      v_13701 <- eval (extract v_13698 0 1);
      v_13702 <- eval (extract v_13696 57 65);
      v_13703 <- eval (eq v_13702 (expression.bv_nat 8 1));
      v_13704 <- eval (extract v_13698 1 2);
      v_13705 <- eval (eq v_13704 (expression.bv_nat 1 1));
      v_13706 <- eval (extract v_13698 2 3);
      v_13707 <- eval (eq v_13706 (expression.bv_nat 1 1));
      v_13708 <- eval (eq v_13705 v_13707);
      v_13709 <- eval (notBool_ v_13708);
      v_13710 <- eval (bit_and v_13703 v_13709);
      v_13711 <- eval (notBool_ v_13703);
      v_13712 <- eval (eq v_13702 (expression.bv_nat 8 0));
      v_13713 <- eval (notBool_ v_13712);
      v_13714 <- eval (bit_and v_13713 undef);
      v_13715 <- eval (notBool_ v_13713);
      v_13716 <- getRegister of;
      v_13717 <- eval (eq v_13716 (expression.bv_nat 1 1));
      v_13718 <- eval (bit_and v_13715 v_13717);
      v_13719 <- eval (bit_or v_13714 v_13718);
      v_13720 <- eval (bit_and v_13711 v_13719);
      v_13721 <- eval (bit_or v_13710 v_13720);
      v_13722 <- eval (mux v_13721 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13722;
      setRegister cf v_13701;
      pure ()
    pat_end;
    pattern fun  (v_2922 : Mem) => do
      v_13725 <- evaluateAddress v_2922;
      v_13726 <- getRegister cf;
      v_13727 <- eval (eq v_13726 (expression.bv_nat 1 1));
      v_13728 <- eval (mux v_13727 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13729 <- load v_13725 8;
      v_13730 <- eval (concat v_13728 v_13729);
      v_13731 <- eval (lshr v_13730 1);
      v_13732 <- eval (bitwidthMInt v_13730);
      v_13733 <- eval (sub v_13732 1);
      v_13734 <- eval (extract v_13730 v_13733 v_13732);
      v_13735 <- eval (mi v_13733 0);
      v_13736 <- eval (concat v_13734 v_13735);
      v_13737 <- eval (add v_13731 v_13736);
      v_13738 <- eval (extract v_13737 1 65);
      store v_13725 v_13738 8;
      v_13740 <- eval (extract v_13737 0 1);
      v_13741 <- eval (extract v_13737 1 2);
      v_13742 <- eval (eq v_13741 (expression.bv_nat 1 1));
      v_13743 <- eval (extract v_13737 2 3);
      v_13744 <- eval (eq v_13743 (expression.bv_nat 1 1));
      v_13745 <- eval (eq v_13742 v_13744);
      v_13746 <- eval (notBool_ v_13745);
      v_13747 <- eval (mux v_13746 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13747;
      setRegister cf v_13740;
      pure ()
    pat_end;
    pattern fun  (v_2926 : Mem) => do
      v_13750 <- evaluateAddress v_2926;
      v_13751 <- getRegister cf;
      v_13752 <- eval (eq v_13751 (expression.bv_nat 1 1));
      v_13753 <- eval (mux v_13752 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13754 <- load v_13750 8;
      v_13755 <- eval (concat v_13753 v_13754);
      v_13756 <- eval (lshr v_13755 1);
      v_13757 <- eval (bitwidthMInt v_13755);
      v_13758 <- eval (sub v_13757 1);
      v_13759 <- eval (extract v_13755 v_13758 v_13757);
      v_13760 <- eval (mi v_13758 0);
      v_13761 <- eval (concat v_13759 v_13760);
      v_13762 <- eval (add v_13756 v_13761);
      v_13763 <- eval (extract v_13762 1 65);
      store v_13750 v_13763 8;
      v_13765 <- eval (extract v_13762 0 1);
      v_13766 <- eval (extract v_13762 1 2);
      v_13767 <- eval (eq v_13766 (expression.bv_nat 1 1));
      v_13768 <- eval (extract v_13762 2 3);
      v_13769 <- eval (eq v_13768 (expression.bv_nat 1 1));
      v_13770 <- eval (eq v_13767 v_13769);
      v_13771 <- eval (notBool_ v_13770);
      v_13772 <- eval (mux v_13771 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13772;
      setRegister cf v_13765;
      pure ()
    pat_end
def rcrw1 : instruction :=
  definst "rcrw" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2953 : reg (bv 16)) => do
      v_6965 <- getRegister cf;
      v_6966 <- eval (eq v_6965 (expression.bv_nat 1 1));
      v_6967 <- eval (mux v_6966 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6968 <- getRegister v_2953;
      v_6969 <- eval (concat v_6967 v_6968);
      v_6970 <- getRegister rcx;
      v_6971 <- eval (extract v_6970 56 64);
      v_6972 <- eval (bv_and v_6971 (expression.bv_nat 8 31));
      v_6973 <- eval (concat (expression.bv_nat 9 0) v_6972);
      v_6974 <- eval (urem v_6973 (expression.bv_nat 17 17));
      v_6975 <- eval (uvalueMInt v_6974);
      v_6976 <- eval (rorHelper v_6969 v_6975 0);
      v_6977 <- eval (extract v_6976 0 1);
      v_6978 <- eval (extract v_6974 9 17);
      v_6979 <- eval (eq v_6978 (expression.bv_nat 8 1));
      v_6980 <- eval (extract v_6976 1 2);
      v_6981 <- eval (eq v_6980 (expression.bv_nat 1 1));
      v_6982 <- eval (extract v_6976 2 3);
      v_6983 <- eval (eq v_6982 (expression.bv_nat 1 1));
      v_6984 <- eval (eq v_6981 v_6983);
      v_6985 <- eval (notBool_ v_6984);
      v_6986 <- eval (bit_and v_6979 v_6985);
      v_6987 <- eval (notBool_ v_6979);
      v_6988 <- eval (eq v_6978 (expression.bv_nat 8 0));
      v_6989 <- eval (notBool_ v_6988);
      v_6990 <- eval (bit_and v_6989 undef);
      v_6991 <- eval (notBool_ v_6989);
      v_6992 <- getRegister of;
      v_6993 <- eval (eq v_6992 (expression.bv_nat 1 1));
      v_6994 <- eval (bit_and v_6991 v_6993);
      v_6995 <- eval (bit_or v_6990 v_6994);
      v_6996 <- eval (bit_and v_6987 v_6995);
      v_6997 <- eval (bit_or v_6986 v_6996);
      v_6998 <- eval (mux v_6997 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_6999 <- eval (extract v_6976 1 17);
      setRegister (lhs.of_reg v_2953) v_6999;
      setRegister of v_6998;
      setRegister cf v_6977;
      pure ()
    pat_end;
    pattern fun (v_2956 : imm int) (v_2958 : reg (bv 16)) => do
      v_7003 <- getRegister cf;
      v_7004 <- eval (eq v_7003 (expression.bv_nat 1 1));
      v_7005 <- eval (mux v_7004 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7006 <- getRegister v_2958;
      v_7007 <- eval (concat v_7005 v_7006);
      v_7008 <- eval (handleImmediateWithSignExtend v_2956 8 8);
      v_7009 <- eval (bv_and v_7008 (expression.bv_nat 8 31));
      v_7010 <- eval (concat (expression.bv_nat 9 0) v_7009);
      v_7011 <- eval (urem v_7010 (expression.bv_nat 17 17));
      v_7012 <- eval (uvalueMInt v_7011);
      v_7013 <- eval (rorHelper v_7007 v_7012 0);
      v_7014 <- eval (extract v_7013 0 1);
      v_7015 <- eval (extract v_7011 9 17);
      v_7016 <- eval (eq v_7015 (expression.bv_nat 8 1));
      v_7017 <- eval (extract v_7013 1 2);
      v_7018 <- eval (eq v_7017 (expression.bv_nat 1 1));
      v_7019 <- eval (extract v_7013 2 3);
      v_7020 <- eval (eq v_7019 (expression.bv_nat 1 1));
      v_7021 <- eval (eq v_7018 v_7020);
      v_7022 <- eval (notBool_ v_7021);
      v_7023 <- eval (bit_and v_7016 v_7022);
      v_7024 <- eval (notBool_ v_7016);
      v_7025 <- eval (eq v_7015 (expression.bv_nat 8 0));
      v_7026 <- eval (notBool_ v_7025);
      v_7027 <- eval (bit_and v_7026 undef);
      v_7028 <- eval (notBool_ v_7026);
      v_7029 <- getRegister of;
      v_7030 <- eval (eq v_7029 (expression.bv_nat 1 1));
      v_7031 <- eval (bit_and v_7028 v_7030);
      v_7032 <- eval (bit_or v_7027 v_7031);
      v_7033 <- eval (bit_and v_7024 v_7032);
      v_7034 <- eval (bit_or v_7023 v_7033);
      v_7035 <- eval (mux v_7034 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7036 <- eval (extract v_7013 1 17);
      setRegister (lhs.of_reg v_2958) v_7036;
      setRegister of v_7035;
      setRegister cf v_7014;
      pure ()
    pat_end;
    pattern fun  (v_2962 : reg (bv 16)) => do
      v_7040 <- getRegister cf;
      v_7041 <- eval (eq v_7040 (expression.bv_nat 1 1));
      v_7042 <- eval (mux v_7041 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7043 <- getRegister v_2962;
      v_7044 <- eval (concat v_7042 v_7043);
      v_7045 <- eval (lshr v_7044 1);
      v_7046 <- eval (bitwidthMInt v_7044);
      v_7047 <- eval (sub v_7046 1);
      v_7048 <- eval (extract v_7044 v_7047 v_7046);
      v_7049 <- eval (mi v_7047 0);
      v_7050 <- eval (concat v_7048 v_7049);
      v_7051 <- eval (add v_7045 v_7050);
      v_7052 <- eval (extract v_7051 0 1);
      v_7053 <- eval (extract v_7051 1 2);
      v_7054 <- eval (eq v_7053 (expression.bv_nat 1 1));
      v_7055 <- eval (extract v_7051 2 3);
      v_7056 <- eval (eq v_7055 (expression.bv_nat 1 1));
      v_7057 <- eval (eq v_7054 v_7056);
      v_7058 <- eval (notBool_ v_7057);
      v_7059 <- eval (mux v_7058 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7060 <- eval (extract v_7051 1 17);
      setRegister (lhs.of_reg v_2962) v_7060;
      setRegister of v_7059;
      setRegister cf v_7052;
      pure ()
    pat_end;
    pattern fun cl (v_2942 : Mem) => do
      v_13775 <- evaluateAddress v_2942;
      v_13776 <- getRegister cf;
      v_13777 <- eval (eq v_13776 (expression.bv_nat 1 1));
      v_13778 <- eval (mux v_13777 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13779 <- load v_13775 2;
      v_13780 <- eval (concat v_13778 v_13779);
      v_13781 <- getRegister rcx;
      v_13782 <- eval (extract v_13781 56 64);
      v_13783 <- eval (bv_and v_13782 (expression.bv_nat 8 31));
      v_13784 <- eval (concat (expression.bv_nat 9 0) v_13783);
      v_13785 <- eval (urem v_13784 (expression.bv_nat 17 17));
      v_13786 <- eval (uvalueMInt v_13785);
      v_13787 <- eval (rorHelper v_13780 v_13786 0);
      v_13788 <- eval (extract v_13787 1 17);
      store v_13775 v_13788 2;
      v_13790 <- eval (extract v_13787 0 1);
      v_13791 <- eval (extract v_13785 9 17);
      v_13792 <- eval (eq v_13791 (expression.bv_nat 8 1));
      v_13793 <- eval (extract v_13787 1 2);
      v_13794 <- eval (eq v_13793 (expression.bv_nat 1 1));
      v_13795 <- eval (extract v_13787 2 3);
      v_13796 <- eval (eq v_13795 (expression.bv_nat 1 1));
      v_13797 <- eval (eq v_13794 v_13796);
      v_13798 <- eval (notBool_ v_13797);
      v_13799 <- eval (bit_and v_13792 v_13798);
      v_13800 <- eval (notBool_ v_13792);
      v_13801 <- eval (eq v_13791 (expression.bv_nat 8 0));
      v_13802 <- eval (notBool_ v_13801);
      v_13803 <- eval (bit_and v_13802 undef);
      v_13804 <- eval (notBool_ v_13802);
      v_13805 <- getRegister of;
      v_13806 <- eval (eq v_13805 (expression.bv_nat 1 1));
      v_13807 <- eval (bit_and v_13804 v_13806);
      v_13808 <- eval (bit_or v_13803 v_13807);
      v_13809 <- eval (bit_and v_13800 v_13808);
      v_13810 <- eval (bit_or v_13799 v_13809);
      v_13811 <- eval (mux v_13810 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13811;
      setRegister cf v_13790;
      pure ()
    pat_end;
    pattern fun (v_2946 : imm int) (v_2945 : Mem) => do
      v_13814 <- evaluateAddress v_2945;
      v_13815 <- getRegister cf;
      v_13816 <- eval (eq v_13815 (expression.bv_nat 1 1));
      v_13817 <- eval (mux v_13816 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13818 <- load v_13814 2;
      v_13819 <- eval (concat v_13817 v_13818);
      v_13820 <- eval (handleImmediateWithSignExtend v_2946 8 8);
      v_13821 <- eval (bv_and v_13820 (expression.bv_nat 8 31));
      v_13822 <- eval (concat (expression.bv_nat 9 0) v_13821);
      v_13823 <- eval (urem v_13822 (expression.bv_nat 17 17));
      v_13824 <- eval (uvalueMInt v_13823);
      v_13825 <- eval (rorHelper v_13819 v_13824 0);
      v_13826 <- eval (extract v_13825 1 17);
      store v_13814 v_13826 2;
      v_13828 <- eval (extract v_13825 0 1);
      v_13829 <- eval (extract v_13823 9 17);
      v_13830 <- eval (eq v_13829 (expression.bv_nat 8 1));
      v_13831 <- eval (extract v_13825 1 2);
      v_13832 <- eval (eq v_13831 (expression.bv_nat 1 1));
      v_13833 <- eval (extract v_13825 2 3);
      v_13834 <- eval (eq v_13833 (expression.bv_nat 1 1));
      v_13835 <- eval (eq v_13832 v_13834);
      v_13836 <- eval (notBool_ v_13835);
      v_13837 <- eval (bit_and v_13830 v_13836);
      v_13838 <- eval (notBool_ v_13830);
      v_13839 <- eval (eq v_13829 (expression.bv_nat 8 0));
      v_13840 <- eval (notBool_ v_13839);
      v_13841 <- eval (bit_and v_13840 undef);
      v_13842 <- eval (notBool_ v_13840);
      v_13843 <- getRegister of;
      v_13844 <- eval (eq v_13843 (expression.bv_nat 1 1));
      v_13845 <- eval (bit_and v_13842 v_13844);
      v_13846 <- eval (bit_or v_13841 v_13845);
      v_13847 <- eval (bit_and v_13838 v_13846);
      v_13848 <- eval (bit_or v_13837 v_13847);
      v_13849 <- eval (mux v_13848 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13849;
      setRegister cf v_13828;
      pure ()
    pat_end;
    pattern fun  (v_2945 : Mem) => do
      v_13852 <- evaluateAddress v_2945;
      v_13853 <- getRegister cf;
      v_13854 <- eval (eq v_13853 (expression.bv_nat 1 1));
      v_13855 <- eval (mux v_13854 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13856 <- load v_13852 2;
      v_13857 <- eval (concat v_13855 v_13856);
      v_13858 <- eval (lshr v_13857 1);
      v_13859 <- eval (bitwidthMInt v_13857);
      v_13860 <- eval (sub v_13859 1);
      v_13861 <- eval (extract v_13857 v_13860 v_13859);
      v_13862 <- eval (mi v_13860 0);
      v_13863 <- eval (concat v_13861 v_13862);
      v_13864 <- eval (add v_13858 v_13863);
      v_13865 <- eval (extract v_13864 1 17);
      store v_13852 v_13865 2;
      v_13867 <- eval (extract v_13864 0 1);
      v_13868 <- eval (extract v_13864 1 2);
      v_13869 <- eval (eq v_13868 (expression.bv_nat 1 1));
      v_13870 <- eval (extract v_13864 2 3);
      v_13871 <- eval (eq v_13870 (expression.bv_nat 1 1));
      v_13872 <- eval (eq v_13869 v_13871);
      v_13873 <- eval (notBool_ v_13872);
      v_13874 <- eval (mux v_13873 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13874;
      setRegister cf v_13867;
      pure ()
    pat_end;
    pattern fun  (v_2949 : Mem) => do
      v_13877 <- evaluateAddress v_2949;
      v_13878 <- getRegister cf;
      v_13879 <- eval (eq v_13878 (expression.bv_nat 1 1));
      v_13880 <- eval (mux v_13879 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13881 <- load v_13877 2;
      v_13882 <- eval (concat v_13880 v_13881);
      v_13883 <- eval (lshr v_13882 1);
      v_13884 <- eval (bitwidthMInt v_13882);
      v_13885 <- eval (sub v_13884 1);
      v_13886 <- eval (extract v_13882 v_13885 v_13884);
      v_13887 <- eval (mi v_13885 0);
      v_13888 <- eval (concat v_13886 v_13887);
      v_13889 <- eval (add v_13883 v_13888);
      v_13890 <- eval (extract v_13889 1 17);
      store v_13877 v_13890 2;
      v_13892 <- eval (extract v_13889 0 1);
      v_13893 <- eval (extract v_13889 1 2);
      v_13894 <- eval (eq v_13893 (expression.bv_nat 1 1));
      v_13895 <- eval (extract v_13889 2 3);
      v_13896 <- eval (eq v_13895 (expression.bv_nat 1 1));
      v_13897 <- eval (eq v_13894 v_13896);
      v_13898 <- eval (notBool_ v_13897);
      v_13899 <- eval (mux v_13898 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13899;
      setRegister cf v_13892;
      pure ()
    pat_end
def rolb1 : instruction :=
  definst "rolb" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2975 : reg (bv 8)) => do
      v_7074 <- getRegister rcx;
      v_7075 <- eval (extract v_7074 56 64);
      v_7076 <- eval (bv_and v_7075 (expression.bv_nat 8 31));
      v_7077 <- eval (eq v_7076 (expression.bv_nat 8 0));
      v_7078 <- eval (notBool_ v_7077);
      v_7079 <- getRegister v_2975;
      v_7080 <- eval (uvalueMInt v_7076);
      v_7081 <- eval (rolHelper v_7079 v_7080 0);
      v_7082 <- eval (extract v_7081 7 8);
      v_7083 <- eval (eq v_7082 (expression.bv_nat 1 1));
      v_7084 <- eval (bit_and v_7078 v_7083);
      v_7085 <- eval (notBool_ v_7078);
      v_7086 <- getRegister cf;
      v_7087 <- eval (eq v_7086 (expression.bv_nat 1 1));
      v_7088 <- eval (bit_and v_7085 v_7087);
      v_7089 <- eval (bit_or v_7084 v_7088);
      v_7090 <- eval (mux v_7089 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7091 <- eval (eq v_7076 (expression.bv_nat 8 1));
      v_7092 <- eval (extract v_7081 0 1);
      v_7093 <- eval (eq v_7092 (expression.bv_nat 1 1));
      v_7094 <- eval (eq v_7093 v_7083);
      v_7095 <- eval (notBool_ v_7094);
      v_7096 <- eval (bit_and v_7091 v_7095);
      v_7097 <- eval (notBool_ v_7091);
      v_7098 <- eval (bit_and v_7078 undef);
      v_7099 <- getRegister of;
      v_7100 <- eval (eq v_7099 (expression.bv_nat 1 1));
      v_7101 <- eval (bit_and v_7085 v_7100);
      v_7102 <- eval (bit_or v_7098 v_7101);
      v_7103 <- eval (bit_and v_7097 v_7102);
      v_7104 <- eval (bit_or v_7096 v_7103);
      v_7105 <- eval (mux v_7104 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2975) v_7081;
      setRegister of v_7105;
      setRegister cf v_7090;
      pure ()
    pat_end;
    pattern fun (v_2979 : imm int) (v_2980 : reg (bv 8)) => do
      v_7109 <- eval (handleImmediateWithSignExtend v_2979 8 8);
      v_7110 <- eval (bv_and v_7109 (expression.bv_nat 8 31));
      v_7111 <- eval (eq v_7110 (expression.bv_nat 8 0));
      v_7112 <- eval (notBool_ v_7111);
      v_7113 <- getRegister v_2980;
      v_7114 <- eval (uvalueMInt v_7110);
      v_7115 <- eval (rolHelper v_7113 v_7114 0);
      v_7116 <- eval (extract v_7115 7 8);
      v_7117 <- eval (eq v_7116 (expression.bv_nat 1 1));
      v_7118 <- eval (bit_and v_7112 v_7117);
      v_7119 <- eval (notBool_ v_7112);
      v_7120 <- getRegister cf;
      v_7121 <- eval (eq v_7120 (expression.bv_nat 1 1));
      v_7122 <- eval (bit_and v_7119 v_7121);
      v_7123 <- eval (bit_or v_7118 v_7122);
      v_7124 <- eval (mux v_7123 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7125 <- eval (eq v_7110 (expression.bv_nat 8 1));
      v_7126 <- eval (extract v_7115 0 1);
      v_7127 <- eval (eq v_7126 (expression.bv_nat 1 1));
      v_7128 <- eval (eq v_7127 v_7117);
      v_7129 <- eval (notBool_ v_7128);
      v_7130 <- eval (bit_and v_7125 v_7129);
      v_7131 <- eval (notBool_ v_7125);
      v_7132 <- eval (bit_and v_7112 undef);
      v_7133 <- getRegister of;
      v_7134 <- eval (eq v_7133 (expression.bv_nat 1 1));
      v_7135 <- eval (bit_and v_7119 v_7134);
      v_7136 <- eval (bit_or v_7132 v_7135);
      v_7137 <- eval (bit_and v_7131 v_7136);
      v_7138 <- eval (bit_or v_7130 v_7137);
      v_7139 <- eval (mux v_7138 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2980) v_7115;
      setRegister of v_7139;
      setRegister cf v_7124;
      pure ()
    pat_end;
    pattern fun  (v_2984 : reg (bv 8)) => do
      v_7143 <- getRegister v_2984;
      v_7144 <- eval (shl v_7143 1);
      v_7145 <- eval (bitwidthMInt v_7143);
      v_7146 <- eval (extract v_7144 0 v_7145);
      v_7147 <- eval (sub v_7145 1);
      v_7148 <- eval (mi v_7147 0);
      v_7149 <- eval (extract v_7143 0 1);
      v_7150 <- eval (concat v_7148 v_7149);
      v_7151 <- eval (add v_7146 v_7150);
      v_7152 <- eval (extract v_7151 7 8);
      v_7153 <- eval (extract v_7151 0 1);
      v_7154 <- eval (eq v_7153 (expression.bv_nat 1 1));
      v_7155 <- eval (eq v_7152 (expression.bv_nat 1 1));
      v_7156 <- eval (eq v_7154 v_7155);
      v_7157 <- eval (notBool_ v_7156);
      v_7158 <- eval (mux v_7157 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2984) v_7151;
      setRegister of v_7158;
      setRegister cf v_7152;
      pure ()
    pat_end;
    pattern fun cl (v_2988 : reg (bv 8)) => do
      v_7162 <- getRegister rcx;
      v_7163 <- eval (extract v_7162 56 64);
      v_7164 <- eval (bv_and v_7163 (expression.bv_nat 8 31));
      v_7165 <- eval (eq v_7164 (expression.bv_nat 8 0));
      v_7166 <- eval (notBool_ v_7165);
      v_7167 <- getRegister v_2988;
      v_7168 <- eval (uvalueMInt v_7164);
      v_7169 <- eval (rolHelper v_7167 v_7168 0);
      v_7170 <- eval (extract v_7169 7 8);
      v_7171 <- eval (eq v_7170 (expression.bv_nat 1 1));
      v_7172 <- eval (bit_and v_7166 v_7171);
      v_7173 <- eval (notBool_ v_7166);
      v_7174 <- getRegister cf;
      v_7175 <- eval (eq v_7174 (expression.bv_nat 1 1));
      v_7176 <- eval (bit_and v_7173 v_7175);
      v_7177 <- eval (bit_or v_7172 v_7176);
      v_7178 <- eval (mux v_7177 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7179 <- eval (eq v_7164 (expression.bv_nat 8 1));
      v_7180 <- eval (extract v_7169 0 1);
      v_7181 <- eval (eq v_7180 (expression.bv_nat 1 1));
      v_7182 <- eval (eq v_7181 v_7171);
      v_7183 <- eval (notBool_ v_7182);
      v_7184 <- eval (bit_and v_7179 v_7183);
      v_7185 <- eval (notBool_ v_7179);
      v_7186 <- eval (bit_and v_7166 undef);
      v_7187 <- getRegister of;
      v_7188 <- eval (eq v_7187 (expression.bv_nat 1 1));
      v_7189 <- eval (bit_and v_7173 v_7188);
      v_7190 <- eval (bit_or v_7186 v_7189);
      v_7191 <- eval (bit_and v_7185 v_7190);
      v_7192 <- eval (bit_or v_7184 v_7191);
      v_7193 <- eval (mux v_7192 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2988) v_7169;
      setRegister of v_7193;
      setRegister cf v_7178;
      pure ()
    pat_end;
    pattern fun (v_2992 : imm int) (v_2993 : reg (bv 8)) => do
      v_7197 <- eval (handleImmediateWithSignExtend v_2992 8 8);
      v_7198 <- eval (bv_and v_7197 (expression.bv_nat 8 31));
      v_7199 <- eval (eq v_7198 (expression.bv_nat 8 0));
      v_7200 <- eval (notBool_ v_7199);
      v_7201 <- getRegister v_2993;
      v_7202 <- eval (uvalueMInt v_7198);
      v_7203 <- eval (rolHelper v_7201 v_7202 0);
      v_7204 <- eval (extract v_7203 7 8);
      v_7205 <- eval (eq v_7204 (expression.bv_nat 1 1));
      v_7206 <- eval (bit_and v_7200 v_7205);
      v_7207 <- eval (notBool_ v_7200);
      v_7208 <- getRegister cf;
      v_7209 <- eval (eq v_7208 (expression.bv_nat 1 1));
      v_7210 <- eval (bit_and v_7207 v_7209);
      v_7211 <- eval (bit_or v_7206 v_7210);
      v_7212 <- eval (mux v_7211 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7213 <- eval (eq v_7198 (expression.bv_nat 8 1));
      v_7214 <- eval (extract v_7203 0 1);
      v_7215 <- eval (eq v_7214 (expression.bv_nat 1 1));
      v_7216 <- eval (eq v_7215 v_7205);
      v_7217 <- eval (notBool_ v_7216);
      v_7218 <- eval (bit_and v_7213 v_7217);
      v_7219 <- eval (notBool_ v_7213);
      v_7220 <- eval (bit_and v_7200 undef);
      v_7221 <- getRegister of;
      v_7222 <- eval (eq v_7221 (expression.bv_nat 1 1));
      v_7223 <- eval (bit_and v_7207 v_7222);
      v_7224 <- eval (bit_or v_7220 v_7223);
      v_7225 <- eval (bit_and v_7219 v_7224);
      v_7226 <- eval (bit_or v_7218 v_7225);
      v_7227 <- eval (mux v_7226 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2993) v_7203;
      setRegister of v_7227;
      setRegister cf v_7212;
      pure ()
    pat_end;
    pattern fun  (v_2997 : reg (bv 8)) => do
      v_7231 <- getRegister v_2997;
      v_7232 <- eval (shl v_7231 1);
      v_7233 <- eval (bitwidthMInt v_7231);
      v_7234 <- eval (extract v_7232 0 v_7233);
      v_7235 <- eval (sub v_7233 1);
      v_7236 <- eval (mi v_7235 0);
      v_7237 <- eval (extract v_7231 0 1);
      v_7238 <- eval (concat v_7236 v_7237);
      v_7239 <- eval (add v_7234 v_7238);
      v_7240 <- eval (extract v_7239 7 8);
      v_7241 <- eval (extract v_7239 0 1);
      v_7242 <- eval (eq v_7241 (expression.bv_nat 1 1));
      v_7243 <- eval (eq v_7240 (expression.bv_nat 1 1));
      v_7244 <- eval (eq v_7242 v_7243);
      v_7245 <- eval (notBool_ v_7244);
      v_7246 <- eval (mux v_7245 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2997) v_7239;
      setRegister of v_7246;
      setRegister cf v_7240;
      pure ()
    pat_end;
    pattern fun cl (v_2965 : Mem) => do
      v_13902 <- evaluateAddress v_2965;
      v_13903 <- load v_13902 1;
      v_13904 <- getRegister rcx;
      v_13905 <- eval (extract v_13904 56 64);
      v_13906 <- eval (bv_and v_13905 (expression.bv_nat 8 31));
      v_13907 <- eval (uvalueMInt v_13906);
      v_13908 <- eval (rolHelper v_13903 v_13907 0);
      store v_13902 v_13908 1;
      v_13910 <- eval (eq v_13906 (expression.bv_nat 8 0));
      v_13911 <- eval (notBool_ v_13910);
      v_13912 <- eval (extract v_13908 7 8);
      v_13913 <- eval (eq v_13912 (expression.bv_nat 1 1));
      v_13914 <- eval (bit_and v_13911 v_13913);
      v_13915 <- eval (notBool_ v_13911);
      v_13916 <- getRegister cf;
      v_13917 <- eval (eq v_13916 (expression.bv_nat 1 1));
      v_13918 <- eval (bit_and v_13915 v_13917);
      v_13919 <- eval (bit_or v_13914 v_13918);
      v_13920 <- eval (mux v_13919 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13921 <- eval (eq v_13906 (expression.bv_nat 8 1));
      v_13922 <- eval (extract v_13908 0 1);
      v_13923 <- eval (eq v_13922 (expression.bv_nat 1 1));
      v_13924 <- eval (eq v_13923 v_13913);
      v_13925 <- eval (notBool_ v_13924);
      v_13926 <- eval (bit_and v_13921 v_13925);
      v_13927 <- eval (notBool_ v_13921);
      v_13928 <- eval (bit_and v_13911 undef);
      v_13929 <- getRegister of;
      v_13930 <- eval (eq v_13929 (expression.bv_nat 1 1));
      v_13931 <- eval (bit_and v_13915 v_13930);
      v_13932 <- eval (bit_or v_13928 v_13931);
      v_13933 <- eval (bit_and v_13927 v_13932);
      v_13934 <- eval (bit_or v_13926 v_13933);
      v_13935 <- eval (mux v_13934 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13935;
      setRegister cf v_13920;
      pure ()
    pat_end;
    pattern fun (v_2969 : imm int) (v_2968 : Mem) => do
      v_13938 <- evaluateAddress v_2968;
      v_13939 <- load v_13938 1;
      v_13940 <- eval (handleImmediateWithSignExtend v_2969 8 8);
      v_13941 <- eval (bv_and v_13940 (expression.bv_nat 8 31));
      v_13942 <- eval (uvalueMInt v_13941);
      v_13943 <- eval (rolHelper v_13939 v_13942 0);
      store v_13938 v_13943 1;
      v_13945 <- eval (eq v_13941 (expression.bv_nat 8 0));
      v_13946 <- eval (notBool_ v_13945);
      v_13947 <- eval (extract v_13943 7 8);
      v_13948 <- eval (eq v_13947 (expression.bv_nat 1 1));
      v_13949 <- eval (bit_and v_13946 v_13948);
      v_13950 <- eval (notBool_ v_13946);
      v_13951 <- getRegister cf;
      v_13952 <- eval (eq v_13951 (expression.bv_nat 1 1));
      v_13953 <- eval (bit_and v_13950 v_13952);
      v_13954 <- eval (bit_or v_13949 v_13953);
      v_13955 <- eval (mux v_13954 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_13956 <- eval (eq v_13941 (expression.bv_nat 8 1));
      v_13957 <- eval (extract v_13943 0 1);
      v_13958 <- eval (eq v_13957 (expression.bv_nat 1 1));
      v_13959 <- eval (eq v_13958 v_13948);
      v_13960 <- eval (notBool_ v_13959);
      v_13961 <- eval (bit_and v_13956 v_13960);
      v_13962 <- eval (notBool_ v_13956);
      v_13963 <- eval (bit_and v_13946 undef);
      v_13964 <- getRegister of;
      v_13965 <- eval (eq v_13964 (expression.bv_nat 1 1));
      v_13966 <- eval (bit_and v_13950 v_13965);
      v_13967 <- eval (bit_or v_13963 v_13966);
      v_13968 <- eval (bit_and v_13962 v_13967);
      v_13969 <- eval (bit_or v_13961 v_13968);
      v_13970 <- eval (mux v_13969 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13970;
      setRegister cf v_13955;
      pure ()
    pat_end;
    pattern fun  (v_2968 : Mem) => do
      v_13973 <- evaluateAddress v_2968;
      v_13974 <- load v_13973 1;
      v_13975 <- eval (shl v_13974 1);
      v_13976 <- eval (bitwidthMInt v_13974);
      v_13977 <- eval (extract v_13975 0 v_13976);
      v_13978 <- eval (sub v_13976 1);
      v_13979 <- eval (mi v_13978 0);
      v_13980 <- eval (extract v_13974 0 1);
      v_13981 <- eval (concat v_13979 v_13980);
      v_13982 <- eval (add v_13977 v_13981);
      store v_13973 v_13982 1;
      v_13984 <- eval (extract v_13982 7 8);
      v_13985 <- eval (extract v_13982 0 1);
      v_13986 <- eval (eq v_13985 (expression.bv_nat 1 1));
      v_13987 <- eval (eq v_13984 (expression.bv_nat 1 1));
      v_13988 <- eval (eq v_13986 v_13987);
      v_13989 <- eval (notBool_ v_13988);
      v_13990 <- eval (mux v_13989 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_13990;
      setRegister cf v_13984;
      pure ()
    pat_end;
    pattern fun  (v_2968 : Mem) => do
      v_13993 <- evaluateAddress v_2968;
      v_13994 <- load v_13993 1;
      v_13995 <- eval (shl v_13994 1);
      v_13996 <- eval (bitwidthMInt v_13994);
      v_13997 <- eval (extract v_13995 0 v_13996);
      v_13998 <- eval (sub v_13996 1);
      v_13999 <- eval (mi v_13998 0);
      v_14000 <- eval (extract v_13994 0 1);
      v_14001 <- eval (concat v_13999 v_14000);
      v_14002 <- eval (add v_13997 v_14001);
      store v_13993 v_14002 1;
      v_14004 <- eval (extract v_14002 7 8);
      v_14005 <- eval (eq v_14004 (expression.bv_nat 1 1));
      v_14006 <- eval (mux v_14005 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14007 <- eval (extract v_14002 0 1);
      v_14008 <- eval (eq v_14007 (expression.bv_nat 1 1));
      v_14009 <- eval (eq v_14008 v_14005);
      v_14010 <- eval (notBool_ v_14009);
      v_14011 <- eval (mux v_14010 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14011;
      setRegister cf v_14006;
      pure ()
    pat_end;
    pattern fun  (v_2972 : Mem) => do
      v_14014 <- evaluateAddress v_2972;
      v_14015 <- load v_14014 1;
      v_14016 <- eval (shl v_14015 1);
      v_14017 <- eval (bitwidthMInt v_14015);
      v_14018 <- eval (extract v_14016 0 v_14017);
      v_14019 <- eval (sub v_14017 1);
      v_14020 <- eval (mi v_14019 0);
      v_14021 <- eval (extract v_14015 0 1);
      v_14022 <- eval (concat v_14020 v_14021);
      v_14023 <- eval (add v_14018 v_14022);
      store v_14014 v_14023 1;
      v_14025 <- eval (extract v_14023 7 8);
      v_14026 <- eval (eq v_14025 (expression.bv_nat 1 1));
      v_14027 <- eval (mux v_14026 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14028 <- eval (extract v_14023 0 1);
      v_14029 <- eval (eq v_14028 (expression.bv_nat 1 1));
      v_14030 <- eval (eq v_14029 v_14026);
      v_14031 <- eval (notBool_ v_14030);
      v_14032 <- eval (mux v_14031 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14032;
      setRegister cf v_14027;
      pure ()
    pat_end;
    pattern fun  (v_2972 : Mem) => do
      v_14035 <- evaluateAddress v_2972;
      v_14036 <- load v_14035 1;
      v_14037 <- eval (shl v_14036 1);
      v_14038 <- eval (bitwidthMInt v_14036);
      v_14039 <- eval (extract v_14037 0 v_14038);
      v_14040 <- eval (sub v_14038 1);
      v_14041 <- eval (mi v_14040 0);
      v_14042 <- eval (extract v_14036 0 1);
      v_14043 <- eval (concat v_14041 v_14042);
      v_14044 <- eval (add v_14039 v_14043);
      store v_14035 v_14044 1;
      v_14046 <- eval (extract v_14044 7 8);
      v_14047 <- eval (extract v_14044 0 1);
      v_14048 <- eval (eq v_14047 (expression.bv_nat 1 1));
      v_14049 <- eval (eq v_14046 (expression.bv_nat 1 1));
      v_14050 <- eval (eq v_14048 v_14049);
      v_14051 <- eval (notBool_ v_14050);
      v_14052 <- eval (mux v_14051 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14052;
      setRegister cf v_14046;
      pure ()
    pat_end
def roll1 : instruction :=
  definst "roll" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3014 : reg (bv 32)) => do
      v_7268 <- getRegister rcx;
      v_7269 <- eval (extract v_7268 56 64);
      v_7270 <- eval (bv_and v_7269 (expression.bv_nat 8 31));
      v_7271 <- eval (eq v_7270 (expression.bv_nat 8 0));
      v_7272 <- eval (notBool_ v_7271);
      v_7273 <- getRegister v_3014;
      v_7274 <- eval (concat (expression.bv_nat 24 0) v_7270);
      v_7275 <- eval (uvalueMInt v_7274);
      v_7276 <- eval (rolHelper v_7273 v_7275 0);
      v_7277 <- eval (extract v_7276 31 32);
      v_7278 <- eval (eq v_7277 (expression.bv_nat 1 1));
      v_7279 <- eval (bit_and v_7272 v_7278);
      v_7280 <- eval (notBool_ v_7272);
      v_7281 <- getRegister cf;
      v_7282 <- eval (eq v_7281 (expression.bv_nat 1 1));
      v_7283 <- eval (bit_and v_7280 v_7282);
      v_7284 <- eval (bit_or v_7279 v_7283);
      v_7285 <- eval (mux v_7284 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7286 <- eval (eq v_7270 (expression.bv_nat 8 1));
      v_7287 <- eval (extract v_7276 0 1);
      v_7288 <- eval (eq v_7287 (expression.bv_nat 1 1));
      v_7289 <- eval (eq v_7288 v_7278);
      v_7290 <- eval (notBool_ v_7289);
      v_7291 <- eval (bit_and v_7286 v_7290);
      v_7292 <- eval (notBool_ v_7286);
      v_7293 <- eval (bit_and v_7272 undef);
      v_7294 <- getRegister of;
      v_7295 <- eval (eq v_7294 (expression.bv_nat 1 1));
      v_7296 <- eval (bit_and v_7280 v_7295);
      v_7297 <- eval (bit_or v_7293 v_7296);
      v_7298 <- eval (bit_and v_7292 v_7297);
      v_7299 <- eval (bit_or v_7291 v_7298);
      v_7300 <- eval (mux v_7299 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3014) v_7276;
      setRegister of v_7300;
      setRegister cf v_7285;
      pure ()
    pat_end;
    pattern fun (v_3018 : imm int) (v_3019 : reg (bv 32)) => do
      v_7304 <- eval (handleImmediateWithSignExtend v_3018 8 8);
      v_7305 <- eval (bv_and v_7304 (expression.bv_nat 8 31));
      v_7306 <- eval (eq v_7305 (expression.bv_nat 8 0));
      v_7307 <- eval (notBool_ v_7306);
      v_7308 <- getRegister v_3019;
      v_7309 <- eval (concat (expression.bv_nat 24 0) v_7305);
      v_7310 <- eval (uvalueMInt v_7309);
      v_7311 <- eval (rolHelper v_7308 v_7310 0);
      v_7312 <- eval (extract v_7311 31 32);
      v_7313 <- eval (eq v_7312 (expression.bv_nat 1 1));
      v_7314 <- eval (bit_and v_7307 v_7313);
      v_7315 <- eval (notBool_ v_7307);
      v_7316 <- getRegister cf;
      v_7317 <- eval (eq v_7316 (expression.bv_nat 1 1));
      v_7318 <- eval (bit_and v_7315 v_7317);
      v_7319 <- eval (bit_or v_7314 v_7318);
      v_7320 <- eval (mux v_7319 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7321 <- eval (eq v_7305 (expression.bv_nat 8 1));
      v_7322 <- eval (extract v_7311 0 1);
      v_7323 <- eval (eq v_7322 (expression.bv_nat 1 1));
      v_7324 <- eval (eq v_7323 v_7313);
      v_7325 <- eval (notBool_ v_7324);
      v_7326 <- eval (bit_and v_7321 v_7325);
      v_7327 <- eval (notBool_ v_7321);
      v_7328 <- eval (bit_and v_7307 undef);
      v_7329 <- getRegister of;
      v_7330 <- eval (eq v_7329 (expression.bv_nat 1 1));
      v_7331 <- eval (bit_and v_7315 v_7330);
      v_7332 <- eval (bit_or v_7328 v_7331);
      v_7333 <- eval (bit_and v_7327 v_7332);
      v_7334 <- eval (bit_or v_7326 v_7333);
      v_7335 <- eval (mux v_7334 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3019) v_7311;
      setRegister of v_7335;
      setRegister cf v_7320;
      pure ()
    pat_end;
    pattern fun  (v_3023 : reg (bv 32)) => do
      v_7339 <- getRegister v_3023;
      v_7340 <- eval (shl v_7339 1);
      v_7341 <- eval (bitwidthMInt v_7339);
      v_7342 <- eval (extract v_7340 0 v_7341);
      v_7343 <- eval (sub v_7341 1);
      v_7344 <- eval (mi v_7343 0);
      v_7345 <- eval (extract v_7339 0 1);
      v_7346 <- eval (concat v_7344 v_7345);
      v_7347 <- eval (add v_7342 v_7346);
      v_7348 <- eval (extract v_7347 31 32);
      v_7349 <- eval (extract v_7347 0 1);
      v_7350 <- eval (eq v_7349 (expression.bv_nat 1 1));
      v_7351 <- eval (eq v_7348 (expression.bv_nat 1 1));
      v_7352 <- eval (eq v_7350 v_7351);
      v_7353 <- eval (notBool_ v_7352);
      v_7354 <- eval (mux v_7353 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3023) v_7347;
      setRegister of v_7354;
      setRegister cf v_7348;
      pure ()
    pat_end;
    pattern fun cl (v_3001 : Mem) => do
      v_14055 <- evaluateAddress v_3001;
      v_14056 <- load v_14055 4;
      v_14057 <- getRegister rcx;
      v_14058 <- eval (extract v_14057 56 64);
      v_14059 <- eval (bv_and v_14058 (expression.bv_nat 8 31));
      v_14060 <- eval (concat (expression.bv_nat 24 0) v_14059);
      v_14061 <- eval (uvalueMInt v_14060);
      v_14062 <- eval (rolHelper v_14056 v_14061 0);
      store v_14055 v_14062 4;
      v_14064 <- eval (eq v_14059 (expression.bv_nat 8 0));
      v_14065 <- eval (notBool_ v_14064);
      v_14066 <- eval (extract v_14062 31 32);
      v_14067 <- eval (eq v_14066 (expression.bv_nat 1 1));
      v_14068 <- eval (bit_and v_14065 v_14067);
      v_14069 <- eval (notBool_ v_14065);
      v_14070 <- getRegister cf;
      v_14071 <- eval (eq v_14070 (expression.bv_nat 1 1));
      v_14072 <- eval (bit_and v_14069 v_14071);
      v_14073 <- eval (bit_or v_14068 v_14072);
      v_14074 <- eval (mux v_14073 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14075 <- eval (eq v_14059 (expression.bv_nat 8 1));
      v_14076 <- eval (extract v_14062 0 1);
      v_14077 <- eval (eq v_14076 (expression.bv_nat 1 1));
      v_14078 <- eval (eq v_14077 v_14067);
      v_14079 <- eval (notBool_ v_14078);
      v_14080 <- eval (bit_and v_14075 v_14079);
      v_14081 <- eval (notBool_ v_14075);
      v_14082 <- eval (bit_and v_14065 undef);
      v_14083 <- getRegister of;
      v_14084 <- eval (eq v_14083 (expression.bv_nat 1 1));
      v_14085 <- eval (bit_and v_14069 v_14084);
      v_14086 <- eval (bit_or v_14082 v_14085);
      v_14087 <- eval (bit_and v_14081 v_14086);
      v_14088 <- eval (bit_or v_14080 v_14087);
      v_14089 <- eval (mux v_14088 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14089;
      setRegister cf v_14074;
      pure ()
    pat_end;
    pattern fun (v_3005 : imm int) (v_3004 : Mem) => do
      v_14092 <- evaluateAddress v_3004;
      v_14093 <- load v_14092 4;
      v_14094 <- eval (handleImmediateWithSignExtend v_3005 8 8);
      v_14095 <- eval (bv_and v_14094 (expression.bv_nat 8 31));
      v_14096 <- eval (concat (expression.bv_nat 24 0) v_14095);
      v_14097 <- eval (uvalueMInt v_14096);
      v_14098 <- eval (rolHelper v_14093 v_14097 0);
      store v_14092 v_14098 4;
      v_14100 <- eval (eq v_14095 (expression.bv_nat 8 0));
      v_14101 <- eval (notBool_ v_14100);
      v_14102 <- eval (extract v_14098 31 32);
      v_14103 <- eval (eq v_14102 (expression.bv_nat 1 1));
      v_14104 <- eval (bit_and v_14101 v_14103);
      v_14105 <- eval (notBool_ v_14101);
      v_14106 <- getRegister cf;
      v_14107 <- eval (eq v_14106 (expression.bv_nat 1 1));
      v_14108 <- eval (bit_and v_14105 v_14107);
      v_14109 <- eval (bit_or v_14104 v_14108);
      v_14110 <- eval (mux v_14109 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14111 <- eval (eq v_14095 (expression.bv_nat 8 1));
      v_14112 <- eval (extract v_14098 0 1);
      v_14113 <- eval (eq v_14112 (expression.bv_nat 1 1));
      v_14114 <- eval (eq v_14113 v_14103);
      v_14115 <- eval (notBool_ v_14114);
      v_14116 <- eval (bit_and v_14111 v_14115);
      v_14117 <- eval (notBool_ v_14111);
      v_14118 <- eval (bit_and v_14101 undef);
      v_14119 <- getRegister of;
      v_14120 <- eval (eq v_14119 (expression.bv_nat 1 1));
      v_14121 <- eval (bit_and v_14105 v_14120);
      v_14122 <- eval (bit_or v_14118 v_14121);
      v_14123 <- eval (bit_and v_14117 v_14122);
      v_14124 <- eval (bit_or v_14116 v_14123);
      v_14125 <- eval (mux v_14124 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14125;
      setRegister cf v_14110;
      pure ()
    pat_end;
    pattern fun  (v_3004 : Mem) => do
      v_14128 <- evaluateAddress v_3004;
      v_14129 <- load v_14128 4;
      v_14130 <- eval (shl v_14129 1);
      v_14131 <- eval (bitwidthMInt v_14129);
      v_14132 <- eval (extract v_14130 0 v_14131);
      v_14133 <- eval (sub v_14131 1);
      v_14134 <- eval (mi v_14133 0);
      v_14135 <- eval (extract v_14129 0 1);
      v_14136 <- eval (concat v_14134 v_14135);
      v_14137 <- eval (add v_14132 v_14136);
      store v_14128 v_14137 4;
      v_14139 <- eval (extract v_14137 31 32);
      v_14140 <- eval (extract v_14137 0 1);
      v_14141 <- eval (eq v_14140 (expression.bv_nat 1 1));
      v_14142 <- eval (eq v_14139 (expression.bv_nat 1 1));
      v_14143 <- eval (eq v_14141 v_14142);
      v_14144 <- eval (notBool_ v_14143);
      v_14145 <- eval (mux v_14144 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14145;
      setRegister cf v_14139;
      pure ()
    pat_end;
    pattern fun  (v_3004 : Mem) => do
      v_14148 <- evaluateAddress v_3004;
      v_14149 <- load v_14148 4;
      v_14150 <- eval (shl v_14149 1);
      v_14151 <- eval (bitwidthMInt v_14149);
      v_14152 <- eval (extract v_14150 0 v_14151);
      v_14153 <- eval (sub v_14151 1);
      v_14154 <- eval (mi v_14153 0);
      v_14155 <- eval (extract v_14149 0 1);
      v_14156 <- eval (concat v_14154 v_14155);
      v_14157 <- eval (add v_14152 v_14156);
      store v_14148 v_14157 4;
      v_14159 <- eval (extract v_14157 31 32);
      v_14160 <- eval (eq v_14159 (expression.bv_nat 1 1));
      v_14161 <- eval (mux v_14160 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14162 <- eval (extract v_14157 0 1);
      v_14163 <- eval (eq v_14162 (expression.bv_nat 1 1));
      v_14164 <- eval (eq v_14163 v_14160);
      v_14165 <- eval (notBool_ v_14164);
      v_14166 <- eval (mux v_14165 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14166;
      setRegister cf v_14161;
      pure ()
    pat_end;
    pattern fun  (v_3011 : Mem) => do
      v_14171 <- evaluateAddress v_3011;
      v_14172 <- load v_14171 4;
      v_14173 <- eval (shl v_14172 1);
      v_14174 <- eval (bitwidthMInt v_14172);
      v_14175 <- eval (extract v_14173 0 v_14174);
      v_14176 <- eval (sub v_14174 1);
      v_14177 <- eval (mi v_14176 0);
      v_14178 <- eval (extract v_14172 0 1);
      v_14179 <- eval (concat v_14177 v_14178);
      v_14180 <- eval (add v_14175 v_14179);
      store v_14171 v_14180 4;
      v_14182 <- eval (extract v_14180 31 32);
      v_14183 <- eval (eq v_14182 (expression.bv_nat 1 1));
      v_14184 <- eval (mux v_14183 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14185 <- eval (extract v_14180 0 1);
      v_14186 <- eval (eq v_14185 (expression.bv_nat 1 1));
      v_14187 <- eval (eq v_14186 v_14183);
      v_14188 <- eval (notBool_ v_14187);
      v_14189 <- eval (mux v_14188 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14189;
      setRegister cf v_14184;
      pure ()
    pat_end;
    pattern fun  (v_3011 : Mem) => do
      v_14192 <- evaluateAddress v_3011;
      v_14193 <- load v_14192 4;
      v_14194 <- eval (shl v_14193 1);
      v_14195 <- eval (bitwidthMInt v_14193);
      v_14196 <- eval (extract v_14194 0 v_14195);
      v_14197 <- eval (sub v_14195 1);
      v_14198 <- eval (mi v_14197 0);
      v_14199 <- eval (extract v_14193 0 1);
      v_14200 <- eval (concat v_14198 v_14199);
      v_14201 <- eval (add v_14196 v_14200);
      store v_14192 v_14201 4;
      v_14203 <- eval (extract v_14201 31 32);
      v_14204 <- eval (extract v_14201 0 1);
      v_14205 <- eval (eq v_14204 (expression.bv_nat 1 1));
      v_14206 <- eval (eq v_14203 (expression.bv_nat 1 1));
      v_14207 <- eval (eq v_14205 v_14206);
      v_14208 <- eval (notBool_ v_14207);
      v_14209 <- eval (mux v_14208 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14209;
      setRegister cf v_14203;
      pure ()
    pat_end;
    pattern fun (v_3008 : Mem) => do
      v_15260 <- evaluateAddress v_3008;
      v_15261 <- load v_15260 4;
      v_15262 <- eval (shl v_15261 1);
      v_15263 <- eval (bitwidthMInt v_15261);
      v_15264 <- eval (extract v_15262 0 v_15263);
      v_15265 <- eval (sub v_15263 1);
      v_15266 <- eval (mi v_15265 0);
      v_15267 <- eval (extract v_15261 0 1);
      v_15268 <- eval (concat v_15266 v_15267);
      v_15269 <- eval (add v_15264 v_15268);
      store v_15260 v_15269 4;
      v_15271 <- eval (extract v_15269 31 32);
      v_15272 <- eval (eq v_15271 (expression.bv_nat 1 1));
      v_15273 <- eval (mux v_15272 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15274 <- eval (extract v_15269 0 1);
      v_15275 <- eval (eq v_15274 (expression.bv_nat 1 1));
      v_15276 <- eval (eq v_15275 v_15272);
      v_15277 <- eval (notBool_ v_15276);
      v_15278 <- eval (mux v_15277 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15278;
      setRegister cf v_15273;
      pure ()
    pat_end;
    pattern fun (v_3008 : Mem) => do
      v_15281 <- evaluateAddress v_3008;
      v_15282 <- load v_15281 4;
      v_15283 <- eval (shl v_15282 1);
      v_15284 <- eval (bitwidthMInt v_15282);
      v_15285 <- eval (extract v_15283 0 v_15284);
      v_15286 <- eval (sub v_15284 1);
      v_15287 <- eval (mi v_15286 0);
      v_15288 <- eval (extract v_15282 0 1);
      v_15289 <- eval (concat v_15287 v_15288);
      v_15290 <- eval (add v_15285 v_15289);
      store v_15281 v_15290 4;
      v_15292 <- eval (extract v_15290 31 32);
      v_15293 <- eval (extract v_15290 0 1);
      v_15294 <- eval (eq v_15293 (expression.bv_nat 1 1));
      v_15295 <- eval (eq v_15292 (expression.bv_nat 1 1));
      v_15296 <- eval (eq v_15294 v_15295);
      v_15297 <- eval (notBool_ v_15296);
      v_15298 <- eval (mux v_15297 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15298;
      setRegister cf v_15292;
      pure ()
    pat_end
def rolq1 : instruction :=
  definst "rolq" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3040 : reg (bv 64)) => do
      v_7368 <- getRegister rcx;
      v_7369 <- eval (extract v_7368 56 64);
      v_7370 <- eval (bv_and v_7369 (expression.bv_nat 8 63));
      v_7371 <- eval (eq v_7370 (expression.bv_nat 8 0));
      v_7372 <- eval (notBool_ v_7371);
      v_7373 <- getRegister v_3040;
      v_7374 <- eval (concat (expression.bv_nat 56 0) v_7370);
      v_7375 <- eval (uvalueMInt v_7374);
      v_7376 <- eval (rolHelper v_7373 v_7375 0);
      v_7377 <- eval (extract v_7376 63 64);
      v_7378 <- eval (eq v_7377 (expression.bv_nat 1 1));
      v_7379 <- eval (bit_and v_7372 v_7378);
      v_7380 <- eval (notBool_ v_7372);
      v_7381 <- getRegister cf;
      v_7382 <- eval (eq v_7381 (expression.bv_nat 1 1));
      v_7383 <- eval (bit_and v_7380 v_7382);
      v_7384 <- eval (bit_or v_7379 v_7383);
      v_7385 <- eval (mux v_7384 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7386 <- eval (eq v_7370 (expression.bv_nat 8 1));
      v_7387 <- eval (extract v_7376 0 1);
      v_7388 <- eval (eq v_7387 (expression.bv_nat 1 1));
      v_7389 <- eval (eq v_7388 v_7378);
      v_7390 <- eval (notBool_ v_7389);
      v_7391 <- eval (bit_and v_7386 v_7390);
      v_7392 <- eval (notBool_ v_7386);
      v_7393 <- eval (bit_and v_7372 undef);
      v_7394 <- getRegister of;
      v_7395 <- eval (eq v_7394 (expression.bv_nat 1 1));
      v_7396 <- eval (bit_and v_7380 v_7395);
      v_7397 <- eval (bit_or v_7393 v_7396);
      v_7398 <- eval (bit_and v_7392 v_7397);
      v_7399 <- eval (bit_or v_7391 v_7398);
      v_7400 <- eval (mux v_7399 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3040) v_7376;
      setRegister of v_7400;
      setRegister cf v_7385;
      pure ()
    pat_end;
    pattern fun (v_3041 : imm int) (v_3045 : reg (bv 64)) => do
      v_7404 <- eval (handleImmediateWithSignExtend v_3041 8 8);
      v_7405 <- eval (bv_and v_7404 (expression.bv_nat 8 63));
      v_7406 <- eval (eq v_7405 (expression.bv_nat 8 0));
      v_7407 <- eval (notBool_ v_7406);
      v_7408 <- getRegister v_3045;
      v_7409 <- eval (concat (expression.bv_nat 56 0) v_7405);
      v_7410 <- eval (uvalueMInt v_7409);
      v_7411 <- eval (rolHelper v_7408 v_7410 0);
      v_7412 <- eval (extract v_7411 63 64);
      v_7413 <- eval (eq v_7412 (expression.bv_nat 1 1));
      v_7414 <- eval (bit_and v_7407 v_7413);
      v_7415 <- eval (notBool_ v_7407);
      v_7416 <- getRegister cf;
      v_7417 <- eval (eq v_7416 (expression.bv_nat 1 1));
      v_7418 <- eval (bit_and v_7415 v_7417);
      v_7419 <- eval (bit_or v_7414 v_7418);
      v_7420 <- eval (mux v_7419 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7421 <- eval (eq v_7405 (expression.bv_nat 8 1));
      v_7422 <- eval (extract v_7411 0 1);
      v_7423 <- eval (eq v_7422 (expression.bv_nat 1 1));
      v_7424 <- eval (eq v_7423 v_7413);
      v_7425 <- eval (notBool_ v_7424);
      v_7426 <- eval (bit_and v_7421 v_7425);
      v_7427 <- eval (notBool_ v_7421);
      v_7428 <- eval (bit_and v_7407 undef);
      v_7429 <- getRegister of;
      v_7430 <- eval (eq v_7429 (expression.bv_nat 1 1));
      v_7431 <- eval (bit_and v_7415 v_7430);
      v_7432 <- eval (bit_or v_7428 v_7431);
      v_7433 <- eval (bit_and v_7427 v_7432);
      v_7434 <- eval (bit_or v_7426 v_7433);
      v_7435 <- eval (mux v_7434 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3045) v_7411;
      setRegister of v_7435;
      setRegister cf v_7420;
      pure ()
    pat_end;
    pattern fun  (v_3049 : reg (bv 64)) => do
      v_7439 <- getRegister v_3049;
      v_7440 <- eval (shl v_7439 1);
      v_7441 <- eval (bitwidthMInt v_7439);
      v_7442 <- eval (extract v_7440 0 v_7441);
      v_7443 <- eval (sub v_7441 1);
      v_7444 <- eval (mi v_7443 0);
      v_7445 <- eval (extract v_7439 0 1);
      v_7446 <- eval (concat v_7444 v_7445);
      v_7447 <- eval (add v_7442 v_7446);
      v_7448 <- eval (extract v_7447 63 64);
      v_7449 <- eval (extract v_7447 0 1);
      v_7450 <- eval (eq v_7449 (expression.bv_nat 1 1));
      v_7451 <- eval (eq v_7448 (expression.bv_nat 1 1));
      v_7452 <- eval (eq v_7450 v_7451);
      v_7453 <- eval (notBool_ v_7452);
      v_7454 <- eval (mux v_7453 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3049) v_7447;
      setRegister of v_7454;
      setRegister cf v_7448;
      pure ()
    pat_end;
    pattern fun cl (v_3027 : Mem) => do
      v_14212 <- evaluateAddress v_3027;
      v_14213 <- load v_14212 8;
      v_14214 <- getRegister rcx;
      v_14215 <- eval (extract v_14214 56 64);
      v_14216 <- eval (bv_and v_14215 (expression.bv_nat 8 63));
      v_14217 <- eval (concat (expression.bv_nat 56 0) v_14216);
      v_14218 <- eval (uvalueMInt v_14217);
      v_14219 <- eval (rolHelper v_14213 v_14218 0);
      store v_14212 v_14219 8;
      v_14221 <- eval (eq v_14216 (expression.bv_nat 8 0));
      v_14222 <- eval (notBool_ v_14221);
      v_14223 <- eval (extract v_14219 63 64);
      v_14224 <- eval (eq v_14223 (expression.bv_nat 1 1));
      v_14225 <- eval (bit_and v_14222 v_14224);
      v_14226 <- eval (notBool_ v_14222);
      v_14227 <- getRegister cf;
      v_14228 <- eval (eq v_14227 (expression.bv_nat 1 1));
      v_14229 <- eval (bit_and v_14226 v_14228);
      v_14230 <- eval (bit_or v_14225 v_14229);
      v_14231 <- eval (mux v_14230 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14232 <- eval (eq v_14216 (expression.bv_nat 8 1));
      v_14233 <- eval (extract v_14219 0 1);
      v_14234 <- eval (eq v_14233 (expression.bv_nat 1 1));
      v_14235 <- eval (eq v_14234 v_14224);
      v_14236 <- eval (notBool_ v_14235);
      v_14237 <- eval (bit_and v_14232 v_14236);
      v_14238 <- eval (notBool_ v_14232);
      v_14239 <- eval (bit_and v_14222 undef);
      v_14240 <- getRegister of;
      v_14241 <- eval (eq v_14240 (expression.bv_nat 1 1));
      v_14242 <- eval (bit_and v_14226 v_14241);
      v_14243 <- eval (bit_or v_14239 v_14242);
      v_14244 <- eval (bit_and v_14238 v_14243);
      v_14245 <- eval (bit_or v_14237 v_14244);
      v_14246 <- eval (mux v_14245 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14246;
      setRegister cf v_14231;
      pure ()
    pat_end;
    pattern fun (v_3031 : imm int) (v_3030 : Mem) => do
      v_14249 <- evaluateAddress v_3030;
      v_14250 <- load v_14249 8;
      v_14251 <- eval (handleImmediateWithSignExtend v_3031 8 8);
      v_14252 <- eval (bv_and v_14251 (expression.bv_nat 8 63));
      v_14253 <- eval (concat (expression.bv_nat 56 0) v_14252);
      v_14254 <- eval (uvalueMInt v_14253);
      v_14255 <- eval (rolHelper v_14250 v_14254 0);
      store v_14249 v_14255 8;
      v_14257 <- eval (eq v_14252 (expression.bv_nat 8 0));
      v_14258 <- eval (notBool_ v_14257);
      v_14259 <- eval (extract v_14255 63 64);
      v_14260 <- eval (eq v_14259 (expression.bv_nat 1 1));
      v_14261 <- eval (bit_and v_14258 v_14260);
      v_14262 <- eval (notBool_ v_14258);
      v_14263 <- getRegister cf;
      v_14264 <- eval (eq v_14263 (expression.bv_nat 1 1));
      v_14265 <- eval (bit_and v_14262 v_14264);
      v_14266 <- eval (bit_or v_14261 v_14265);
      v_14267 <- eval (mux v_14266 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14268 <- eval (eq v_14252 (expression.bv_nat 8 1));
      v_14269 <- eval (extract v_14255 0 1);
      v_14270 <- eval (eq v_14269 (expression.bv_nat 1 1));
      v_14271 <- eval (eq v_14270 v_14260);
      v_14272 <- eval (notBool_ v_14271);
      v_14273 <- eval (bit_and v_14268 v_14272);
      v_14274 <- eval (notBool_ v_14268);
      v_14275 <- eval (bit_and v_14258 undef);
      v_14276 <- getRegister of;
      v_14277 <- eval (eq v_14276 (expression.bv_nat 1 1));
      v_14278 <- eval (bit_and v_14262 v_14277);
      v_14279 <- eval (bit_or v_14275 v_14278);
      v_14280 <- eval (bit_and v_14274 v_14279);
      v_14281 <- eval (bit_or v_14273 v_14280);
      v_14282 <- eval (mux v_14281 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14282;
      setRegister cf v_14267;
      pure ()
    pat_end;
    pattern fun  (v_3030 : Mem) => do
      v_14285 <- evaluateAddress v_3030;
      v_14286 <- load v_14285 8;
      v_14287 <- eval (shl v_14286 1);
      v_14288 <- eval (bitwidthMInt v_14286);
      v_14289 <- eval (extract v_14287 0 v_14288);
      v_14290 <- eval (sub v_14288 1);
      v_14291 <- eval (mi v_14290 0);
      v_14292 <- eval (extract v_14286 0 1);
      v_14293 <- eval (concat v_14291 v_14292);
      v_14294 <- eval (add v_14289 v_14293);
      store v_14285 v_14294 8;
      v_14296 <- eval (extract v_14294 63 64);
      v_14297 <- eval (extract v_14294 0 1);
      v_14298 <- eval (eq v_14297 (expression.bv_nat 1 1));
      v_14299 <- eval (eq v_14296 (expression.bv_nat 1 1));
      v_14300 <- eval (eq v_14298 v_14299);
      v_14301 <- eval (notBool_ v_14300);
      v_14302 <- eval (mux v_14301 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14302;
      setRegister cf v_14296;
      pure ()
    pat_end;
    pattern fun  (v_3030 : Mem) => do
      v_14305 <- evaluateAddress v_3030;
      v_14306 <- load v_14305 8;
      v_14307 <- eval (shl v_14306 1);
      v_14308 <- eval (bitwidthMInt v_14306);
      v_14309 <- eval (extract v_14307 0 v_14308);
      v_14310 <- eval (sub v_14308 1);
      v_14311 <- eval (mi v_14310 0);
      v_14312 <- eval (extract v_14306 0 1);
      v_14313 <- eval (concat v_14311 v_14312);
      v_14314 <- eval (add v_14309 v_14313);
      store v_14305 v_14314 8;
      v_14316 <- eval (extract v_14314 63 64);
      v_14317 <- eval (eq v_14316 (expression.bv_nat 1 1));
      v_14318 <- eval (mux v_14317 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14319 <- eval (extract v_14314 0 1);
      v_14320 <- eval (eq v_14319 (expression.bv_nat 1 1));
      v_14321 <- eval (eq v_14320 v_14317);
      v_14322 <- eval (notBool_ v_14321);
      v_14323 <- eval (mux v_14322 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14323;
      setRegister cf v_14318;
      pure ()
    pat_end;
    pattern fun  (v_3034 : Mem) => do
      v_14326 <- evaluateAddress v_3034;
      v_14327 <- load v_14326 8;
      v_14328 <- eval (shl v_14327 1);
      v_14329 <- eval (bitwidthMInt v_14327);
      v_14330 <- eval (extract v_14328 0 v_14329);
      v_14331 <- eval (sub v_14329 1);
      v_14332 <- eval (mi v_14331 0);
      v_14333 <- eval (extract v_14327 0 1);
      v_14334 <- eval (concat v_14332 v_14333);
      v_14335 <- eval (add v_14330 v_14334);
      store v_14326 v_14335 8;
      v_14337 <- eval (extract v_14335 63 64);
      v_14338 <- eval (eq v_14337 (expression.bv_nat 1 1));
      v_14339 <- eval (mux v_14338 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14340 <- eval (extract v_14335 0 1);
      v_14341 <- eval (eq v_14340 (expression.bv_nat 1 1));
      v_14342 <- eval (eq v_14341 v_14338);
      v_14343 <- eval (notBool_ v_14342);
      v_14344 <- eval (mux v_14343 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14344;
      setRegister cf v_14339;
      pure ()
    pat_end;
    pattern fun  (v_3034 : Mem) => do
      v_14347 <- evaluateAddress v_3034;
      v_14348 <- load v_14347 8;
      v_14349 <- eval (shl v_14348 1);
      v_14350 <- eval (bitwidthMInt v_14348);
      v_14351 <- eval (extract v_14349 0 v_14350);
      v_14352 <- eval (sub v_14350 1);
      v_14353 <- eval (mi v_14352 0);
      v_14354 <- eval (extract v_14348 0 1);
      v_14355 <- eval (concat v_14353 v_14354);
      v_14356 <- eval (add v_14351 v_14355);
      store v_14347 v_14356 8;
      v_14358 <- eval (extract v_14356 63 64);
      v_14359 <- eval (extract v_14356 0 1);
      v_14360 <- eval (eq v_14359 (expression.bv_nat 1 1));
      v_14361 <- eval (eq v_14358 (expression.bv_nat 1 1));
      v_14362 <- eval (eq v_14360 v_14361);
      v_14363 <- eval (notBool_ v_14362);
      v_14364 <- eval (mux v_14363 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14364;
      setRegister cf v_14358;
      pure ()
    pat_end
def rolw1 : instruction :=
  definst "rolw" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3061 : reg (bv 16)) => do
      v_7468 <- getRegister rcx;
      v_7469 <- eval (extract v_7468 56 64);
      v_7470 <- eval (bv_and v_7469 (expression.bv_nat 8 31));
      v_7471 <- eval (eq v_7470 (expression.bv_nat 8 0));
      v_7472 <- eval (notBool_ v_7471);
      v_7473 <- getRegister v_3061;
      v_7474 <- eval (concat (expression.bv_nat 8 0) v_7470);
      v_7475 <- eval (uvalueMInt v_7474);
      v_7476 <- eval (rolHelper v_7473 v_7475 0);
      v_7477 <- eval (extract v_7476 15 16);
      v_7478 <- eval (eq v_7477 (expression.bv_nat 1 1));
      v_7479 <- eval (bit_and v_7472 v_7478);
      v_7480 <- eval (notBool_ v_7472);
      v_7481 <- getRegister cf;
      v_7482 <- eval (eq v_7481 (expression.bv_nat 1 1));
      v_7483 <- eval (bit_and v_7480 v_7482);
      v_7484 <- eval (bit_or v_7479 v_7483);
      v_7485 <- eval (mux v_7484 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7486 <- eval (eq v_7470 (expression.bv_nat 8 1));
      v_7487 <- eval (extract v_7476 0 1);
      v_7488 <- eval (eq v_7487 (expression.bv_nat 1 1));
      v_7489 <- eval (eq v_7488 v_7478);
      v_7490 <- eval (notBool_ v_7489);
      v_7491 <- eval (bit_and v_7486 v_7490);
      v_7492 <- eval (notBool_ v_7486);
      v_7493 <- eval (bit_and v_7472 undef);
      v_7494 <- getRegister of;
      v_7495 <- eval (eq v_7494 (expression.bv_nat 1 1));
      v_7496 <- eval (bit_and v_7480 v_7495);
      v_7497 <- eval (bit_or v_7493 v_7496);
      v_7498 <- eval (bit_and v_7492 v_7497);
      v_7499 <- eval (bit_or v_7491 v_7498);
      v_7500 <- eval (mux v_7499 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3061) v_7476;
      setRegister of v_7500;
      setRegister cf v_7485;
      pure ()
    pat_end;
    pattern fun (v_3064 : imm int) (v_3066 : reg (bv 16)) => do
      v_7504 <- eval (handleImmediateWithSignExtend v_3064 8 8);
      v_7505 <- eval (bv_and v_7504 (expression.bv_nat 8 31));
      v_7506 <- eval (eq v_7505 (expression.bv_nat 8 0));
      v_7507 <- eval (notBool_ v_7506);
      v_7508 <- getRegister v_3066;
      v_7509 <- eval (concat (expression.bv_nat 8 0) v_7505);
      v_7510 <- eval (uvalueMInt v_7509);
      v_7511 <- eval (rolHelper v_7508 v_7510 0);
      v_7512 <- eval (extract v_7511 15 16);
      v_7513 <- eval (eq v_7512 (expression.bv_nat 1 1));
      v_7514 <- eval (bit_and v_7507 v_7513);
      v_7515 <- eval (notBool_ v_7507);
      v_7516 <- getRegister cf;
      v_7517 <- eval (eq v_7516 (expression.bv_nat 1 1));
      v_7518 <- eval (bit_and v_7515 v_7517);
      v_7519 <- eval (bit_or v_7514 v_7518);
      v_7520 <- eval (mux v_7519 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7521 <- eval (eq v_7505 (expression.bv_nat 8 1));
      v_7522 <- eval (extract v_7511 0 1);
      v_7523 <- eval (eq v_7522 (expression.bv_nat 1 1));
      v_7524 <- eval (eq v_7523 v_7513);
      v_7525 <- eval (notBool_ v_7524);
      v_7526 <- eval (bit_and v_7521 v_7525);
      v_7527 <- eval (notBool_ v_7521);
      v_7528 <- eval (bit_and v_7507 undef);
      v_7529 <- getRegister of;
      v_7530 <- eval (eq v_7529 (expression.bv_nat 1 1));
      v_7531 <- eval (bit_and v_7515 v_7530);
      v_7532 <- eval (bit_or v_7528 v_7531);
      v_7533 <- eval (bit_and v_7527 v_7532);
      v_7534 <- eval (bit_or v_7526 v_7533);
      v_7535 <- eval (mux v_7534 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3066) v_7511;
      setRegister of v_7535;
      setRegister cf v_7520;
      pure ()
    pat_end;
    pattern fun  (v_3070 : reg (bv 16)) => do
      v_7539 <- getRegister v_3070;
      v_7540 <- eval (shl v_7539 1);
      v_7541 <- eval (bitwidthMInt v_7539);
      v_7542 <- eval (extract v_7540 0 v_7541);
      v_7543 <- eval (sub v_7541 1);
      v_7544 <- eval (mi v_7543 0);
      v_7545 <- eval (extract v_7539 0 1);
      v_7546 <- eval (concat v_7544 v_7545);
      v_7547 <- eval (add v_7542 v_7546);
      v_7548 <- eval (extract v_7547 15 16);
      v_7549 <- eval (extract v_7547 0 1);
      v_7550 <- eval (eq v_7549 (expression.bv_nat 1 1));
      v_7551 <- eval (eq v_7548 (expression.bv_nat 1 1));
      v_7552 <- eval (eq v_7550 v_7551);
      v_7553 <- eval (notBool_ v_7552);
      v_7554 <- eval (mux v_7553 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3070) v_7547;
      setRegister of v_7554;
      setRegister cf v_7548;
      pure ()
    pat_end;
    pattern fun cl (v_3050 : Mem) => do
      v_14367 <- evaluateAddress v_3050;
      v_14368 <- load v_14367 2;
      v_14369 <- getRegister rcx;
      v_14370 <- eval (extract v_14369 56 64);
      v_14371 <- eval (bv_and v_14370 (expression.bv_nat 8 31));
      v_14372 <- eval (concat (expression.bv_nat 8 0) v_14371);
      v_14373 <- eval (uvalueMInt v_14372);
      v_14374 <- eval (rolHelper v_14368 v_14373 0);
      store v_14367 v_14374 2;
      v_14376 <- eval (eq v_14371 (expression.bv_nat 8 0));
      v_14377 <- eval (notBool_ v_14376);
      v_14378 <- eval (extract v_14374 15 16);
      v_14379 <- eval (eq v_14378 (expression.bv_nat 1 1));
      v_14380 <- eval (bit_and v_14377 v_14379);
      v_14381 <- eval (notBool_ v_14377);
      v_14382 <- getRegister cf;
      v_14383 <- eval (eq v_14382 (expression.bv_nat 1 1));
      v_14384 <- eval (bit_and v_14381 v_14383);
      v_14385 <- eval (bit_or v_14380 v_14384);
      v_14386 <- eval (mux v_14385 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14387 <- eval (eq v_14371 (expression.bv_nat 8 1));
      v_14388 <- eval (extract v_14374 0 1);
      v_14389 <- eval (eq v_14388 (expression.bv_nat 1 1));
      v_14390 <- eval (eq v_14389 v_14379);
      v_14391 <- eval (notBool_ v_14390);
      v_14392 <- eval (bit_and v_14387 v_14391);
      v_14393 <- eval (notBool_ v_14387);
      v_14394 <- eval (bit_and v_14377 undef);
      v_14395 <- getRegister of;
      v_14396 <- eval (eq v_14395 (expression.bv_nat 1 1));
      v_14397 <- eval (bit_and v_14381 v_14396);
      v_14398 <- eval (bit_or v_14394 v_14397);
      v_14399 <- eval (bit_and v_14393 v_14398);
      v_14400 <- eval (bit_or v_14392 v_14399);
      v_14401 <- eval (mux v_14400 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14401;
      setRegister cf v_14386;
      pure ()
    pat_end;
    pattern fun (v_3054 : imm int) (v_3053 : Mem) => do
      v_14404 <- evaluateAddress v_3053;
      v_14405 <- load v_14404 2;
      v_14406 <- eval (handleImmediateWithSignExtend v_3054 8 8);
      v_14407 <- eval (bv_and v_14406 (expression.bv_nat 8 31));
      v_14408 <- eval (concat (expression.bv_nat 8 0) v_14407);
      v_14409 <- eval (uvalueMInt v_14408);
      v_14410 <- eval (rolHelper v_14405 v_14409 0);
      store v_14404 v_14410 2;
      v_14412 <- eval (eq v_14407 (expression.bv_nat 8 0));
      v_14413 <- eval (notBool_ v_14412);
      v_14414 <- eval (extract v_14410 15 16);
      v_14415 <- eval (eq v_14414 (expression.bv_nat 1 1));
      v_14416 <- eval (bit_and v_14413 v_14415);
      v_14417 <- eval (notBool_ v_14413);
      v_14418 <- getRegister cf;
      v_14419 <- eval (eq v_14418 (expression.bv_nat 1 1));
      v_14420 <- eval (bit_and v_14417 v_14419);
      v_14421 <- eval (bit_or v_14416 v_14420);
      v_14422 <- eval (mux v_14421 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14423 <- eval (eq v_14407 (expression.bv_nat 8 1));
      v_14424 <- eval (extract v_14410 0 1);
      v_14425 <- eval (eq v_14424 (expression.bv_nat 1 1));
      v_14426 <- eval (eq v_14425 v_14415);
      v_14427 <- eval (notBool_ v_14426);
      v_14428 <- eval (bit_and v_14423 v_14427);
      v_14429 <- eval (notBool_ v_14423);
      v_14430 <- eval (bit_and v_14413 undef);
      v_14431 <- getRegister of;
      v_14432 <- eval (eq v_14431 (expression.bv_nat 1 1));
      v_14433 <- eval (bit_and v_14417 v_14432);
      v_14434 <- eval (bit_or v_14430 v_14433);
      v_14435 <- eval (bit_and v_14429 v_14434);
      v_14436 <- eval (bit_or v_14428 v_14435);
      v_14437 <- eval (mux v_14436 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14437;
      setRegister cf v_14422;
      pure ()
    pat_end;
    pattern fun  (v_3053 : Mem) => do
      v_14440 <- evaluateAddress v_3053;
      v_14441 <- load v_14440 2;
      v_14442 <- eval (shl v_14441 1);
      v_14443 <- eval (bitwidthMInt v_14441);
      v_14444 <- eval (extract v_14442 0 v_14443);
      v_14445 <- eval (sub v_14443 1);
      v_14446 <- eval (mi v_14445 0);
      v_14447 <- eval (extract v_14441 0 1);
      v_14448 <- eval (concat v_14446 v_14447);
      v_14449 <- eval (add v_14444 v_14448);
      store v_14440 v_14449 2;
      v_14451 <- eval (extract v_14449 15 16);
      v_14452 <- eval (extract v_14449 0 1);
      v_14453 <- eval (eq v_14452 (expression.bv_nat 1 1));
      v_14454 <- eval (eq v_14451 (expression.bv_nat 1 1));
      v_14455 <- eval (eq v_14453 v_14454);
      v_14456 <- eval (notBool_ v_14455);
      v_14457 <- eval (mux v_14456 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14457;
      setRegister cf v_14451;
      pure ()
    pat_end;
    pattern fun  (v_3053 : Mem) => do
      v_14460 <- evaluateAddress v_3053;
      v_14461 <- load v_14460 2;
      v_14462 <- eval (shl v_14461 1);
      v_14463 <- eval (bitwidthMInt v_14461);
      v_14464 <- eval (extract v_14462 0 v_14463);
      v_14465 <- eval (sub v_14463 1);
      v_14466 <- eval (mi v_14465 0);
      v_14467 <- eval (extract v_14461 0 1);
      v_14468 <- eval (concat v_14466 v_14467);
      v_14469 <- eval (add v_14464 v_14468);
      store v_14460 v_14469 2;
      v_14471 <- eval (extract v_14469 15 16);
      v_14472 <- eval (eq v_14471 (expression.bv_nat 1 1));
      v_14473 <- eval (mux v_14472 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14474 <- eval (extract v_14469 0 1);
      v_14475 <- eval (eq v_14474 (expression.bv_nat 1 1));
      v_14476 <- eval (eq v_14475 v_14472);
      v_14477 <- eval (notBool_ v_14476);
      v_14478 <- eval (mux v_14477 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14478;
      setRegister cf v_14473;
      pure ()
    pat_end;
    pattern fun  (v_3057 : Mem) => do
      v_14481 <- evaluateAddress v_3057;
      v_14482 <- load v_14481 2;
      v_14483 <- eval (shl v_14482 1);
      v_14484 <- eval (bitwidthMInt v_14482);
      v_14485 <- eval (extract v_14483 0 v_14484);
      v_14486 <- eval (sub v_14484 1);
      v_14487 <- eval (mi v_14486 0);
      v_14488 <- eval (extract v_14482 0 1);
      v_14489 <- eval (concat v_14487 v_14488);
      v_14490 <- eval (add v_14485 v_14489);
      store v_14481 v_14490 2;
      v_14492 <- eval (extract v_14490 15 16);
      v_14493 <- eval (eq v_14492 (expression.bv_nat 1 1));
      v_14494 <- eval (mux v_14493 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14495 <- eval (extract v_14490 0 1);
      v_14496 <- eval (eq v_14495 (expression.bv_nat 1 1));
      v_14497 <- eval (eq v_14496 v_14493);
      v_14498 <- eval (notBool_ v_14497);
      v_14499 <- eval (mux v_14498 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14499;
      setRegister cf v_14494;
      pure ()
    pat_end;
    pattern fun  (v_3057 : Mem) => do
      v_14502 <- evaluateAddress v_3057;
      v_14503 <- load v_14502 2;
      v_14504 <- eval (shl v_14503 1);
      v_14505 <- eval (bitwidthMInt v_14503);
      v_14506 <- eval (extract v_14504 0 v_14505);
      v_14507 <- eval (sub v_14505 1);
      v_14508 <- eval (mi v_14507 0);
      v_14509 <- eval (extract v_14503 0 1);
      v_14510 <- eval (concat v_14508 v_14509);
      v_14511 <- eval (add v_14506 v_14510);
      store v_14502 v_14511 2;
      v_14513 <- eval (extract v_14511 15 16);
      v_14514 <- eval (extract v_14511 0 1);
      v_14515 <- eval (eq v_14514 (expression.bv_nat 1 1));
      v_14516 <- eval (eq v_14513 (expression.bv_nat 1 1));
      v_14517 <- eval (eq v_14515 v_14516);
      v_14518 <- eval (notBool_ v_14517);
      v_14519 <- eval (mux v_14518 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14519;
      setRegister cf v_14513;
      pure ()
    pat_end
def rorb1 : instruction :=
  definst "rorb" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3083 : reg (bv 8)) => do
      v_7568 <- getRegister rcx;
      v_7569 <- eval (extract v_7568 56 64);
      v_7570 <- eval (bv_and v_7569 (expression.bv_nat 8 31));
      v_7571 <- eval (eq v_7570 (expression.bv_nat 8 0));
      v_7572 <- eval (notBool_ v_7571);
      v_7573 <- getRegister v_3083;
      v_7574 <- eval (uvalueMInt v_7570);
      v_7575 <- eval (rorHelper v_7573 v_7574 0);
      v_7576 <- eval (extract v_7575 0 1);
      v_7577 <- eval (eq v_7576 (expression.bv_nat 1 1));
      v_7578 <- eval (bit_and v_7572 v_7577);
      v_7579 <- eval (notBool_ v_7572);
      v_7580 <- getRegister cf;
      v_7581 <- eval (eq v_7580 (expression.bv_nat 1 1));
      v_7582 <- eval (bit_and v_7579 v_7581);
      v_7583 <- eval (bit_or v_7578 v_7582);
      v_7584 <- eval (mux v_7583 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7585 <- eval (eq v_7570 (expression.bv_nat 8 1));
      v_7586 <- eval (extract v_7575 1 2);
      v_7587 <- eval (eq v_7586 (expression.bv_nat 1 1));
      v_7588 <- eval (eq v_7577 v_7587);
      v_7589 <- eval (notBool_ v_7588);
      v_7590 <- eval (bit_and v_7585 v_7589);
      v_7591 <- eval (notBool_ v_7585);
      v_7592 <- eval (bit_and v_7572 undef);
      v_7593 <- getRegister of;
      v_7594 <- eval (eq v_7593 (expression.bv_nat 1 1));
      v_7595 <- eval (bit_and v_7579 v_7594);
      v_7596 <- eval (bit_or v_7592 v_7595);
      v_7597 <- eval (bit_and v_7591 v_7596);
      v_7598 <- eval (bit_or v_7590 v_7597);
      v_7599 <- eval (mux v_7598 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3083) v_7575;
      setRegister of v_7599;
      setRegister cf v_7584;
      pure ()
    pat_end;
    pattern fun (v_3087 : imm int) (v_3088 : reg (bv 8)) => do
      v_7603 <- eval (handleImmediateWithSignExtend v_3087 8 8);
      v_7604 <- eval (bv_and v_7603 (expression.bv_nat 8 31));
      v_7605 <- eval (eq v_7604 (expression.bv_nat 8 0));
      v_7606 <- eval (notBool_ v_7605);
      v_7607 <- getRegister v_3088;
      v_7608 <- eval (uvalueMInt v_7604);
      v_7609 <- eval (rorHelper v_7607 v_7608 0);
      v_7610 <- eval (extract v_7609 0 1);
      v_7611 <- eval (eq v_7610 (expression.bv_nat 1 1));
      v_7612 <- eval (bit_and v_7606 v_7611);
      v_7613 <- eval (notBool_ v_7606);
      v_7614 <- getRegister cf;
      v_7615 <- eval (eq v_7614 (expression.bv_nat 1 1));
      v_7616 <- eval (bit_and v_7613 v_7615);
      v_7617 <- eval (bit_or v_7612 v_7616);
      v_7618 <- eval (mux v_7617 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7619 <- eval (eq v_7604 (expression.bv_nat 8 1));
      v_7620 <- eval (extract v_7609 1 2);
      v_7621 <- eval (eq v_7620 (expression.bv_nat 1 1));
      v_7622 <- eval (eq v_7611 v_7621);
      v_7623 <- eval (notBool_ v_7622);
      v_7624 <- eval (bit_and v_7619 v_7623);
      v_7625 <- eval (notBool_ v_7619);
      v_7626 <- eval (bit_and v_7606 undef);
      v_7627 <- getRegister of;
      v_7628 <- eval (eq v_7627 (expression.bv_nat 1 1));
      v_7629 <- eval (bit_and v_7613 v_7628);
      v_7630 <- eval (bit_or v_7626 v_7629);
      v_7631 <- eval (bit_and v_7625 v_7630);
      v_7632 <- eval (bit_or v_7624 v_7631);
      v_7633 <- eval (mux v_7632 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3088) v_7609;
      setRegister of v_7633;
      setRegister cf v_7618;
      pure ()
    pat_end;
    pattern fun  (v_3092 : reg (bv 8)) => do
      v_7637 <- getRegister v_3092;
      v_7638 <- eval (lshr v_7637 1);
      v_7639 <- eval (bitwidthMInt v_7637);
      v_7640 <- eval (sub v_7639 1);
      v_7641 <- eval (extract v_7637 v_7640 v_7639);
      v_7642 <- eval (mi v_7640 0);
      v_7643 <- eval (concat v_7641 v_7642);
      v_7644 <- eval (add v_7638 v_7643);
      v_7645 <- eval (extract v_7644 0 1);
      v_7646 <- eval (eq v_7645 (expression.bv_nat 1 1));
      v_7647 <- eval (extract v_7644 1 2);
      v_7648 <- eval (eq v_7647 (expression.bv_nat 1 1));
      v_7649 <- eval (eq v_7646 v_7648);
      v_7650 <- eval (notBool_ v_7649);
      v_7651 <- eval (mux v_7650 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3092) v_7644;
      setRegister of v_7651;
      setRegister cf v_7645;
      pure ()
    pat_end;
    pattern fun cl (v_3096 : reg (bv 8)) => do
      v_7655 <- getRegister rcx;
      v_7656 <- eval (extract v_7655 56 64);
      v_7657 <- eval (bv_and v_7656 (expression.bv_nat 8 31));
      v_7658 <- eval (eq v_7657 (expression.bv_nat 8 0));
      v_7659 <- eval (notBool_ v_7658);
      v_7660 <- getRegister v_3096;
      v_7661 <- eval (uvalueMInt v_7657);
      v_7662 <- eval (rorHelper v_7660 v_7661 0);
      v_7663 <- eval (extract v_7662 0 1);
      v_7664 <- eval (eq v_7663 (expression.bv_nat 1 1));
      v_7665 <- eval (bit_and v_7659 v_7664);
      v_7666 <- eval (notBool_ v_7659);
      v_7667 <- getRegister cf;
      v_7668 <- eval (eq v_7667 (expression.bv_nat 1 1));
      v_7669 <- eval (bit_and v_7666 v_7668);
      v_7670 <- eval (bit_or v_7665 v_7669);
      v_7671 <- eval (mux v_7670 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7672 <- eval (eq v_7657 (expression.bv_nat 8 1));
      v_7673 <- eval (extract v_7662 1 2);
      v_7674 <- eval (eq v_7673 (expression.bv_nat 1 1));
      v_7675 <- eval (eq v_7664 v_7674);
      v_7676 <- eval (notBool_ v_7675);
      v_7677 <- eval (bit_and v_7672 v_7676);
      v_7678 <- eval (notBool_ v_7672);
      v_7679 <- eval (bit_and v_7659 undef);
      v_7680 <- getRegister of;
      v_7681 <- eval (eq v_7680 (expression.bv_nat 1 1));
      v_7682 <- eval (bit_and v_7666 v_7681);
      v_7683 <- eval (bit_or v_7679 v_7682);
      v_7684 <- eval (bit_and v_7678 v_7683);
      v_7685 <- eval (bit_or v_7677 v_7684);
      v_7686 <- eval (mux v_7685 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3096) v_7662;
      setRegister of v_7686;
      setRegister cf v_7671;
      pure ()
    pat_end;
    pattern fun (v_3100 : imm int) (v_3101 : reg (bv 8)) => do
      v_7690 <- eval (handleImmediateWithSignExtend v_3100 8 8);
      v_7691 <- eval (bv_and v_7690 (expression.bv_nat 8 31));
      v_7692 <- eval (eq v_7691 (expression.bv_nat 8 0));
      v_7693 <- eval (notBool_ v_7692);
      v_7694 <- getRegister v_3101;
      v_7695 <- eval (uvalueMInt v_7691);
      v_7696 <- eval (rorHelper v_7694 v_7695 0);
      v_7697 <- eval (extract v_7696 0 1);
      v_7698 <- eval (eq v_7697 (expression.bv_nat 1 1));
      v_7699 <- eval (bit_and v_7693 v_7698);
      v_7700 <- eval (notBool_ v_7693);
      v_7701 <- getRegister cf;
      v_7702 <- eval (eq v_7701 (expression.bv_nat 1 1));
      v_7703 <- eval (bit_and v_7700 v_7702);
      v_7704 <- eval (bit_or v_7699 v_7703);
      v_7705 <- eval (mux v_7704 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7706 <- eval (eq v_7691 (expression.bv_nat 8 1));
      v_7707 <- eval (extract v_7696 1 2);
      v_7708 <- eval (eq v_7707 (expression.bv_nat 1 1));
      v_7709 <- eval (eq v_7698 v_7708);
      v_7710 <- eval (notBool_ v_7709);
      v_7711 <- eval (bit_and v_7706 v_7710);
      v_7712 <- eval (notBool_ v_7706);
      v_7713 <- eval (bit_and v_7693 undef);
      v_7714 <- getRegister of;
      v_7715 <- eval (eq v_7714 (expression.bv_nat 1 1));
      v_7716 <- eval (bit_and v_7700 v_7715);
      v_7717 <- eval (bit_or v_7713 v_7716);
      v_7718 <- eval (bit_and v_7712 v_7717);
      v_7719 <- eval (bit_or v_7711 v_7718);
      v_7720 <- eval (mux v_7719 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3101) v_7696;
      setRegister of v_7720;
      setRegister cf v_7705;
      pure ()
    pat_end;
    pattern fun  (v_3105 : reg (bv 8)) => do
      v_7724 <- getRegister v_3105;
      v_7725 <- eval (lshr v_7724 1);
      v_7726 <- eval (bitwidthMInt v_7724);
      v_7727 <- eval (sub v_7726 1);
      v_7728 <- eval (extract v_7724 v_7727 v_7726);
      v_7729 <- eval (mi v_7727 0);
      v_7730 <- eval (concat v_7728 v_7729);
      v_7731 <- eval (add v_7725 v_7730);
      v_7732 <- eval (extract v_7731 0 1);
      v_7733 <- eval (eq v_7732 (expression.bv_nat 1 1));
      v_7734 <- eval (extract v_7731 1 2);
      v_7735 <- eval (eq v_7734 (expression.bv_nat 1 1));
      v_7736 <- eval (eq v_7733 v_7735);
      v_7737 <- eval (notBool_ v_7736);
      v_7738 <- eval (mux v_7737 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3105) v_7731;
      setRegister of v_7738;
      setRegister cf v_7732;
      pure ()
    pat_end;
    pattern fun cl (v_3073 : Mem) => do
      v_14522 <- evaluateAddress v_3073;
      v_14523 <- load v_14522 1;
      v_14524 <- getRegister rcx;
      v_14525 <- eval (extract v_14524 56 64);
      v_14526 <- eval (bv_and v_14525 (expression.bv_nat 8 31));
      v_14527 <- eval (uvalueMInt v_14526);
      v_14528 <- eval (rorHelper v_14523 v_14527 0);
      store v_14522 v_14528 1;
      v_14530 <- eval (eq v_14526 (expression.bv_nat 8 0));
      v_14531 <- eval (notBool_ v_14530);
      v_14532 <- eval (extract v_14528 0 1);
      v_14533 <- eval (eq v_14532 (expression.bv_nat 1 1));
      v_14534 <- eval (bit_and v_14531 v_14533);
      v_14535 <- eval (notBool_ v_14531);
      v_14536 <- getRegister cf;
      v_14537 <- eval (eq v_14536 (expression.bv_nat 1 1));
      v_14538 <- eval (bit_and v_14535 v_14537);
      v_14539 <- eval (bit_or v_14534 v_14538);
      v_14540 <- eval (mux v_14539 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14541 <- eval (eq v_14526 (expression.bv_nat 8 1));
      v_14542 <- eval (extract v_14528 1 2);
      v_14543 <- eval (eq v_14542 (expression.bv_nat 1 1));
      v_14544 <- eval (eq v_14533 v_14543);
      v_14545 <- eval (notBool_ v_14544);
      v_14546 <- eval (bit_and v_14541 v_14545);
      v_14547 <- eval (notBool_ v_14541);
      v_14548 <- eval (bit_and v_14531 undef);
      v_14549 <- getRegister of;
      v_14550 <- eval (eq v_14549 (expression.bv_nat 1 1));
      v_14551 <- eval (bit_and v_14535 v_14550);
      v_14552 <- eval (bit_or v_14548 v_14551);
      v_14553 <- eval (bit_and v_14547 v_14552);
      v_14554 <- eval (bit_or v_14546 v_14553);
      v_14555 <- eval (mux v_14554 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14555;
      setRegister cf v_14540;
      pure ()
    pat_end;
    pattern fun (v_3077 : imm int) (v_3076 : Mem) => do
      v_14558 <- evaluateAddress v_3076;
      v_14559 <- load v_14558 1;
      v_14560 <- eval (handleImmediateWithSignExtend v_3077 8 8);
      v_14561 <- eval (bv_and v_14560 (expression.bv_nat 8 31));
      v_14562 <- eval (uvalueMInt v_14561);
      v_14563 <- eval (rorHelper v_14559 v_14562 0);
      store v_14558 v_14563 1;
      v_14565 <- eval (eq v_14561 (expression.bv_nat 8 0));
      v_14566 <- eval (notBool_ v_14565);
      v_14567 <- eval (extract v_14563 0 1);
      v_14568 <- eval (eq v_14567 (expression.bv_nat 1 1));
      v_14569 <- eval (bit_and v_14566 v_14568);
      v_14570 <- eval (notBool_ v_14566);
      v_14571 <- getRegister cf;
      v_14572 <- eval (eq v_14571 (expression.bv_nat 1 1));
      v_14573 <- eval (bit_and v_14570 v_14572);
      v_14574 <- eval (bit_or v_14569 v_14573);
      v_14575 <- eval (mux v_14574 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14576 <- eval (eq v_14561 (expression.bv_nat 8 1));
      v_14577 <- eval (extract v_14563 1 2);
      v_14578 <- eval (eq v_14577 (expression.bv_nat 1 1));
      v_14579 <- eval (eq v_14568 v_14578);
      v_14580 <- eval (notBool_ v_14579);
      v_14581 <- eval (bit_and v_14576 v_14580);
      v_14582 <- eval (notBool_ v_14576);
      v_14583 <- eval (bit_and v_14566 undef);
      v_14584 <- getRegister of;
      v_14585 <- eval (eq v_14584 (expression.bv_nat 1 1));
      v_14586 <- eval (bit_and v_14570 v_14585);
      v_14587 <- eval (bit_or v_14583 v_14586);
      v_14588 <- eval (bit_and v_14582 v_14587);
      v_14589 <- eval (bit_or v_14581 v_14588);
      v_14590 <- eval (mux v_14589 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14590;
      setRegister cf v_14575;
      pure ()
    pat_end;
    pattern fun  (v_3076 : Mem) => do
      v_14593 <- evaluateAddress v_3076;
      v_14594 <- load v_14593 1;
      v_14595 <- eval (lshr v_14594 1);
      v_14596 <- eval (bitwidthMInt v_14594);
      v_14597 <- eval (sub v_14596 1);
      v_14598 <- eval (extract v_14594 v_14597 v_14596);
      v_14599 <- eval (mi v_14597 0);
      v_14600 <- eval (concat v_14598 v_14599);
      v_14601 <- eval (add v_14595 v_14600);
      store v_14593 v_14601 1;
      v_14603 <- eval (extract v_14601 0 1);
      v_14604 <- eval (eq v_14603 (expression.bv_nat 1 1));
      v_14605 <- eval (extract v_14601 1 2);
      v_14606 <- eval (eq v_14605 (expression.bv_nat 1 1));
      v_14607 <- eval (eq v_14604 v_14606);
      v_14608 <- eval (notBool_ v_14607);
      v_14609 <- eval (mux v_14608 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14609;
      setRegister cf v_14603;
      pure ()
    pat_end;
    pattern fun  (v_3076 : Mem) => do
      v_14612 <- evaluateAddress v_3076;
      v_14613 <- load v_14612 1;
      v_14614 <- eval (lshr v_14613 1);
      v_14615 <- eval (bitwidthMInt v_14613);
      v_14616 <- eval (sub v_14615 1);
      v_14617 <- eval (extract v_14613 v_14616 v_14615);
      v_14618 <- eval (mi v_14616 0);
      v_14619 <- eval (concat v_14617 v_14618);
      v_14620 <- eval (add v_14614 v_14619);
      store v_14612 v_14620 1;
      v_14622 <- eval (extract v_14620 0 1);
      v_14623 <- eval (eq v_14622 (expression.bv_nat 1 1));
      v_14624 <- eval (mux v_14623 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14625 <- eval (extract v_14620 1 2);
      v_14626 <- eval (eq v_14625 (expression.bv_nat 1 1));
      v_14627 <- eval (eq v_14623 v_14626);
      v_14628 <- eval (notBool_ v_14627);
      v_14629 <- eval (mux v_14628 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14629;
      setRegister cf v_14624;
      pure ()
    pat_end;
    pattern fun  (v_3080 : Mem) => do
      v_14632 <- evaluateAddress v_3080;
      v_14633 <- load v_14632 1;
      v_14634 <- eval (lshr v_14633 1);
      v_14635 <- eval (bitwidthMInt v_14633);
      v_14636 <- eval (sub v_14635 1);
      v_14637 <- eval (extract v_14633 v_14636 v_14635);
      v_14638 <- eval (mi v_14636 0);
      v_14639 <- eval (concat v_14637 v_14638);
      v_14640 <- eval (add v_14634 v_14639);
      store v_14632 v_14640 1;
      v_14642 <- eval (extract v_14640 0 1);
      v_14643 <- eval (eq v_14642 (expression.bv_nat 1 1));
      v_14644 <- eval (mux v_14643 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14645 <- eval (extract v_14640 1 2);
      v_14646 <- eval (eq v_14645 (expression.bv_nat 1 1));
      v_14647 <- eval (eq v_14643 v_14646);
      v_14648 <- eval (notBool_ v_14647);
      v_14649 <- eval (mux v_14648 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14649;
      setRegister cf v_14644;
      pure ()
    pat_end;
    pattern fun  (v_3080 : Mem) => do
      v_14652 <- evaluateAddress v_3080;
      v_14653 <- load v_14652 1;
      v_14654 <- eval (lshr v_14653 1);
      v_14655 <- eval (bitwidthMInt v_14653);
      v_14656 <- eval (sub v_14655 1);
      v_14657 <- eval (extract v_14653 v_14656 v_14655);
      v_14658 <- eval (mi v_14656 0);
      v_14659 <- eval (concat v_14657 v_14658);
      v_14660 <- eval (add v_14654 v_14659);
      store v_14652 v_14660 1;
      v_14662 <- eval (extract v_14660 0 1);
      v_14663 <- eval (eq v_14662 (expression.bv_nat 1 1));
      v_14664 <- eval (extract v_14660 1 2);
      v_14665 <- eval (eq v_14664 (expression.bv_nat 1 1));
      v_14666 <- eval (eq v_14663 v_14665);
      v_14667 <- eval (notBool_ v_14666);
      v_14668 <- eval (mux v_14667 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14668;
      setRegister cf v_14662;
      pure ()
    pat_end
def rorl1 : instruction :=
  definst "rorl" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3119 : reg (bv 32)) => do
      v_7752 <- getRegister rcx;
      v_7753 <- eval (extract v_7752 56 64);
      v_7754 <- eval (bv_and v_7753 (expression.bv_nat 8 31));
      v_7755 <- eval (eq v_7754 (expression.bv_nat 8 0));
      v_7756 <- eval (notBool_ v_7755);
      v_7757 <- getRegister v_3119;
      v_7758 <- eval (concat (expression.bv_nat 24 0) v_7754);
      v_7759 <- eval (uvalueMInt v_7758);
      v_7760 <- eval (rorHelper v_7757 v_7759 0);
      v_7761 <- eval (extract v_7760 0 1);
      v_7762 <- eval (eq v_7761 (expression.bv_nat 1 1));
      v_7763 <- eval (bit_and v_7756 v_7762);
      v_7764 <- eval (notBool_ v_7756);
      v_7765 <- getRegister cf;
      v_7766 <- eval (eq v_7765 (expression.bv_nat 1 1));
      v_7767 <- eval (bit_and v_7764 v_7766);
      v_7768 <- eval (bit_or v_7763 v_7767);
      v_7769 <- eval (mux v_7768 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7770 <- eval (eq v_7754 (expression.bv_nat 8 1));
      v_7771 <- eval (extract v_7760 1 2);
      v_7772 <- eval (eq v_7771 (expression.bv_nat 1 1));
      v_7773 <- eval (eq v_7762 v_7772);
      v_7774 <- eval (notBool_ v_7773);
      v_7775 <- eval (bit_and v_7770 v_7774);
      v_7776 <- eval (notBool_ v_7770);
      v_7777 <- eval (bit_and v_7756 undef);
      v_7778 <- getRegister of;
      v_7779 <- eval (eq v_7778 (expression.bv_nat 1 1));
      v_7780 <- eval (bit_and v_7764 v_7779);
      v_7781 <- eval (bit_or v_7777 v_7780);
      v_7782 <- eval (bit_and v_7776 v_7781);
      v_7783 <- eval (bit_or v_7775 v_7782);
      v_7784 <- eval (mux v_7783 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3119) v_7760;
      setRegister of v_7784;
      setRegister cf v_7769;
      pure ()
    pat_end;
    pattern fun (v_3123 : imm int) (v_3124 : reg (bv 32)) => do
      v_7788 <- eval (handleImmediateWithSignExtend v_3123 8 8);
      v_7789 <- eval (bv_and v_7788 (expression.bv_nat 8 31));
      v_7790 <- eval (eq v_7789 (expression.bv_nat 8 0));
      v_7791 <- eval (notBool_ v_7790);
      v_7792 <- getRegister v_3124;
      v_7793 <- eval (concat (expression.bv_nat 24 0) v_7789);
      v_7794 <- eval (uvalueMInt v_7793);
      v_7795 <- eval (rorHelper v_7792 v_7794 0);
      v_7796 <- eval (extract v_7795 0 1);
      v_7797 <- eval (eq v_7796 (expression.bv_nat 1 1));
      v_7798 <- eval (bit_and v_7791 v_7797);
      v_7799 <- eval (notBool_ v_7791);
      v_7800 <- getRegister cf;
      v_7801 <- eval (eq v_7800 (expression.bv_nat 1 1));
      v_7802 <- eval (bit_and v_7799 v_7801);
      v_7803 <- eval (bit_or v_7798 v_7802);
      v_7804 <- eval (mux v_7803 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7805 <- eval (eq v_7789 (expression.bv_nat 8 1));
      v_7806 <- eval (extract v_7795 1 2);
      v_7807 <- eval (eq v_7806 (expression.bv_nat 1 1));
      v_7808 <- eval (eq v_7797 v_7807);
      v_7809 <- eval (notBool_ v_7808);
      v_7810 <- eval (bit_and v_7805 v_7809);
      v_7811 <- eval (notBool_ v_7805);
      v_7812 <- eval (bit_and v_7791 undef);
      v_7813 <- getRegister of;
      v_7814 <- eval (eq v_7813 (expression.bv_nat 1 1));
      v_7815 <- eval (bit_and v_7799 v_7814);
      v_7816 <- eval (bit_or v_7812 v_7815);
      v_7817 <- eval (bit_and v_7811 v_7816);
      v_7818 <- eval (bit_or v_7810 v_7817);
      v_7819 <- eval (mux v_7818 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3124) v_7795;
      setRegister of v_7819;
      setRegister cf v_7804;
      pure ()
    pat_end;
    pattern fun  (v_3128 : reg (bv 32)) => do
      v_7823 <- getRegister v_3128;
      v_7824 <- eval (lshr v_7823 1);
      v_7825 <- eval (bitwidthMInt v_7823);
      v_7826 <- eval (sub v_7825 1);
      v_7827 <- eval (extract v_7823 v_7826 v_7825);
      v_7828 <- eval (mi v_7826 0);
      v_7829 <- eval (concat v_7827 v_7828);
      v_7830 <- eval (add v_7824 v_7829);
      v_7831 <- eval (extract v_7830 0 1);
      v_7832 <- eval (eq v_7831 (expression.bv_nat 1 1));
      v_7833 <- eval (extract v_7830 1 2);
      v_7834 <- eval (eq v_7833 (expression.bv_nat 1 1));
      v_7835 <- eval (eq v_7832 v_7834);
      v_7836 <- eval (notBool_ v_7835);
      v_7837 <- eval (mux v_7836 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3128) v_7830;
      setRegister of v_7837;
      setRegister cf v_7831;
      pure ()
    pat_end;
    pattern fun cl (v_3109 : Mem) => do
      v_14671 <- evaluateAddress v_3109;
      v_14672 <- load v_14671 4;
      v_14673 <- getRegister rcx;
      v_14674 <- eval (extract v_14673 56 64);
      v_14675 <- eval (bv_and v_14674 (expression.bv_nat 8 31));
      v_14676 <- eval (concat (expression.bv_nat 24 0) v_14675);
      v_14677 <- eval (uvalueMInt v_14676);
      v_14678 <- eval (rorHelper v_14672 v_14677 0);
      store v_14671 v_14678 4;
      v_14680 <- eval (eq v_14675 (expression.bv_nat 8 0));
      v_14681 <- eval (notBool_ v_14680);
      v_14682 <- eval (extract v_14678 0 1);
      v_14683 <- eval (eq v_14682 (expression.bv_nat 1 1));
      v_14684 <- eval (bit_and v_14681 v_14683);
      v_14685 <- eval (notBool_ v_14681);
      v_14686 <- getRegister cf;
      v_14687 <- eval (eq v_14686 (expression.bv_nat 1 1));
      v_14688 <- eval (bit_and v_14685 v_14687);
      v_14689 <- eval (bit_or v_14684 v_14688);
      v_14690 <- eval (mux v_14689 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14691 <- eval (eq v_14675 (expression.bv_nat 8 1));
      v_14692 <- eval (extract v_14678 1 2);
      v_14693 <- eval (eq v_14692 (expression.bv_nat 1 1));
      v_14694 <- eval (eq v_14683 v_14693);
      v_14695 <- eval (notBool_ v_14694);
      v_14696 <- eval (bit_and v_14691 v_14695);
      v_14697 <- eval (notBool_ v_14691);
      v_14698 <- eval (bit_and v_14681 undef);
      v_14699 <- getRegister of;
      v_14700 <- eval (eq v_14699 (expression.bv_nat 1 1));
      v_14701 <- eval (bit_and v_14685 v_14700);
      v_14702 <- eval (bit_or v_14698 v_14701);
      v_14703 <- eval (bit_and v_14697 v_14702);
      v_14704 <- eval (bit_or v_14696 v_14703);
      v_14705 <- eval (mux v_14704 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14705;
      setRegister cf v_14690;
      pure ()
    pat_end;
    pattern fun (v_3113 : imm int) (v_3112 : Mem) => do
      v_14708 <- evaluateAddress v_3112;
      v_14709 <- load v_14708 4;
      v_14710 <- eval (handleImmediateWithSignExtend v_3113 8 8);
      v_14711 <- eval (bv_and v_14710 (expression.bv_nat 8 31));
      v_14712 <- eval (concat (expression.bv_nat 24 0) v_14711);
      v_14713 <- eval (uvalueMInt v_14712);
      v_14714 <- eval (rorHelper v_14709 v_14713 0);
      store v_14708 v_14714 4;
      v_14716 <- eval (eq v_14711 (expression.bv_nat 8 0));
      v_14717 <- eval (notBool_ v_14716);
      v_14718 <- eval (extract v_14714 0 1);
      v_14719 <- eval (eq v_14718 (expression.bv_nat 1 1));
      v_14720 <- eval (bit_and v_14717 v_14719);
      v_14721 <- eval (notBool_ v_14717);
      v_14722 <- getRegister cf;
      v_14723 <- eval (eq v_14722 (expression.bv_nat 1 1));
      v_14724 <- eval (bit_and v_14721 v_14723);
      v_14725 <- eval (bit_or v_14720 v_14724);
      v_14726 <- eval (mux v_14725 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14727 <- eval (eq v_14711 (expression.bv_nat 8 1));
      v_14728 <- eval (extract v_14714 1 2);
      v_14729 <- eval (eq v_14728 (expression.bv_nat 1 1));
      v_14730 <- eval (eq v_14719 v_14729);
      v_14731 <- eval (notBool_ v_14730);
      v_14732 <- eval (bit_and v_14727 v_14731);
      v_14733 <- eval (notBool_ v_14727);
      v_14734 <- eval (bit_and v_14717 undef);
      v_14735 <- getRegister of;
      v_14736 <- eval (eq v_14735 (expression.bv_nat 1 1));
      v_14737 <- eval (bit_and v_14721 v_14736);
      v_14738 <- eval (bit_or v_14734 v_14737);
      v_14739 <- eval (bit_and v_14733 v_14738);
      v_14740 <- eval (bit_or v_14732 v_14739);
      v_14741 <- eval (mux v_14740 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14741;
      setRegister cf v_14726;
      pure ()
    pat_end;
    pattern fun  (v_3112 : Mem) => do
      v_14744 <- evaluateAddress v_3112;
      v_14745 <- load v_14744 4;
      v_14746 <- eval (lshr v_14745 1);
      v_14747 <- eval (bitwidthMInt v_14745);
      v_14748 <- eval (sub v_14747 1);
      v_14749 <- eval (extract v_14745 v_14748 v_14747);
      v_14750 <- eval (mi v_14748 0);
      v_14751 <- eval (concat v_14749 v_14750);
      v_14752 <- eval (add v_14746 v_14751);
      store v_14744 v_14752 4;
      v_14754 <- eval (extract v_14752 0 1);
      v_14755 <- eval (eq v_14754 (expression.bv_nat 1 1));
      v_14756 <- eval (extract v_14752 1 2);
      v_14757 <- eval (eq v_14756 (expression.bv_nat 1 1));
      v_14758 <- eval (eq v_14755 v_14757);
      v_14759 <- eval (notBool_ v_14758);
      v_14760 <- eval (mux v_14759 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14760;
      setRegister cf v_14754;
      pure ()
    pat_end;
    pattern fun  (v_3112 : Mem) => do
      v_14763 <- evaluateAddress v_3112;
      v_14764 <- load v_14763 4;
      v_14765 <- eval (lshr v_14764 1);
      v_14766 <- eval (bitwidthMInt v_14764);
      v_14767 <- eval (sub v_14766 1);
      v_14768 <- eval (extract v_14764 v_14767 v_14766);
      v_14769 <- eval (mi v_14767 0);
      v_14770 <- eval (concat v_14768 v_14769);
      v_14771 <- eval (add v_14765 v_14770);
      store v_14763 v_14771 4;
      v_14773 <- eval (extract v_14771 0 1);
      v_14774 <- eval (eq v_14773 (expression.bv_nat 1 1));
      v_14775 <- eval (mux v_14774 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14776 <- eval (extract v_14771 1 2);
      v_14777 <- eval (eq v_14776 (expression.bv_nat 1 1));
      v_14778 <- eval (eq v_14774 v_14777);
      v_14779 <- eval (notBool_ v_14778);
      v_14780 <- eval (mux v_14779 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14780;
      setRegister cf v_14775;
      pure ()
    pat_end;
    pattern fun  (v_3116 : Mem) => do
      v_14783 <- evaluateAddress v_3116;
      v_14784 <- load v_14783 4;
      v_14785 <- eval (lshr v_14784 1);
      v_14786 <- eval (bitwidthMInt v_14784);
      v_14787 <- eval (sub v_14786 1);
      v_14788 <- eval (extract v_14784 v_14787 v_14786);
      v_14789 <- eval (mi v_14787 0);
      v_14790 <- eval (concat v_14788 v_14789);
      v_14791 <- eval (add v_14785 v_14790);
      store v_14783 v_14791 4;
      v_14793 <- eval (extract v_14791 0 1);
      v_14794 <- eval (eq v_14793 (expression.bv_nat 1 1));
      v_14795 <- eval (mux v_14794 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14796 <- eval (extract v_14791 1 2);
      v_14797 <- eval (eq v_14796 (expression.bv_nat 1 1));
      v_14798 <- eval (eq v_14794 v_14797);
      v_14799 <- eval (notBool_ v_14798);
      v_14800 <- eval (mux v_14799 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14800;
      setRegister cf v_14795;
      pure ()
    pat_end;
    pattern fun  (v_3116 : Mem) => do
      v_14803 <- evaluateAddress v_3116;
      v_14804 <- load v_14803 4;
      v_14805 <- eval (lshr v_14804 1);
      v_14806 <- eval (bitwidthMInt v_14804);
      v_14807 <- eval (sub v_14806 1);
      v_14808 <- eval (extract v_14804 v_14807 v_14806);
      v_14809 <- eval (mi v_14807 0);
      v_14810 <- eval (concat v_14808 v_14809);
      v_14811 <- eval (add v_14805 v_14810);
      store v_14803 v_14811 4;
      v_14813 <- eval (extract v_14811 0 1);
      v_14814 <- eval (eq v_14813 (expression.bv_nat 1 1));
      v_14815 <- eval (extract v_14811 1 2);
      v_14816 <- eval (eq v_14815 (expression.bv_nat 1 1));
      v_14817 <- eval (eq v_14814 v_14816);
      v_14818 <- eval (notBool_ v_14817);
      v_14819 <- eval (mux v_14818 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14819;
      setRegister cf v_14813;
      pure ()
    pat_end
def rorq1 : instruction :=
  definst "rorq" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3145 : reg (bv 64)) => do
      v_7851 <- getRegister rcx;
      v_7852 <- eval (extract v_7851 56 64);
      v_7853 <- eval (bv_and v_7852 (expression.bv_nat 8 63));
      v_7854 <- eval (eq v_7853 (expression.bv_nat 8 0));
      v_7855 <- eval (notBool_ v_7854);
      v_7856 <- getRegister v_3145;
      v_7857 <- eval (concat (expression.bv_nat 56 0) v_7853);
      v_7858 <- eval (uvalueMInt v_7857);
      v_7859 <- eval (rorHelper v_7856 v_7858 0);
      v_7860 <- eval (extract v_7859 0 1);
      v_7861 <- eval (eq v_7860 (expression.bv_nat 1 1));
      v_7862 <- eval (bit_and v_7855 v_7861);
      v_7863 <- eval (notBool_ v_7855);
      v_7864 <- getRegister cf;
      v_7865 <- eval (eq v_7864 (expression.bv_nat 1 1));
      v_7866 <- eval (bit_and v_7863 v_7865);
      v_7867 <- eval (bit_or v_7862 v_7866);
      v_7868 <- eval (mux v_7867 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7869 <- eval (eq v_7853 (expression.bv_nat 8 1));
      v_7870 <- eval (extract v_7859 1 2);
      v_7871 <- eval (eq v_7870 (expression.bv_nat 1 1));
      v_7872 <- eval (eq v_7861 v_7871);
      v_7873 <- eval (notBool_ v_7872);
      v_7874 <- eval (bit_and v_7869 v_7873);
      v_7875 <- eval (notBool_ v_7869);
      v_7876 <- eval (bit_and v_7855 undef);
      v_7877 <- getRegister of;
      v_7878 <- eval (eq v_7877 (expression.bv_nat 1 1));
      v_7879 <- eval (bit_and v_7863 v_7878);
      v_7880 <- eval (bit_or v_7876 v_7879);
      v_7881 <- eval (bit_and v_7875 v_7880);
      v_7882 <- eval (bit_or v_7874 v_7881);
      v_7883 <- eval (mux v_7882 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3145) v_7859;
      setRegister of v_7883;
      setRegister cf v_7868;
      pure ()
    pat_end;
    pattern fun (v_3146 : imm int) (v_3150 : reg (bv 64)) => do
      v_7887 <- eval (handleImmediateWithSignExtend v_3146 8 8);
      v_7888 <- eval (bv_and v_7887 (expression.bv_nat 8 63));
      v_7889 <- eval (eq v_7888 (expression.bv_nat 8 0));
      v_7890 <- eval (notBool_ v_7889);
      v_7891 <- getRegister v_3150;
      v_7892 <- eval (concat (expression.bv_nat 56 0) v_7888);
      v_7893 <- eval (uvalueMInt v_7892);
      v_7894 <- eval (rorHelper v_7891 v_7893 0);
      v_7895 <- eval (extract v_7894 0 1);
      v_7896 <- eval (eq v_7895 (expression.bv_nat 1 1));
      v_7897 <- eval (bit_and v_7890 v_7896);
      v_7898 <- eval (notBool_ v_7890);
      v_7899 <- getRegister cf;
      v_7900 <- eval (eq v_7899 (expression.bv_nat 1 1));
      v_7901 <- eval (bit_and v_7898 v_7900);
      v_7902 <- eval (bit_or v_7897 v_7901);
      v_7903 <- eval (mux v_7902 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7904 <- eval (eq v_7888 (expression.bv_nat 8 1));
      v_7905 <- eval (extract v_7894 1 2);
      v_7906 <- eval (eq v_7905 (expression.bv_nat 1 1));
      v_7907 <- eval (eq v_7896 v_7906);
      v_7908 <- eval (notBool_ v_7907);
      v_7909 <- eval (bit_and v_7904 v_7908);
      v_7910 <- eval (notBool_ v_7904);
      v_7911 <- eval (bit_and v_7890 undef);
      v_7912 <- getRegister of;
      v_7913 <- eval (eq v_7912 (expression.bv_nat 1 1));
      v_7914 <- eval (bit_and v_7898 v_7913);
      v_7915 <- eval (bit_or v_7911 v_7914);
      v_7916 <- eval (bit_and v_7910 v_7915);
      v_7917 <- eval (bit_or v_7909 v_7916);
      v_7918 <- eval (mux v_7917 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3150) v_7894;
      setRegister of v_7918;
      setRegister cf v_7903;
      pure ()
    pat_end;
    pattern fun  (v_3154 : reg (bv 64)) => do
      v_7922 <- getRegister v_3154;
      v_7923 <- eval (lshr v_7922 1);
      v_7924 <- eval (bitwidthMInt v_7922);
      v_7925 <- eval (sub v_7924 1);
      v_7926 <- eval (extract v_7922 v_7925 v_7924);
      v_7927 <- eval (mi v_7925 0);
      v_7928 <- eval (concat v_7926 v_7927);
      v_7929 <- eval (add v_7923 v_7928);
      v_7930 <- eval (extract v_7929 0 1);
      v_7931 <- eval (eq v_7930 (expression.bv_nat 1 1));
      v_7932 <- eval (extract v_7929 1 2);
      v_7933 <- eval (eq v_7932 (expression.bv_nat 1 1));
      v_7934 <- eval (eq v_7931 v_7933);
      v_7935 <- eval (notBool_ v_7934);
      v_7936 <- eval (mux v_7935 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3154) v_7929;
      setRegister of v_7936;
      setRegister cf v_7930;
      pure ()
    pat_end;
    pattern fun cl (v_3132 : Mem) => do
      v_14822 <- evaluateAddress v_3132;
      v_14823 <- load v_14822 8;
      v_14824 <- getRegister rcx;
      v_14825 <- eval (extract v_14824 56 64);
      v_14826 <- eval (bv_and v_14825 (expression.bv_nat 8 63));
      v_14827 <- eval (concat (expression.bv_nat 56 0) v_14826);
      v_14828 <- eval (uvalueMInt v_14827);
      v_14829 <- eval (rorHelper v_14823 v_14828 0);
      store v_14822 v_14829 8;
      v_14831 <- eval (eq v_14826 (expression.bv_nat 8 0));
      v_14832 <- eval (notBool_ v_14831);
      v_14833 <- eval (extract v_14829 0 1);
      v_14834 <- eval (eq v_14833 (expression.bv_nat 1 1));
      v_14835 <- eval (bit_and v_14832 v_14834);
      v_14836 <- eval (notBool_ v_14832);
      v_14837 <- getRegister cf;
      v_14838 <- eval (eq v_14837 (expression.bv_nat 1 1));
      v_14839 <- eval (bit_and v_14836 v_14838);
      v_14840 <- eval (bit_or v_14835 v_14839);
      v_14841 <- eval (mux v_14840 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14842 <- eval (eq v_14826 (expression.bv_nat 8 1));
      v_14843 <- eval (extract v_14829 1 2);
      v_14844 <- eval (eq v_14843 (expression.bv_nat 1 1));
      v_14845 <- eval (eq v_14834 v_14844);
      v_14846 <- eval (notBool_ v_14845);
      v_14847 <- eval (bit_and v_14842 v_14846);
      v_14848 <- eval (notBool_ v_14842);
      v_14849 <- eval (bit_and v_14832 undef);
      v_14850 <- getRegister of;
      v_14851 <- eval (eq v_14850 (expression.bv_nat 1 1));
      v_14852 <- eval (bit_and v_14836 v_14851);
      v_14853 <- eval (bit_or v_14849 v_14852);
      v_14854 <- eval (bit_and v_14848 v_14853);
      v_14855 <- eval (bit_or v_14847 v_14854);
      v_14856 <- eval (mux v_14855 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14856;
      setRegister cf v_14841;
      pure ()
    pat_end;
    pattern fun (v_3136 : imm int) (v_3135 : Mem) => do
      v_14859 <- evaluateAddress v_3135;
      v_14860 <- load v_14859 8;
      v_14861 <- eval (handleImmediateWithSignExtend v_3136 8 8);
      v_14862 <- eval (bv_and v_14861 (expression.bv_nat 8 63));
      v_14863 <- eval (concat (expression.bv_nat 56 0) v_14862);
      v_14864 <- eval (uvalueMInt v_14863);
      v_14865 <- eval (rorHelper v_14860 v_14864 0);
      store v_14859 v_14865 8;
      v_14867 <- eval (eq v_14862 (expression.bv_nat 8 0));
      v_14868 <- eval (notBool_ v_14867);
      v_14869 <- eval (extract v_14865 0 1);
      v_14870 <- eval (eq v_14869 (expression.bv_nat 1 1));
      v_14871 <- eval (bit_and v_14868 v_14870);
      v_14872 <- eval (notBool_ v_14868);
      v_14873 <- getRegister cf;
      v_14874 <- eval (eq v_14873 (expression.bv_nat 1 1));
      v_14875 <- eval (bit_and v_14872 v_14874);
      v_14876 <- eval (bit_or v_14871 v_14875);
      v_14877 <- eval (mux v_14876 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14878 <- eval (eq v_14862 (expression.bv_nat 8 1));
      v_14879 <- eval (extract v_14865 1 2);
      v_14880 <- eval (eq v_14879 (expression.bv_nat 1 1));
      v_14881 <- eval (eq v_14870 v_14880);
      v_14882 <- eval (notBool_ v_14881);
      v_14883 <- eval (bit_and v_14878 v_14882);
      v_14884 <- eval (notBool_ v_14878);
      v_14885 <- eval (bit_and v_14868 undef);
      v_14886 <- getRegister of;
      v_14887 <- eval (eq v_14886 (expression.bv_nat 1 1));
      v_14888 <- eval (bit_and v_14872 v_14887);
      v_14889 <- eval (bit_or v_14885 v_14888);
      v_14890 <- eval (bit_and v_14884 v_14889);
      v_14891 <- eval (bit_or v_14883 v_14890);
      v_14892 <- eval (mux v_14891 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14892;
      setRegister cf v_14877;
      pure ()
    pat_end;
    pattern fun  (v_3135 : Mem) => do
      v_14895 <- evaluateAddress v_3135;
      v_14896 <- load v_14895 8;
      v_14897 <- eval (lshr v_14896 1);
      v_14898 <- eval (bitwidthMInt v_14896);
      v_14899 <- eval (sub v_14898 1);
      v_14900 <- eval (extract v_14896 v_14899 v_14898);
      v_14901 <- eval (mi v_14899 0);
      v_14902 <- eval (concat v_14900 v_14901);
      v_14903 <- eval (add v_14897 v_14902);
      store v_14895 v_14903 8;
      v_14905 <- eval (extract v_14903 0 1);
      v_14906 <- eval (eq v_14905 (expression.bv_nat 1 1));
      v_14907 <- eval (extract v_14903 1 2);
      v_14908 <- eval (eq v_14907 (expression.bv_nat 1 1));
      v_14909 <- eval (eq v_14906 v_14908);
      v_14910 <- eval (notBool_ v_14909);
      v_14911 <- eval (mux v_14910 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14911;
      setRegister cf v_14905;
      pure ()
    pat_end;
    pattern fun  (v_3135 : Mem) => do
      v_14914 <- evaluateAddress v_3135;
      v_14915 <- load v_14914 8;
      v_14916 <- eval (lshr v_14915 1);
      v_14917 <- eval (bitwidthMInt v_14915);
      v_14918 <- eval (sub v_14917 1);
      v_14919 <- eval (extract v_14915 v_14918 v_14917);
      v_14920 <- eval (mi v_14918 0);
      v_14921 <- eval (concat v_14919 v_14920);
      v_14922 <- eval (add v_14916 v_14921);
      store v_14914 v_14922 8;
      v_14924 <- eval (extract v_14922 0 1);
      v_14925 <- eval (eq v_14924 (expression.bv_nat 1 1));
      v_14926 <- eval (mux v_14925 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14927 <- eval (extract v_14922 1 2);
      v_14928 <- eval (eq v_14927 (expression.bv_nat 1 1));
      v_14929 <- eval (eq v_14925 v_14928);
      v_14930 <- eval (notBool_ v_14929);
      v_14931 <- eval (mux v_14930 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14931;
      setRegister cf v_14926;
      pure ()
    pat_end;
    pattern fun  (v_3139 : Mem) => do
      v_14934 <- evaluateAddress v_3139;
      v_14935 <- load v_14934 8;
      v_14936 <- eval (lshr v_14935 1);
      v_14937 <- eval (bitwidthMInt v_14935);
      v_14938 <- eval (sub v_14937 1);
      v_14939 <- eval (extract v_14935 v_14938 v_14937);
      v_14940 <- eval (mi v_14938 0);
      v_14941 <- eval (concat v_14939 v_14940);
      v_14942 <- eval (add v_14936 v_14941);
      store v_14934 v_14942 8;
      v_14944 <- eval (extract v_14942 0 1);
      v_14945 <- eval (eq v_14944 (expression.bv_nat 1 1));
      v_14946 <- eval (mux v_14945 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14947 <- eval (extract v_14942 1 2);
      v_14948 <- eval (eq v_14947 (expression.bv_nat 1 1));
      v_14949 <- eval (eq v_14945 v_14948);
      v_14950 <- eval (notBool_ v_14949);
      v_14951 <- eval (mux v_14950 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14951;
      setRegister cf v_14946;
      pure ()
    pat_end;
    pattern fun  (v_3139 : Mem) => do
      v_14954 <- evaluateAddress v_3139;
      v_14955 <- load v_14954 8;
      v_14956 <- eval (lshr v_14955 1);
      v_14957 <- eval (bitwidthMInt v_14955);
      v_14958 <- eval (sub v_14957 1);
      v_14959 <- eval (extract v_14955 v_14958 v_14957);
      v_14960 <- eval (mi v_14958 0);
      v_14961 <- eval (concat v_14959 v_14960);
      v_14962 <- eval (add v_14956 v_14961);
      store v_14954 v_14962 8;
      v_14964 <- eval (extract v_14962 0 1);
      v_14965 <- eval (eq v_14964 (expression.bv_nat 1 1));
      v_14966 <- eval (extract v_14962 1 2);
      v_14967 <- eval (eq v_14966 (expression.bv_nat 1 1));
      v_14968 <- eval (eq v_14965 v_14967);
      v_14969 <- eval (notBool_ v_14968);
      v_14970 <- eval (mux v_14969 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_14970;
      setRegister cf v_14964;
      pure ()
    pat_end
def rorw1 : instruction :=
  definst "rorw" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_3166 : reg (bv 16)) => do
      v_7950 <- getRegister rcx;
      v_7951 <- eval (extract v_7950 56 64);
      v_7952 <- eval (bv_and v_7951 (expression.bv_nat 8 31));
      v_7953 <- eval (eq v_7952 (expression.bv_nat 8 0));
      v_7954 <- eval (notBool_ v_7953);
      v_7955 <- getRegister v_3166;
      v_7956 <- eval (concat (expression.bv_nat 8 0) v_7952);
      v_7957 <- eval (uvalueMInt v_7956);
      v_7958 <- eval (rorHelper v_7955 v_7957 0);
      v_7959 <- eval (extract v_7958 0 1);
      v_7960 <- eval (eq v_7959 (expression.bv_nat 1 1));
      v_7961 <- eval (bit_and v_7954 v_7960);
      v_7962 <- eval (notBool_ v_7954);
      v_7963 <- getRegister cf;
      v_7964 <- eval (eq v_7963 (expression.bv_nat 1 1));
      v_7965 <- eval (bit_and v_7962 v_7964);
      v_7966 <- eval (bit_or v_7961 v_7965);
      v_7967 <- eval (mux v_7966 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_7968 <- eval (eq v_7952 (expression.bv_nat 8 1));
      v_7969 <- eval (extract v_7958 1 2);
      v_7970 <- eval (eq v_7969 (expression.bv_nat 1 1));
      v_7971 <- eval (eq v_7960 v_7970);
      v_7972 <- eval (notBool_ v_7971);
      v_7973 <- eval (bit_and v_7968 v_7972);
      v_7974 <- eval (notBool_ v_7968);
      v_7975 <- eval (bit_and v_7954 undef);
      v_7976 <- getRegister of;
      v_7977 <- eval (eq v_7976 (expression.bv_nat 1 1));
      v_7978 <- eval (bit_and v_7962 v_7977);
      v_7979 <- eval (bit_or v_7975 v_7978);
      v_7980 <- eval (bit_and v_7974 v_7979);
      v_7981 <- eval (bit_or v_7973 v_7980);
      v_7982 <- eval (mux v_7981 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3166) v_7958;
      setRegister of v_7982;
      setRegister cf v_7967;
      pure ()
    pat_end;
    pattern fun (v_3169 : imm int) (v_3171 : reg (bv 16)) => do
      v_7986 <- eval (handleImmediateWithSignExtend v_3169 8 8);
      v_7987 <- eval (bv_and v_7986 (expression.bv_nat 8 31));
      v_7988 <- eval (eq v_7987 (expression.bv_nat 8 0));
      v_7989 <- eval (notBool_ v_7988);
      v_7990 <- getRegister v_3171;
      v_7991 <- eval (concat (expression.bv_nat 8 0) v_7987);
      v_7992 <- eval (uvalueMInt v_7991);
      v_7993 <- eval (rorHelper v_7990 v_7992 0);
      v_7994 <- eval (extract v_7993 0 1);
      v_7995 <- eval (eq v_7994 (expression.bv_nat 1 1));
      v_7996 <- eval (bit_and v_7989 v_7995);
      v_7997 <- eval (notBool_ v_7989);
      v_7998 <- getRegister cf;
      v_7999 <- eval (eq v_7998 (expression.bv_nat 1 1));
      v_8000 <- eval (bit_and v_7997 v_7999);
      v_8001 <- eval (bit_or v_7996 v_8000);
      v_8002 <- eval (mux v_8001 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8003 <- eval (eq v_7987 (expression.bv_nat 8 1));
      v_8004 <- eval (extract v_7993 1 2);
      v_8005 <- eval (eq v_8004 (expression.bv_nat 1 1));
      v_8006 <- eval (eq v_7995 v_8005);
      v_8007 <- eval (notBool_ v_8006);
      v_8008 <- eval (bit_and v_8003 v_8007);
      v_8009 <- eval (notBool_ v_8003);
      v_8010 <- eval (bit_and v_7989 undef);
      v_8011 <- getRegister of;
      v_8012 <- eval (eq v_8011 (expression.bv_nat 1 1));
      v_8013 <- eval (bit_and v_7997 v_8012);
      v_8014 <- eval (bit_or v_8010 v_8013);
      v_8015 <- eval (bit_and v_8009 v_8014);
      v_8016 <- eval (bit_or v_8008 v_8015);
      v_8017 <- eval (mux v_8016 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3171) v_7993;
      setRegister of v_8017;
      setRegister cf v_8002;
      pure ()
    pat_end;
    pattern fun  (v_3175 : reg (bv 16)) => do
      v_8021 <- getRegister v_3175;
      v_8022 <- eval (lshr v_8021 1);
      v_8023 <- eval (bitwidthMInt v_8021);
      v_8024 <- eval (sub v_8023 1);
      v_8025 <- eval (extract v_8021 v_8024 v_8023);
      v_8026 <- eval (mi v_8024 0);
      v_8027 <- eval (concat v_8025 v_8026);
      v_8028 <- eval (add v_8022 v_8027);
      v_8029 <- eval (extract v_8028 0 1);
      v_8030 <- eval (eq v_8029 (expression.bv_nat 1 1));
      v_8031 <- eval (extract v_8028 1 2);
      v_8032 <- eval (eq v_8031 (expression.bv_nat 1 1));
      v_8033 <- eval (eq v_8030 v_8032);
      v_8034 <- eval (notBool_ v_8033);
      v_8035 <- eval (mux v_8034 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_3175) v_8028;
      setRegister of v_8035;
      setRegister cf v_8029;
      pure ()
    pat_end;
    pattern fun cl (v_3155 : Mem) => do
      v_14973 <- evaluateAddress v_3155;
      v_14974 <- load v_14973 2;
      v_14975 <- getRegister rcx;
      v_14976 <- eval (extract v_14975 56 64);
      v_14977 <- eval (bv_and v_14976 (expression.bv_nat 8 31));
      v_14978 <- eval (concat (expression.bv_nat 8 0) v_14977);
      v_14979 <- eval (uvalueMInt v_14978);
      v_14980 <- eval (rorHelper v_14974 v_14979 0);
      store v_14973 v_14980 2;
      v_14982 <- eval (eq v_14977 (expression.bv_nat 8 0));
      v_14983 <- eval (notBool_ v_14982);
      v_14984 <- eval (extract v_14980 0 1);
      v_14985 <- eval (eq v_14984 (expression.bv_nat 1 1));
      v_14986 <- eval (bit_and v_14983 v_14985);
      v_14987 <- eval (notBool_ v_14983);
      v_14988 <- getRegister cf;
      v_14989 <- eval (eq v_14988 (expression.bv_nat 1 1));
      v_14990 <- eval (bit_and v_14987 v_14989);
      v_14991 <- eval (bit_or v_14986 v_14990);
      v_14992 <- eval (mux v_14991 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_14993 <- eval (eq v_14977 (expression.bv_nat 8 1));
      v_14994 <- eval (extract v_14980 1 2);
      v_14995 <- eval (eq v_14994 (expression.bv_nat 1 1));
      v_14996 <- eval (eq v_14985 v_14995);
      v_14997 <- eval (notBool_ v_14996);
      v_14998 <- eval (bit_and v_14993 v_14997);
      v_14999 <- eval (notBool_ v_14993);
      v_15000 <- eval (bit_and v_14983 undef);
      v_15001 <- getRegister of;
      v_15002 <- eval (eq v_15001 (expression.bv_nat 1 1));
      v_15003 <- eval (bit_and v_14987 v_15002);
      v_15004 <- eval (bit_or v_15000 v_15003);
      v_15005 <- eval (bit_and v_14999 v_15004);
      v_15006 <- eval (bit_or v_14998 v_15005);
      v_15007 <- eval (mux v_15006 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15007;
      setRegister cf v_14992;
      pure ()
    pat_end;
    pattern fun (v_3159 : imm int) (v_3158 : Mem) => do
      v_15010 <- evaluateAddress v_3158;
      v_15011 <- load v_15010 2;
      v_15012 <- eval (handleImmediateWithSignExtend v_3159 8 8);
      v_15013 <- eval (bv_and v_15012 (expression.bv_nat 8 31));
      v_15014 <- eval (concat (expression.bv_nat 8 0) v_15013);
      v_15015 <- eval (uvalueMInt v_15014);
      v_15016 <- eval (rorHelper v_15011 v_15015 0);
      store v_15010 v_15016 2;
      v_15018 <- eval (eq v_15013 (expression.bv_nat 8 0));
      v_15019 <- eval (notBool_ v_15018);
      v_15020 <- eval (extract v_15016 0 1);
      v_15021 <- eval (eq v_15020 (expression.bv_nat 1 1));
      v_15022 <- eval (bit_and v_15019 v_15021);
      v_15023 <- eval (notBool_ v_15019);
      v_15024 <- getRegister cf;
      v_15025 <- eval (eq v_15024 (expression.bv_nat 1 1));
      v_15026 <- eval (bit_and v_15023 v_15025);
      v_15027 <- eval (bit_or v_15022 v_15026);
      v_15028 <- eval (mux v_15027 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15029 <- eval (eq v_15013 (expression.bv_nat 8 1));
      v_15030 <- eval (extract v_15016 1 2);
      v_15031 <- eval (eq v_15030 (expression.bv_nat 1 1));
      v_15032 <- eval (eq v_15021 v_15031);
      v_15033 <- eval (notBool_ v_15032);
      v_15034 <- eval (bit_and v_15029 v_15033);
      v_15035 <- eval (notBool_ v_15029);
      v_15036 <- eval (bit_and v_15019 undef);
      v_15037 <- getRegister of;
      v_15038 <- eval (eq v_15037 (expression.bv_nat 1 1));
      v_15039 <- eval (bit_and v_15023 v_15038);
      v_15040 <- eval (bit_or v_15036 v_15039);
      v_15041 <- eval (bit_and v_15035 v_15040);
      v_15042 <- eval (bit_or v_15034 v_15041);
      v_15043 <- eval (mux v_15042 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15043;
      setRegister cf v_15028;
      pure ()
    pat_end;
    pattern fun  (v_3158 : Mem) => do
      v_15046 <- evaluateAddress v_3158;
      v_15047 <- load v_15046 2;
      v_15048 <- eval (lshr v_15047 1);
      v_15049 <- eval (bitwidthMInt v_15047);
      v_15050 <- eval (sub v_15049 1);
      v_15051 <- eval (extract v_15047 v_15050 v_15049);
      v_15052 <- eval (mi v_15050 0);
      v_15053 <- eval (concat v_15051 v_15052);
      v_15054 <- eval (add v_15048 v_15053);
      store v_15046 v_15054 2;
      v_15056 <- eval (extract v_15054 0 1);
      v_15057 <- eval (eq v_15056 (expression.bv_nat 1 1));
      v_15058 <- eval (extract v_15054 1 2);
      v_15059 <- eval (eq v_15058 (expression.bv_nat 1 1));
      v_15060 <- eval (eq v_15057 v_15059);
      v_15061 <- eval (notBool_ v_15060);
      v_15062 <- eval (mux v_15061 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15062;
      setRegister cf v_15056;
      pure ()
    pat_end;
    pattern fun  (v_3158 : Mem) => do
      v_15065 <- evaluateAddress v_3158;
      v_15066 <- load v_15065 2;
      v_15067 <- eval (lshr v_15066 1);
      v_15068 <- eval (bitwidthMInt v_15066);
      v_15069 <- eval (sub v_15068 1);
      v_15070 <- eval (extract v_15066 v_15069 v_15068);
      v_15071 <- eval (mi v_15069 0);
      v_15072 <- eval (concat v_15070 v_15071);
      v_15073 <- eval (add v_15067 v_15072);
      store v_15065 v_15073 2;
      v_15075 <- eval (extract v_15073 0 1);
      v_15076 <- eval (eq v_15075 (expression.bv_nat 1 1));
      v_15077 <- eval (mux v_15076 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15078 <- eval (extract v_15073 1 2);
      v_15079 <- eval (eq v_15078 (expression.bv_nat 1 1));
      v_15080 <- eval (eq v_15076 v_15079);
      v_15081 <- eval (notBool_ v_15080);
      v_15082 <- eval (mux v_15081 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15082;
      setRegister cf v_15077;
      pure ()
    pat_end;
    pattern fun  (v_3162 : Mem) => do
      v_15085 <- evaluateAddress v_3162;
      v_15086 <- load v_15085 2;
      v_15087 <- eval (lshr v_15086 1);
      v_15088 <- eval (bitwidthMInt v_15086);
      v_15089 <- eval (sub v_15088 1);
      v_15090 <- eval (extract v_15086 v_15089 v_15088);
      v_15091 <- eval (mi v_15089 0);
      v_15092 <- eval (concat v_15090 v_15091);
      v_15093 <- eval (add v_15087 v_15092);
      store v_15085 v_15093 2;
      v_15095 <- eval (extract v_15093 0 1);
      v_15096 <- eval (eq v_15095 (expression.bv_nat 1 1));
      v_15097 <- eval (mux v_15096 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15098 <- eval (extract v_15093 1 2);
      v_15099 <- eval (eq v_15098 (expression.bv_nat 1 1));
      v_15100 <- eval (eq v_15096 v_15099);
      v_15101 <- eval (notBool_ v_15100);
      v_15102 <- eval (mux v_15101 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15102;
      setRegister cf v_15097;
      pure ()
    pat_end;
    pattern fun  (v_3162 : Mem) => do
      v_15105 <- evaluateAddress v_3162;
      v_15106 <- load v_15105 2;
      v_15107 <- eval (lshr v_15106 1);
      v_15108 <- eval (bitwidthMInt v_15106);
      v_15109 <- eval (sub v_15108 1);
      v_15110 <- eval (extract v_15106 v_15109 v_15108);
      v_15111 <- eval (mi v_15109 0);
      v_15112 <- eval (concat v_15110 v_15111);
      v_15113 <- eval (add v_15107 v_15112);
      store v_15105 v_15113 2;
      v_15115 <- eval (extract v_15113 0 1);
      v_15116 <- eval (eq v_15115 (expression.bv_nat 1 1));
      v_15117 <- eval (extract v_15113 1 2);
      v_15118 <- eval (eq v_15117 (expression.bv_nat 1 1));
      v_15119 <- eval (eq v_15116 v_15118);
      v_15120 <- eval (notBool_ v_15119);
      v_15121 <- eval (mux v_15120 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15121;
      setRegister cf v_15115;
      pure ()
    pat_end
def rorx1 : instruction :=
  definst "rorx" $ do
    pattern fun (v_2316 : imm int) (v_2319 : reg (bv 64)) (v_2320 : reg (bv 64)) => do
      v_8071 <- getRegister v_2319;
      v_8072 <- eval (handleImmediateWithSignExtend v_2316 8 8);
      v_8073 <- eval (concat (expression.bv_nat 56 0) v_8072);
      v_8074 <- eval (bv_and v_8073 (expression.bv_nat 64 63));
      v_8075 <- eval (uvalueMInt v_8074);
      v_8076 <- eval (lshr v_8071 v_8075);
      v_8077 <- eval (sub (expression.bv_nat 64 64) v_8074);
      v_8078 <- eval (uvalueMInt v_8077);
      v_8079 <- eval (shl v_8071 v_8078);
      v_8080 <- eval (bitwidthMInt v_8071);
      v_8081 <- eval (extract v_8079 0 v_8080);
      v_8082 <- eval (bv_or v_8076 v_8081);
      setRegister (lhs.of_reg v_2320) v_8082;
      pure ()
    pat_end;
    pattern fun (v_3188 : imm int) (v_3189 : reg (bv 32)) (v_3190 : reg (bv 32)) => do
      v_8883 <- getRegister v_3189;
      v_8884 <- eval (handleImmediateWithSignExtend v_3188 8 8);
      v_8885 <- eval (concat (expression.bv_nat 24 0) v_8884);
      v_8886 <- eval (bv_and v_8885 (expression.bv_nat 32 31));
      v_8887 <- eval (uvalueMInt v_8886);
      v_8888 <- eval (lshr v_8883 v_8887);
      v_8889 <- eval (sub (expression.bv_nat 32 32) v_8886);
      v_8890 <- eval (uvalueMInt v_8889);
      v_8891 <- eval (shl v_8883 v_8890);
      v_8892 <- eval (bitwidthMInt v_8883);
      v_8893 <- eval (extract v_8891 0 v_8892);
      v_8894 <- eval (bv_or v_8888 v_8893);
      setRegister (lhs.of_reg v_3190) v_8894;
      pure ()
    pat_end;
    pattern fun (v_3178 : imm int) (v_3180 : Mem) (v_3179 : reg (bv 32)) => do
      v_15124 <- evaluateAddress v_3180;
      v_15125 <- load v_15124 4;
      v_15126 <- eval (handleImmediateWithSignExtend v_3178 8 8);
      v_15127 <- eval (concat (expression.bv_nat 24 0) v_15126);
      v_15128 <- eval (bv_and v_15127 (expression.bv_nat 32 31));
      v_15129 <- eval (uvalueMInt v_15128);
      v_15130 <- eval (lshr v_15125 v_15129);
      v_15131 <- eval (sub (expression.bv_nat 32 32) v_15128);
      v_15132 <- eval (uvalueMInt v_15131);
      v_15133 <- eval (shl v_15125 v_15132);
      v_15134 <- eval (bitwidthMInt v_15125);
      v_15135 <- eval (extract v_15133 0 v_15134);
      v_15136 <- eval (bv_or v_15130 v_15135);
      setRegister (lhs.of_reg v_3179) v_15136;
      pure ()
    pat_end;
    pattern fun (v_3199 : imm int) (v_3200 : Mem) (v_3203 : reg (bv 64)) => do
      v_15138 <- evaluateAddress v_3200;
      v_15139 <- load v_15138 8;
      v_15140 <- eval (handleImmediateWithSignExtend v_3199 8 8);
      v_15141 <- eval (concat (expression.bv_nat 56 0) v_15140);
      v_15142 <- eval (bv_and v_15141 (expression.bv_nat 64 63));
      v_15143 <- eval (uvalueMInt v_15142);
      v_15144 <- eval (lshr v_15139 v_15143);
      v_15145 <- eval (sub (expression.bv_nat 64 64) v_15142);
      v_15146 <- eval (uvalueMInt v_15145);
      v_15147 <- eval (shl v_15139 v_15146);
      v_15148 <- eval (bitwidthMInt v_15139);
      v_15149 <- eval (extract v_15147 0 v_15148);
      v_15150 <- eval (bv_or v_15144 v_15149);
      setRegister (lhs.of_reg v_3203) v_15150;
      pure ()
    pat_end
def rorxl1 : instruction :=
  definst "rorxl" $ do
    pattern fun (v_3193 : imm int) (v_3194 : reg (bv 32)) (v_3195 : reg (bv 32)) => do
      v_8049 <- getRegister v_3194;
      v_8050 <- eval (handleImmediateWithSignExtend v_3193 8 8);
      v_8051 <- eval (concat (expression.bv_nat 24 0) v_8050);
      v_8052 <- eval (bv_and v_8051 (expression.bv_nat 32 31));
      v_8053 <- eval (uvalueMInt v_8052);
      v_8054 <- eval (lshr v_8049 v_8053);
      v_8055 <- eval (sub (expression.bv_nat 32 32) v_8052);
      v_8056 <- eval (uvalueMInt v_8055);
      v_8057 <- eval (shl v_8049 v_8056);
      v_8058 <- eval (bitwidthMInt v_8049);
      v_8059 <- eval (extract v_8057 0 v_8058);
      v_8060 <- eval (bv_or v_8054 v_8059);
      setRegister (lhs.of_reg v_3195) v_8060;
      pure ()
    pat_end;
    pattern fun (v_3184 : imm int) (v_3183 : Mem) (v_3185 : reg (bv 32)) => do
      v_12426 <- evaluateAddress v_3183;
      v_12427 <- load v_12426 4;
      v_12428 <- eval (handleImmediateWithSignExtend v_3184 8 8);
      v_12429 <- eval (concat (expression.bv_nat 24 0) v_12428);
      v_12430 <- eval (bv_and v_12429 (expression.bv_nat 32 31));
      v_12431 <- eval (uvalueMInt v_12430);
      v_12432 <- eval (lshr v_12427 v_12431);
      v_12433 <- eval (sub (expression.bv_nat 32 32) v_12430);
      v_12434 <- eval (uvalueMInt v_12433);
      v_12435 <- eval (shl v_12427 v_12434);
      v_12436 <- eval (bitwidthMInt v_12427);
      v_12437 <- eval (extract v_12435 0 v_12436);
      v_12438 <- eval (bv_or v_12432 v_12437);
      setRegister (lhs.of_reg v_3185) v_12438;
      pure ()
    pat_end
def rorxq1 : instruction :=
  definst "rorxq" $ do
    pattern fun (v_2321 : imm int) (v_2325 : reg (bv 64)) (v_2326 : reg (bv 64)) => do
      v_3743 <- getRegister v_2325;
      v_3744 <- eval (handleImmediateWithSignExtend v_2321 8 8);
      v_3745 <- eval (concat (expression.bv_nat 56 0) v_3744);
      v_3746 <- eval (bv_and v_3745 (expression.bv_nat 64 63));
      v_3747 <- eval (uvalueMInt v_3746);
      v_3748 <- eval (lshr v_3743 v_3747);
      v_3749 <- eval (sub (expression.bv_nat 64 64) v_3746);
      v_3750 <- eval (uvalueMInt v_3749);
      v_3751 <- eval (shl v_3743 v_3750);
      v_3752 <- eval (bitwidthMInt v_3743);
      v_3753 <- eval (extract v_3751 0 v_3752);
      v_3754 <- eval (bv_or v_3748 v_3753);
      setRegister (lhs.of_reg v_2326) v_3754;
      pure ()
    pat_end;
    pattern fun (v_3205 : imm int) (v_3204 : Mem) (v_3208 : reg (bv 64)) => do
      v_12441 <- evaluateAddress v_3204;
      v_12442 <- load v_12441 8;
      v_12443 <- eval (handleImmediateWithSignExtend v_3205 8 8);
      v_12444 <- eval (concat (expression.bv_nat 56 0) v_12443);
      v_12445 <- eval (bv_and v_12444 (expression.bv_nat 64 63));
      v_12446 <- eval (uvalueMInt v_12445);
      v_12447 <- eval (lshr v_12442 v_12446);
      v_12448 <- eval (sub (expression.bv_nat 64 64) v_12445);
      v_12449 <- eval (uvalueMInt v_12448);
      v_12450 <- eval (shl v_12442 v_12449);
      v_12451 <- eval (bitwidthMInt v_12442);
      v_12452 <- eval (extract v_12450 0 v_12451);
      v_12453 <- eval (bv_or v_12447 v_12452);
      setRegister (lhs.of_reg v_3208) v_12453;
      pure ()
    pat_end
def roundpd1 : instruction :=
  definst "roundpd" $ do
    pattern fun (v_2332 : imm int) (v_2333 : reg (bv 128)) (v_2334 : reg (bv 128)) => do
      v_3761 <- getRegister v_2333;
      v_3762 <- eval (extract v_3761 0 64);
      v_3763 <- eval (handleImmediateWithSignExtend v_2332 8 8);
      v_3764 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3762 v_3763);
      v_3765 <- eval (extract v_3761 64 128);
      v_3766 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3765 v_3763);
      v_3767 <- eval (concat v_3764 v_3766);
      setRegister (lhs.of_reg v_2334) v_3767;
      pure ()
    pat_end;
    pattern fun (v_2328 : imm int) (v_2327 : Mem) (v_2329 : reg (bv 128)) => do
      v_10982 <- evaluateAddress v_2327;
      v_10983 <- load v_10982 16;
      v_10984 <- eval (extract v_10983 0 64);
      v_10985 <- eval (handleImmediateWithSignExtend v_2328 8 8);
      v_10986 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_10984 v_10985);
      v_10987 <- eval (extract v_10983 64 128);
      v_10988 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_10987 v_10985);
      v_10989 <- eval (concat v_10986 v_10988);
      setRegister (lhs.of_reg v_2329) v_10989;
      pure ()
    pat_end
def roundps1 : instruction :=
  definst "roundps" $ do
    pattern fun (v_2343 : imm int) (v_2344 : reg (bv 128)) (v_2345 : reg (bv 128)) => do
      v_3774 <- getRegister v_2344;
      v_3775 <- eval (extract v_3774 0 32);
      v_3776 <- eval (handleImmediateWithSignExtend v_2343 8 8);
      v_3777 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3775 v_3776);
      v_3778 <- eval (extract v_3774 32 64);
      v_3779 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3778 v_3776);
      v_3780 <- eval (extract v_3774 64 96);
      v_3781 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3780 v_3776);
      v_3782 <- eval (extract v_3774 96 128);
      v_3783 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3782 v_3776);
      v_3784 <- eval (concat v_3781 v_3783);
      v_3785 <- eval (concat v_3779 v_3784);
      v_3786 <- eval (concat v_3777 v_3785);
      setRegister (lhs.of_reg v_2345) v_3786;
      pure ()
    pat_end;
    pattern fun (v_2339 : imm int) (v_2338 : Mem) (v_2340 : reg (bv 128)) => do
      v_10991 <- evaluateAddress v_2338;
      v_10992 <- load v_10991 16;
      v_10993 <- eval (extract v_10992 0 32);
      v_10994 <- eval (handleImmediateWithSignExtend v_2339 8 8);
      v_10995 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_10993 v_10994);
      v_10996 <- eval (extract v_10992 32 64);
      v_10997 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_10996 v_10994);
      v_10998 <- eval (extract v_10992 64 96);
      v_10999 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_10998 v_10994);
      v_11000 <- eval (extract v_10992 96 128);
      v_11001 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_11000 v_10994);
      v_11002 <- eval (concat v_10999 v_11001);
      v_11003 <- eval (concat v_10997 v_11002);
      v_11004 <- eval (concat v_10995 v_11003);
      setRegister (lhs.of_reg v_2340) v_11004;
      pure ()
    pat_end
def roundsd1 : instruction :=
  definst "roundsd" $ do
    pattern fun (v_2354 : imm int) (v_2355 : reg (bv 128)) (v_2356 : reg (bv 128)) => do
      v_3793 <- getRegister v_2356;
      v_3794 <- eval (extract v_3793 0 64);
      v_3795 <- getRegister v_2355;
      v_3796 <- eval (extract v_3795 64 128);
      v_3797 <- eval (handleImmediateWithSignExtend v_2354 8 8);
      v_3798 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_3796 v_3797);
      v_3799 <- eval (concat v_3794 v_3798);
      setRegister (lhs.of_reg v_2356) v_3799;
      pure ()
    pat_end;
    pattern fun (v_2350 : imm int) (v_2349 : Mem) (v_2351 : reg (bv 128)) => do
      v_11006 <- getRegister v_2351;
      v_11007 <- eval (extract v_11006 0 64);
      v_11008 <- evaluateAddress v_2349;
      v_11009 <- load v_11008 8;
      v_11010 <- eval (handleImmediateWithSignExtend v_2350 8 8);
      v_11011 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_double_to_int64_rm v_11009 v_11010);
      v_11012 <- eval (concat v_11007 v_11011);
      setRegister (lhs.of_reg v_2351) v_11012;
      pure ()
    pat_end
def roundss1 : instruction :=
  definst "roundss" $ do
    pattern fun (v_2365 : imm int) (v_2366 : reg (bv 128)) (v_2367 : reg (bv 128)) => do
      v_3806 <- getRegister v_2367;
      v_3807 <- eval (extract v_3806 0 96);
      v_3808 <- getRegister v_2366;
      v_3809 <- eval (extract v_3808 96 128);
      v_3810 <- eval (handleImmediateWithSignExtend v_2365 8 8);
      v_3811 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_3809 v_3810);
      v_3812 <- eval (concat v_3807 v_3811);
      setRegister (lhs.of_reg v_2367) v_3812;
      pure ()
    pat_end;
    pattern fun (v_2361 : imm int) (v_2360 : Mem) (v_2362 : reg (bv 128)) => do
      v_11014 <- getRegister v_2362;
      v_11015 <- eval (extract v_11014 0 96);
      v_11016 <- evaluateAddress v_2360;
      v_11017 <- load v_11016 4;
      v_11018 <- eval (handleImmediateWithSignExtend v_2361 8 8);
      v_11019 <- eval (_(_,_)_MINT-WRAPPER-SYNTAX cvt_single_to_int32_rm v_11017 v_11018);
      v_11020 <- eval (concat v_11015 v_11019);
      setRegister (lhs.of_reg v_2362) v_11020;
      pure ()
    pat_end
def rsqrtps1 : instruction :=
  definst "rsqrtps" $ do
    pattern fun (v_2375 : reg (bv 128)) (v_2376 : reg (bv 128)) => do
      v_3818 <- getRegister v_2375;
      v_3819 <- eval (extract v_3818 0 32);
      v_3820 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3819);
      v_3821 <- eval (MInt2Float v_3820 24 8);
      v_3822 <- eval (_/Float__FLOAT 1e+00 v_3821);
      v_3823 <- eval (Float2MInt v_3822 32);
      v_3824 <- eval (extract v_3818 32 64);
      v_3825 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3824);
      v_3826 <- eval (MInt2Float v_3825 24 8);
      v_3827 <- eval (_/Float__FLOAT 1e+00 v_3826);
      v_3828 <- eval (Float2MInt v_3827 32);
      v_3829 <- eval (extract v_3818 64 96);
      v_3830 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3829);
      v_3831 <- eval (MInt2Float v_3830 24 8);
      v_3832 <- eval (_/Float__FLOAT 1e+00 v_3831);
      v_3833 <- eval (Float2MInt v_3832 32);
      v_3834 <- eval (extract v_3818 96 128);
      v_3835 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3834);
      v_3836 <- eval (MInt2Float v_3835 24 8);
      v_3837 <- eval (_/Float__FLOAT 1e+00 v_3836);
      v_3838 <- eval (Float2MInt v_3837 32);
      v_3839 <- eval (concat v_3833 v_3838);
      v_3840 <- eval (concat v_3828 v_3839);
      v_3841 <- eval (concat v_3823 v_3840);
      setRegister (lhs.of_reg v_2376) v_3841;
      pure ()
    pat_end;
    pattern fun (v_2371 : Mem) (v_2372 : reg (bv 128)) => do
      v_11022 <- evaluateAddress v_2371;
      v_11023 <- load v_11022 16;
      v_11024 <- eval (extract v_11023 0 32);
      v_11025 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_11024);
      v_11026 <- eval (MInt2Float v_11025 24 8);
      v_11027 <- eval (_/Float__FLOAT 1e+00 v_11026);
      v_11028 <- eval (Float2MInt v_11027 32);
      v_11029 <- eval (extract v_11023 32 64);
      v_11030 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_11029);
      v_11031 <- eval (MInt2Float v_11030 24 8);
      v_11032 <- eval (_/Float__FLOAT 1e+00 v_11031);
      v_11033 <- eval (Float2MInt v_11032 32);
      v_11034 <- eval (extract v_11023 64 96);
      v_11035 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_11034);
      v_11036 <- eval (MInt2Float v_11035 24 8);
      v_11037 <- eval (_/Float__FLOAT 1e+00 v_11036);
      v_11038 <- eval (Float2MInt v_11037 32);
      v_11039 <- eval (extract v_11023 96 128);
      v_11040 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_11039);
      v_11041 <- eval (MInt2Float v_11040 24 8);
      v_11042 <- eval (_/Float__FLOAT 1e+00 v_11041);
      v_11043 <- eval (Float2MInt v_11042 32);
      v_11044 <- eval (concat v_11038 v_11043);
      v_11045 <- eval (concat v_11033 v_11044);
      v_11046 <- eval (concat v_11028 v_11045);
      setRegister (lhs.of_reg v_2372) v_11046;
      pure ()
    pat_end
def rsqrtss1 : instruction :=
  definst "rsqrtss" $ do
    pattern fun (v_2384 : reg (bv 128)) (v_2385 : reg (bv 128)) => do
      v_3847 <- getRegister v_2385;
      v_3848 <- eval (extract v_3847 0 96);
      v_3849 <- getRegister v_2384;
      v_3850 <- eval (extract v_3849 96 128);
      v_3851 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_3850);
      v_3852 <- eval (MInt2Float v_3851 24 8);
      v_3853 <- eval (_/Float__FLOAT 1e+00 v_3852);
      v_3854 <- eval (Float2MInt v_3853 32);
      v_3855 <- eval (concat v_3848 v_3854);
      setRegister (lhs.of_reg v_2385) v_3855;
      pure ()
    pat_end;
    pattern fun (v_2380 : Mem) (v_2381 : reg (bv 128)) => do
      v_11048 <- getRegister v_2381;
      v_11049 <- eval (extract v_11048 0 96);
      v_11050 <- evaluateAddress v_2380;
      v_11051 <- load v_11050 4;
      v_11052 <- eval (_(_)_MINT-WRAPPER-SYNTAX sqrt_single v_11051);
      v_11053 <- eval (MInt2Float v_11052 24 8);
      v_11054 <- eval (_/Float__FLOAT 1e+00 v_11053);
      v_11055 <- eval (Float2MInt v_11054 32);
      v_11056 <- eval (concat v_11049 v_11055);
      setRegister (lhs.of_reg v_2381) v_11056;
      pure ()
    pat_end
def salb1 : instruction :=
  definst "salb" $ do
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
error: operand HexConstant(#"$0x1")
    pattern fun cl (v_2420 : reg (bv 8)) => do
      v_4000 <- getRegister rcx;
      v_4001 <- eval (extract v_4000 56 64);
      v_4002 <- eval (bv_and v_4001 (expression.bv_nat 8 31));
      v_4003 <- eval (uge v_4002 (expression.bv_nat 8 8));
      v_4004 <- eval (bit_and v_4003 undef);
      v_4005 <- eval (notBool_ v_4003);
      v_4006 <- eval (eq v_4002 (expression.bv_nat 8 0));
      v_4007 <- eval (notBool_ v_4006);
      v_4008 <- getRegister v_2420;
      v_4009 <- eval (concat (expression.bv_nat 1 0) v_4008);
      v_4010 <- eval (concat (expression.bv_nat 1 0) v_4002);
      v_4011 <- eval (uvalueMInt v_4010);
      v_4012 <- eval (shl v_4009 v_4011);
      v_4013 <- eval (bitwidthMInt v_4009);
      v_4014 <- eval (extract v_4012 0 v_4013);
      v_4015 <- eval (extract v_4014 0 1);
      v_4016 <- eval (eq v_4015 (expression.bv_nat 1 1));
      v_4017 <- eval (bit_and v_4007 v_4016);
      v_4018 <- eval (notBool_ v_4007);
      v_4019 <- getRegister cf;
      v_4020 <- eval (eq v_4019 (expression.bv_nat 1 1));
      v_4021 <- eval (bit_and v_4018 v_4020);
      v_4022 <- eval (bit_or v_4017 v_4021);
      v_4023 <- eval (bit_and v_4005 v_4022);
      v_4024 <- eval (bit_or v_4004 v_4023);
      v_4025 <- eval (mux v_4024 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4026 <- eval (extract v_4014 1 2);
      v_4027 <- eval (eq v_4026 (expression.bv_nat 1 1));
      v_4028 <- eval (bit_and v_4007 v_4027);
      v_4029 <- getRegister sf;
      v_4030 <- eval (eq v_4029 (expression.bv_nat 1 1));
      v_4031 <- eval (bit_and v_4018 v_4030);
      v_4032 <- eval (bit_or v_4028 v_4031);
      v_4033 <- eval (mux v_4032 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4034 <- eval (bit_and v_4007 undef);
      v_4035 <- getRegister af;
      v_4036 <- eval (eq v_4035 (expression.bv_nat 1 1));
      v_4037 <- eval (bit_and v_4018 v_4036);
      v_4038 <- eval (bit_or v_4034 v_4037);
      v_4039 <- eval (mux v_4038 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4040 <- eval (extract v_4014 1 9);
      v_4041 <- eval (eq v_4040 (expression.bv_nat 8 0));
      v_4042 <- eval (bit_and v_4007 v_4041);
      v_4043 <- getRegister zf;
      v_4044 <- eval (eq v_4043 (expression.bv_nat 1 1));
      v_4045 <- eval (bit_and v_4018 v_4044);
      v_4046 <- eval (bit_or v_4042 v_4045);
      v_4047 <- eval (mux v_4046 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4048 <- eval (extract v_4014 8 9);
      v_4049 <- eval (eq v_4048 (expression.bv_nat 1 1));
      v_4050 <- eval (extract v_4014 7 8);
      v_4051 <- eval (eq v_4050 (expression.bv_nat 1 1));
      v_4052 <- eval (eq v_4049 v_4051);
      v_4053 <- eval (notBool_ v_4052);
      v_4054 <- eval (extract v_4014 6 7);
      v_4055 <- eval (eq v_4054 (expression.bv_nat 1 1));
      v_4056 <- eval (eq v_4053 v_4055);
      v_4057 <- eval (notBool_ v_4056);
      v_4058 <- eval (extract v_4014 5 6);
      v_4059 <- eval (eq v_4058 (expression.bv_nat 1 1));
      v_4060 <- eval (eq v_4057 v_4059);
      v_4061 <- eval (notBool_ v_4060);
      v_4062 <- eval (extract v_4014 4 5);
      v_4063 <- eval (eq v_4062 (expression.bv_nat 1 1));
      v_4064 <- eval (eq v_4061 v_4063);
      v_4065 <- eval (notBool_ v_4064);
      v_4066 <- eval (extract v_4014 3 4);
      v_4067 <- eval (eq v_4066 (expression.bv_nat 1 1));
      v_4068 <- eval (eq v_4065 v_4067);
      v_4069 <- eval (notBool_ v_4068);
      v_4070 <- eval (extract v_4014 2 3);
      v_4071 <- eval (eq v_4070 (expression.bv_nat 1 1));
      v_4072 <- eval (eq v_4069 v_4071);
      v_4073 <- eval (notBool_ v_4072);
      v_4074 <- eval (eq v_4073 v_4027);
      v_4075 <- eval (notBool_ v_4074);
      v_4076 <- eval (notBool_ v_4075);
      v_4077 <- eval (bit_and v_4007 v_4076);
      v_4078 <- getRegister pf;
      v_4079 <- eval (eq v_4078 (expression.bv_nat 1 1));
      v_4080 <- eval (bit_and v_4018 v_4079);
      v_4081 <- eval (bit_or v_4077 v_4080);
      v_4082 <- eval (mux v_4081 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4083 <- eval (eq v_4002 (expression.bv_nat 8 1));
      v_4084 <- eval (eq v_4024 v_4027);
      v_4085 <- eval (notBool_ v_4084);
      v_4086 <- eval (bit_and v_4083 v_4085);
      v_4087 <- eval (notBool_ v_4083);
      v_4088 <- getRegister of;
      v_4089 <- eval (eq v_4088 (expression.bv_nat 1 1));
      v_4090 <- eval (bit_and v_4018 v_4089);
      v_4091 <- eval (bit_or v_4034 v_4090);
      v_4092 <- eval (bit_and v_4087 v_4091);
      v_4093 <- eval (bit_or v_4086 v_4092);
      v_4094 <- eval (mux v_4093 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2420) v_4040;
      setRegister of v_4094;
      setRegister pf v_4082;
      setRegister zf v_4047;
      setRegister af v_4039;
      setRegister sf v_4033;
      setRegister cf v_4025;
      pure ()
    pat_end;
    pattern fun (v_2434 : imm int) (v_2435 : reg (bv 8)) => do
      v_4142 <- eval (handleImmediateWithSignExtend v_2434 8 8);
      v_4143 <- eval (bv_and v_4142 (expression.bv_nat 8 31));
      v_4144 <- eval (uge v_4143 (expression.bv_nat 8 8));
      v_4145 <- eval (bit_and v_4144 undef);
      v_4146 <- eval (notBool_ v_4144);
      v_4147 <- eval (eq v_4143 (expression.bv_nat 8 0));
      v_4148 <- eval (notBool_ v_4147);
      v_4149 <- getRegister v_2435;
      v_4150 <- eval (concat (expression.bv_nat 1 0) v_4149);
      v_4151 <- eval (concat (expression.bv_nat 1 0) v_4143);
      v_4152 <- eval (uvalueMInt v_4151);
      v_4153 <- eval (shl v_4150 v_4152);
      v_4154 <- eval (bitwidthMInt v_4150);
      v_4155 <- eval (extract v_4153 0 v_4154);
      v_4156 <- eval (extract v_4155 0 1);
      v_4157 <- eval (eq v_4156 (expression.bv_nat 1 1));
      v_4158 <- eval (bit_and v_4148 v_4157);
      v_4159 <- eval (notBool_ v_4148);
      v_4160 <- getRegister cf;
      v_4161 <- eval (eq v_4160 (expression.bv_nat 1 1));
      v_4162 <- eval (bit_and v_4159 v_4161);
      v_4163 <- eval (bit_or v_4158 v_4162);
      v_4164 <- eval (bit_and v_4146 v_4163);
      v_4165 <- eval (bit_or v_4145 v_4164);
      v_4166 <- eval (mux v_4165 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4167 <- eval (extract v_4155 1 2);
      v_4168 <- eval (eq v_4167 (expression.bv_nat 1 1));
      v_4169 <- eval (bit_and v_4148 v_4168);
      v_4170 <- getRegister sf;
      v_4171 <- eval (eq v_4170 (expression.bv_nat 1 1));
      v_4172 <- eval (bit_and v_4159 v_4171);
      v_4173 <- eval (bit_or v_4169 v_4172);
      v_4174 <- eval (mux v_4173 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4175 <- eval (bit_and v_4148 undef);
      v_4176 <- getRegister af;
      v_4177 <- eval (eq v_4176 (expression.bv_nat 1 1));
      v_4178 <- eval (bit_and v_4159 v_4177);
      v_4179 <- eval (bit_or v_4175 v_4178);
      v_4180 <- eval (mux v_4179 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4181 <- eval (extract v_4155 1 9);
      v_4182 <- eval (eq v_4181 (expression.bv_nat 8 0));
      v_4183 <- eval (bit_and v_4148 v_4182);
      v_4184 <- getRegister zf;
      v_4185 <- eval (eq v_4184 (expression.bv_nat 1 1));
      v_4186 <- eval (bit_and v_4159 v_4185);
      v_4187 <- eval (bit_or v_4183 v_4186);
      v_4188 <- eval (mux v_4187 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4189 <- eval (extract v_4155 8 9);
      v_4190 <- eval (eq v_4189 (expression.bv_nat 1 1));
      v_4191 <- eval (extract v_4155 7 8);
      v_4192 <- eval (eq v_4191 (expression.bv_nat 1 1));
      v_4193 <- eval (eq v_4190 v_4192);
      v_4194 <- eval (notBool_ v_4193);
      v_4195 <- eval (extract v_4155 6 7);
      v_4196 <- eval (eq v_4195 (expression.bv_nat 1 1));
      v_4197 <- eval (eq v_4194 v_4196);
      v_4198 <- eval (notBool_ v_4197);
      v_4199 <- eval (extract v_4155 5 6);
      v_4200 <- eval (eq v_4199 (expression.bv_nat 1 1));
      v_4201 <- eval (eq v_4198 v_4200);
      v_4202 <- eval (notBool_ v_4201);
      v_4203 <- eval (extract v_4155 4 5);
      v_4204 <- eval (eq v_4203 (expression.bv_nat 1 1));
      v_4205 <- eval (eq v_4202 v_4204);
      v_4206 <- eval (notBool_ v_4205);
      v_4207 <- eval (extract v_4155 3 4);
      v_4208 <- eval (eq v_4207 (expression.bv_nat 1 1));
      v_4209 <- eval (eq v_4206 v_4208);
      v_4210 <- eval (notBool_ v_4209);
      v_4211 <- eval (extract v_4155 2 3);
      v_4212 <- eval (eq v_4211 (expression.bv_nat 1 1));
      v_4213 <- eval (eq v_4210 v_4212);
      v_4214 <- eval (notBool_ v_4213);
      v_4215 <- eval (eq v_4214 v_4168);
      v_4216 <- eval (notBool_ v_4215);
      v_4217 <- eval (notBool_ v_4216);
      v_4218 <- eval (bit_and v_4148 v_4217);
      v_4219 <- getRegister pf;
      v_4220 <- eval (eq v_4219 (expression.bv_nat 1 1));
      v_4221 <- eval (bit_and v_4159 v_4220);
      v_4222 <- eval (bit_or v_4218 v_4221);
      v_4223 <- eval (mux v_4222 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4224 <- eval (eq v_4143 (expression.bv_nat 8 1));
      v_4225 <- eval (eq v_4165 v_4168);
      v_4226 <- eval (notBool_ v_4225);
      v_4227 <- eval (bit_and v_4224 v_4226);
      v_4228 <- eval (notBool_ v_4224);
      v_4229 <- getRegister of;
      v_4230 <- eval (eq v_4229 (expression.bv_nat 1 1));
      v_4231 <- eval (bit_and v_4159 v_4230);
      v_4232 <- eval (bit_or v_4175 v_4231);
      v_4233 <- eval (bit_and v_4228 v_4232);
      v_4234 <- eval (bit_or v_4227 v_4233);
      v_4235 <- eval (mux v_4234 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2435) v_4181;
      setRegister of v_4235;
      setRegister pf v_4223;
      setRegister zf v_4188;
      setRegister af v_4180;
      setRegister sf v_4174;
      setRegister cf v_4166;
      pure ()
    pat_end;
    pattern fun  (v_2451 : reg (bv 8)) => do
      v_4265 <- getRegister v_2451;
      v_4266 <- eval (concat (expression.bv_nat 1 0) v_4265);
      v_4267 <- eval (shl v_4266 1);
      v_4268 <- eval (bitwidthMInt v_4266);
      v_4269 <- eval (extract v_4267 0 v_4268);
      v_4270 <- eval (extract v_4269 0 1);
      v_4271 <- eval (extract v_4269 1 2);
      v_4272 <- eval (extract v_4269 1 9);
      v_4273 <- eval (eq v_4272 (expression.bv_nat 8 0));
      v_4274 <- eval (mux v_4273 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4275 <- eval (extract v_4269 8 9);
      v_4276 <- eval (eq v_4275 (expression.bv_nat 1 1));
      v_4277 <- eval (extract v_4269 7 8);
      v_4278 <- eval (eq v_4277 (expression.bv_nat 1 1));
      v_4279 <- eval (eq v_4276 v_4278);
      v_4280 <- eval (notBool_ v_4279);
      v_4281 <- eval (extract v_4269 6 7);
      v_4282 <- eval (eq v_4281 (expression.bv_nat 1 1));
      v_4283 <- eval (eq v_4280 v_4282);
      v_4284 <- eval (notBool_ v_4283);
      v_4285 <- eval (extract v_4269 5 6);
      v_4286 <- eval (eq v_4285 (expression.bv_nat 1 1));
      v_4287 <- eval (eq v_4284 v_4286);
      v_4288 <- eval (notBool_ v_4287);
      v_4289 <- eval (extract v_4269 4 5);
      v_4290 <- eval (eq v_4289 (expression.bv_nat 1 1));
      v_4291 <- eval (eq v_4288 v_4290);
      v_4292 <- eval (notBool_ v_4291);
      v_4293 <- eval (extract v_4269 3 4);
      v_4294 <- eval (eq v_4293 (expression.bv_nat 1 1));
      v_4295 <- eval (eq v_4292 v_4294);
      v_4296 <- eval (notBool_ v_4295);
      v_4297 <- eval (extract v_4269 2 3);
      v_4298 <- eval (eq v_4297 (expression.bv_nat 1 1));
      v_4299 <- eval (eq v_4296 v_4298);
      v_4300 <- eval (notBool_ v_4299);
      v_4301 <- eval (eq v_4271 (expression.bv_nat 1 1));
      v_4302 <- eval (eq v_4300 v_4301);
      v_4303 <- eval (notBool_ v_4302);
      v_4304 <- eval (notBool_ v_4303);
      v_4305 <- eval (mux v_4304 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4306 <- eval (eq v_4270 (expression.bv_nat 1 1));
      v_4307 <- eval (eq v_4306 v_4301);
      v_4308 <- eval (notBool_ v_4307);
      v_4309 <- eval (mux v_4308 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2451) v_4272;
      setRegister of v_4309;
      setRegister pf v_4305;
      setRegister zf v_4274;
      setRegister af undef;
      setRegister sf v_4271;
      setRegister cf v_4270;
      pure ()
    pat_end;
    pattern fun cl (v_2460 : reg (bv 8)) => do
      v_4333 <- getRegister rcx;
      v_4334 <- eval (extract v_4333 56 64);
      v_4335 <- eval (bv_and v_4334 (expression.bv_nat 8 31));
      v_4336 <- eval (uge v_4335 (expression.bv_nat 8 8));
      v_4337 <- eval (bit_and v_4336 undef);
      v_4338 <- eval (notBool_ v_4336);
      v_4339 <- eval (eq v_4335 (expression.bv_nat 8 0));
      v_4340 <- eval (notBool_ v_4339);
      v_4341 <- getRegister v_2460;
      v_4342 <- eval (concat (expression.bv_nat 1 0) v_4341);
      v_4343 <- eval (concat (expression.bv_nat 1 0) v_4335);
      v_4344 <- eval (uvalueMInt v_4343);
      v_4345 <- eval (shl v_4342 v_4344);
      v_4346 <- eval (bitwidthMInt v_4342);
      v_4347 <- eval (extract v_4345 0 v_4346);
      v_4348 <- eval (extract v_4347 0 1);
      v_4349 <- eval (eq v_4348 (expression.bv_nat 1 1));
      v_4350 <- eval (bit_and v_4340 v_4349);
      v_4351 <- eval (notBool_ v_4340);
      v_4352 <- getRegister cf;
      v_4353 <- eval (eq v_4352 (expression.bv_nat 1 1));
      v_4354 <- eval (bit_and v_4351 v_4353);
      v_4355 <- eval (bit_or v_4350 v_4354);
      v_4356 <- eval (bit_and v_4338 v_4355);
      v_4357 <- eval (bit_or v_4337 v_4356);
      v_4358 <- eval (mux v_4357 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4359 <- eval (extract v_4347 1 2);
      v_4360 <- eval (eq v_4359 (expression.bv_nat 1 1));
      v_4361 <- eval (bit_and v_4340 v_4360);
      v_4362 <- getRegister sf;
      v_4363 <- eval (eq v_4362 (expression.bv_nat 1 1));
      v_4364 <- eval (bit_and v_4351 v_4363);
      v_4365 <- eval (bit_or v_4361 v_4364);
      v_4366 <- eval (mux v_4365 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4367 <- eval (bit_and v_4340 undef);
      v_4368 <- getRegister af;
      v_4369 <- eval (eq v_4368 (expression.bv_nat 1 1));
      v_4370 <- eval (bit_and v_4351 v_4369);
      v_4371 <- eval (bit_or v_4367 v_4370);
      v_4372 <- eval (mux v_4371 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4373 <- eval (extract v_4347 1 9);
      v_4374 <- eval (eq v_4373 (expression.bv_nat 8 0));
      v_4375 <- eval (bit_and v_4340 v_4374);
      v_4376 <- getRegister zf;
      v_4377 <- eval (eq v_4376 (expression.bv_nat 1 1));
      v_4378 <- eval (bit_and v_4351 v_4377);
      v_4379 <- eval (bit_or v_4375 v_4378);
      v_4380 <- eval (mux v_4379 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4381 <- eval (extract v_4347 8 9);
      v_4382 <- eval (eq v_4381 (expression.bv_nat 1 1));
      v_4383 <- eval (extract v_4347 7 8);
      v_4384 <- eval (eq v_4383 (expression.bv_nat 1 1));
      v_4385 <- eval (eq v_4382 v_4384);
      v_4386 <- eval (notBool_ v_4385);
      v_4387 <- eval (extract v_4347 6 7);
      v_4388 <- eval (eq v_4387 (expression.bv_nat 1 1));
      v_4389 <- eval (eq v_4386 v_4388);
      v_4390 <- eval (notBool_ v_4389);
      v_4391 <- eval (extract v_4347 5 6);
      v_4392 <- eval (eq v_4391 (expression.bv_nat 1 1));
      v_4393 <- eval (eq v_4390 v_4392);
      v_4394 <- eval (notBool_ v_4393);
      v_4395 <- eval (extract v_4347 4 5);
      v_4396 <- eval (eq v_4395 (expression.bv_nat 1 1));
      v_4397 <- eval (eq v_4394 v_4396);
      v_4398 <- eval (notBool_ v_4397);
      v_4399 <- eval (extract v_4347 3 4);
      v_4400 <- eval (eq v_4399 (expression.bv_nat 1 1));
      v_4401 <- eval (eq v_4398 v_4400);
      v_4402 <- eval (notBool_ v_4401);
      v_4403 <- eval (extract v_4347 2 3);
      v_4404 <- eval (eq v_4403 (expression.bv_nat 1 1));
      v_4405 <- eval (eq v_4402 v_4404);
      v_4406 <- eval (notBool_ v_4405);
      v_4407 <- eval (eq v_4406 v_4360);
      v_4408 <- eval (notBool_ v_4407);
      v_4409 <- eval (notBool_ v_4408);
      v_4410 <- eval (bit_and v_4340 v_4409);
      v_4411 <- getRegister pf;
      v_4412 <- eval (eq v_4411 (expression.bv_nat 1 1));
      v_4413 <- eval (bit_and v_4351 v_4412);
      v_4414 <- eval (bit_or v_4410 v_4413);
      v_4415 <- eval (mux v_4414 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4416 <- eval (eq v_4335 (expression.bv_nat 8 1));
      v_4417 <- eval (eq v_4357 v_4360);
      v_4418 <- eval (notBool_ v_4417);
      v_4419 <- eval (bit_and v_4416 v_4418);
      v_4420 <- eval (notBool_ v_4416);
      v_4421 <- getRegister of;
      v_4422 <- eval (eq v_4421 (expression.bv_nat 1 1));
      v_4423 <- eval (bit_and v_4351 v_4422);
      v_4424 <- eval (bit_or v_4367 v_4423);
      v_4425 <- eval (bit_and v_4420 v_4424);
      v_4426 <- eval (bit_or v_4419 v_4425);
      v_4427 <- eval (mux v_4426 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2460) v_4373;
      setRegister of v_4427;
      setRegister pf v_4415;
      setRegister zf v_4380;
      setRegister af v_4372;
      setRegister sf v_4366;
      setRegister cf v_4358;
      pure ()
    pat_end;
    pattern fun (v_2473 : imm int) (v_2474 : reg (bv 8)) => do
      v_4486 <- eval (handleImmediateWithSignExtend v_2473 8 8);
      v_4487 <- eval (bv_and v_4486 (expression.bv_nat 8 31));
      v_4488 <- eval (uge v_4487 (expression.bv_nat 8 8));
      v_4489 <- eval (bit_and v_4488 undef);
      v_4490 <- eval (notBool_ v_4488);
      v_4491 <- eval (eq v_4487 (expression.bv_nat 8 0));
      v_4492 <- eval (notBool_ v_4491);
      v_4493 <- getRegister v_2474;
      v_4494 <- eval (concat (expression.bv_nat 1 0) v_4493);
      v_4495 <- eval (concat (expression.bv_nat 1 0) v_4487);
      v_4496 <- eval (uvalueMInt v_4495);
      v_4497 <- eval (shl v_4494 v_4496);
      v_4498 <- eval (bitwidthMInt v_4494);
      v_4499 <- eval (extract v_4497 0 v_4498);
      v_4500 <- eval (extract v_4499 0 1);
      v_4501 <- eval (eq v_4500 (expression.bv_nat 1 1));
      v_4502 <- eval (bit_and v_4492 v_4501);
      v_4503 <- eval (notBool_ v_4492);
      v_4504 <- getRegister cf;
      v_4505 <- eval (eq v_4504 (expression.bv_nat 1 1));
      v_4506 <- eval (bit_and v_4503 v_4505);
      v_4507 <- eval (bit_or v_4502 v_4506);
      v_4508 <- eval (bit_and v_4490 v_4507);
      v_4509 <- eval (bit_or v_4489 v_4508);
      v_4510 <- eval (mux v_4509 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4511 <- eval (extract v_4499 1 2);
      v_4512 <- eval (eq v_4511 (expression.bv_nat 1 1));
      v_4513 <- eval (bit_and v_4492 v_4512);
      v_4514 <- getRegister sf;
      v_4515 <- eval (eq v_4514 (expression.bv_nat 1 1));
      v_4516 <- eval (bit_and v_4503 v_4515);
      v_4517 <- eval (bit_or v_4513 v_4516);
      v_4518 <- eval (mux v_4517 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4519 <- eval (bit_and v_4492 undef);
      v_4520 <- getRegister af;
      v_4521 <- eval (eq v_4520 (expression.bv_nat 1 1));
      v_4522 <- eval (bit_and v_4503 v_4521);
      v_4523 <- eval (bit_or v_4519 v_4522);
      v_4524 <- eval (mux v_4523 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4525 <- eval (extract v_4499 1 9);
      v_4526 <- eval (eq v_4525 (expression.bv_nat 8 0));
      v_4527 <- eval (bit_and v_4492 v_4526);
      v_4528 <- getRegister zf;
      v_4529 <- eval (eq v_4528 (expression.bv_nat 1 1));
      v_4530 <- eval (bit_and v_4503 v_4529);
      v_4531 <- eval (bit_or v_4527 v_4530);
      v_4532 <- eval (mux v_4531 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4533 <- eval (extract v_4499 8 9);
      v_4534 <- eval (eq v_4533 (expression.bv_nat 1 1));
      v_4535 <- eval (extract v_4499 7 8);
      v_4536 <- eval (eq v_4535 (expression.bv_nat 1 1));
      v_4537 <- eval (eq v_4534 v_4536);
      v_4538 <- eval (notBool_ v_4537);
      v_4539 <- eval (extract v_4499 6 7);
      v_4540 <- eval (eq v_4539 (expression.bv_nat 1 1));
      v_4541 <- eval (eq v_4538 v_4540);
      v_4542 <- eval (notBool_ v_4541);
      v_4543 <- eval (extract v_4499 5 6);
      v_4544 <- eval (eq v_4543 (expression.bv_nat 1 1));
      v_4545 <- eval (eq v_4542 v_4544);
      v_4546 <- eval (notBool_ v_4545);
      v_4547 <- eval (extract v_4499 4 5);
      v_4548 <- eval (eq v_4547 (expression.bv_nat 1 1));
      v_4549 <- eval (eq v_4546 v_4548);
      v_4550 <- eval (notBool_ v_4549);
      v_4551 <- eval (extract v_4499 3 4);
      v_4552 <- eval (eq v_4551 (expression.bv_nat 1 1));
      v_4553 <- eval (eq v_4550 v_4552);
      v_4554 <- eval (notBool_ v_4553);
      v_4555 <- eval (extract v_4499 2 3);
      v_4556 <- eval (eq v_4555 (expression.bv_nat 1 1));
      v_4557 <- eval (eq v_4554 v_4556);
      v_4558 <- eval (notBool_ v_4557);
      v_4559 <- eval (eq v_4558 v_4512);
      v_4560 <- eval (notBool_ v_4559);
      v_4561 <- eval (notBool_ v_4560);
      v_4562 <- eval (bit_and v_4492 v_4561);
      v_4563 <- getRegister pf;
      v_4564 <- eval (eq v_4563 (expression.bv_nat 1 1));
      v_4565 <- eval (bit_and v_4503 v_4564);
      v_4566 <- eval (bit_or v_4562 v_4565);
      v_4567 <- eval (mux v_4566 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4568 <- eval (eq v_4487 (expression.bv_nat 8 1));
      v_4569 <- eval (eq v_4509 v_4512);
      v_4570 <- eval (notBool_ v_4569);
      v_4571 <- eval (bit_and v_4568 v_4570);
      v_4572 <- eval (notBool_ v_4568);
      v_4573 <- getRegister of;
      v_4574 <- eval (eq v_4573 (expression.bv_nat 1 1));
      v_4575 <- eval (bit_and v_4503 v_4574);
      v_4576 <- eval (bit_or v_4519 v_4575);
      v_4577 <- eval (bit_and v_4572 v_4576);
      v_4578 <- eval (bit_or v_4571 v_4577);
      v_4579 <- eval (mux v_4578 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2474) v_4525;
      setRegister of v_4579;
      setRegister pf v_4567;
      setRegister zf v_4532;
      setRegister af v_4524;
      setRegister sf v_4518;
      setRegister cf v_4510;
      pure ()
    pat_end;
    pattern fun  (v_2491 : reg (bv 8)) => do
      v_4667 <- getRegister v_2491;
      v_4668 <- eval (concat (expression.bv_nat 1 0) v_4667);
      v_4669 <- eval (shl v_4668 1);
      v_4670 <- eval (bitwidthMInt v_4668);
      v_4671 <- eval (extract v_4669 0 v_4670);
      v_4672 <- eval (extract v_4671 0 1);
      v_4673 <- eval (extract v_4671 1 2);
      v_4674 <- eval (extract v_4671 1 9);
      v_4675 <- eval (eq v_4674 (expression.bv_nat 8 0));
      v_4676 <- eval (mux v_4675 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4677 <- eval (extract v_4671 8 9);
      v_4678 <- eval (eq v_4677 (expression.bv_nat 1 1));
      v_4679 <- eval (extract v_4671 7 8);
      v_4680 <- eval (eq v_4679 (expression.bv_nat 1 1));
      v_4681 <- eval (eq v_4678 v_4680);
      v_4682 <- eval (notBool_ v_4681);
      v_4683 <- eval (extract v_4671 6 7);
      v_4684 <- eval (eq v_4683 (expression.bv_nat 1 1));
      v_4685 <- eval (eq v_4682 v_4684);
      v_4686 <- eval (notBool_ v_4685);
      v_4687 <- eval (extract v_4671 5 6);
      v_4688 <- eval (eq v_4687 (expression.bv_nat 1 1));
      v_4689 <- eval (eq v_4686 v_4688);
      v_4690 <- eval (notBool_ v_4689);
      v_4691 <- eval (extract v_4671 4 5);
      v_4692 <- eval (eq v_4691 (expression.bv_nat 1 1));
      v_4693 <- eval (eq v_4690 v_4692);
      v_4694 <- eval (notBool_ v_4693);
      v_4695 <- eval (extract v_4671 3 4);
      v_4696 <- eval (eq v_4695 (expression.bv_nat 1 1));
      v_4697 <- eval (eq v_4694 v_4696);
      v_4698 <- eval (notBool_ v_4697);
      v_4699 <- eval (extract v_4671 2 3);
      v_4700 <- eval (eq v_4699 (expression.bv_nat 1 1));
      v_4701 <- eval (eq v_4698 v_4700);
      v_4702 <- eval (notBool_ v_4701);
      v_4703 <- eval (eq v_4673 (expression.bv_nat 1 1));
      v_4704 <- eval (eq v_4702 v_4703);
      v_4705 <- eval (notBool_ v_4704);
      v_4706 <- eval (notBool_ v_4705);
      v_4707 <- eval (mux v_4706 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_4708 <- eval (eq v_4672 (expression.bv_nat 1 1));
      v_4709 <- eval (eq v_4708 v_4703);
      v_4710 <- eval (notBool_ v_4709);
      v_4711 <- eval (mux v_4710 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2491) v_4674;
      setRegister of v_4711;
      setRegister pf v_4707;
      setRegister zf v_4676;
      setRegister af undef;
      setRegister sf v_4673;
      setRegister cf v_4672;
      pure ()
    pat_end;
    pattern fun (v_2448 : reg (bv 8)) => do
      v_8162 <- getRegister v_2448;
      v_8163 <- eval (concat (expression.bv_nat 1 0) v_8162);
      v_8164 <- eval (shl v_8163 1);
      v_8165 <- eval (bitwidthMInt v_8163);
      v_8166 <- eval (extract v_8164 0 v_8165);
      v_8167 <- eval (extract v_8166 0 1);
      v_8168 <- eval (eq v_8167 (expression.bv_nat 1 1));
      v_8169 <- eval (mux v_8168 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8170 <- eval (extract v_8166 1 2);
      v_8171 <- eval (eq v_8170 (expression.bv_nat 1 1));
      v_8172 <- eval (mux v_8171 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8173 <- eval (extract v_8166 1 9);
      v_8174 <- eval (eq v_8173 (expression.bv_nat 8 0));
      v_8175 <- eval (mux v_8174 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8176 <- eval (extract v_8166 8 9);
      v_8177 <- eval (eq v_8176 (expression.bv_nat 1 1));
      v_8178 <- eval (extract v_8166 7 8);
      v_8179 <- eval (eq v_8178 (expression.bv_nat 1 1));
      v_8180 <- eval (eq v_8177 v_8179);
      v_8181 <- eval (notBool_ v_8180);
      v_8182 <- eval (extract v_8166 6 7);
      v_8183 <- eval (eq v_8182 (expression.bv_nat 1 1));
      v_8184 <- eval (eq v_8181 v_8183);
      v_8185 <- eval (notBool_ v_8184);
      v_8186 <- eval (extract v_8166 5 6);
      v_8187 <- eval (eq v_8186 (expression.bv_nat 1 1));
      v_8188 <- eval (eq v_8185 v_8187);
      v_8189 <- eval (notBool_ v_8188);
      v_8190 <- eval (extract v_8166 4 5);
      v_8191 <- eval (eq v_8190 (expression.bv_nat 1 1));
      v_8192 <- eval (eq v_8189 v_8191);
      v_8193 <- eval (notBool_ v_8192);
      v_8194 <- eval (extract v_8166 3 4);
      v_8195 <- eval (eq v_8194 (expression.bv_nat 1 1));
      v_8196 <- eval (eq v_8193 v_8195);
      v_8197 <- eval (notBool_ v_8196);
      v_8198 <- eval (extract v_8166 2 3);
      v_8199 <- eval (eq v_8198 (expression.bv_nat 1 1));
      v_8200 <- eval (eq v_8197 v_8199);
      v_8201 <- eval (notBool_ v_8200);
      v_8202 <- eval (eq v_8201 v_8171);
      v_8203 <- eval (notBool_ v_8202);
      v_8204 <- eval (notBool_ v_8203);
      v_8205 <- eval (mux v_8204 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8206 <- eval (eq v_8168 v_8171);
      v_8207 <- eval (notBool_ v_8206);
      v_8208 <- eval (mux v_8207 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2448) v_8173;
      setRegister of v_8208;
      setRegister pf v_8205;
      setRegister zf v_8175;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister sf v_8172;
      setRegister cf v_8169;
      pure ()
    pat_end;
    pattern fun (v_2448 : reg (bv 8)) => do
      v_8216 <- getRegister v_2448;
      v_8217 <- eval (concat (expression.bv_nat 1 0) v_8216);
      v_8218 <- eval (shl v_8217 1);
      v_8219 <- eval (bitwidthMInt v_8217);
      v_8220 <- eval (extract v_8218 0 v_8219);
      v_8221 <- eval (extract v_8220 0 1);
      v_8222 <- eval (extract v_8220 1 2);
      v_8223 <- eval (extract v_8220 1 9);
      v_8224 <- eval (eq v_8223 (expression.bv_nat 8 0));
      v_8225 <- eval (mux v_8224 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8226 <- eval (extract v_8220 8 9);
      v_8227 <- eval (eq v_8226 (expression.bv_nat 1 1));
      v_8228 <- eval (extract v_8220 7 8);
      v_8229 <- eval (eq v_8228 (expression.bv_nat 1 1));
      v_8230 <- eval (eq v_8227 v_8229);
      v_8231 <- eval (notBool_ v_8230);
      v_8232 <- eval (extract v_8220 6 7);
      v_8233 <- eval (eq v_8232 (expression.bv_nat 1 1));
      v_8234 <- eval (eq v_8231 v_8233);
      v_8235 <- eval (notBool_ v_8234);
      v_8236 <- eval (extract v_8220 5 6);
      v_8237 <- eval (eq v_8236 (expression.bv_nat 1 1));
      v_8238 <- eval (eq v_8235 v_8237);
      v_8239 <- eval (notBool_ v_8238);
      v_8240 <- eval (extract v_8220 4 5);
      v_8241 <- eval (eq v_8240 (expression.bv_nat 1 1));
      v_8242 <- eval (eq v_8239 v_8241);
      v_8243 <- eval (notBool_ v_8242);
      v_8244 <- eval (extract v_8220 3 4);
      v_8245 <- eval (eq v_8244 (expression.bv_nat 1 1));
      v_8246 <- eval (eq v_8243 v_8245);
      v_8247 <- eval (notBool_ v_8246);
      v_8248 <- eval (extract v_8220 2 3);
      v_8249 <- eval (eq v_8248 (expression.bv_nat 1 1));
      v_8250 <- eval (eq v_8247 v_8249);
      v_8251 <- eval (notBool_ v_8250);
      v_8252 <- eval (eq v_8222 (expression.bv_nat 1 1));
      v_8253 <- eval (eq v_8251 v_8252);
      v_8254 <- eval (notBool_ v_8253);
      v_8255 <- eval (notBool_ v_8254);
      v_8256 <- eval (mux v_8255 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8257 <- eval (eq v_8221 (expression.bv_nat 1 1));
      v_8258 <- eval (eq v_8257 v_8252);
      v_8259 <- eval (notBool_ v_8258);
      v_8260 <- eval (mux v_8259 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2448) v_8223;
      setRegister of v_8260;
      setRegister pf v_8256;
      setRegister zf v_8225;
      setRegister af undef;
      setRegister sf v_8222;
      setRegister cf v_8221;
      pure ()
    pat_end;
    pattern fun (v_2488 : reg (bv 8)) => do
      v_8273 <- getRegister v_2488;
      v_8274 <- eval (concat (expression.bv_nat 1 0) v_8273);
      v_8275 <- eval (shl v_8274 1);
      v_8276 <- eval (bitwidthMInt v_8274);
      v_8277 <- eval (extract v_8275 0 v_8276);
      v_8278 <- eval (extract v_8277 0 1);
      v_8279 <- eval (eq v_8278 (expression.bv_nat 1 1));
      v_8280 <- eval (mux v_8279 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8281 <- eval (extract v_8277 1 2);
      v_8282 <- eval (eq v_8281 (expression.bv_nat 1 1));
      v_8283 <- eval (mux v_8282 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8284 <- eval (extract v_8277 1 9);
      v_8285 <- eval (eq v_8284 (expression.bv_nat 8 0));
      v_8286 <- eval (mux v_8285 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8287 <- eval (extract v_8277 8 9);
      v_8288 <- eval (eq v_8287 (expression.bv_nat 1 1));
      v_8289 <- eval (extract v_8277 7 8);
      v_8290 <- eval (eq v_8289 (expression.bv_nat 1 1));
      v_8291 <- eval (eq v_8288 v_8290);
      v_8292 <- eval (notBool_ v_8291);
      v_8293 <- eval (extract v_8277 6 7);
      v_8294 <- eval (eq v_8293 (expression.bv_nat 1 1));
      v_8295 <- eval (eq v_8292 v_8294);
      v_8296 <- eval (notBool_ v_8295);
      v_8297 <- eval (extract v_8277 5 6);
      v_8298 <- eval (eq v_8297 (expression.bv_nat 1 1));
      v_8299 <- eval (eq v_8296 v_8298);
      v_8300 <- eval (notBool_ v_8299);
      v_8301 <- eval (extract v_8277 4 5);
      v_8302 <- eval (eq v_8301 (expression.bv_nat 1 1));
      v_8303 <- eval (eq v_8300 v_8302);
      v_8304 <- eval (notBool_ v_8303);
      v_8305 <- eval (extract v_8277 3 4);
      v_8306 <- eval (eq v_8305 (expression.bv_nat 1 1));
      v_8307 <- eval (eq v_8304 v_8306);
      v_8308 <- eval (notBool_ v_8307);
      v_8309 <- eval (extract v_8277 2 3);
      v_8310 <- eval (eq v_8309 (expression.bv_nat 1 1));
      v_8311 <- eval (eq v_8308 v_8310);
      v_8312 <- eval (notBool_ v_8311);
      v_8313 <- eval (eq v_8312 v_8282);
      v_8314 <- eval (notBool_ v_8313);
      v_8315 <- eval (notBool_ v_8314);
      v_8316 <- eval (mux v_8315 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8317 <- eval (eq v_8279 v_8282);
      v_8318 <- eval (notBool_ v_8317);
      v_8319 <- eval (mux v_8318 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2488) v_8284;
      setRegister of v_8319;
      setRegister pf v_8316;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_8286;
      setRegister sf v_8283;
      setRegister cf v_8280;
      pure ()
    pat_end;
    pattern fun (v_2488 : reg (bv 8)) => do
      v_8327 <- getRegister v_2488;
      v_8328 <- eval (concat (expression.bv_nat 1 0) v_8327);
      v_8329 <- eval (shl v_8328 1);
      v_8330 <- eval (bitwidthMInt v_8328);
      v_8331 <- eval (extract v_8329 0 v_8330);
      v_8332 <- eval (extract v_8331 0 1);
      v_8333 <- eval (extract v_8331 1 2);
      v_8334 <- eval (extract v_8331 1 9);
      v_8335 <- eval (eq v_8334 (expression.bv_nat 8 0));
      v_8336 <- eval (mux v_8335 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8337 <- eval (extract v_8331 8 9);
      v_8338 <- eval (eq v_8337 (expression.bv_nat 1 1));
      v_8339 <- eval (extract v_8331 7 8);
      v_8340 <- eval (eq v_8339 (expression.bv_nat 1 1));
      v_8341 <- eval (eq v_8338 v_8340);
      v_8342 <- eval (notBool_ v_8341);
      v_8343 <- eval (extract v_8331 6 7);
      v_8344 <- eval (eq v_8343 (expression.bv_nat 1 1));
      v_8345 <- eval (eq v_8342 v_8344);
      v_8346 <- eval (notBool_ v_8345);
      v_8347 <- eval (extract v_8331 5 6);
      v_8348 <- eval (eq v_8347 (expression.bv_nat 1 1));
      v_8349 <- eval (eq v_8346 v_8348);
      v_8350 <- eval (notBool_ v_8349);
      v_8351 <- eval (extract v_8331 4 5);
      v_8352 <- eval (eq v_8351 (expression.bv_nat 1 1));
      v_8353 <- eval (eq v_8350 v_8352);
      v_8354 <- eval (notBool_ v_8353);
      v_8355 <- eval (extract v_8331 3 4);
      v_8356 <- eval (eq v_8355 (expression.bv_nat 1 1));
      v_8357 <- eval (eq v_8354 v_8356);
      v_8358 <- eval (notBool_ v_8357);
      v_8359 <- eval (extract v_8331 2 3);
      v_8360 <- eval (eq v_8359 (expression.bv_nat 1 1));
      v_8361 <- eval (eq v_8358 v_8360);
      v_8362 <- eval (notBool_ v_8361);
      v_8363 <- eval (eq v_8333 (expression.bv_nat 1 1));
      v_8364 <- eval (eq v_8362 v_8363);
      v_8365 <- eval (notBool_ v_8364);
      v_8366 <- eval (notBool_ v_8365);
      v_8367 <- eval (mux v_8366 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_8368 <- eval (eq v_8332 (expression.bv_nat 1 1));
      v_8369 <- eval (eq v_8368 v_8363);
      v_8370 <- eval (notBool_ v_8369);
      v_8371 <- eval (mux v_8370 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister (lhs.of_reg v_2488) v_8334;
      setRegister of v_8371;
      setRegister pf v_8367;
      setRegister af undef;
      setRegister zf v_8336;
      setRegister sf v_8333;
      setRegister cf v_8332;
      pure ()
    pat_end;
    pattern fun cl (v_2389 : Mem) => do
      v_12455 <- evaluateAddress v_2389;
      v_12456 <- load v_12455 1;
      v_12457 <- eval (concat (expression.bv_nat 1 0) v_12456);
      v_12458 <- getRegister rcx;
      v_12459 <- eval (extract v_12458 56 64);
      v_12460 <- eval (bv_and v_12459 (expression.bv_nat 8 31));
      v_12461 <- eval (concat (expression.bv_nat 1 0) v_12460);
      v_12462 <- eval (uvalueMInt v_12461);
      v_12463 <- eval (shl v_12457 v_12462);
      v_12464 <- eval (bitwidthMInt v_12457);
      v_12465 <- eval (extract v_12463 0 v_12464);
      v_12466 <- eval (extract v_12465 1 9);
      store v_12455 v_12466 1;
      v_12468 <- eval (uge v_12460 (expression.bv_nat 8 8));
      v_12469 <- eval (bit_and v_12468 undef);
      v_12470 <- eval (notBool_ v_12468);
      v_12471 <- eval (eq v_12460 (expression.bv_nat 8 0));
      v_12472 <- eval (notBool_ v_12471);
      v_12473 <- eval (extract v_12465 0 1);
      v_12474 <- eval (eq v_12473 (expression.bv_nat 1 1));
      v_12475 <- eval (bit_and v_12472 v_12474);
      v_12476 <- eval (notBool_ v_12472);
      v_12477 <- getRegister cf;
      v_12478 <- eval (eq v_12477 (expression.bv_nat 1 1));
      v_12479 <- eval (bit_and v_12476 v_12478);
      v_12480 <- eval (bit_or v_12475 v_12479);
      v_12481 <- eval (bit_and v_12470 v_12480);
      v_12482 <- eval (bit_or v_12469 v_12481);
      v_12483 <- eval (mux v_12482 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12484 <- eval (extract v_12465 1 2);
      v_12485 <- eval (eq v_12484 (expression.bv_nat 1 1));
      v_12486 <- eval (bit_and v_12472 v_12485);
      v_12487 <- getRegister sf;
      v_12488 <- eval (eq v_12487 (expression.bv_nat 1 1));
      v_12489 <- eval (bit_and v_12476 v_12488);
      v_12490 <- eval (bit_or v_12486 v_12489);
      v_12491 <- eval (mux v_12490 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12492 <- eval (eq v_12466 (expression.bv_nat 8 0));
      v_12493 <- eval (bit_and v_12472 v_12492);
      v_12494 <- getRegister zf;
      v_12495 <- eval (eq v_12494 (expression.bv_nat 1 1));
      v_12496 <- eval (bit_and v_12476 v_12495);
      v_12497 <- eval (bit_or v_12493 v_12496);
      v_12498 <- eval (mux v_12497 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12499 <- eval (bit_and v_12472 undef);
      v_12500 <- getRegister af;
      v_12501 <- eval (eq v_12500 (expression.bv_nat 1 1));
      v_12502 <- eval (bit_and v_12476 v_12501);
      v_12503 <- eval (bit_or v_12499 v_12502);
      v_12504 <- eval (mux v_12503 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12505 <- eval (extract v_12465 8 9);
      v_12506 <- eval (eq v_12505 (expression.bv_nat 1 1));
      v_12507 <- eval (extract v_12465 7 8);
      v_12508 <- eval (eq v_12507 (expression.bv_nat 1 1));
      v_12509 <- eval (eq v_12506 v_12508);
      v_12510 <- eval (notBool_ v_12509);
      v_12511 <- eval (extract v_12465 6 7);
      v_12512 <- eval (eq v_12511 (expression.bv_nat 1 1));
      v_12513 <- eval (eq v_12510 v_12512);
      v_12514 <- eval (notBool_ v_12513);
      v_12515 <- eval (extract v_12465 5 6);
      v_12516 <- eval (eq v_12515 (expression.bv_nat 1 1));
      v_12517 <- eval (eq v_12514 v_12516);
      v_12518 <- eval (notBool_ v_12517);
      v_12519 <- eval (extract v_12465 4 5);
      v_12520 <- eval (eq v_12519 (expression.bv_nat 1 1));
      v_12521 <- eval (eq v_12518 v_12520);
      v_12522 <- eval (notBool_ v_12521);
      v_12523 <- eval (extract v_12465 3 4);
      v_12524 <- eval (eq v_12523 (expression.bv_nat 1 1));
      v_12525 <- eval (eq v_12522 v_12524);
      v_12526 <- eval (notBool_ v_12525);
      v_12527 <- eval (extract v_12465 2 3);
      v_12528 <- eval (eq v_12527 (expression.bv_nat 1 1));
      v_12529 <- eval (eq v_12526 v_12528);
      v_12530 <- eval (notBool_ v_12529);
      v_12531 <- eval (eq v_12530 v_12485);
      v_12532 <- eval (notBool_ v_12531);
      v_12533 <- eval (notBool_ v_12532);
      v_12534 <- eval (bit_and v_12472 v_12533);
      v_12535 <- getRegister pf;
      v_12536 <- eval (eq v_12535 (expression.bv_nat 1 1));
      v_12537 <- eval (bit_and v_12476 v_12536);
      v_12538 <- eval (bit_or v_12534 v_12537);
      v_12539 <- eval (mux v_12538 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12540 <- eval (eq v_12460 (expression.bv_nat 8 1));
      v_12541 <- eval (eq v_12482 v_12485);
      v_12542 <- eval (notBool_ v_12541);
      v_12543 <- eval (bit_and v_12540 v_12542);
      v_12544 <- eval (notBool_ v_12540);
      v_12545 <- getRegister of;
      v_12546 <- eval (eq v_12545 (expression.bv_nat 1 1));
      v_12547 <- eval (bit_and v_12476 v_12546);
      v_12548 <- eval (bit_or v_12499 v_12547);
      v_12549 <- eval (bit_and v_12544 v_12548);
      v_12550 <- eval (bit_or v_12543 v_12549);
      v_12551 <- eval (mux v_12550 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12551;
      setRegister pf v_12539;
      setRegister af v_12504;
      setRegister zf v_12498;
      setRegister sf v_12491;
      setRegister cf v_12483;
      pure ()
    pat_end;
    pattern fun (v_2393 : imm int) (v_2392 : Mem) => do
      v_12558 <- evaluateAddress v_2392;
      v_12559 <- load v_12558 1;
      v_12560 <- eval (concat (expression.bv_nat 1 0) v_12559);
      v_12561 <- eval (handleImmediateWithSignExtend v_2393 8 8);
      v_12562 <- eval (bv_and v_12561 (expression.bv_nat 8 31));
      v_12563 <- eval (concat (expression.bv_nat 1 0) v_12562);
      v_12564 <- eval (uvalueMInt v_12563);
      v_12565 <- eval (shl v_12560 v_12564);
      v_12566 <- eval (bitwidthMInt v_12560);
      v_12567 <- eval (extract v_12565 0 v_12566);
      v_12568 <- eval (extract v_12567 1 9);
      store v_12558 v_12568 1;
      v_12570 <- eval (uge v_12562 (expression.bv_nat 8 8));
      v_12571 <- eval (bit_and v_12570 undef);
      v_12572 <- eval (notBool_ v_12570);
      v_12573 <- eval (eq v_12562 (expression.bv_nat 8 0));
      v_12574 <- eval (notBool_ v_12573);
      v_12575 <- eval (extract v_12567 0 1);
      v_12576 <- eval (eq v_12575 (expression.bv_nat 1 1));
      v_12577 <- eval (bit_and v_12574 v_12576);
      v_12578 <- eval (notBool_ v_12574);
      v_12579 <- getRegister cf;
      v_12580 <- eval (eq v_12579 (expression.bv_nat 1 1));
      v_12581 <- eval (bit_and v_12578 v_12580);
      v_12582 <- eval (bit_or v_12577 v_12581);
      v_12583 <- eval (bit_and v_12572 v_12582);
      v_12584 <- eval (bit_or v_12571 v_12583);
      v_12585 <- eval (mux v_12584 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12586 <- eval (extract v_12567 1 2);
      v_12587 <- eval (eq v_12586 (expression.bv_nat 1 1));
      v_12588 <- eval (bit_and v_12574 v_12587);
      v_12589 <- getRegister sf;
      v_12590 <- eval (eq v_12589 (expression.bv_nat 1 1));
      v_12591 <- eval (bit_and v_12578 v_12590);
      v_12592 <- eval (bit_or v_12588 v_12591);
      v_12593 <- eval (mux v_12592 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12594 <- eval (eq v_12568 (expression.bv_nat 8 0));
      v_12595 <- eval (bit_and v_12574 v_12594);
      v_12596 <- getRegister zf;
      v_12597 <- eval (eq v_12596 (expression.bv_nat 1 1));
      v_12598 <- eval (bit_and v_12578 v_12597);
      v_12599 <- eval (bit_or v_12595 v_12598);
      v_12600 <- eval (mux v_12599 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12601 <- eval (bit_and v_12574 undef);
      v_12602 <- getRegister af;
      v_12603 <- eval (eq v_12602 (expression.bv_nat 1 1));
      v_12604 <- eval (bit_and v_12578 v_12603);
      v_12605 <- eval (bit_or v_12601 v_12604);
      v_12606 <- eval (mux v_12605 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12607 <- eval (extract v_12567 8 9);
      v_12608 <- eval (eq v_12607 (expression.bv_nat 1 1));
      v_12609 <- eval (extract v_12567 7 8);
      v_12610 <- eval (eq v_12609 (expression.bv_nat 1 1));
      v_12611 <- eval (eq v_12608 v_12610);
      v_12612 <- eval (notBool_ v_12611);
      v_12613 <- eval (extract v_12567 6 7);
      v_12614 <- eval (eq v_12613 (expression.bv_nat 1 1));
      v_12615 <- eval (eq v_12612 v_12614);
      v_12616 <- eval (notBool_ v_12615);
      v_12617 <- eval (extract v_12567 5 6);
      v_12618 <- eval (eq v_12617 (expression.bv_nat 1 1));
      v_12619 <- eval (eq v_12616 v_12618);
      v_12620 <- eval (notBool_ v_12619);
      v_12621 <- eval (extract v_12567 4 5);
      v_12622 <- eval (eq v_12621 (expression.bv_nat 1 1));
      v_12623 <- eval (eq v_12620 v_12622);
      v_12624 <- eval (notBool_ v_12623);
      v_12625 <- eval (extract v_12567 3 4);
      v_12626 <- eval (eq v_12625 (expression.bv_nat 1 1));
      v_12627 <- eval (eq v_12624 v_12626);
      v_12628 <- eval (notBool_ v_12627);
      v_12629 <- eval (extract v_12567 2 3);
      v_12630 <- eval (eq v_12629 (expression.bv_nat 1 1));
      v_12631 <- eval (eq v_12628 v_12630);
      v_12632 <- eval (notBool_ v_12631);
      v_12633 <- eval (eq v_12632 v_12587);
      v_12634 <- eval (notBool_ v_12633);
      v_12635 <- eval (notBool_ v_12634);
      v_12636 <- eval (bit_and v_12574 v_12635);
      v_12637 <- getRegister pf;
      v_12638 <- eval (eq v_12637 (expression.bv_nat 1 1));
      v_12639 <- eval (bit_and v_12578 v_12638);
      v_12640 <- eval (bit_or v_12636 v_12639);
      v_12641 <- eval (mux v_12640 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12642 <- eval (eq v_12562 (expression.bv_nat 8 1));
      v_12643 <- eval (eq v_12584 v_12587);
      v_12644 <- eval (notBool_ v_12643);
      v_12645 <- eval (bit_and v_12642 v_12644);
      v_12646 <- eval (notBool_ v_12642);
      v_12647 <- getRegister of;
      v_12648 <- eval (eq v_12647 (expression.bv_nat 1 1));
      v_12649 <- eval (bit_and v_12578 v_12648);
      v_12650 <- eval (bit_or v_12601 v_12649);
      v_12651 <- eval (bit_and v_12646 v_12650);
      v_12652 <- eval (bit_or v_12645 v_12651);
      v_12653 <- eval (mux v_12652 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12653;
      setRegister pf v_12641;
      setRegister af v_12606;
      setRegister zf v_12600;
      setRegister sf v_12593;
      setRegister cf v_12585;
      pure ()
    pat_end;
    pattern fun  (v_2392 : Mem) => do
      v_12660 <- evaluateAddress v_2392;
      v_12661 <- load v_12660 1;
      v_12662 <- eval (concat (expression.bv_nat 1 0) v_12661);
      v_12663 <- eval (shl v_12662 1);
      v_12664 <- eval (bitwidthMInt v_12662);
      v_12665 <- eval (extract v_12663 0 v_12664);
      v_12666 <- eval (extract v_12665 1 9);
      store v_12660 v_12666 1;
      v_12668 <- eval (extract v_12665 0 1);
      v_12669 <- eval (extract v_12665 1 2);
      v_12670 <- eval (eq v_12666 (expression.bv_nat 8 0));
      v_12671 <- eval (mux v_12670 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12672 <- eval (extract v_12665 8 9);
      v_12673 <- eval (eq v_12672 (expression.bv_nat 1 1));
      v_12674 <- eval (extract v_12665 7 8);
      v_12675 <- eval (eq v_12674 (expression.bv_nat 1 1));
      v_12676 <- eval (eq v_12673 v_12675);
      v_12677 <- eval (notBool_ v_12676);
      v_12678 <- eval (extract v_12665 6 7);
      v_12679 <- eval (eq v_12678 (expression.bv_nat 1 1));
      v_12680 <- eval (eq v_12677 v_12679);
      v_12681 <- eval (notBool_ v_12680);
      v_12682 <- eval (extract v_12665 5 6);
      v_12683 <- eval (eq v_12682 (expression.bv_nat 1 1));
      v_12684 <- eval (eq v_12681 v_12683);
      v_12685 <- eval (notBool_ v_12684);
      v_12686 <- eval (extract v_12665 4 5);
      v_12687 <- eval (eq v_12686 (expression.bv_nat 1 1));
      v_12688 <- eval (eq v_12685 v_12687);
      v_12689 <- eval (notBool_ v_12688);
      v_12690 <- eval (extract v_12665 3 4);
      v_12691 <- eval (eq v_12690 (expression.bv_nat 1 1));
      v_12692 <- eval (eq v_12689 v_12691);
      v_12693 <- eval (notBool_ v_12692);
      v_12694 <- eval (extract v_12665 2 3);
      v_12695 <- eval (eq v_12694 (expression.bv_nat 1 1));
      v_12696 <- eval (eq v_12693 v_12695);
      v_12697 <- eval (notBool_ v_12696);
      v_12698 <- eval (eq v_12669 (expression.bv_nat 1 1));
      v_12699 <- eval (eq v_12697 v_12698);
      v_12700 <- eval (notBool_ v_12699);
      v_12701 <- eval (notBool_ v_12700);
      v_12702 <- eval (mux v_12701 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12703 <- eval (eq v_12668 (expression.bv_nat 1 1));
      v_12704 <- eval (eq v_12703 v_12698);
      v_12705 <- eval (notBool_ v_12704);
      v_12706 <- eval (mux v_12705 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12706;
      setRegister pf v_12702;
      setRegister af undef;
      setRegister zf v_12671;
      setRegister sf v_12669;
      setRegister cf v_12668;
      pure ()
    pat_end;
    pattern fun  (v_2392 : Mem) => do
      v_12713 <- evaluateAddress v_2392;
      v_12714 <- load v_12713 1;
      v_12715 <- eval (concat (expression.bv_nat 1 0) v_12714);
      v_12716 <- eval (shl v_12715 1);
      v_12717 <- eval (bitwidthMInt v_12715);
      v_12718 <- eval (extract v_12716 0 v_12717);
      v_12719 <- eval (extract v_12718 1 9);
      store v_12713 v_12719 1;
      v_12721 <- eval (extract v_12718 0 1);
      v_12722 <- eval (eq v_12721 (expression.bv_nat 1 1));
      v_12723 <- eval (mux v_12722 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12724 <- eval (extract v_12718 1 2);
      v_12725 <- eval (eq v_12724 (expression.bv_nat 1 1));
      v_12726 <- eval (mux v_12725 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12727 <- eval (eq v_12719 (expression.bv_nat 8 0));
      v_12728 <- eval (mux v_12727 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12729 <- eval (extract v_12718 8 9);
      v_12730 <- eval (eq v_12729 (expression.bv_nat 1 1));
      v_12731 <- eval (extract v_12718 7 8);
      v_12732 <- eval (eq v_12731 (expression.bv_nat 1 1));
      v_12733 <- eval (eq v_12730 v_12732);
      v_12734 <- eval (notBool_ v_12733);
      v_12735 <- eval (extract v_12718 6 7);
      v_12736 <- eval (eq v_12735 (expression.bv_nat 1 1));
      v_12737 <- eval (eq v_12734 v_12736);
      v_12738 <- eval (notBool_ v_12737);
      v_12739 <- eval (extract v_12718 5 6);
      v_12740 <- eval (eq v_12739 (expression.bv_nat 1 1));
      v_12741 <- eval (eq v_12738 v_12740);
      v_12742 <- eval (notBool_ v_12741);
      v_12743 <- eval (extract v_12718 4 5);
      v_12744 <- eval (eq v_12743 (expression.bv_nat 1 1));
      v_12745 <- eval (eq v_12742 v_12744);
      v_12746 <- eval (notBool_ v_12745);
      v_12747 <- eval (extract v_12718 3 4);
      v_12748 <- eval (eq v_12747 (expression.bv_nat 1 1));
      v_12749 <- eval (eq v_12746 v_12748);
      v_12750 <- eval (notBool_ v_12749);
      v_12751 <- eval (extract v_12718 2 3);
      v_12752 <- eval (eq v_12751 (expression.bv_nat 1 1));
      v_12753 <- eval (eq v_12750 v_12752);
      v_12754 <- eval (notBool_ v_12753);
      v_12755 <- eval (eq v_12754 v_12725);
      v_12756 <- eval (notBool_ v_12755);
      v_12757 <- eval (notBool_ v_12756);
      v_12758 <- eval (mux v_12757 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12759 <- eval (eq v_12722 v_12725);
      v_12760 <- eval (notBool_ v_12759);
      v_12761 <- eval (mux v_12760 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12761;
      setRegister pf v_12758;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_12728;
      setRegister sf v_12726;
      setRegister cf v_12723;
      pure ()
    pat_end;
    pattern fun  (v_2408 : Mem) => do
      v_12770 <- evaluateAddress v_2408;
      v_12771 <- load v_12770 1;
      v_12772 <- eval (concat (expression.bv_nat 1 0) v_12771);
      v_12773 <- eval (shl v_12772 1);
      v_12774 <- eval (bitwidthMInt v_12772);
      v_12775 <- eval (extract v_12773 0 v_12774);
      v_12776 <- eval (extract v_12775 1 9);
      store v_12770 v_12776 1;
      v_12778 <- eval (extract v_12775 0 1);
      v_12779 <- eval (eq v_12778 (expression.bv_nat 1 1));
      v_12780 <- eval (mux v_12779 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12781 <- eval (extract v_12775 1 2);
      v_12782 <- eval (eq v_12781 (expression.bv_nat 1 1));
      v_12783 <- eval (mux v_12782 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12784 <- eval (eq v_12776 (expression.bv_nat 8 0));
      v_12785 <- eval (mux v_12784 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12786 <- eval (extract v_12775 8 9);
      v_12787 <- eval (eq v_12786 (expression.bv_nat 1 1));
      v_12788 <- eval (extract v_12775 7 8);
      v_12789 <- eval (eq v_12788 (expression.bv_nat 1 1));
      v_12790 <- eval (eq v_12787 v_12789);
      v_12791 <- eval (notBool_ v_12790);
      v_12792 <- eval (extract v_12775 6 7);
      v_12793 <- eval (eq v_12792 (expression.bv_nat 1 1));
      v_12794 <- eval (eq v_12791 v_12793);
      v_12795 <- eval (notBool_ v_12794);
      v_12796 <- eval (extract v_12775 5 6);
      v_12797 <- eval (eq v_12796 (expression.bv_nat 1 1));
      v_12798 <- eval (eq v_12795 v_12797);
      v_12799 <- eval (notBool_ v_12798);
      v_12800 <- eval (extract v_12775 4 5);
      v_12801 <- eval (eq v_12800 (expression.bv_nat 1 1));
      v_12802 <- eval (eq v_12799 v_12801);
      v_12803 <- eval (notBool_ v_12802);
      v_12804 <- eval (extract v_12775 3 4);
      v_12805 <- eval (eq v_12804 (expression.bv_nat 1 1));
      v_12806 <- eval (eq v_12803 v_12805);
      v_12807 <- eval (notBool_ v_12806);
      v_12808 <- eval (extract v_12775 2 3);
      v_12809 <- eval (eq v_12808 (expression.bv_nat 1 1));
      v_12810 <- eval (eq v_12807 v_12809);
      v_12811 <- eval (notBool_ v_12810);
      v_12812 <- eval (eq v_12811 v_12782);
      v_12813 <- eval (notBool_ v_12812);
      v_12814 <- eval (notBool_ v_12813);
      v_12815 <- eval (mux v_12814 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12816 <- eval (eq v_12779 v_12782);
      v_12817 <- eval (notBool_ v_12816);
      v_12818 <- eval (mux v_12817 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12818;
      setRegister pf v_12815;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_12785;
      setRegister sf v_12783;
      setRegister cf v_12780;
      pure ()
    pat_end;
    pattern fun  (v_2408 : Mem) => do
      v_12825 <- evaluateAddress v_2408;
      v_12826 <- load v_12825 1;
      v_12827 <- eval (concat (expression.bv_nat 1 0) v_12826);
      v_12828 <- eval (shl v_12827 1);
      v_12829 <- eval (bitwidthMInt v_12827);
      v_12830 <- eval (extract v_12828 0 v_12829);
      v_12831 <- eval (extract v_12830 1 9);
      store v_12825 v_12831 1;
      v_12833 <- eval (extract v_12830 0 1);
      v_12834 <- eval (extract v_12830 1 2);
      v_12835 <- eval (eq v_12831 (expression.bv_nat 8 0));
      v_12836 <- eval (mux v_12835 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12837 <- eval (extract v_12830 8 9);
      v_12838 <- eval (eq v_12837 (expression.bv_nat 1 1));
      v_12839 <- eval (extract v_12830 7 8);
      v_12840 <- eval (eq v_12839 (expression.bv_nat 1 1));
      v_12841 <- eval (eq v_12838 v_12840);
      v_12842 <- eval (notBool_ v_12841);
      v_12843 <- eval (extract v_12830 6 7);
      v_12844 <- eval (eq v_12843 (expression.bv_nat 1 1));
      v_12845 <- eval (eq v_12842 v_12844);
      v_12846 <- eval (notBool_ v_12845);
      v_12847 <- eval (extract v_12830 5 6);
      v_12848 <- eval (eq v_12847 (expression.bv_nat 1 1));
      v_12849 <- eval (eq v_12846 v_12848);
      v_12850 <- eval (notBool_ v_12849);
      v_12851 <- eval (extract v_12830 4 5);
      v_12852 <- eval (eq v_12851 (expression.bv_nat 1 1));
      v_12853 <- eval (eq v_12850 v_12852);
      v_12854 <- eval (notBool_ v_12853);
      v_12855 <- eval (extract v_12830 3 4);
      v_12856 <- eval (eq v_12855 (expression.bv_nat 1 1));
      v_12857 <- eval (eq v_12854 v_12856);
      v_12858 <- eval (notBool_ v_12857);
      v_12859 <- eval (extract v_12830 2 3);
      v_12860 <- eval (eq v_12859 (expression.bv_nat 1 1));
      v_12861 <- eval (eq v_12858 v_12860);
      v_12862 <- eval (notBool_ v_12861);
      v_12863 <- eval (eq v_12834 (expression.bv_nat 1 1));
      v_12864 <- eval (eq v_12862 v_12863);
      v_12865 <- eval (notBool_ v_12864);
      v_12866 <- eval (notBool_ v_12865);
      v_12867 <- eval (mux v_12866 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_12868 <- eval (eq v_12833 (expression.bv_nat 1 1));
      v_12869 <- eval (eq v_12868 v_12863);
      v_12870 <- eval (notBool_ v_12869);
      v_12871 <- eval (mux v_12870 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_12871;
      setRegister pf v_12867;
      setRegister af undef;
      setRegister zf v_12836;
      setRegister sf v_12834;
      setRegister cf v_12833;
      pure ()
    pat_end;
    pattern fun (v_2405 : Mem) => do
      v_15152 <- evaluateAddress v_2405;
      v_15153 <- load v_15152 1;
      v_15154 <- eval (concat (expression.bv_nat 1 0) v_15153);
      v_15155 <- eval (shl v_15154 1);
      v_15156 <- eval (bitwidthMInt v_15154);
      v_15157 <- eval (extract v_15155 0 v_15156);
      v_15158 <- eval (extract v_15157 1 9);
      store v_15152 v_15158 1;
      v_15160 <- eval (extract v_15157 0 1);
      v_15161 <- eval (eq v_15160 (expression.bv_nat 1 1));
      v_15162 <- eval (mux v_15161 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15163 <- eval (extract v_15157 1 2);
      v_15164 <- eval (eq v_15163 (expression.bv_nat 1 1));
      v_15165 <- eval (mux v_15164 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15166 <- eval (eq v_15158 (expression.bv_nat 8 0));
      v_15167 <- eval (mux v_15166 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15168 <- eval (extract v_15157 8 9);
      v_15169 <- eval (eq v_15168 (expression.bv_nat 1 1));
      v_15170 <- eval (extract v_15157 7 8);
      v_15171 <- eval (eq v_15170 (expression.bv_nat 1 1));
      v_15172 <- eval (eq v_15169 v_15171);
      v_15173 <- eval (notBool_ v_15172);
      v_15174 <- eval (extract v_15157 6 7);
      v_15175 <- eval (eq v_15174 (expression.bv_nat 1 1));
      v_15176 <- eval (eq v_15173 v_15175);
      v_15177 <- eval (notBool_ v_15176);
      v_15178 <- eval (extract v_15157 5 6);
      v_15179 <- eval (eq v_15178 (expression.bv_nat 1 1));
      v_15180 <- eval (eq v_15177 v_15179);
      v_15181 <- eval (notBool_ v_15180);
      v_15182 <- eval (extract v_15157 4 5);
      v_15183 <- eval (eq v_15182 (expression.bv_nat 1 1));
      v_15184 <- eval (eq v_15181 v_15183);
      v_15185 <- eval (notBool_ v_15184);
      v_15186 <- eval (extract v_15157 3 4);
      v_15187 <- eval (eq v_15186 (expression.bv_nat 1 1));
      v_15188 <- eval (eq v_15185 v_15187);
      v_15189 <- eval (notBool_ v_15188);
      v_15190 <- eval (extract v_15157 2 3);
      v_15191 <- eval (eq v_15190 (expression.bv_nat 1 1));
      v_15192 <- eval (eq v_15189 v_15191);
      v_15193 <- eval (notBool_ v_15192);
      v_15194 <- eval (eq v_15193 v_15164);
      v_15195 <- eval (notBool_ v_15194);
      v_15196 <- eval (notBool_ v_15195);
      v_15197 <- eval (mux v_15196 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15198 <- eval (eq v_15161 v_15164);
      v_15199 <- eval (notBool_ v_15198);
      v_15200 <- eval (mux v_15199 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15200;
      setRegister pf v_15197;
      setRegister af (mux undef (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister zf v_15167;
      setRegister sf v_15165;
      setRegister cf v_15162;
      pure ()
    pat_end;
    pattern fun (v_2405 : Mem) => do
      v_15207 <- evaluateAddress v_2405;
      v_15208 <- load v_15207 1;
      v_15209 <- eval (concat (expression.bv_nat 1 0) v_15208);
      v_15210 <- eval (shl v_15209 1);
      v_15211 <- eval (bitwidthMInt v_15209);
      v_15212 <- eval (extract v_15210 0 v_15211);
      v_15213 <- eval (extract v_15212 1 9);
      store v_15207 v_15213 1;
      v_15215 <- eval (extract v_15212 0 1);
      v_15216 <- eval (extract v_15212 1 2);
      v_15217 <- eval (eq v_15213 (expression.bv_nat 8 0));
      v_15218 <- eval (mux v_15217 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15219 <- eval (extract v_15212 8 9);
      v_15220 <- eval (eq v_15219 (expression.bv_nat 1 1));
      v_15221 <- eval (extract v_15212 7 8);
      v_15222 <- eval (eq v_15221 (expression.bv_nat 1 1));
      v_15223 <- eval (eq v_15220 v_15222);
      v_15224 <- eval (notBool_ v_15223);
      v_15225 <- eval (extract v_15212 6 7);
      v_15226 <- eval (eq v_15225 (expression.bv_nat 1 1));
      v_15227 <- eval (eq v_15224 v_15226);
      v_15228 <- eval (notBool_ v_15227);
      v_15229 <- eval (extract v_15212 5 6);
      v_15230 <- eval (eq v_15229 (expression.bv_nat 1 1));
      v_15231 <- eval (eq v_15228 v_15230);
      v_15232 <- eval (notBool_ v_15231);
      v_15233 <- eval (extract v_15212 4 5);
      v_15234 <- eval (eq v_15233 (expression.bv_nat 1 1));
      v_15235 <- eval (eq v_15232 v_15234);
      v_15236 <- eval (notBool_ v_15235);
      v_15237 <- eval (extract v_15212 3 4);
      v_15238 <- eval (eq v_15237 (expression.bv_nat 1 1));
      v_15239 <- eval (eq v_15236 v_15238);
      v_15240 <- eval (notBool_ v_15239);
      v_15241 <- eval (extract v_15212 2 3);
      v_15242 <- eval (eq v_15241 (expression.bv_nat 1 1));
      v_15243 <- eval (eq v_15240 v_15242);
      v_15244 <- eval (notBool_ v_15243);
      v_15245 <- eval (eq v_15216 (expression.bv_nat 1 1));
      v_15246 <- eval (eq v_15244 v_15245);
      v_15247 <- eval (notBool_ v_15246);
      v_15248 <- eval (notBool_ v_15247);
      v_15249 <- eval (mux v_15248 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      v_15250 <- eval (eq v_15215 (expression.bv_nat 1 1));
      v_15251 <- eval (eq v_15250 v_15245);
      v_15252 <- eval (notBool_ v_15251);
      v_15253 <- eval (mux v_15252 (expression.bv_nat 1 1) (expression.bv_nat 1 0));
      setRegister of v_15253;
      setRegister pf v_15249;
      setRegister af undef;
      setRegister zf v_15218;
      setRegister sf v_15216;
      setRegister cf v_15215;
      pure ()
    pat_end
