# vivado-hls-nota

The following tables and figures are taken from Xilinx official documentation:
- [UG902 Vivado Design Suite User Guide: High-Level Synthesis (v2020.1)](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2020_1/ug902-vivado-high-level-synthesis.pdf)
- [UG1197 UltraFast Vivado HLS Methodology Guide (v2020.1)](https://www.xilinx.com/support/documentation/sw_manuals/ug1197-vivado-high-level-productivity.pdf)

## HLS Optimization Methodology

<table>
<tr>
<td><img src="/images/ug1197-fig-4-5.png" alt="HLS Optimization Methodology"/></td>
</tr>
</table>

(from UG1197 Figure 4-5)

## Vivado HLS Design Flow


<table>
<tr>
<td><img src="/images/ug902-fig-4.png" alt="Vivado HLS Design Flow"/></td>
</tr>
</table>

(from UG902 Figure 4)

## Vivado HLS Optimization Directives

<table>
<tr>
<td><img src="/images/ug902-table-11.png" alt="Vivado HLS Optimization Directives"/></td>
</tr>
</table>

(from UG902 Table 11)

## Vivado HLS Configurations

<table>
<tr>
<td><img src="/images/ug902-table-12.png" alt="Vivado HLS Configurations"/></td>
</tr>
</table>

(from UG902 Table 12)
