
#ifndef _IMX_RDC_H
#define _IMX_RDC_H

/* RDC MDA index */
enum rdc_mda_idx {
    RDC_MDA_A53 = 0,
    RDC_MDA_M7 = 1,
    RDC_MDA_SDMA3p = 3,
    RDC_MDA_LCDIF1 = 5,
    RDC_MDA_ISI = 6,
    RDC_MDA_SDMA3b = 7,
    RDC_MDA_Coresight = 8,
    RDC_MDA_DAP = 9,
    RDC_MDA_CAAM = 10,
    RDC_MDA_SDMA1p = 11,
    RDC_MDA_SDMA1b = 12,
    RDC_MDA_APBHDMA = 13,
    RDC_MDA_RAWNAND = 14,
    RDC_MDA_uSDHC1 = 15,
    RDC_MDA_uSDHC2 = 16,
    RDC_MDA_uSDHC3 = 17,
    RDC_MDA_LCDIF2 = 27,
    RDC_MDA_HDMI_TX = 28,
    RDC_MDA_GPU3D = 30,
    RDC_MDA_GPU2D = 31,
    RDC_MDA_VPUG1 = 32,
    RDC_MDA_VPUG2 = 33,
    RDC_MDA_VC8000E = 34,

};
#endif
