`timescale 1ns / 1ps 

module And_Gate(
input a,b,
output y
    );
assign y=a&b;
endmodule
