A51 MACRO ASSEMBLER  EVS2                                                                 09/18/2023 10:11:16 PAGE     1


MACRO ASSEMBLER A51 V8.02b
OBJECT MODULE PLACED IN Evs2.OBJ
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE Evs2.a51 SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     ;F(X3,X2,X1,X0) == 1 <=> 1,4,6,8,9,11,14
8000                   2     ORG 8000h;
  0011                 3     BASEADDRESS EQU 0011h;11h
  0004                 4     RELATIVEADDRESS EQU 0004h;04h
8000 028003            5     LJMP MAIN
                       6     ;ORG 5000
8003                   7     MAIN:
                       8     ;MOV P0, #0FFh
  00C0                 9     P4 EQU 0C0h
8003 908000           10     MOV DPTR, #8000h
8006 7404             11     MOV A,#04h ;0004h - relative address OFFSET
8008 F0               12     MOVX @DPTR, A 
8009 908004           13     MOV DPTR,#8004h
800C 7411             14     MOV A, #11h; 0011h - base address OFFSET
800E F0               15     MOVX @DPTR, A
800F 7452             16     MOV A,  #01010010b
8011 908011           17     MOV DPTR, #8011h
8014 F0               18     MOVX  @DPTR, A          ;0-7 truth table in ex memory
                      19     ;MOV DPTR, #8001h
8015 744B             20     MOV A,  #01001011b
8017 908012           21     MOV DPTR, #8012h
801A F0               22     MOVX @DPTR, A ;8-15 truth table in ex memory
801B C2C0             23     CLR P4.0;
801D D2C1             24     SETB P4.1;
801F                  25     MET1:
801F 907FFB           26     MOV DPTR,#7FFBh ;address isReady flag
8022                  27     isReady:                ;check flag isReady
8022 E0               28     MOVX A,@DPTR    ;read flag
8023 5401             29     ANL A,#01h              ;select 0 bit
8025 60FB             30     JZ isReady
8027 907FFA           31     MOV DPTR,#7FFAh ;addres of (x3,x2,x1,x0) tuple
802A E0               32     MOVX A,@DPTR    ;write tuple to A
802B F520             33     MOV 20h, A              ;write x3,x2,x1,x0 to 20h
                      34     ; F(x3,x2,x1,x0) = ^x0 & x2 & x1 v ^x3 & ^x0 & x2 v ^x2 & ^x1 & x0 v x3 & ^x2 & (x0 v ^x1)
                      35     ;X3 - 3, X2 - 2, X1 - 1, X0 - 0
                      36     
802D A2E0             37     MOV C, ACC.0 ;C = X0
802F B3               38     CPL C;C = ^X0
8030 82E2             39     ANL C, ACC.2; C = ^X0 & X2
8032 82E1             40     ANL C, ACC.1; C = ^X0 & X2 & X1
8034 9204             41     MOV 20h.4, C; 03 = ^X0 & X2 & X1 -- 1
                      42     
8036 A2E3             43     MOV C, ACC.3;C = X3
8038 72E0             44     ORL C, ACC.0; C = X3 V X0
803A B3               45     CPL C; C = ^X3 & ^X0
803B 82E2             46     ANL C, ACC.2; C = ^X3 & ^X0 & X2
803D 7204             47     ORL C, 20h.4; C = ^x0 & x2 & x1 v ^x3 & ^x0 & x2
803F 9204             48     MOV 20h.4, C; 03 = ^x0 & x2 & x1 v ^x3 & ^x0 & x2 -- 2
                      49     
8041 A2E2             50     MOV C, ACC.2;C = X2
8043 72E1             51     ORL C, ACC.1; C = X2 V X1
8045 B3               52     CPL C; C = ^X2 & ^X1
8046 82E0             53     ANL C, ACC.0; C = ^X2 & ^X1 & X0
8048 7204             54     ORL C, 20h.4; C = ^x0 & x2 & x1 v ^x3 & ^x0 & x2 v ^x2 & ^x1 & x0
804A 9204             55     MOV 20h.4, C; 03 = ^x0 & x2 & x1 v ^x3 & ^x0 & x2 v ^x2 & ^x1 & x0 -- 4
                      56     
804C A2E1             57     MOV C, ACC.1; C = X1
804E B3               58     CPL C; C = ^X1
A51 MACRO ASSEMBLER  EVS2                                                                 09/18/2023 10:11:16 PAGE     2

804F 72E0             59     ORL C, ACC.0; C = X0 V ^X1
8051 B3               60     CPL C; C = ^X0 & X1
8052 72E2             61     ORL C, ACC.2; C = X2 V (^X0 & X1)
8054 B3               62     CPL C; C = ^X2 & (X0 V ^X1)
8055 82E3             63     ANL C, ACC.3; C = X3 & ^X2 & (X0 V ^X1)
8057 7204             64     ORL C, 20h.4; C = ^x0 & x2 & x1 v ^x3 & ^x0 & x2 v ^x2 & ^x1 & x0 v x3 & ^x2 & (x0 v ^x1)
8059 92C0             65     MOV     P4.0,C  ;res:=F
                      66     ; LOADING IDEALS
805B 20E312           67     JB ACC.3, SECOND        ;IF CASE >7
805E 908000           68     MOV DPTR, #8000h
8061 E0               69     MOVX A, @DPTR; A = RELATIVE ADDRESS
8062 F582             70     MOV  DPL, A
8064 E0               71     MOVX A, @DPTR;A = BASE ADDRESS
8065 F582             72     MOV DPL, A
8067 E0               73     MOVX A, @DPTR; A = IDEALS
8068 8520F0           74     MOV B, 20h
806B 53F007           75     ANL B, #00000111b
                      76     ;--------
806E 0182             77     AJMP NEXT;
8070                  78     SECOND:
8070 908000           79     MOV DPTR, #8000h
8073 E0               80     MOVX A, @DPTR; A = RELATIVE ADDRESS
8074 F582             81     MOV DPL, A
8076 E0               82     MOVX A, @DPTR; A = BASE ADDRESS
8077 2401             83     ADD A,#0001h
8079 F582             84     MOV DPL, A
807B E0               85     MOVX A, @DPTR; A = IDEALS
                      86     ;MOV DPTR, #8001h;
                      87     ;-- MY ADDITION
807C 8520F0           88     MOV B, 20h
807F 53F00F           89     ANL B, #00001111b
                      90     ; -------------
8082                  91     NEXT:
8082 C5F0             92     XCH A, B                ; A = counter
8084 6006             93     JZ END_OF_CYCLE ; if count = 0
8086 C5F0             94     XCH A, B                ; A = half of truth table, B = count
8088                  95     cycle:
8088 03               96     RR A;
8089 D5F0FC           97     DJNZ B, cycle;
808C                  98     END_OF_CYCLE:
808C F5F0             99     MOV B, A;
808E A2F0            100     MOV C, B.0              ;bit from table
8090 B3              101     CPL C                   ; invert c
8091 92C1            102     MOV P4.1, C             ; P4.1 = inverted bit from table
8093 907FFB          103     MOV DPTR,#7FFBh
8096 7400            104     mov A, #00h
8098 F0              105     movx @dptr, A
8099 011F            106     AJMP MET1;
                     107     END
A51 MACRO ASSEMBLER  EVS2                                                                 09/18/2023 10:11:16 PAGE     3

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
BASEADDRESS. . . .  N NUMB   0011H   A   
CYCLE. . . . . . .  C ADDR   8088H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
END_OF_CYCLE . . .  C ADDR   808CH   A   
ISREADY. . . . . .  C ADDR   8022H   A   
MAIN . . . . . . .  C ADDR   8003H   A   
MET1 . . . . . . .  C ADDR   801FH   A   
NEXT . . . . . . .  C ADDR   8082H   A   
P4 . . . . . . . .  N NUMB   00C0H   A   
RELATIVEADDRESS. .  N NUMB   0004H   A   
SECOND . . . . . .  C ADDR   8070H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
