$date
	Tue Apr 29 19:40:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module And_Gate_tb $end
$var wire 1 ! Y_tb $end
$var reg 1 " A_tb $end
$var reg 1 # B_tb $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1!
1#
#40
