# Sat Nov 23 17:56:38 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: 1FIX62AK6M9QF8G

Implementation : synplify_impl
Synopsys Generic Technology Mapper, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 120MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 123MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)

@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[6] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[7] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[14] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :|Tristate driver dqs_drift_l_t[0] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) on net dqs_drift_l[0] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_l_t[1] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) on net dqs_drift_l[1] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[0] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) on net dqs_drift_h[0] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[1] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) on net dqs_drift_h[1] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":47:21:47:30|Tristate driver mpu_tx_pin (in view: work.top(verilog)) on net mpu_tx_pin (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver mydebug_t[0] (in view: work.top(verilog)) on net mydebug[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver mydebug_t[1] (in view: work.top(verilog)) on net mydebug[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver mydebug_t[2] (in view: work.top(verilog)) on net mydebug[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver mydebug_t[3] (in view: work.top(verilog)) on net mydebug[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver mydebug_t[4] (in view: work.top(verilog)) on net mydebug[4] (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_9 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_4 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_3 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_2 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_10 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_8. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance pixel_read.calculate_ddr3_addr.frame_base_addr_8 because it is equivalent to instance pixel_read.calculate_ddr3_addr.frame_base_addr_6. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\get_mpu_angle.v":18:0:18:5|Removing sequential instance get_mpu_angle.new_data_req_d0 because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_req_d0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sys_clk
            coms_pclk


Finished RTL optimizations (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 297MB peak: 297MB)

@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[18] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[15] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[13:12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[7:6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Found counter in view:work.top(verilog) instance rotating_aq_axi_master.reg_wr_adrs[31:11] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":170:2:170:7|Found counter in view:work.top(verilog) instance rotating_aq_axi_master.reg_w_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\aq_axi_master.v":342:2:342:7|Found counter in view:work.top(verilog) instance rotating_aq_axi_master.reg_r_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_w_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_r_len[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":172:0:172:5|Found counter in view:work.top(verilog) instance u_aq_axi_master.rd_fifo_cnt[31:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Found counter in view:work.top(verilog) instance frame_read_write_m0.frame_fifo_write_m0.write_cnt[24:6] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_config.v":81:0:81:5|Found counter in view:work.top(verilog) instance i2c_config_m0.lut_index[9:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Found counter in view:work.top(verilog) instance frame_write_m0.frame_fifo_write_m0.write_cnt[24:6] 
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] (in view: work.top(verilog)).
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_000 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_001 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_002 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_003 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_004 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_005 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_006 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_007 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_008 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_009 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_010 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_011 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_012 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_013 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_014 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_015 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_016 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_017 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_018 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_019 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_01F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_020 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_021 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_022 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_023 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_024 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_025 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_026 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_027 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_000 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_001 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_002 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_003 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_004 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_005 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_006 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_007 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_008 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_009 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_00F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_010 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_011 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_012 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_013 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_014 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_015 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_016 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_017 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_018 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_019 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_01F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_020 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_021 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_022 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_023 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_024 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_025 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_026 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_0.INIT_027 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0]
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.1\.linebufn.mem_array[15:0] (in view: work.top(verilog)).
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_000 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_001 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_002 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_003 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_004 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_005 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_006 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_007 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_008 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_009 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00A = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00B = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00C = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00D = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00E = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_00F = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_010 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_011 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_012 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Initial value mem_array_0_1.INIT_013 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000.

Only the first 100 messages of id 'FX276' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id FX276' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX276} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2_0(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.1\.linebufn.mem_array[15:0]
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.3\.linebufn.mem_array[15:0] (in view: work.top(verilog)).
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2_1(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.3\.linebufn.mem_array[15:0]
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.linebuf1.mem_array[15:0] (in view: work.top(verilog)).
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found 11 by 11 bit equality operator ('==') adreg (in view: VhdlGenLib.top_RAM_R_W_1280_16_TFFF_block_ram_ns_virtex2_2(netlist))
@N: FX702 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":83:9:83:17|Found startup values on RAM instance pixel_to_block.linebuffer_Wapper_m0.lb1.linebuf1.mem_array[15:0]
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[16] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[15] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[7] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[6] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d0[14] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d0[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[24] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[23] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[22] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[21] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[20] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[19] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[18] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[17] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[13] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[9] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[8] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[5] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[4] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[3] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[2] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[1] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[11] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[24] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[9] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[8] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[7] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[6] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[5] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[4] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[3] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[2] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[1] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[13] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[12] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[12] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[14] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[16] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[15] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[7] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[6] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[4] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[7] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[9] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[11] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[14] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[19] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[20] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[21] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[22] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[23] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[24] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[2] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[3] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[4] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[5] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[8] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[9] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[13] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[18] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[20] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing instance frame_write_m0.frame_fifo_write_m0.write_len_latch[22] because it is equivalent to instance frame_write_m0.frame_fifo_write_m0.write_len_latch[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":427:0:427:5|Removing sequential instance angle_data_latch[12] (in view: work.top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":427:0:427:5|Removing sequential instance angle_data_latch[13] (in view: work.top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":427:0:427:5|Removing sequential instance angle_data_latch[14] (in view: work.top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":427:0:427:5|Removing sequential instance angle_data_latch[15] (in view: work.top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF794 |RAM pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] required 156 registers during mapping 
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":83:0:83:5|Sequential instance frame_write_m0.frame_fifo_write_m0.write_len_d1[0] is reduced to a combinational gate by constant propagation.
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":188:36:188:73|Found 32 by 32 bit equality operator ('==') u_aq_axi_master.un1_rd_fifo_cnt_1 (in view: work.top(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":190:37:190:74|Found 32 by 32 bit equality operator ('==') u_aq_axi_master.un1_rd_fifo_cnt_2 (in view: work.top(verilog))
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":194:2:194:7|Register bit u_aq_axi_master.reg_WR_ADRS[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Register bit u_aq_axi_master.reg_RD_ADRS[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Removing sequential instance tx_wr_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Removing sequential instance tx_wr_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Removing sequential instance tx_wr_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Removing sequential instance tx_wr_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Removing sequential instance tx_wr_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\top.v":346:0:346:5|Removing sequential instance tx_wr_data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":233:3:233:4|Removing sequential instance pixel_to_block.linebuffer_Wapper_m0.lb1.d_cascade_en[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_write.v":108:0:108:5|Removing sequential instance frame_write_m0.frame_fifo_write_m0.write_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":233:3:233:4|Removing sequential instance pixel_to_block.linebuffer_Wapper_m0.lb1.d_cascade_en[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\img_buf\imagexlib_arch.vhd":233:3:233:4|Removing sequential instance pixel_to_block.linebuffer_Wapper_m0.lb1.d_cascade_en[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\ax_debounce.v":63:0:63:5|Found counter in view:work.ax_debounce_1(verilog) instance q_reg[31:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\ax_debounce.v":63:0:63:5|Found counter in view:work.ax_debounce_0(verilog) instance q_reg[31:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\usart_tx_rx.v":112:0:112:5|Found counter in view:work.usart_tx_rx_Z1_layer0(verilog) instance b_cnt[10:0] 
@N: FX493 |Applying initial value "1" on instance ipm_distributed_sdpram_afifo_8in8out.genblk2\.q_reg_rst.
@N: FX493 |Applying initial value "1" on instance ipm_distributed_sdpram_afifo_8in8out.genblk2\.q_reg_rst.
@N: MO230 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\key_adj_angle.v":14:0:14:5|Found up-down counter in view:work.key_adj_angle(verilog) instance angle_offset[15:0]  
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":193:7:193:39|Found 9 by 9 bit equality operator ('==') x2_y217 (in view: work.gen_addr_filt_640s_480s_800s_600s_4294966896s_4294966996s_4_2_1_3_layer0(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\gen_addr_filt.v":198:7:198:39|Found 9 by 9 bit equality operator ('==') x2_y234 (in view: work.gen_addr_filt_640s_480s_800s_600s_4294966896s_4294966996s_4_2_1_3_layer0(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":285:0:285:5|Removing sequential instance pixel_RB[0] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":285:0:285:5|Removing sequential instance pixel_RB[1] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":285:0:285:5|Removing sequential instance pixel_RB[2] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":285:0:285:5|Removing sequential instance pixel_RB[3] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":285:0:285:5|Removing sequential instance pixel_RB[4] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.ddr3_addr_1[22] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.ddr3_addr_1[23] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.ddr3_addr_1[24] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :|Found 10 by 10 bit equality operator ('==') decimal_buf.U_ipml_fifo_fifo_16i_16o.U_ipml_fifo_ctrl.SYN_CTRL\.un30_syn_wfull (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') decimal_buf.U_ipml_fifo_fifo_16i_16o.U_ipml_fifo_ctrl.SYN_CTRL\.syn_rempty_8 (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":314:13:314:36|Found 22 by 22 bit equality operator ('==') STATE15 (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_read_block_filt_v2.0.v":321:18:321:46|Found 22 by 22 bit equality operator ('==') un1_rd_fifo_ddr3_data (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\calculate_ddr3_addr_block.v":99:0:99:5|Removing sequential instance calculate_ddr3_addr.add1_out[0] (in view: work.pixel_read_block_filt_1280_960_0s_1s_2s_3s_4s_5s(verilog)) because it does not drive other instances.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') SYN_CTRL\.un8_syn_wfull (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog))
@N: MF179 :|Found 10 by 10 bit equality operator ('==') SYN_CTRL\.syn_rempty_2 (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[0] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_510s_4s(verilog)) because it does not drive other instances.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') SYN_CTRL\.un19_syn_wfull (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s(verilog))
@N: MF179 :|Found 10 by 10 bit equality operator ('==') SYN_CTRL\.syn_rempty_5 (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[0] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[1] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[2] (in view: work.ipml_fifo_ctrl_v1_3_9s_9s_SYN_504s_4s(verilog)) because it does not drive other instances.
@N: MF179 :|Found 9 by 9 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_5 (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1010s_4s(verilog))
@N: MF179 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":207:32:207:90|Found 10 by 10 bit equality operator ('==') ASYN_CTRL\.un8_asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1010s_4s(verilog))
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":191:0:191:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c4[13:0] 
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[16] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[17] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[18] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[19] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[20] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[21] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[22] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":243:0:243:5|Removing sequential instance o_data[23] (in view: work.osd_display_angle(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":205:0:205:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c6[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":198:0:198:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c5[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":184:0:184:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c3[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":177:0:177:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c2[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\osd_display_angle.v":170:0:170:5|Found counter in view:work.osd_display_angle(verilog) instance ram_addr_c1[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":95:0:95:5|Found counter in view:work.osd_display_angle(verilog) instance timing_gen_xy_m0.y_cnt[11:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":86:0:86:5|Found counter in view:work.osd_display_angle(verilog) instance timing_gen_xy_m0.x_cnt[11:0] 
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[16] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[17] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[18] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[19] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[20] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[21] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[22] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\osd\soure\timing_gen_xy.v":71:0:71:5|Removing sequential instance timing_gen_xy_m0.i_data_d1[23] (in view: work.osd_display_angle(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[2] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":254:4:254:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance filter_cnt[13:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\i2c_master\i2c_master_bit_ctrl.v":208:4:208:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance cnt[15:0] 
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: FX493 |Applying initial value "0" on instance c_state[6].
@N: FX493 |Applying initial value "0" on instance c_state[7].
@N: FX493 |Applying initial value "0" on instance c_state[8].
@N: FX493 |Applying initial value "0" on instance c_state[9].
@N: FX493 |Applying initial value "0" on instance c_state[10].
@N: FX493 |Applying initial value "0" on instance c_state[11].
@N: FX493 |Applying initial value "0" on instance c_state[12].
@N: FX493 |Applying initial value "0" on instance c_state[13].
@N: FX493 |Applying initial value "0" on instance c_state[14].
@N: FX493 |Applying initial value "0" on instance c_state[15].
@N: FX493 |Applying initial value "0" on instance c_state[16].
@N: FX493 |Applying initial value "0" on instance c_state[17].
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[9] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10] (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF179 :|Found 10 by 10 bit equality operator ('==') ASYN_CTRL\.un30_asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_11 (in view: work.ipml_fifo_ctrl_v1_3_10s_10s_ASYN_1000s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_8 (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog))
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Found counter in view:work.frame_fifo_read_Z18_layer0(verilog) instance wait_cnt[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Found counter in view:work.frame_fifo_read_Z18_layer0(verilog) instance read_cnt[24:6] 
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[24] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[5] (in view view:work.frame_fifo_read_Z18_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[4] (in view view:work.frame_fifo_read_Z18_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[3] (in view view:work.frame_fifo_read_Z18_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[2] (in view view:work.frame_fifo_read_Z18_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[1] (in view view:work.frame_fifo_read_Z18_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[0] (in view view:work.frame_fifo_read_Z18_layer0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[0] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[1] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[2] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[3] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[4] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[5] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[8] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[9] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[11] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[13] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[17] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[18] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[19] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[20] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[21] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[22] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[23] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[24] (in view: work.frame_fifo_read_Z18_layer0(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found counter in view:work.ipsl_ddrphy_reset_ctrl(verilog) instance cnt[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_h_cnt[7:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_l_cnt[7:0] 
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing sequential instance ddrphy_update_comp_val_h[1] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z27_layer0(verilog) instance u_ipsl_ddrc_reset_ctrl.ddrc_rst_cnt[4:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z27_layer0(verilog) instance u_ipsl_ddrc_reset_ctrl.rst_cnt[4:0] 
@N: MO231 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":387:0:387:5|Found counter in view:work.ipsl_ddrc_apb_reset_Z25_layer0(verilog) instance cnt[6:0] 
@N: MF794 |RAM pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] required 156 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:30s; Memory used current: 311MB peak: 311MB)

@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing sequential instance u_ddrphy_update_ctrl.dqs_drift_h_d1[0] (in view: work.ipsl_hmemc_phy_top_Z24_layer0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wr_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[5] (in view: work.top(verilog)) because it does not drive other instances.
Auto Dissolve of u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top (inst of view:work.ipsl_hmemc_phy_top_Z24_layer0(verilog))
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_aq_axi_master.v":378:2:378:7|Removing sequential instance u_aq_axi_master.reg_RD_ADRS[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:32s; Memory used current: 322MB peak: 322MB)

@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\pixel_filter_v2.0.v":62:0:62:5|Removing sequential instance pixel_filter.pixelx4_latch_0[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[6] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:43s; Memory used current: 463MB peak: 463MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:50s; Memory used current: 463MB peak: 463MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:00m:55s; Memory used current: 463MB peak: 463MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:00m:56s; Memory used current: 463MB peak: 463MB)

@W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\lut_sin_cos.v":744:4:744:7|Could not implement Block ROM for lut_sin_cos.cos_data_1[31:0].
@N: FX214 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\lut_sin_cos.v":744:4:744:7|Generating ROM lut_sin_cos.cos_data_1[31:0] (in view: work.top(verilog)).
@W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_lut_ov5640_rgb565_1280_960.v":38:1:38:4|Could not implement Block ROM for lut_ov5640_rgb565_1280_960_m0.lut_data_1[31:4].
@N: FX214 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\source\test\my_lut_ov5640_rgb565_1280_960.v":38:1:38:4|Generating ROM lut_ov5640_rgb565_1280_960_m0.lut_data_1[31:4] (in view: work.top(verilog)).
@W: FX553 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
@N: FX214 :"c:\users\administrator.1fix62ak6m9qf8g\desktop\fpga\my_video_v5.0b\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Generating ROM u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3] (in view: work.ipsl_hmemc_ddrc_top_Z27_layer0(verilog)).
@N: MF794 |RAM pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array[15:0] required 99 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:06s; Memory used current: 484MB peak: 484MB)


Finished technology mapping (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:09s; Memory used current: 537MB peak: 537MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:10s		     2.49ns		4215 /      3726
@N: MF322 |Retiming summary: 0 registers retimed to 0 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:15s; Memory used current: 542MB peak: 542MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:01m:46s; CPU Time elapsed 0h:01m:33s; Memory used current: 548MB peak: 549MB)


Start Writing Netlists (Real Time elapsed 0h:01m:48s; CPU Time elapsed 0h:01m:35s; Memory used current: 425MB peak: 549MB)

Writing Analyst data base C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\synthesize\synplify_impl\synwork\synplify_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:02m:12s; CPU Time elapsed 0h:01m:54s; Memory used current: 583MB peak: 583MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:02m:21s; CPU Time elapsed 0h:02m:04s; Memory used current: 667MB peak: 667MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:02m:21s; CPU Time elapsed 0h:02m:04s; Memory used current: 667MB peak: 668MB)


Start final timing analysis (Real Time elapsed 0h:02m:23s; CPU Time elapsed 0h:02m:05s; Memory used current: 528MB peak: 668MB)

@N: MT615 |Found clock sys_clk with period 20.00ns 
@N: MT615 |Found clock coms_pclk with period 10.00ns 
@W: MT420 |Found inferred clock pll_50_400|clkout3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk[0].
@W: MT420 |Found inferred clock pll_50_400|clkout4_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk_2[0].
@W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|ioclk_02_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_02.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
@W: MT420 |Found inferred clock ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
@W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
@W: MT420 |Found inferred clock video_pll|clkout0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk[0].
@W: MT420 |Found inferred clock video_pll|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk5x.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Nov 23 17:59:04 2019
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        9
Constraint File(s):    C:\Users\Administrator.1FIX62AK6M9QF8G\Desktop\fpga\my_video_v5.0b\ddr3_ov5640_hdmi.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.723

                                                                     Requested     Estimated      Requested     Estimated                 Clock        Clock               
Starting Clock                                                       Frequency     Frequency      Period        Period        Slack       Type         Group               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
coms_pclk                                                            100.0 MHz     189.5 MHz      10.000        5.277         4.723       declared     default_clkgroup    
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_71
ipsl_phy_io_Z23_layer0|IOCLK_DIV_inferred_clock                      1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_3 
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[2]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_12
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[3]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_14
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[4]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_16
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[5]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_17
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[6]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_18
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[7]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_19
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[9]              1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_20
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[10]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_22
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[11]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_23
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[12]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_24
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[17]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_26
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[18]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_28
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[19]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_29
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[20]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_30
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[21]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_31
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[22]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_32
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[23]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_33
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[24]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_34
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[25]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_35
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[27]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_36
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[28]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_40
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[29]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_41
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[31]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_42
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[32]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_44
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[33]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_45
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[34]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_46
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[35]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_47
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[36]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_48
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[37]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_49
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[40]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_51
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[41]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_53
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[42]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_54
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[43]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_55
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[44]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_56
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[45]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_57
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[46]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_58
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[47]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_59
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[48]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_60
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[49]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_61
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[51]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_62
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[52]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_63
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[55]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_65
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[56]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_67
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[57]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_68
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[58]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_69
ipsl_phy_io_Z23_layer0|buffer_clk_sys_inferred_clock[59]             1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_70
ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_4 
ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_6 
ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_7 
ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_8 
ipsl_phy_io_Z23_layer0|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_10
ipsl_phy_io_Z23_layer0|dqs0_clk_r_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_11
ipsl_phy_io_Z23_layer0|dqs1_clk_r_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_38
ipsl_phy_io_Z23_layer0|dqs_90_0_inferred_clock                       1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_15
ipsl_phy_io_Z23_layer0|dqs_90_1_inferred_clock                       1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_37
ipsl_phy_io_Z23_layer0|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_25
ipsl_phy_io_Z23_layer0|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_50
ipsl_phy_io_Z23_layer0|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_64
ipsl_phy_io_Z23_layer0|dqs_clkw290_0_inferred_clock                  1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_13
ipsl_phy_io_Z23_layer0|dqs_clkw290_1_inferred_clock                  1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_39
ipsl_phy_io_Z23_layer0|dqs_clkw_0_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_21
ipsl_phy_io_Z23_layer0|dqs_clkw_1_inferred_clock                     1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_43
ipsl_phy_io_Z23_layer0|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_27
ipsl_phy_io_Z23_layer0|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_52
ipsl_phy_io_Z23_layer0|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_66
ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock                       1.0 MHz       1008.1 MHz     1000.000      0.992         999.008     inferred     Inferred_clkgroup_5 
ipsl_phy_io_Z23_layer0|ioclk_02_inferred_clock                       1.0 MHz       NA             1000.000      NA            NA          inferred     Inferred_clkgroup_9 
pll_50_400|clkout1_inferred_clock                                    1.0 MHz       120.6 MHz      1000.000      8.294         991.706     inferred     Inferred_clkgroup_2 
pll_50_400|clkout3_inferred_clock                                    1.0 MHz       143.6 MHz      1000.000      6.965         993.035     inferred     Inferred_clkgroup_0 
pll_50_400|clkout4_inferred_clock                                    1.0 MHz       107.2 MHz      1000.000      9.329         990.671     inferred     Inferred_clkgroup_1 
sys_clk                                                              50.0 MHz      157.8 MHz      20.000        6.337         13.663      declared     default_clkgroup    
video_pll|clkout0_inferred_clock                                     1.0 MHz       168.2 MHz      1000.000      5.947         994.053     inferred     Inferred_clkgroup_72
video_pll|clkout1_inferred_clock                                     1.0 MHz       734.4 MHz      1000.000      1.362         998.638     inferred     Inferred_clkgroup_73
System                                                               1.0 MHz       780.5 MHz      1000.000      1.281         998.719     system       system_clkgroup     
===========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  1000.000    998.719  |  No paths    -      |  No paths    -      |  No paths    -      
System                                                   pll_50_400|clkout4_inferred_clock                        |  No paths    -        |  No paths    -      |  No paths    -      |  1000.000    998.453
System                                                   pll_50_400|clkout1_inferred_clock                        |  1000.000    999.731  |  No paths    -      |  No paths    -      |  No paths    -      
System                                                   ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  |  1000.000    999.731  |  No paths    -      |  No paths    -      |  No paths    -      
sys_clk                                                  sys_clk                                                  |  20.000      13.663   |  No paths    -      |  No paths    -      |  No paths    -      
sys_clk                                                  pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
coms_pclk                                                coms_pclk                                                |  10.000      4.723    |  No paths    -      |  No paths    -      |  No paths    -      
coms_pclk                                                pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        sys_clk                                                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        coms_pclk                                                |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        pll_50_400|clkout3_inferred_clock                        |  1000.000    993.035  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        pll_50_400|clkout4_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout3_inferred_clock                        video_pll|clkout0_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        System                                                   |  1000.000    996.711  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        pll_50_400|clkout4_inferred_clock                        |  1000.000    990.671  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout4_inferred_clock                        video_pll|clkout0_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout1_inferred_clock                        System                                                   |  1000.000    999.133  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout1_inferred_clock                        pll_50_400|clkout1_inferred_clock                        |  1000.000    991.706  |  No paths    -      |  No paths    -      |  No paths    -      
pll_50_400|clkout1_inferred_clock                        ipsl_phy_io_Z23_layer0|IOCLK_DIV_inferred_clock          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
ipsl_phy_io_Z23_layer0|IOCLK_DIV_inferred_clock          pll_50_400|clkout1_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock           ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock           |  1000.000    999.008  |  No paths    -      |  No paths    -      |  No paths    -      
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  pll_50_400|clkout1_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout0_inferred_clock                         pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout0_inferred_clock                         video_pll|clkout0_inferred_clock                         |  1000.000    994.053  |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout0_inferred_clock                         video_pll|clkout1_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
video_pll|clkout1_inferred_clock                         video_pll|clkout1_inferred_clock                         |  1000.000    998.638  |  No paths    -      |  No paths    -      |  No paths    -      
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: coms_pclk
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                            Arrival          
Instance                                                                                            Reference     Type          Pin     Net             Time        Slack
                                                                                                    Clock                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_to_block.wr_out_en                                                                            coms_pclk     GTP_DFF_C     Q       wr_block_en     0.290       4.723
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]     coms_pclk     GTP_DFF_C     Q       wr_addr[0]      0.290       4.755
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]     coms_pclk     GTP_DFF_C     Q       wr_addr[1]      0.290       4.789
=========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                       Starting                                                    Required          
Instance                                                                                               Reference     Type           Pin          Net               Time         Slack
                                                                                                       Clock                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull     coms_pclk     GTP_DFF_C      D            asyn_wfull_11     10.020       4.723
pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.3\.linebufn.mem_array_mem_array_0_0              coms_pclk     GTP_DRM18K     ADDRB[3]     N_307[0]          9.882        5.043
pixel_to_block.linebuffer_Wapper_m0.lb1.mem_array_wr\.2\.linebufn.mem_array_mem_array_0_0              coms_pclk     GTP_DRM18K     ADDRB[3]     N_307[0]          9.882        5.043
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.297
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.723

    Number of logic level(s):                9
    Starting point:                          pixel_to_block.wr_out_en / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_to_block.wr_out_en                                                                                           GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_block_en                                                                                                        Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                       GTP_LUT5CARRY     I3       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                       GTP_LUT5CARRY     COUT     Out     0.346     2.734       -         
wbnext_cry_0_cy                                                                                                    Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     CIN      In      -         2.734       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     COUT     Out     0.034     2.768       -         
wbnext_cry_0                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     CIN      In      -         2.768       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.034     2.802       -         
wbnext_cry_1                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         2.802       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     2.836       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.836       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     3.068       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.397       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.573       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          I1       In      -         3.841       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          Z        Out     0.306     4.147       -         
asyn_wfull_11_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          I1       In      -         4.416       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          Z        Out     0.306     4.722       -         
asyn_wfull_11_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          I1       In      -         4.991       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          Z        Out     0.306     5.297       -         
asyn_wfull_11                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.297       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.277 is 2.044(38.7%) logic and 3.233(61.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.265
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.755

    Number of logic level(s):                8
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[0]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                          GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_0                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_1                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     2.804       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.804       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     3.036       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.365       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.541       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          I1       In      -         3.809       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          Z        Out     0.306     4.115       -         
asyn_wfull_11_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          I1       In      -         4.384       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          Z        Out     0.306     4.690       -         
asyn_wfull_11_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          I1       In      -         4.959       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          Z        Out     0.306     5.265       -         
asyn_wfull_11                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.265       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.245 is 2.012(38.4%) logic and 3.233(61.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.231
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.789

    Number of logic level(s):                7
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[1]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_1                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     3.002       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.331       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.507       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          I1       In      -         3.775       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          Z        Out     0.306     4.081       -         
asyn_wfull_11_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          I1       In      -         4.350       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          Z        Out     0.306     4.656       -         
asyn_wfull_11_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          I1       In      -         4.925       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          Z        Out     0.306     5.231       -         
asyn_wfull_11                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.231       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.211 is 1.978(38.0%) logic and 3.233(62.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.823

    Number of logic level(s):                6
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[2]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_2                                                                                                       Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.232     2.968       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.297       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.473       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          I1       In      -         3.741       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          Z        Out     0.306     4.047       -         
asyn_wfull_11_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          I1       In      -         4.316       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          Z        Out     0.306     4.622       -         
asyn_wfull_11_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          I1       In      -         4.891       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          Z        Out     0.306     5.197       -         
asyn_wfull_11                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.197       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.177 is 1.944(37.6%) logic and 3.233(62.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.110
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.910

    Number of logic level(s):                9
    Starting point:                          pixel_to_block.wr_out_en / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_to_block.wr_out_en                                                                                      GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_block_en                                                                                                   Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                  GTP_LUT5CARRY     I3       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0_cy                  GTP_LUT5CARRY     COUT     Out     0.346     2.734       -         
wbnext_cry_0_cy                                                                                               Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     CIN      In      -         2.734       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     COUT     Out     0.034     2.768       -         
wbnext_cry_0                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     CIN      In      -         2.768       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     COUT     Out     0.034     2.802       -         
wbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     CIN      In      -         2.802       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.034     2.836       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.836       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.870       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.870       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.102       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          I3       In      -         3.431       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          Z        Out     0.420     3.851       -         
asyn_wfull_11_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          I1       In      -         4.119       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          Z        Out     0.306     4.425       -         
asyn_wfull_11_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          I2       In      -         4.694       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          Z        Out     0.416     5.110       -         
asyn_wfull_11                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.110       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.090 is 2.126(41.8%) logic and 2.964(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.078
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.942

    Number of logic level(s):                8
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]               GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[0]                                                                                                    Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                     GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_0                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.034     2.804       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.804       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.838       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.838       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.070       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          I3       In      -         3.399       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          Z        Out     0.420     3.819       -         
asyn_wfull_11_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          I1       In      -         4.087       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          Z        Out     0.306     4.393       -         
asyn_wfull_11_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          I2       In      -         4.662       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          Z        Out     0.416     5.078       -         
asyn_wfull_11                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.078       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.058 is 2.094(41.4%) logic and 2.964(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.976

    Number of logic level(s):                7
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]               GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[1]                                                                                                    Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                     GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.804       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.804       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.036       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          I3       In      -         3.365       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          Z        Out     0.420     3.785       -         
asyn_wfull_11_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          I1       In      -         4.053       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          Z        Out     0.306     4.359       -         
asyn_wfull_11_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          I2       In      -         4.628       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          Z        Out     0.416     5.044       -         
asyn_wfull_11                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.044       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.024 is 2.060(41.0%) logic and 2.964(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.987

    Number of logic level(s):                5
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[3] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                               Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[3]                    GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[3]                                                                                                         Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                          GTP_LUT5CARRY     Z        Out     0.416     2.804       -         
wbnext[3]                                                                                                          Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          I4       In      -         3.133       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.un30_asyn_wfull_3_0_a3     GTP_LUT5          Z        Out     0.176     3.309       -         
un30_asyn_wfull_3                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          I1       In      -         3.577       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0            GTP_LUT5          Z        Out     0.306     3.883       -         
asyn_wfull_11_0                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          I1       In      -         4.152       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_0_1          GTP_LUT5          Z        Out     0.306     4.458       -         
asyn_wfull_11_0_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          I1       In      -         4.727       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11              GTP_LUT5          Z        Out     0.306     5.033       -         
asyn_wfull_11                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                 GTP_DFF_C         D        In      -         5.033       -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.013 is 1.780(35.5%) logic and 3.233(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.010
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.010

    Number of logic level(s):                6
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]               GTP_DFF_C         Q        Out     0.290     0.290       -         
wr_addr[2]                                                                                                    Net               -        -       2.098     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     I2       In      -         2.388       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                     GTP_LUT5CARRY     COUT     Out     0.348     2.736       -         
wbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     CIN      In      -         2.736       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                     GTP_LUT5CARRY     COUT     Out     0.034     2.770       -         
wbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     CIN      In      -         2.770       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                     GTP_LUT5CARRY     Z        Out     0.232     3.002       -         
wbnext[4]                                                                                                     Net               -        -       0.328     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          I3       In      -         3.331       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1_0     GTP_LUT5          Z        Out     0.420     3.751       -         
asyn_wfull_11_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          I1       In      -         4.019       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11_1       GTP_LUT5          Z        Out     0.306     4.325       -         
asyn_wfull_11_1                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          I2       In      -         4.594       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_11         GTP_LUT5          Z        Out     0.416     5.010       -         
asyn_wfull_11                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull            GTP_DFF_C         D        In      -         5.010       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.990 is 2.026(40.6%) logic and 2.964(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                                       Arrival            
Instance                                                         Reference                                          Type           Pin                Net                       Time        Slack  
                                                                 Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[0]     dqs_ififo_rpoint_0[0]     0.464       999.008
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[1]     dqs_ififo_rpoint_0[1]     0.464       999.008
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[2]     dqs_ififo_rpoint_0[2]     0.464       999.008
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                                  Required            
Instance                                                              Reference                                          Type            Pin          Net                       Time         Slack  
                                                                      Clock                                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      999.008
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      999.008
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      999.008
====================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[1]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[1]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[1]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[1]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[1]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[2]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[2]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[2]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[2]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[2]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                   Type            Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut           GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_1[0]                                                  Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut / IFIFO_RADDR[1]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut / RADDR[1]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                   Type            Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut           GTP_DDC_E1      IFIFO_RADDR[1]     Out     0.464     0.464       -         
dqs_ififo_rpoint_1[1]                                                  Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut     GTP_ISERDES     RADDR[1]           In      -         0.872       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut / IFIFO_RADDR[2]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut / RADDR[2]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                   Type            Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut           GTP_DDC_E1      IFIFO_RADDR[2]     Out     0.464     0.464       -         
dqs_ififo_rpoint_1[2]                                                  Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut     GTP_ISERDES     RADDR[2]           In      -         0.872       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.872
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 999.008

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z23_layer0|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.408     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut     GTP_ISERDES     RADDR[0]           In      -         0.872       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 0.992 is 0.584(58.9%) logic and 0.408(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                                Arrival            
Instance                                                                                       Reference                             Type           Pin     Net        Time        Slack  
                                                                                               Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]     pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[1]     0.290       991.706
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]     pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[0]     0.290       991.754
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]     pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[4]     0.290       992.061
==========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                                            Required            
Instance                                                           Reference                             Type           Pin          Net               Time         Slack  
                                                                   Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PWRITE       ddrc_pwrite       996.782      991.706
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PWRITE       ddrc_pwrite       996.782      991.706
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[2]     ddrc_paddr[2]     998.089      992.784
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.077
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.706

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.773     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.063       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.369       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.638       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.813       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.612       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.788       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.077       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.294 is 4.166(50.2%) logic and 4.128(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.077
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.706

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.773     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.063       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.369       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.638       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.813       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.612       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.788       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                          GTP_DDRC       PWRITE     In      -         5.077       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.294 is 4.166(50.2%) logic and 4.128(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.754

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[0]                                                                                                 Net            -          -       2.780     -           82        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I0         In      -         3.070       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.251     3.321       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.589       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.765       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.564       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.740       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.028       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.246 is 4.111(49.9%) logic and 4.135(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.754

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[0]                                                                                                 Net            -          -       2.780     -           82        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I0         In      -         3.070       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.251     3.321       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.269     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.589       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.765       -         
un2_pwrite                                                                                             Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.564       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     4.740       -         
ddrc_pwrite                                                                                            Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                          GTP_DDRC       PWRITE     In      -         5.028       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.246 is 4.111(49.9%) logic and 4.135(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.061

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[4]                                                                                             Net            -          -       2.752     -           78        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I2         In      -         3.042       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.416     3.458       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.257       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.433       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                     GTP_DDRPHY     PWRITE     In      -         4.721       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.939 is 4.100(51.6%) logic and 3.839(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.721
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.061

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[4]                                                                                             Net            -          -       2.752     -           78        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I2         In      -         3.042       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.416     3.458       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.257       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.433       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      GTP_DDRC       PWRITE     In      -         4.721       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.939 is 4.100(51.6%) logic and 3.839(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.091

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[5]                                                                                             Net            -          -       2.718     -           73        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I3         In      -         3.008       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.420     3.428       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.227       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.403       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                     GTP_DDRPHY     PWRITE     In      -         4.691       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.909 is 4.104(51.9%) logic and 3.805(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.691
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.091

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[5]                                                                                             Net            -          -       2.718     -           73        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I3         In      -         3.008       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.420     3.428       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.227       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.403       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      GTP_DDRC       PWRITE     In      -         4.691       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.909 is 4.104(51.9%) logic and 3.805(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      4.591
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.191

    Number of logic level(s):                2
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[3] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                    Pin        Pin               Arrival     No. of    
Name                                                                                               Type           Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[3]         GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[3]                                                                                             Net            -          -       2.732     -           75        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       I1         In      -         3.022       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite     GTP_LUT5       Z          Out     0.306     3.328       -         
un2_pwrite                                                                                         Net            -          -       0.798     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       I1         In      -         4.126       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                          GTP_LUT2       Z          Out     0.176     4.302       -         
ddrc_pwrite                                                                                        Net            -          -       0.289     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                     GTP_DDRPHY     PWRITE     In      -         4.591       -         
=====================================================================================================================================================================
Total path delay (propagation time + setup) of 7.809 is 3.990(51.1%) logic and 3.819(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout3_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                            Arrival            
Instance                                          Reference                             Type          Pin          Net                Time        Slack  
                                                  Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                            pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            MUX_wr             0.290       993.035
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc     pll_50_400|clkout3_inferred_clock     GTP_DDRC      WREADY_1     wready_1           0.968       993.096
u_aq_axi_master.reg_wvalid                        pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_wvalid     0.290       993.559
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                        Starting                                                                                     Required            
Instance                                                                                                Reference                             Type          Pin     Net                              Time         Slack  
                                                                                                        Clock                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty     pll_50_400|clkout3_inferred_clock     GTP_DFF_P     D       asyn_rempty_11_NE_i_0            1000.020     993.035
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty          pll_50_400|clkout3_inferred_clock     GTP_DFF_P     D       asyn_rempty_5_NE_i_0             1000.020     993.546
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rd_water_level[8]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C     D       un1_rd_water_level_2_s_8_Z_0     1000.023     994.048
=========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.985
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.035

    Number of logic level(s):                13
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                                 GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                                 Net               -        -       0.962     -           72        
u_aq_axi_master.WR_FIFO_RE_0                                                                                           GTP_LUT5          I2       In      -         1.252       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                           GTP_LUT5          Z        Out     0.416     1.668       -         
wr_burst_data_req                                                                                                      Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     I3       In      -         3.786       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     COUT     Out     0.346     4.132       -         
rbnext_cry_0_cy                                                                                                        Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     CIN      In      -         4.132       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     COUT     Out     0.034     4.166       -         
rbnext_cry_0                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     CIN      In      -         4.166       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     COUT     Out     0.034     4.200       -         
rbnext_cry_1                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     CIN      In      -         4.200       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     COUT     Out     0.034     4.234       -         
rbnext_cry_2                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     CIN      In      -         4.234       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     COUT     Out     0.034     4.268       -         
rbnext_cry_3                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     CIN      In      -         4.268       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     COUT     Out     0.034     4.302       -         
rbnext_cry_4                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     CIN      In      -         4.302       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     COUT     Out     0.034     4.336       -         
rbnext_cry_5                                                                                                           Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     CIN      In      -         4.336       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     Z        Out     0.232     4.568       -         
rbnext[6]                                                                                                              Net               -        -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_6_0_a3_0_x2     GTP_LUT3          I2       In      -         4.916       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_6_0_a3_0_x2     GTP_LUT3          Z        Out     0.176     5.092       -         
N_75_i                                                                                                                 Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2            GTP_LUT5          I0       In      -         5.361       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2            GTP_LUT5          Z        Out     0.251     5.612       -         
asyn_rempty_11_NE_2                                                                                                    Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1          GTP_LUT5          I2       In      -         5.880       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1          GTP_LUT5          Z        Out     0.416     6.296       -         
asyn_rempty_11_NE_1_1                                                                                                  Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i            GTP_LUT5          I3       In      -         6.565       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i            GTP_LUT5          Z        Out     0.420     6.985       -         
asyn_rempty_11_NE_i_0                                                                                                  Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                    GTP_DFF_P         D        In      -         6.985       -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.965 is 2.731(39.2%) logic and 4.234(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.924
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.096

    Number of logic level(s):                13
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                           Pin          Pin               Arrival     No. of    
Name                                                                                                                   Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                          GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                               Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_0                                                                                           GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                           GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                      Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                           GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                        Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                              GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                              GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                              GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                              GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                              GTP_LUT5CARRY     COUT         Out     0.034     4.241       -         
rbnext_cry_4                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     CIN          In      -         4.241       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                              GTP_LUT5CARRY     COUT         Out     0.034     4.275       -         
rbnext_cry_5                                                                                                           Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     CIN          In      -         4.275       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                              GTP_LUT5CARRY     Z            Out     0.232     4.507       -         
rbnext[6]                                                                                                              Net               -            -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_6_0_a3_0_x2     GTP_LUT3          I2           In      -         4.855       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_6_0_a3_0_x2     GTP_LUT3          Z            Out     0.176     5.031       -         
N_75_i                                                                                                                 Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2            GTP_LUT5          I0           In      -         5.300       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2            GTP_LUT5          Z            Out     0.251     5.551       -         
asyn_rempty_11_NE_2                                                                                                    Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1          GTP_LUT5          I2           In      -         5.820       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1          GTP_LUT5          Z            Out     0.416     6.236       -         
asyn_rempty_11_NE_1_1                                                                                                  Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i            GTP_LUT5          I3           In      -         6.504       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i            GTP_LUT5          Z            Out     0.420     6.924       -         
asyn_rempty_11_NE_i_0                                                                                                  Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                    GTP_DFF_P         D            In      -         6.924       -         
==============================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.904 is 3.244(47.0%) logic and 3.661(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.277

    Number of logic level(s):                13
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                              Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                            GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                            Net               -        -       0.962     -           72        
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          I2       In      -         1.252       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          Z        Out     0.416     1.668       -         
wr_burst_data_req                                                                                                 Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3       In      -         3.786       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT     Out     0.346     4.132       -         
rbnext_cry_0_cy                                                                                                   Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN      In      -         4.132       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT     Out     0.034     4.166       -         
rbnext_cry_0                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN      In      -         4.166       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT     Out     0.034     4.200       -         
rbnext_cry_1                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN      In      -         4.200       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT     Out     0.034     4.234       -         
rbnext_cry_2                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN      In      -         4.234       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT     Out     0.034     4.268       -         
rbnext_cry_3                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN      In      -         4.268       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT     Out     0.034     4.302       -         
rbnext_cry_4                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN      In      -         4.302       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT     Out     0.034     4.336       -         
rbnext_cry_5                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN      In      -         4.336       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT     Out     0.034     4.370       -         
rbnext_cry_6                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN      In      -         4.370       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     Z        Out     0.232     4.602       -         
rbnext[7]                                                                                                         Net               -        -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          I3       In      -         4.950       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          Z        Out     0.420     5.370       -         
asyn_rempty_11_NE_2                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          I2       In      -         5.639       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          Z        Out     0.416     6.055       -         
asyn_rempty_11_NE_1_1                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          I3       In      -         6.323       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          Z        Out     0.420     6.743       -         
asyn_rempty_11_NE_i_0                                                                                             Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D        In      -         6.743       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.723 is 2.758(41.0%) logic and 3.965(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.683
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.337

    Number of logic level(s):                13
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                                                              Type              Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                     GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                          Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                 Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                   Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT         Out     0.034     4.241       -         
rbnext_cry_4                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN          In      -         4.241       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT         Out     0.034     4.275       -         
rbnext_cry_5                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN          In      -         4.275       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT         Out     0.034     4.309       -         
rbnext_cry_6                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN          In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     Z            Out     0.232     4.541       -         
rbnext[7]                                                                                                         Net               -            -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          I3           In      -         4.889       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          Z            Out     0.420     5.309       -         
asyn_rempty_11_NE_2                                                                                               Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          I2           In      -         5.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          Z            Out     0.416     5.994       -         
asyn_rempty_11_NE_1_1                                                                                             Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          I3           In      -         6.263       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          Z            Out     0.420     6.683       -         
asyn_rempty_11_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D            In      -         6.683       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.663 is 3.271(49.1%) logic and 3.392(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.562
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.458

    Number of logic level(s):                16
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                              Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                            GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                            Net               -        -       0.962     -           72        
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          I2       In      -         1.252       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          Z        Out     0.416     1.668       -         
wr_burst_data_req                                                                                                 Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3       In      -         3.786       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT     Out     0.346     4.132       -         
rbnext_cry_0_cy                                                                                                   Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN      In      -         4.132       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT     Out     0.034     4.166       -         
rbnext_cry_0                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN      In      -         4.166       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT     Out     0.034     4.200       -         
rbnext_cry_1                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN      In      -         4.200       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT     Out     0.034     4.234       -         
rbnext_cry_2                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN      In      -         4.234       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT     Out     0.034     4.268       -         
rbnext_cry_3                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN      In      -         4.268       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT     Out     0.034     4.302       -         
rbnext_cry_4                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN      In      -         4.302       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT     Out     0.034     4.336       -         
rbnext_cry_5                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN      In      -         4.336       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT     Out     0.034     4.370       -         
rbnext_cry_6                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN      In      -         4.370       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     COUT     Out     0.034     4.404       -         
rbnext_cry_7                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     CIN      In      -         4.404       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     COUT     Out     0.034     4.438       -         
rbnext_cry_8                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     CIN      In      -         4.438       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     COUT     Out     0.034     4.472       -         
rbnext_cry_9                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     CIN      In      -         4.472       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     Z        Out     0.232     4.704       -         
rbnext[10]                                                                                                        Net               -        -       0.308     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          I4       In      -         5.012       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          Z        Out     0.176     5.188       -         
asyn_rempty_11_NE_2                                                                                               Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          I2       In      -         5.457       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          Z        Out     0.416     5.873       -         
asyn_rempty_11_NE_1_1                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          I3       In      -         6.142       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          Z        Out     0.420     6.562       -         
asyn_rempty_11_NE_i_0                                                                                             Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D        In      -         6.562       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.542 is 2.616(40.0%) logic and 3.926(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.527
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.493

    Number of logic level(s):                10
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                                              Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                            GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                            Net               -        -       0.962     -           72        
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          I2       In      -         1.252       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          Z        Out     0.416     1.668       -         
wr_burst_data_req                                                                                                 Net               -        -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3       In      -         3.786       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT     Out     0.346     4.132       -         
rbnext_cry_0_cy                                                                                                   Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN      In      -         4.132       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT     Out     0.034     4.166       -         
rbnext_cry_0                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN      In      -         4.166       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT     Out     0.034     4.200       -         
rbnext_cry_1                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN      In      -         4.200       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT     Out     0.034     4.234       -         
rbnext_cry_2                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN      In      -         4.234       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT     Out     0.034     4.268       -         
rbnext_cry_3                                                                                                      Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN      In      -         4.268       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     Z        Out     0.232     4.500       -         
rbnext[4]                                                                                                         Net               -        -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_0     GTP_LUT4          I2       In      -         4.848       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_0     GTP_LUT4          Z        Out     0.416     5.264       -         
asyn_rempty_11_NE_1_0                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          I1       In      -         5.533       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          Z        Out     0.306     5.839       -         
asyn_rempty_11_NE_1_1                                                                                             Net               -        -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          I3       In      -         6.107       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          Z        Out     0.420     6.527       -         
asyn_rempty_11_NE_i_0                                                                                             Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D        In      -         6.527       -         
=====================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.507 is 2.542(39.1%) logic and 3.965(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.501
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.519

    Number of logic level(s):                16
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                                                              Type              Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                     GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                          Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                 Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                   Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     COUT         Out     0.034     4.241       -         
rbnext_cry_4                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     CIN          In      -         4.241       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                         GTP_LUT5CARRY     COUT         Out     0.034     4.275       -         
rbnext_cry_5                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     CIN          In      -         4.275       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                         GTP_LUT5CARRY     COUT         Out     0.034     4.309       -         
rbnext_cry_6                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     CIN          In      -         4.309       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                         GTP_LUT5CARRY     COUT         Out     0.034     4.343       -         
rbnext_cry_7                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     CIN          In      -         4.343       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_8                         GTP_LUT5CARRY     COUT         Out     0.034     4.377       -         
rbnext_cry_8                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     CIN          In      -         4.377       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_9                         GTP_LUT5CARRY     COUT         Out     0.034     4.411       -         
rbnext_cry_9                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     CIN          In      -         4.411       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_s_10                          GTP_LUT5CARRY     Z            Out     0.232     4.643       -         
rbnext[10]                                                                                                        Net               -            -       0.308     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          I4           In      -         4.952       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_2       GTP_LUT5          Z            Out     0.176     5.128       -         
asyn_rempty_11_NE_2                                                                                               Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          I2           In      -         5.396       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          Z            Out     0.416     5.812       -         
asyn_rempty_11_NE_1_1                                                                                             Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          I3           In      -         6.081       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          Z            Out     0.420     6.501       -         
asyn_rempty_11_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D            In      -         6.501       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.481 is 3.129(48.3%) logic and 3.352(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.474
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.546

    Number of logic level(s):                14
    Starting point:                          u_aq_axi_master.MUX_wr / Q
    Ending point:                            frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                          Type              Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_aq_axi_master.MUX_wr                                                                                        GTP_DFF_C         Q        Out     0.290     0.290       -         
MUX_wr                                                                                                        Net               -        -       0.962     -           72        
u_aq_axi_master.WR_FIFO_RE_1                                                                                  GTP_LUT5          I2       In      -         1.252       -         
u_aq_axi_master.WR_FIFO_RE_1                                                                                  GTP_LUT5          Z        Out     0.416     1.668       -         
wr_test_data_req                                                                                              Net               -        -       2.078     -           4         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     I3       In      -         3.746       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     COUT     Out     0.346     4.092       -         
rbnext_cry_0_cy                                                                                               Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     CIN      In      -         4.092       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     COUT     Out     0.034     4.126       -         
rbnext_cry_0                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     CIN      In      -         4.126       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     COUT     Out     0.034     4.160       -         
rbnext_cry_1                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     CIN      In      -         4.160       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     COUT     Out     0.034     4.194       -         
rbnext_cry_2                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     CIN      In      -         4.194       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     COUT     Out     0.034     4.228       -         
rbnext_cry_3                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     CIN      In      -         4.228       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     COUT     Out     0.034     4.262       -         
rbnext_cry_4                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     CIN      In      -         4.262       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     COUT     Out     0.034     4.296       -         
rbnext_cry_5                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     CIN      In      -         4.296       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     COUT     Out     0.034     4.330       -         
rbnext_cry_6                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     CIN      In      -         4.330       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     COUT     Out     0.034     4.364       -         
rbnext_cry_7                                                                                                  Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     CIN      In      -         4.364       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     Z        Out     0.232     4.596       -         
rbnext[8]                                                                                                     Net               -        -       0.328     -           4         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_5_8_i_1_x2     GTP_LUT2          I1       In      -         4.924       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_5_8_i_1_x2     GTP_LUT2          Z        Out     0.176     5.100       -         
dsp_join_kb_62[8]                                                                                             Net               -        -       0.269     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_5_NE_0_1       GTP_LUT5          I2       In      -         5.369       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_5_NE_0_1       GTP_LUT5          Z        Out     0.416     5.785       -         
asyn_rempty_5_NE_0_1                                                                                          Net               -        -       0.269     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_5_NE_i         GTP_LUT5          I3       In      -         6.054       -         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_5_NE_i         GTP_LUT5          Z        Out     0.420     6.474       -         
asyn_rempty_5_NE_i_0                                                                                          Net               -        -       0.000     -           1         
frame_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                GTP_DFF_P         D        In      -         6.474       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.454 is 2.548(39.5%) logic and 3.906(60.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.467
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.553

    Number of logic level(s):                10
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                                                              Type              Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                     GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                          Net               -            -       0.388     -           7         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          I0           In      -         1.356       -         
u_aq_axi_master.WR_FIFO_RE_0                                                                                      GTP_LUT5          Z            Out     0.251     1.607       -         
wr_burst_data_req                                                                                                 Net               -            -       2.118     -           6         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     I3           In      -         3.725       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                      GTP_LUT5CARRY     COUT         Out     0.346     4.071       -         
rbnext_cry_0_cy                                                                                                   Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     CIN          In      -         4.071       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                         GTP_LUT5CARRY     COUT         Out     0.034     4.105       -         
rbnext_cry_0                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     CIN          In      -         4.105       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                         GTP_LUT5CARRY     COUT         Out     0.034     4.139       -         
rbnext_cry_1                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     CIN          In      -         4.139       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                         GTP_LUT5CARRY     COUT         Out     0.034     4.173       -         
rbnext_cry_2                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     CIN          In      -         4.173       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                         GTP_LUT5CARRY     COUT         Out     0.034     4.207       -         
rbnext_cry_3                                                                                                      Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     CIN          In      -         4.207       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                         GTP_LUT5CARRY     Z            Out     0.232     4.439       -         
rbnext[4]                                                                                                         Net               -            -       0.348     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_0     GTP_LUT4          I2           In      -         4.787       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_0     GTP_LUT4          Z            Out     0.416     5.203       -         
asyn_rempty_11_NE_1_0                                                                                             Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          I1           In      -         5.472       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_1_1     GTP_LUT5          Z            Out     0.306     5.778       -         
asyn_rempty_11_NE_1_1                                                                                             Net               -            -       0.269     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          I3           In      -         6.047       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_11_NE_i       GTP_LUT5          Z            Out     0.420     6.467       -         
asyn_rempty_11_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_64i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty               GTP_DFF_P         D            In      -         6.467       -         
=========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.447 is 3.055(47.4%) logic and 3.392(52.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                  Starting                                                                                  Arrival            
Instance                                                                                                          Reference                             Type           Pin        Net                       Time        Slack  
                                                                                                                  Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     pll_50_400|clkout4_inferred_clock     GTP_DRM18K     DOB[0]     rd_fifo_ddr3_data[16]     2.024       990.671
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     pll_50_400|clkout4_inferred_clock     GTP_DRM18K     DOB[2]     rd_fifo_ddr3_data[18]     2.024       990.705
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     pll_50_400|clkout4_inferred_clock     GTP_DRM18K     DOB[4]     rd_fifo_ddr3_data[20]     2.024       990.739
===============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                    Required            
Instance                         Reference                             Type          Pin     Net                             Time         Slack  
                                 Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.block_data_buf[0]     pll_50_400|clkout4_inferred_clock     GTP_DFF_E     CE      un1_block_data_buf_0_sqmuxa     999.636      990.671
pixel_read.block_data_buf[1]     pll_50_400|clkout4_inferred_clock     GTP_DFF_E     CE      un1_block_data_buf_0_sqmuxa     999.636      990.671
pixel_read.block_data_buf[2]     pll_50_400|clkout4_inferred_clock     GTP_DFF_E     CE      un1_block_data_buf_0_sqmuxa     999.636      990.671
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[0] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[0]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[1] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[1]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[2] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[2]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[3] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[3]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[4] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[4]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[5] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[5]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[6] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[6]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[7] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[7]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.364
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.636

    - Propagation time:                      8.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.671

    Number of logic level(s):                14
    Starting point:                          pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOB[0]
    Ending point:                            pixel_read.block_data_buf[8] / CE
    The start point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                                              Type              Name       Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_read.fifo_ddr3_addr.U_ipml_fifo_fifo_38i_38o.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K        DOB[0]     Out     2.024     2.024       -         
rd_fifo_ddr3_data[16]                                                                                             Net               -          -       2.058     -           3         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          I2         In      -         4.082       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1_cco                                                                        GTP_LUT4          Z          Out     0.416     4.498       -         
un1_rd_fifo_ddr3_data_0_I_1_cco                                                                                   Net               -          -       0.269     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     I2         In      -         4.767       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_1                                                                            GTP_LUT5CARRY     COUT       Out     0.348     5.115       -         
un1_rd_fifo_ddr3_data_0_data_tmp[0]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     CIN        In      -         5.115       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_21                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.149       -         
un1_rd_fifo_ddr3_data_0_data_tmp[1]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     CIN        In      -         5.149       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_27                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.183       -         
un1_rd_fifo_ddr3_data_0_data_tmp[2]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     CIN        In      -         5.183       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_45                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.217       -         
un1_rd_fifo_ddr3_data_0_data_tmp[3]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     CIN        In      -         5.217       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_51                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.251       -         
un1_rd_fifo_ddr3_data_0_data_tmp[4]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     CIN        In      -         5.251       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_9                                                                            GTP_LUT5CARRY     COUT       Out     0.034     5.285       -         
un1_rd_fifo_ddr3_data_0_data_tmp[5]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     CIN        In      -         5.285       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_15                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.319       -         
un1_rd_fifo_ddr3_data_0_data_tmp[6]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     CIN        In      -         5.319       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_57                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.353       -         
un1_rd_fifo_ddr3_data_0_data_tmp[7]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     CIN        In      -         5.353       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_63                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.387       -         
un1_rd_fifo_ddr3_data_0_data_tmp[8]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     CIN        In      -         5.387       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_33                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.421       -         
un1_rd_fifo_ddr3_data_0_data_tmp[9]                                                                               Net               -          -       0.000     -           1         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     CIN        In      -         5.421       -         
pixel_read.un1_rd_fifo_ddr3_data_0_I_39                                                                           GTP_LUT5CARRY     COUT       Out     0.034     5.455       -         
un1_rd_fifo_ddr3_data_0_data_tmp[10]                                                                              Net               -          -       0.000     -           4         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          I2         In      -         5.455       -         
pixel_read.block_data_buf_1_sqmuxa                                                                                GTP_LUT4          Z          Out     0.416     5.871       -         
block_data_buf_1_sqmuxa                                                                                           Net               -          -       1.283     -           193       
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          I3         In      -         7.154       -         
pixel_read.un1_block_data_buf_0_sqmuxa                                                                            GTP_LUT5          Z          Out     0.420     7.574       -         
un1_block_data_buf_0_sqmuxa                                                                                       Net               -          -       1.390     -           256       
pixel_read.block_data_buf[8]                                                                                      GTP_DFF_E         CE         In      -         8.965       -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 9.329 is 4.328(46.4%) logic and 5.001(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sys_clk
====================================



Starting Points with Worst Slack
********************************

                               Starting                                              Arrival           
Instance                       Reference     Type           Pin     Net              Time        Slack 
                               Clock                                                                   
-------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]     sys_clk       GTP_DFF_CE     Q       lut_index[4]     0.290       13.663
i2c_config_m0.lut_index[3]     sys_clk       GTP_DFF_CE     Q       lut_index[3]     0.290       13.717
i2c_config_m0.lut_index[2]     sys_clk       GTP_DFF_CE     Q       lut_index[2]     0.290       13.814
=======================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                         Required           
Instance                                   Reference     Type          Pin     Net          Time         Slack 
                                           Clock                                                               
---------------------------------------------------------------------------------------------------------------
i2c_config_m0.i2c_master_top_m0.txr[1]     sys_clk       GTP_DFF_C     D       txr_7[1]     20.020       13.663
i2c_config_m0.i2c_master_top_m0.txr[2]     sys_clk       GTP_DFF_C     D       txr_7[2]     20.020       13.663
i2c_config_m0.i2c_master_top_m0.txr[7]     sys_clk       GTP_DFF_C     D       txr_7[7]     20.020       13.790
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.663

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[1] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                           Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                     GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[4]                                                   Net            -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8              GTP_LUT5       I0       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8              GTP_LUT5       Z        Out     0.251     3.076       -         
lut_data_1en1_1                                                Net            -        -       0.752     -           28        
lut_ov5640_rgb565_1280_960_m0.lut_data_1288_9_i_m              GTP_LUT3       I1       In      -         3.827       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1288_9_i_m              GTP_LUT3       Z        Out     0.306     4.133       -         
lut_data_1288_9_i_m                                            Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5       I4       In      -         4.402       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5       Z        Out     0.176     4.578       -         
lut_data_1_9ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4       I2       In      -         4.847       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4       Z        Out     0.416     5.263       -         
N_101                                                          Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4       I0       In      -         5.532       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4       Z        Out     0.251     5.782       -         
N_93                                                           Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5       I1       In      -         6.051       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5       Z        Out     0.306     6.357       -         
txr_7[1]                                                       Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[1]                         GTP_DFF_C      D        In      -         6.357       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 6.337 is 1.976(31.2%) logic and 4.361(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.357
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.663

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[4]                                                    Net            -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8               GTP_LUT5       I0       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1en1_1lto8               GTP_LUT5       Z        Out     0.251     3.076       -         
lut_data_1en1_1                                                 Net            -        -       0.752     -           28        
lut_ov5640_rgb565_1280_960_m0.lut_data_1290_10_i_m              GTP_LUT3       I1       In      -         3.827       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1290_10_i_m              GTP_LUT3       Z        Out     0.306     4.133       -         
lut_data_1290_10_i_m                                            Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I4       In      -         4.402       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.176     4.578       -         
lut_data_1_10ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         4.847       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.263       -         
N_100                                                           Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.532       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     5.782       -         
N_92                                                            Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         6.051       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.357       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.357       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.337 is 1.976(31.2%) logic and 4.361(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.717

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[3] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[3]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[3]                                                    Net            -        -       2.684     -           68        
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       I2       In      -         2.974       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       Z        Out     0.416     3.390       -         
lut_data_1258_10_1                                              Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       I3       In      -         3.659       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       Z        Out     0.176     3.835       -         
lut_data_1258_10                                                Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I3       In      -         4.104       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.420     4.524       -         
lut_data_1_10ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         4.793       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.208       -         
N_100                                                           Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.477       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     5.728       -         
N_92                                                            Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         5.997       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.303       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.303       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.283 is 2.255(35.9%) logic and 4.028(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.231
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.790

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[7] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                          Type             Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                    GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                  Net              -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     I3       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     Z        Out     0.938     3.763       -         
lut_data_10_15                                                Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         I3       In      -         4.032       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         Z        Out     0.420     4.452       -         
lut_data_1_15ro                                               Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         I2       In      -         4.720       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         Z        Out     0.416     5.136       -         
N_95                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         I0       In      -         5.405       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         Z        Out     0.251     5.656       -         
N_87                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         I1       In      -         5.925       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         Z        Out     0.306     6.231       -         
txr_7[7]                                                      Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[7]                        GTP_DFF_C        D        In      -         6.231       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.211 is 2.601(41.9%) logic and 3.610(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.793

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                            Type             Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                      GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                    Net              -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_10                    GTP_ROM256X1     I3       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_10                    GTP_ROM256X1     Z        Out     0.938     3.763       -         
lut_data_10_10                                                  Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5         I2       In      -         4.032       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5         Z        Out     0.416     4.447       -         
lut_data_1_10ro                                                 Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4         I2       In      -         4.716       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4         Z        Out     0.416     5.132       -         
N_100                                                           Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4         I0       In      -         5.401       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4         Z        Out     0.251     5.652       -         
N_92                                                            Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5         I1       In      -         5.920       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5         Z        Out     0.306     6.226       -         
txr_7[2]                                                        Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C        D        In      -         6.226       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 6.207 is 2.597(41.8%) logic and 3.610(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.793

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[1] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                           Type             Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                     GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                   Net              -        -       2.535     -           46        
lut_ov5640_rgb565_1280_960_m0.lut_data_11_9                    GTP_ROM256X1     I3       In      -         2.825       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_11_9                    GTP_ROM256X1     Z        Out     0.938     3.763       -         
lut_data_11_9                                                  Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5         I2       In      -         4.032       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien18_2tri9_0_iv_i     GTP_LUT5         Z        Out     0.416     4.447       -         
lut_data_1_9ro                                                 Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4         I2       In      -         4.716       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[1]                GTP_LUT4         Z        Out     0.416     5.132       -         
N_101                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4         I0       In      -         5.401       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[1]                GTP_LUT4         Z        Out     0.251     5.652       -         
N_93                                                           Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5         I1       In      -         5.920       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[1]                     GTP_LUT5         Z        Out     0.306     6.226       -         
txr_7[1]                                                       Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[1]                         GTP_DFF_C        D        In      -         6.226       -         
=================================================================================================================================
Total path delay (propagation time + setup) of 6.207 is 2.597(41.8%) logic and 3.610(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.814

    Number of logic level(s):                6
    Starting point:                          i2c_config_m0.lut_index[2] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[2]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[2]                                                    Net            -        -       2.698     -           70        
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       I1       In      -         2.988       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10_1                GTP_LUT4       Z        Out     0.306     3.294       -         
lut_data_1258_10_1                                              Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       I3       In      -         3.563       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1258_10                  GTP_LUT4       Z        Out     0.176     3.739       -         
lut_data_1258_10                                                Net            -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I3       In      -         4.007       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.420     4.427       -         
lut_data_1_10ro                                                 Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         4.696       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.112       -         
N_100                                                           Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.381       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     5.632       -         
N_92                                                            Net            -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         5.900       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.206       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.206       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.186 is 2.145(34.7%) logic and 4.042(65.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.821

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[1] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[7] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                          Type             Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[1]                                    GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[1]                                                  Net              -        -       2.698     -           70        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     I6       In      -         2.988       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_15                  GTP_ROM256X1     Z        Out     0.743     3.731       -         
lut_data_10_15                                                Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         I3       In      -         4.000       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         Z        Out     0.420     4.420       -         
lut_data_1_15ro                                               Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         I2       In      -         4.688       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         Z        Out     0.416     5.104       -         
N_95                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         I0       In      -         5.373       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         Z        Out     0.251     5.624       -         
N_87                                                          Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         I1       In      -         5.893       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         Z        Out     0.306     6.199       -         
txr_7[7]                                                      Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[7]                        GTP_DFF_C        D        In      -         6.199       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.179 is 2.406(38.9%) logic and 3.773(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.195
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.825

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[1] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                            Type             Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[1]                                      GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[1]                                                    Net              -        -       2.698     -           70        
lut_ov5640_rgb565_1280_960_m0.lut_data_10_10                    GTP_ROM256X1     I6       In      -         2.988       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_10_10                    GTP_ROM256X1     Z        Out     0.743     3.731       -         
lut_data_10_10                                                  Net              -        -       0.269     -           1         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5         I2       In      -         4.000       -         
lut_ov5640_rgb565_1280_960_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5         Z        Out     0.416     4.416       -         
lut_data_1_10ro                                                 Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4         I2       In      -         4.684       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4         Z        Out     0.416     5.100       -         
N_100                                                           Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4         I0       In      -         5.369       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4         Z        Out     0.251     5.620       -         
N_92                                                            Net              -        -       0.269     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5         I1       In      -         5.889       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5         Z        Out     0.306     6.195       -         
txr_7[2]                                                        Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C        D        In      -         6.195       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 6.175 is 2.402(38.9%) logic and 3.773(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                      Starting                                                                Arrival            
Instance                                                                                                              Reference                            Type           Pin        Net      Time        Slack  
                                                                                                                      Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout0_inferred_clock     GTP_DRM18K     DOA[3]     q[3]     2.063       994.053
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout0_inferred_clock     GTP_DRM18K     DOA[2]     q[2]     2.063       994.115
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     video_pll|clkout0_inferred_clock     GTP_DRM18K     DOA[1]     q[1]     2.063       994.163
=================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                       Required            
Instance                        Reference                            Type          Pin     Net                 Time         Slack  
                                Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.o_data[0]     video_pll|clkout0_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      994.053
osd_display_angle.o_data[1]     video_pll|clkout0_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      994.053
osd_display_angle.o_data[2]     video_pll|clkout0_inferred_clock     GTP_DFF_R     R       v_data_0_sqmuxa     999.693      994.053
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[0] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[0]                                                                                           GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[15] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[15]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[14] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[14]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[13] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[13]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[12] / S
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[12]                                                                                          GTP_DFF_S      S          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[11] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[11]                                                                                          GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[10] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[10]                                                                                          GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[9] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[9]                                                                                           GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      5.640
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.053

    Number of logic level(s):                2
    Starting point:                          osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K / DOA[3]
    Ending point:                            osd_display_angle.o_data[8] / R
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osd_display_angle.osd_rom_m0.U_ipml_rom_osd_rom.U_ipml_spram_osd_rom.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     GTP_DRM18K     DOA[3]     Out     2.063     2.063       -         
q[3]                                                                                                                  Net            -          -       2.019     -           1         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      I2         In      -         4.082       -         
osd_display_angle.q_pmux_6_0                                                                                          GTP_LUT5M      Z          Out     0.416     4.498       -         
q_pmux_6_0                                                                                                            Net            -          -       0.269     -           1         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       I1         In      -         4.766       -         
osd_display_angle.v_data_0_sqmuxa                                                                                     GTP_LUT4       Z          Out     0.306     5.072       -         
v_data_0_sqmuxa                                                                                                       Net            -          -       0.567     -           16        
osd_display_angle.o_data[8]                                                                                           GTP_DFF_R      R          In      -         5.640       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.947 is 3.092(52.0%) logic and 2.855(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                     Arrival            
Instance                                           Reference                            Type           Pin     Net              Time        Slack  
                                                   Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     video_pll|clkout1_inferred_clock     GTP_DFF_R      Q       TMDS_mod5[2]     0.290       998.638
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      Q       CO0              0.290       998.905
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     video_pll|clkout1_inferred_clock     GTP_DFF_RE     Q       TMDS_mod5[1]     0.290       999.000
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                     Required            
Instance                                           Reference                            Type           Pin     Net              Time         Slack  
                                                   Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.638
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     video_pll|clkout1_inferred_clock     GTP_DFF_RE     R       TMDS_mod5[2]     999.693      998.638
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.638
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                               Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     GTP_DFF_R     R        In      -         1.055       -         
==================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                               Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R      Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net            -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     GTP_DFF_RE     R        In      -         1.055       -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.055
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.638

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.765     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1]     GTP_DFF_R     R        In      -         1.055       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.362 is 0.597(43.8%) logic and 0.765(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                       Arrival            
Instance                                             Reference     Type              Pin     Net                    Time        Slack  
                                                     Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6     System        GTP_DLATCH_CE     Q       dsp_join_kb_48[11]     0.390       998.453
pixel_read.calculate_ddr3_addr.frame_base_addr_7     System        GTP_DLATCH_CE     Q       dsp_join_kb_48[10]     0.390       998.507
pixel_read.calculate_ddr3_addr.frame_base_addr_1     System        GTP_DLATCH_CE     Q       dsp_join_kb_48[16]     0.390       998.589
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                  Required            
Instance                                        Reference     Type           Pin     Net                  Time         Slack  
                                                Clock                                                                         
------------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.add1_out[18]     System        GTP_DFF_CE     D       un2_add1_out[18]     1000.023     998.453
pixel_read.calculate_ddr3_addr.add1_out[17]     System        GTP_DFF_CE     D       un2_add1_out[17]     1000.023     998.487
pixel_read.calculate_ddr3_addr.add1_out[16]     System        GTP_DFF_CE     D       un2_add1_out[16]     1000.023     998.521
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.570
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.453

    Number of logic level(s):                10
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.304       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.304       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.338       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.338       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.570       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.570       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.547 is 1.219(78.8%) logic and 0.328(21.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.554
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.469

    Number of logic level(s):                13
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     I1       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     COUT     Out     0.230     0.948       -         
un2_add1_out_cry_6                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     CIN      In      -         0.948       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     0.982       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.982       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.016       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         1.016       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.050       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.050       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.084       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.084       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.118       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.118       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.152       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.152       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.186       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.186       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.220       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.220       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.254       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.254       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.288       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.288       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.322       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.322       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.554       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.554       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.531 is 1.203(78.6%) logic and 0.328(21.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.536
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.487

    Number of logic level(s):                9
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[17] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.304       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.304       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     Z        Out     0.232     1.536       -         
un2_add1_out[17]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[17]            GTP_DFF_CE        D        In      -         1.536       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.513 is 1.185(78.3%) logic and 0.328(21.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.503

    Number of logic level(s):                12
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[17] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     I1       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     COUT     Out     0.230     0.948       -         
un2_add1_out_cry_6                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     CIN      In      -         0.948       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     0.982       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.982       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.016       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         1.016       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.050       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.050       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.084       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.084       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.118       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.118       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.152       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.152       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.186       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.186       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.220       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.220       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.254       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.254       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.288       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.288       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     Z        Out     0.232     1.520       -         
un2_add1_out[17]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[17]            GTP_DFF_CE        D        In      -         1.520       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.497 is 1.169(78.1%) logic and 0.328(21.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.516
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.507

    Number of logic level(s):                9
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_7 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_7       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[10]                                     Net               -        -       0.308     -           3         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     I2       In      -         0.698       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.348     1.046       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.046       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.080       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.080       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.114       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.114       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.148       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.148       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.182       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.182       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.216       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.216       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.250       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.250       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.284       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.284       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.516       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.516       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.493 is 1.185(79.3%) logic and 0.308(20.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 6: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.502
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.521

    Number of logic level(s):                8
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.502       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.502       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.479 is 1.151(77.8%) logic and 0.328(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 7: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.502
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.521

    Number of logic level(s):                8
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[16] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     I2       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.348     1.066       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.066       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.100       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.100       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.134       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.134       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.168       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.168       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.202       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.202       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.236       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.236       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.270       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.270       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     Z        Out     0.232     1.502       -         
un2_add1_out[16]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[16]            GTP_DFF_CE        D        In      -         1.502       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.479 is 1.151(77.8%) logic and 0.328(22.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 8: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.500
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.523

    Number of logic level(s):                12
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_7 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[18] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_7       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[10]                                     Net               -        -       0.308     -           3         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     I1       In      -         0.698       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.230     0.928       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.928       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     0.962       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         0.962       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     0.996       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         0.996       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.030       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.030       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.064       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.064       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.098       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.098       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.132       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.132       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.166       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.166       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.200       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.200       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     COUT     Out     0.034     1.234       -         
un2_add1_out_cry_16                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     CIN      In      -         1.234       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_17     GTP_LUT5CARRY     COUT     Out     0.034     1.268       -         
un2_add1_out_cry_17                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     CIN      In      -         1.268       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_18     GTP_LUT5CARRY     Z        Out     0.232     1.500       -         
un2_add1_out[18]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[18]            GTP_DFF_CE        D        In      -         1.500       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.477 is 1.169(79.1%) logic and 0.308(20.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 9: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      1.486
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.537

    Number of logic level(s):                11
    Starting point:                          pixel_read.calculate_ddr3_addr.frame_base_addr_6 / Q
    Ending point:                            pixel_read.calculate_ddr3_addr.add1_out[16] / D
    The start point is clocked by            System [falling] on pin G
    The end   point is clocked by            pll_50_400|clkout4_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                   Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pixel_read.calculate_ddr3_addr.frame_base_addr_6       GTP_DLATCH_CE     Q        Out     0.390     0.390       -         
dsp_join_kb_48[11]                                     Net               -        -       0.328     -           4         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     I1       In      -         0.718       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_6      GTP_LUT5CARRY     COUT     Out     0.230     0.948       -         
un2_add1_out_cry_6                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     CIN      In      -         0.948       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     0.982       -         
un2_add1_out_cry_7                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     CIN      In      -         0.982       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.016       -         
un2_add1_out_cry_8                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     CIN      In      -         1.016       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.050       -         
un2_add1_out_cry_9                                     Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     CIN      In      -         1.050       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.084       -         
un2_add1_out_cry_10                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     CIN      In      -         1.084       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.118       -         
un2_add1_out_cry_11                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     CIN      In      -         1.118       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.152       -         
un2_add1_out_cry_12                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     CIN      In      -         1.152       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.186       -         
un2_add1_out_cry_13                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     CIN      In      -         1.186       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.220       -         
un2_add1_out_cry_14                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     CIN      In      -         1.220       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_15     GTP_LUT5CARRY     COUT     Out     0.034     1.254       -         
un2_add1_out_cry_15                                    Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     CIN      In      -         1.254       -         
pixel_read.calculate_ddr3_addr.un2_add1_out_cry_16     GTP_LUT5CARRY     Z        Out     0.232     1.486       -         
un2_add1_out[16]                                       Net               -        -       0.000     -           1         
pixel_read.calculate_ddr3_addr.add1_out[16]            GTP_DFF_CE        D        In      -         1.486       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 1.463 is 1.135(77.6%) logic and 0.328(22.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:02m:28s; CPU Time elapsed 0h:02m:10s; Memory used current: 582MB peak: 668MB)


Finished timing report (Real Time elapsed 0h:02m:28s; CPU Time elapsed 0h:02m:10s; Memory used current: 582MB peak: 668MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: pgl22gbg324-7
Cell usage:
GTP_APM_E1      14 uses
GTP_DDC_E1      5 uses
GTP_DDRC        1 use
GTP_DDRPHY      1 use
GTP_DFF         543 uses
GTP_DFF_C       1003 uses
GTP_DFF_CE      1507 uses
GTP_DFF_E       443 uses
GTP_DFF_P       54 uses
GTP_DFF_PE      3 uses
GTP_DFF_R       77 uses
GTP_DFF_RE      64 uses
GTP_DFF_S       12 uses
GTP_DFF_SE      14 uses
GTP_DLATCH_CE   6 uses
GTP_DLL         2 uses
GTP_DRM18K      19 uses
GTP_DRM9K       2 uses
GTP_GRS         1 use
GTP_INV         89 uses
GTP_IOCLKBUF    2 uses
GTP_IOCLKDIV    1 use
GTP_IODELAY     16 uses
GTP_ISERDES     16 uses
GTP_LUT2        696 uses
GTP_LUT3        765 uses
GTP_LUT4        559 uses
GTP_LUT5        618 uses
GTP_LUT5CARRY   1466 uses
GTP_LUT5M       241 uses
GTP_MUX2LUT6    120 uses
GTP_MUX2LUT7    59 uses
GTP_OSERDES     54 uses
GTP_PLL_E1      2 uses
GTP_RAM16X1DP   16 uses
GTP_ROM128X1    29 uses
GTP_ROM256X1    154 uses
GTP_ROM32X1     13 uses
GTP_ROM64X1     30 uses

I/O ports: 87
GTP_INBUF      16 uses
GTP_INBUFG     2 uses
GTP_IOBUF      18 uses
GTP_IOBUFCO    2 uses
GTP_OUTBUF     6 uses
GTP_OUTBUFT    37 uses
GTP_OUTBUFTCO  1 use


RAM/ROM usage summary

Distributed Rams : 230.00 of 1110 (20.72%)


Mapping Summary:
Total LUTs: 5782 of 17536 (32.97%)
	LUTs as dram: 16 of 4440 (0.36%)
	LUTs as logic: 5766 
Total Registers: 3720 of 26304 (14.14%)
Total Latches: 6
Total Muxes:   179

DRM18K:
Total DRM18K =  20 of 48 (41.67%)

APMs:
Total APMs =  14.00 of 30 (46.67%)

Total I/O primitives =  82 of 240 (34.17%)


 Number of unique control sets:              127
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(dll_step_copy_synced4_NE_i_0)		: 8
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(VCC)		: 5
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(VCC)		: 40
 CLK(dll_update_n_i), C(global_reset_i_0), P(GND), CE(VCC)		: 8
 CLK(clkout1_i), C(GND), P(GND), CE(VCC)		: 34
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 17
 CLK(clkout1_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(N_6_i_0)		: 8
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(VCC)		: 3
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(cnte)		: 7
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_rst_cnte)		: 5
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(rst_cnt7)		: 5
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 42
 CLK(clkout4_i), C(GND), P(GND), CE(VCC)		: 186
 CLK(clkout4_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 3
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(rd_state_0_sqmuxa)		: 8
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(wr_state[2])		: 21
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(un1_M_AXI_AWLOCK_15_0)		: 21
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(bvalid_2)		: 21
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(reg_w_lene)		: 8
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(reg_r_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 309
 CLK(clkout3_i), C(GND), P(GND), CE(VCC)		: 9
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_4328[0])		: 3
 CLK(clkout3_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 9
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(new_frame)		: 12
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_w_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_r_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(rd_fifo_cnte)		: 32
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(wait_cnte)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(read_cnte)		: 19
 CLK(clkout0_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 37
 CLK(clkout3_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 44
 CLK(clkout0_i), C(GND), P(read_fifo_aclr), CE(VCC)		: 1
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(write_cnte)		: 19
 CLK(clkout3_i), C(write_fifo_aclr), P(GND), CE(VCC)		: 84
 CLK(cmos_pclk_c[0]), C(write_fifo_aclr), P(GND), CE(VCC)		: 44
 CLK(clkout3_i), C(GND), P(write_fifo_aclr), CE(VCC)		: 2
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 90
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(hs_reg5)		: 12
 CLK(clkout0_i), C(GND), P(GND), CE(rst_n_c)		: 3
 CLK(cmos_pclk_c[0]), C(rst_n_c_i_0), P(GND), CE(write_req5)		: 2
 CLK(cmos_pclk_c[0]), C(rst_n_c_i_0), P(GND), CE(VCC)		: 23
 CLK(cmos_pclk_c[0]), C(GND), P(GND), CE(VCC)		: 186
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(clk_en)		: 15
 CLK(sys_clk_c[0]), R(un1_cSCL8_3_i_0), S(GND), CE(VCC)		: 12
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(VCC)		: 28
 CLK(sys_clk_c[0]), R(rst_n_c_i_0), S(GND), CE(VCC)		: 6
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(cnte)		: 16
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(VCC)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_sda_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_scl_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c[0]), R(i2c_al), S(GND), CE(VCC)		: 3
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_cSCL8_3_i_0)		: 6
 CLK(sys_clk_c[0]), R(rst_n_c_i_0), S(GND), CE(shift_ns)		: 3
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(core_ack)		: 1
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(core_cmd_4_sqmuxa_i_0)		: 4
 CLK(sys_clk_c[0]), R(sr_2200), S(GND), CE(un1_rst_2_i_0)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(VCC)		: 83
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(done)		: 3
 CLK(sys_clk_c[0]), C(GND), P(rst_n_c_i_0), CE(VCC)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(lut_indexe)		: 10
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(CO0)		: 1
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(VCC)		: 9
 CLK(clkout0_i), C(GND), P(GND), CE(VCC)		: 112
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(y_cnte)		: 12
 CLK(clkout0_i), C(GND), P(GND), CE(un1_flash_i_0)		: 12
 CLK(clkout0_i), R(un1_pos_vs), S(GND), CE(un1_flash)		: 12
 CLK(clkout0_i), R(un1_pos_vs), S(GND), CE(VCC)		: 2
 CLK(clkout0_i), C(GND), P(GND), CE(n_0115)		: 2
 CLK(clkout0_i), R(pos_x[6]), S(GND), CE(VCC)		: 2
 CLK(clkout0_i), R(pos_x_i_0[6]), S(GND), CE(VCC)		: 2
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c6e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c5e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c3e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c2e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c1e)		: 14
 CLK(clkout0_i), C(GND), P(GND), CE(ram_addr_c4e)		: 4
 CLK(clkout0_i), R(ram_addr_c113), S(GND), CE(ram_addr_c4e)		: 10
 CLK(clkout0_i), R(ram_addr_c113), S(GND), CE(osd_region_active)		: 14
 CLK(clkout0_i), R(osd_region_active_d1_i_0), S(GND), CE(VCC)		: 3
 CLK(clkout0_i), R(v_data_0_sqmuxa), S(GND), CE(VCC)		: 12
 CLK(cmos_pclk_c[0]), C(GND), P(GND), CE(d_rd_en[0])		: 64
 CLK(cmos_pclk_c[0]), R(d_read_h_pointer_0_0_sqmuxa_1), S(GND), CE(VCC)		: 11
 CLK(cmos_pclk_c[0]), R(t_write_h_pointer_0_sqmuxa_1), S(GND), CE(VCC)		: 11
 CLK(cmos_pclk_c[0]), C(write_req), P(GND), CE(VCC)		: 20
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_14_0_i_0)		: 19
 CLK(clkout4_i), C(write_fifo_aclr), P(GND), CE(VCC)		: 38
 CLK(clkout4_i), C(new_frame), P(GND), CE(pipeline_s5)		: 16
 CLK(clkout4_i), C(new_frame), P(GND), CE(write_pixel_en)		: 75
 CLK(clkout4_i), C(new_frame), P(GND), CE(VCC)		: 121
 CLK(clkout4_i), C(new_frame), P(GND), CE(pipeline_s2)		: 96
 CLK(clkout4_i), C(new_frame), P(GND), CE(pipeline_s3)		: 48
 CLK(clkout4_i), C(new_frame), P(GND), CE(pipeline_s0)		: 32
 CLK(clkout4_i), C(GND), P(new_frame), CE(VCC)		: 24
 CLK(clkout4_i), C(new_frame), P(GND), CE(STATE_132_d)		: 20
 CLK(clkout4_i), C(new_frame), P(GND), CE(STATE_d[3])		: 22
 CLK(clkout4_i), C(GND), P(GND), CE(un1_block_data_buf_0_sqmuxa)		: 256
 CLK(clkout4_i), C(GND), P(GND), CE(pixel_loca_buf_0_sqmuxa_1)		: 16
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_addr_0_sqmuxa)		: 300
 CLK(clkout4_i), C(new_frame), P(GND), CE(addr_ack_2_sqmuxa)		: 22
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[0])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[64])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[128])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(last_datace[192])		: 64
 CLK(clkout4_i), C(new_frame), P(GND), CE(rd_fifo_ddr3_en10)		: 2
 CLK(clkout4_i), C(new_frame), P(GND), CE(wr_decimal_data_0_sqmuxa)		: 16
 CLK(clkout4_i), C(new_frame), P(GND), CE(rvalid_2)		: 3
 CLK(clkout4_i), C(new_frame), P(GND), CE(STATE[5])		: 59
 CLK(clkout4_i), C(new_frame), P(GND), CE(new_addr_valid_d1)		: 58
 CLK(clkout4_i), C(new_frame), P(GND), CE(new_addr_valid_d2)		: 40
 CLK(clkout4_i), C(rst_n_c_i_0), P(GND), CE(new_read_index4)		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(angle_data4)		: 16
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(new_angle_data5)		: 16
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(mpu_rd_rx_en)		: 24
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(tx_fifo_rd_en)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(un1_tx_ctrl17_i_0)		: 2
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(tx_buf_0_sqmuxa)		: 9
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(tx_ctrl)		: 11
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(q_rege)		: 64

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:02m:28s; CPU Time elapsed 0h:02m:11s; Memory used current: 348MB peak: 668MB)

Process took 0h:02m:28s realtime, 0h:02m:11s cputime
# Sat Nov 23 17:59:06 2019

###########################################################]
