<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar 16 16:25:09 2021" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k160t" NAME="Exp1_GPIO" PACKAGE="ffg676" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="CR" SIGIS="undef" SIGNAME="U9_CR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="CR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="RDY" SIGIS="undef" SIGNAME="U9_KRDY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="KRDY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="SW"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100mhz" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="clk"/>
        <CONNECTION INSTANCE="M4" PORT="clk"/>
        <CONNECTION INSTANCE="clk_U8" PORT="clk"/>
        <CONNECTION INSTANCE="RAM_util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="Display_U6" PORT="clk"/>
        <CONNECTION INSTANCE="Display_U5" PORT="clk"/>
        <CONNECTION INSTANCE="GPIO_U7" PORT="clk"/>
        <CONNECTION INSTANCE="GPIO_U71" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RSTN" SIGIS="undef" SIGNAME="External_Ports_RSTN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="RSTN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="KCOL" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_KCOL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="KCOL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="KROW" RIGHT="0" SIGIS="undef" SIGNAME="U9_KROW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="U9" PORT="KROW"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="blink" RIGHT="0" SIGIS="undef" SIGNAME="M4_blink">
      <CONNECTIONS>
        <CONNECTION INSTANCE="M4" PORT="blink"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="readn" SIGIS="undef" SIGNAME="M4_readn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="M4" PORT="readn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="DIVCLKO" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_U8" PORT="clkdiv"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="9" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ROM_D" PORT="a"/>
        <CONNECTION INSTANCE="RAM_RAM_B" PORT="addra"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wea">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RAM_RAM_B" PORT="wea"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U5" PORT="EN"/>
        <CONNECTION INSTANCE="GPIO_U7" PORT="EN"/>
        <CONNECTION INSTANCE="GPIO_U71" PORT="EN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_LES">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U5" PORT="LES"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="points" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_points">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U5" PORT="points"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="AN" RIGHT="0" SIGIS="undef" SIGNAME="Display_U61_AN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U61" PORT="AN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="SEGMENT" RIGHT="0" SIGIS="undef" SIGNAME="Display_U61_SEGMENT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U61" PORT="SEGMENT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SEGEN" SIGIS="undef" SIGNAME="Display_U6_SEGEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U6" PORT="SEGEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SEGCK" SIGIS="undef" SIGNAME="Display_U6_segclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U6" PORT="segclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SEGCR" SIGIS="undef" SIGNAME="Display_U6_segclrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U6" PORT="segclrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SEGDT" SIGIS="undef" SIGNAME="Display_U6_segsout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Display_U6" PORT="segsout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="LED" RIGHT="0" SIGIS="undef" SIGNAME="GPIO_U71_LED">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPIO_U71" PORT="LED"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="PData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_PData">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPIO_U7" PORT="PData"/>
        <CONNECTION INSTANCE="GPIO_U71" PORT="PData"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LEDEN" SIGIS="undef" SIGNAME="GPIO_U7_LEDEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPIO_U7" PORT="LEDEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LEDCK" SIGIS="undef" SIGNAME="GPIO_U7_ledclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPIO_U7" PORT="ledclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LEDCR" SIGIS="undef" SIGNAME="GPIO_U7_ledclrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPIO_U7" PORT="ledclrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LEDDT" SIGIS="undef" SIGNAME="GPIO_U7_ledsout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GPIO_U7" PORT="ledsout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Display/U5" HWVERSION="1.0" INSTANCE="Display_U5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DSEGIO" VLNV="ZJUCLIP:user:DSEGIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_DSEGIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="Test" RIGHT="0" SIGIS="undef" SIGNAME="SWTap_SWO765">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO765"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="points" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_points">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="points"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_LES">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data0" RIGHT="0" SIGIS="undef" SIGNAME="M4_Ai">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="Ai"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data1" RIGHT="0" SIGIS="undef" SIGNAME="M4_Bi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="Bi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data2" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data3" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data4" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data5" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data6" RIGHT="0" SIGIS="undef" SIGNAME="ROM_D_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM_D" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data7" RIGHT="0" SIGIS="undef" SIGNAME="RAM_RAM_B_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_RAM_B" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="point" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_point">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U61" PORT="points"/>
            <CONNECTION INSTANCE="Display_U6" PORT="points"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LE" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_LE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U61" PORT="LES"/>
            <CONNECTION INSTANCE="Display_U6" PORT="LES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Disp" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_Disp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U61" PORT="Hexs"/>
            <CONNECTION INSTANCE="Display_U6" PORT="Hexs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mapup" SIGIS="undef" SIGNAME="Display_U5_mapup">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U6" PORT="mapup"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Display/U6" HWVERSION="1.0" INSTANCE="Display_U6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Display" VLNV="ZJUCLIP:user:Display:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_Display_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_DIVTap" PORT="DIVO10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Text" SIGIS="undef" SIGNAME="SWTap_SWO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flash" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_DIVTap" PORT="DIVO25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Hexs" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_Disp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="Disp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="points" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_point">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="point"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_LE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="LE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mapup" SIGIS="undef" SIGNAME="Display_U5_mapup">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="mapup"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="segclk" SIGIS="undef" SIGNAME="Display_U6_segclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEGCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="segsout" SIGIS="undef" SIGNAME="Display_U6_segsout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEGDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SEGEN" SIGIS="undef" SIGNAME="Display_U6_SEGEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEGEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="segclrn" SIGIS="undef" SIGNAME="Display_U6_segclrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEGCR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Display/U61" HWVERSION="1.0" INSTANCE="Display_U61" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Disp2Hex" VLNV="ZJUCLIP:user:Disp2Hex:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_Disp2Hex_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Hexs" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_Disp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="Disp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Scan2" SIGIS="undef" SIGNAME="SWTap_SWO1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="Scan10" RIGHT="0" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO18T19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_DIVTap" PORT="DIVO18T19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="points" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_point">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="point"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="Display_U5_LE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="LE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Text" SIGIS="undef" SIGNAME="SWTap_SWO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flash" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_DIVTap" PORT="DIVO25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="AN" RIGHT="0" SIGIS="undef" SIGNAME="Display_U61_AN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="SEGMENT" RIGHT="0" SIGIS="undef" SIGNAME="Display_U61_SEGMENT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEGMENT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/GPIO/U7" HWVERSION="1.0" INSTANCE="GPIO_U7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GPIO" VLNV="ZJUCLIP:user:GPIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_GPIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_DIVTap" PORT="DIVO10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_PData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="LED_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ledclk" SIGIS="undef" SIGNAME="GPIO_U7_ledclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LEDCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ledsout" SIGIS="undef" SIGNAME="GPIO_U7_ledsout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LEDDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ledclrn" SIGIS="undef" SIGNAME="GPIO_U7_ledclrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LEDCR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LEDEN" SIGIS="undef" SIGNAME="GPIO_U7_LEDEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LEDEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="GPIOf0" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/GPIO/U71" HWVERSION="1.0" INSTANCE="GPIO_U71" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PIO" VLNV="ZJUCLIP:user:PIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_PIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PData" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_PData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LED" RIGHT="0" SIGIS="undef" SIGNAME="GPIO_U71_LED">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="GPIOf0" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/M4" HWVERSION="1.0" INSTANCE="M4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EnterT32" VLNV="ZJUCLIP:user:EnterT32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_EnterT32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="U9_KCODE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="KCODE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DRDY" SIGIS="undef" SIGNAME="U9_KRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="KRDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BTN" RIGHT="0" SIGIS="undef" SIGNAME="U9_BTNO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="BTNO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ArrayKey" SIGIS="undef" SIGNAME="SWTap_SWO15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="TEST" RIGHT="0" SIGIS="undef" SIGNAME="SWTap_SWO765">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO765"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="UP16" SIGIS="undef" SIGNAME="SWTap_SWO1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Text" SIGIS="undef" SIGNAME="SWTap_SWO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="readn" SIGIS="undef" SIGNAME="M4_readn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="readn"/>
            <CONNECTION INSTANCE="U9" PORT="readn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Ai" RIGHT="0" SIGIS="undef" SIGNAME="M4_Ai">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="Data0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Bi" RIGHT="0" SIGIS="undef" SIGNAME="M4_Bi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="blink" RIGHT="0" SIGIS="undef" SIGNAME="M4_blink">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blink"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/RAM/RAM_B" HWVERSION="8.4" INSTANCE="RAM_RAM_B" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     2.95215 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="RAM_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="ROM_D_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM_D" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="RAM_RAM_B_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U5" PORT="data7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/RAM/util_vector_logic_0" HWVERSION="2.0" INSTANCE="RAM_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="RAM_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_RAM_B" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ROM_D" HWVERSION="8.0" INSTANCE="ROM_D" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="Exp1_GPIO_dist_mem_gen_0_1.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_dist_mem_gen_0_1"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../ROM.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="ROM_D_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_RAM_B" PORT="dina"/>
            <CONNECTION INSTANCE="Display_U5" PORT="data6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SWTap" HWVERSION="1.0" INSTANCE="SWTap" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SWOUT" VLNV="ZJUCLIP:user:SWOUT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_SWOUT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="SWI" RIGHT="0" SIGIS="undef" SIGNAME="U9_SWO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="SWO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SWO15" SIGIS="undef" SIGNAME="SWTap_SWO15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="ArrayKey"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SWO14" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="SWO765" RIGHT="0" SIGIS="undef" SIGNAME="SWTap_SWO765">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="TEST"/>
            <CONNECTION INSTANCE="Display_U5" PORT="Test"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="SWO43" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="SWO2" SIGIS="undef" SIGNAME="SWTap_SWO2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="STEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SWO1" SIGIS="undef" SIGNAME="SWTap_SWO1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="UP16"/>
            <CONNECTION INSTANCE="Display_U61" PORT="Scan2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SWO0" SIGIS="undef" SIGNAME="SWTap_SWO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="Text"/>
            <CONNECTION INSTANCE="Display_U6" PORT="Text"/>
            <CONNECTION INSTANCE="Display_U61" PORT="Text"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="SWO13T8" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/U9" HWVERSION="1.0" INSTANCE="U9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Arraykeys" VLNV="ZJUCLIP:user:Arraykeys:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_Arraykeys_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" SIGIS="undef" SIGNAME="External_Ports_RSTN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RSTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="readn" SIGIS="undef" SIGNAME="M4_readn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="readn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="KCOL" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_KCOL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="KCOL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="KROW" RIGHT="0" SIGIS="undef" SIGNAME="U9_KROW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="KROW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="KCODE" RIGHT="0" SIGIS="undef" SIGNAME="U9_KCODE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="KRDY" SIGIS="undef" SIGNAME="U9_KRDY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RDY"/>
            <CONNECTION INSTANCE="M4" PORT="DRDY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pulse" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="BTNO" RIGHT="0" SIGIS="undef" SIGNAME="U9_BTNO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M4" PORT="BTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="SWO" RIGHT="0" SIGIS="undef" SIGNAME="U9_SWO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CR" SIGIS="undef" SIGNAME="U9_CR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst" SIGIS="undef" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="rst"/>
            <CONNECTION INSTANCE="Display_U6" PORT="rst"/>
            <CONNECTION INSTANCE="Display_U5" PORT="rst"/>
            <CONNECTION INSTANCE="GPIO_U7" PORT="rst"/>
            <CONNECTION INSTANCE="GPIO_U71" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="AKEY" TYPE="TARGET" VLNV="ZJCLIP:user:KEY:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RSTN" PHYSICAL="RSTN"/>
            <PORTMAP LOGICAL="KCOL" PHYSICAL="KCOL"/>
            <PORTMAP LOGICAL="KROW" PHYSICAL="KROW"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clk/DIVTap" HWVERSION="1.0" INSTANCE="clk_DIVTap" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIVO" VLNV="ZJUCLIP:user:DIVO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_DIVO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="DIV" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_U8" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DIVO31T24" SIGIS="undef"/>
        <PORT DIR="O" NAME="DIVO25" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U6" PORT="flash"/>
            <CONNECTION INSTANCE="Display_U61" PORT="flash"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DIVO20" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="DIVO18T19" RIGHT="0" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO18T19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U61" PORT="Scan10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DIVO12" SIGIS="undef"/>
        <PORT DIR="O" NAME="DIVO10" SIGIS="undef" SIGNAME="clk_DIVTap_DIVO10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Display_U6" PORT="Start"/>
            <CONNECTION INSTANCE="GPIO_U7" PORT="Start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DIVO08" SIGIS="undef"/>
        <PORT DIR="O" LEFT="17" NAME="Other" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/clk/U8" HWVERSION="1.0" INSTANCE="clk_U8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clkdiv" VLNV="ZJUCLIP:user:Clkdiv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Exp1_GPIO_Clkdiv_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="U9_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="U9" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="STEP" SIGIS="undef" SIGNAME="SWTap_SWO2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SWTap" PORT="SWO2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="clkdiv" RIGHT="0" SIGIS="undef" SIGNAME="clk_U8_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DIVCLKO"/>
            <CONNECTION INSTANCE="Display_U5" PORT="data3"/>
            <CONNECTION INSTANCE="Display_U5" PORT="data4"/>
            <CONNECTION INSTANCE="Display_U5" PORT="data5"/>
            <CONNECTION INSTANCE="Display_U5" PORT="data2"/>
            <CONNECTION INSTANCE="clk_DIVTap" PORT="DIV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPUClk" SIGIS="undef"/>
        <PORT DIR="O" NAME="nCPUClk" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
