INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/task2_project/ip_repo/UART_IP_1.0/hdl/UART_IP_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_IP_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/BaudRate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenBuadRate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/task2_project/ip_repo/UART_IP_1.0/hdl/UART_IP_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_IP_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
