=====
SETUP
-3.254
10.476
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.176
4.275
SPI_MCP3202/n304_s7
8.156
8.958
SPI_MCP3202/n304_s6
9.377
10.476
SPI_MCP3202/r_STATE_0_s2
10.476
=====
SETUP
-1.549
8.801
7.251
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.263
SPI_MCP3202/sample_counter_0_s4
7.769
8.801
SPI_MCP3202/sample_counter_0_s1
8.801
=====
SETUP
-1.325
8.903
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s12
2.201
3.300
SPI_MCP3202/n292_s7
4.116
4.742
SPI_MCP3202/n294_s6
5.574
6.635
SPI_MCP3202/n295_s5
7.055
8.116
SPI_MCP3202/r_DATA_6_s0
8.903
=====
SETUP
-0.816
8.424
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_1_s0
8.424
=====
SETUP
-0.732
8.340
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_2_s0
8.340
=====
SETUP
-0.732
8.340
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_4_s0
8.340
=====
SETUP
-0.732
8.340
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_7_s0
8.340
=====
SETUP
-0.728
8.306
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s12
2.201
3.300
SPI_MCP3202/n292_s7
4.116
4.742
SPI_MCP3202/n294_s6
5.574
6.673
SPI_MCP3202/n294_s5
7.168
7.970
SPI_MCP3202/r_DATA_7_s0
8.306
=====
SETUP
-0.591
7.813
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
3.176
4.275
SPI_MCP3202/n256_s8
7.187
7.813
SPI_MCP3202/r_SCK_enable_s1
7.813
=====
SETUP
-0.509
8.087
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s12
2.201
3.300
SPI_MCP3202/n292_s7
4.116
4.742
SPI_MCP3202/n296_s7
5.892
6.714
SPI_MCP3202/n297_s5
6.725
7.751
SPI_MCP3202/r_DATA_4_s0
8.087
=====
SETUP
-0.509
8.087
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s12
2.201
3.300
SPI_MCP3202/n292_s7
4.116
4.742
SPI_MCP3202/n296_s7
5.892
6.714
SPI_MCP3202/n296_s5
6.725
7.751
SPI_MCP3202/r_DATA_5_s0
8.087
=====
SETUP
-0.449
8.057
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_11_s0
8.057
=====
SETUP
-0.449
8.057
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_6_s0
8.057
=====
SETUP
-0.449
8.057
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_9_s0
8.057
=====
SETUP
-0.449
8.057
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_10_s0
8.057
=====
SETUP
-0.362
7.970
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_8_s0
7.970
=====
SETUP
-0.357
7.965
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_3_s0
7.965
=====
SETUP
-0.357
7.965
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n16_s4
2.043
3.075
SPI_MCP3202/n32_s5
3.906
5.005
SPI_MCP3202/n32_s2
5.010
5.812
SPI_MCP3202/n32_s6
6.231
7.257
SPI_MCP3202/sample_counter_5_s0
7.965
=====
SETUP
-0.296
7.547
7.251
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n291_s7
1.211
2.013
SPI_MCP3202/r_STATE_1_s10
2.438
3.470
SPI_MCP3202/n12_s4
3.492
4.524
SPI_MCP3202/n9_s5
4.535
5.634
SPI_MCP3202/n7_s2
6.448
7.547
SPI_MCP3202/sample_counter_11_s0
7.547
=====
SETUP
-0.296
7.547
7.251
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n291_s7
1.211
2.013
SPI_MCP3202/r_STATE_1_s10
2.438
3.470
SPI_MCP3202/n12_s4
3.492
4.524
SPI_MCP3202/n9_s5
4.535
5.634
SPI_MCP3202/n8_s3
6.448
7.547
SPI_MCP3202/sample_counter_10_s0
7.547
=====
SETUP
-0.177
7.398
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n291_s12
2.201
3.300
SPI_MCP3202/n257_s12
4.116
4.742
SPI_MCP3202/n257_s8
5.078
5.880
SPI_MCP3202/n257_s6
6.299
7.398
SPI_MCP3202/r_MOSI_s1
7.398
=====
SETUP
-0.039
7.647
7.608
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n295_s6
2.023
3.122
SPI_MCP3202/n297_s6
3.133
3.955
SPI_MCP3202/n293_s8
4.770
5.831
SPI_MCP3202/n293_s5
6.250
7.311
SPI_MCP3202/r_DATA_8_s0
7.647
=====
SETUP
0.300
6.952
7.251
SPI_MCP3202/sample_counter_2_s0
0.244
0.702
SPI_MCP3202/n291_s7
1.211
2.013
SPI_MCP3202/r_STATE_1_s10
2.438
3.470
SPI_MCP3202/n12_s4
3.492
4.524
SPI_MCP3202/n9_s5
4.535
5.634
SPI_MCP3202/n9_s3
6.130
6.952
SPI_MCP3202/sample_counter_9_s0
6.952
=====
SETUP
0.379
7.199
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s11
3.000
3.822
SPI_MCP3202/r_STATE_1_s9
4.642
5.444
SPI_MCP3202/r_STATE_1_s3
5.863
6.488
SPI_MCP3202/r_STATE_0_s2
7.199
=====
SETUP
0.379
7.199
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n303_s11
3.000
3.822
SPI_MCP3202/r_STATE_1_s9
4.642
5.444
SPI_MCP3202/r_STATE_1_s3
5.863
6.488
SPI_MCP3202/r_STATE_1_s1
7.199
=====
HOLD
-0.501
0.558
1.059
n430_s0
0.002
0.558
clk_audio_w_s0
0.558
=====
HOLD
-0.099
2.208
2.308
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.208
=====
HOLD
-0.099
2.208
2.308
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
2.208
=====
HOLD
-0.099
2.208
2.308
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
2.208
=====
HOLD
0.062
1.121
1.059
sample_3_s0
0.185
0.518
audio_sample_word0[1]_3_s0
1.121
=====
HOLD
0.062
1.121
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.121
=====
HOLD
0.062
1.121
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.121
=====
HOLD
0.065
1.124
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.124
=====
HOLD
0.065
1.124
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.124
=====
HOLD
0.082
1.140
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.140
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.344
1.402
1.059
csrn_108_r_s0
0.185
0.518
n257_s2
1.030
1.402
CpuReq_s0
1.402
=====
HOLD
0.357
1.415
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.415
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.473
=====
HOLD
0.416
1.474
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.474
=====
HOLD
0.420
1.479
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.479
=====
HOLD
0.431
1.613
1.183
clk_ibuf
0.000
0.844
u_v9958/IRAMADR_11_s1
1.029
1.362
vram32k_inst/mem_r_mem_r_0_5_s
1.613
=====
HOLD
0.431
1.613
1.183
clk_ibuf
0.000
0.844
u_v9958/IRAMADR_0_s1
1.029
1.362
vram32k_inst/mem_r_mem_r_0_5_s
1.613
=====
HOLD
0.438
1.621
1.183
clk_ibuf
0.000
0.844
u_v9958/IRAMADR_13_s1
1.029
1.362
vram32k_inst/mem_r_mem_r_0_5_s
1.621
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s
1.594
