$date
	Sat Feb 07 02:19:07 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 1 ! sum_half $end
$var wire 1 " sum_full $end
$var wire 1 # carry_half $end
$var wire 1 $ carry_full $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$var reg 1 ( clk $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 $ carry_full $end
$var wire 1 # carry_half $end
$var wire 1 " sum_full $end
$var wire 1 ! sum_half $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1(
#10000
1"
1!
0(
1&
#15000
1(
#20000
0(
0&
1%
#25000
1(
#30000
1$
0"
0!
1#
0(
1&
#35000
1(
#40000
0$
0#
0(
0&
0%
#45000
1(
#50000
1"
0(
1'
#55000
1(
#60000
1!
0(
0'
1&
#65000
1(
#70000
1$
0"
0(
1'
#75000
1(
#80000
0$
1"
0(
0'
0&
1%
#85000
1(
#90000
1$
0"
0(
1'
#95000
1(
#100000
0!
1#
0(
0'
1&
#105000
1!
0#
1'
0%
1(
#110000
1"
0!
1#
0(
1%
#115000
1(
#120000
0(
#125000
0"
1!
0#
0&
1(
#130000
0(
#135000
1(
#140000
0(
#145000
1(
#150000
0(
#155000
0$
1"
0'
1&
0%
1(
#160000
0(
#165000
1$
0"
0!
1#
1%
1(
#170000
0(
#175000
0$
1"
1!
0#
0&
1(
#180000
0(
#185000
1&
0%
1(
#190000
0(
#195000
1$
0!
1#
1'
1%
1(
#200000
0(
#205000
0$
1!
0#
0'
0&
1(
#210000
0(
#215000
0!
1'
0%
1(
#220000
0(
#225000
1$
0"
1!
1&
1(
#230000
0(
#235000
1"
0!
1#
1%
1(
#240000
0(
#245000
0$
0#
0&
0%
1(
#250000
0(
#255000
1$
0"
1#
0'
1&
1%
1(
#260000
0(
#265000
0$
0#
0&
0%
1(
#270000
0(
#275000
1"
1!
1&
1(
#280000
0(
#285000
1$
0"
1'
1(
#290000
0(
#295000
0$
0!
0'
0&
1(
#300000
0(
