Report time       : Παρ 15 Νοε 2019 01:16:14 μμ EET.
Solution          : InitCode.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|         202001|         202001|         202001|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
