//test for the riscv rtype only
//init the rf 
//addi rd, rs1, simm12
addi x0,  x0, 50
addi x1,  x0, 1  
addi x2,  x0, 2  
addi x3,  x0, 3  
addi x4,  x0, 4  
addi x5,  x0, 5  
addi x6,  x0, 6  
addi x7,  x0, 7  
addi x8,  x0, 8  
addi x9,  x0, 9  
addi x10, x0, 10  
addi x11, x0, 11  
addi x12, x0, 12  
addi x13, x0, 13  
addi x14, x0, 14  
addi x15, x0, 15  
addi x16, x0, 16  
addi x17, x0, 17  
addi x18, x0, 18  
addi x19, x0, 19
addi x20, x0, 20 
addi x21, x0, 21 
addi x22, x0, 22 
addi x23, x0, 23 
addi x24, x0, 24 
addi x25, x0, 25 
addi x26, x0, 26 
addi x27, x0, 27 
addi x28, x0, 28 
addi x29, x0, 29
addi x30, x0, 30
addi x31, x0, 31

//start of rtype
//add rd, rs1, rs2
add x0,  x0, x31
add x1,  x1, x1 
add x2,  x0, x1 
add x3,  x0, x2 
add x4,  x0, x3 
add x5,  x0, x4 
add x6,  x0, x5 
add x7,  x0, x6 
add x8,  x0, x7 
add x9,  x0, x8 
add x10, x0, x9 
add x11, x0, x10 
add x12, x0, x11 
add x13, x0, x12 
add x14, x0, x13 
add x15, x0, x14 
add x16, x0, x15 
add x17, x0, x16 
add x18, x0, x17 
add x19, x0, x18
add x20, x0, x19 
add x21, x0, x20 
add x22, x0, x21
add x23, x0, x22 
add x24, x0, x23 
add x25, x0, x24 
add x26, x0, x25 
add x27, x0, x26 
add x28, x0, x27 
add x29, x0, x28
add x30, x0, x29
add x31, x0, x30

//Test ADD
addi x5, x0, 5          // x5 = 5
addi x6, x0, 10         // x6 = 10
add x7, x5, x6          // x7 = x5 + x6 (5 + 10 = 15)

// Test SUB
addi x8, x0, 15         // x8 = 15
sub x9, x8, x5          // x9 = x8 - x5 (15 - 5 = 10)
sub x10, x5, x8        // x10 = x5 - x8 (5-15 = -10 => FFFFFFF6)

//Test SLL
addi x3, x0, 4
sll x11, x5, x3          // x17 = x5 << 4 (5 << 2 = 80)
sll x12, x10, x3         // x12 = x10 << 4 (FFFFFFF6 << 4 = FFFFFF60)

//Test SLT
slt x13, x11, x12       // x11 > x12 => 0
slt x14, x12, x11 	// x12 < x11 => 1

//TEST SLTU
sltu x15, x11, x12       // x11 < x12 => 1
sltu x16, x12, x11 	// x12 > x11 => 0

//Tets XOR
xor x17, x13, x14       // x16 = x13 ^ x14 => 1
xor x18, x13, x16       // x18 = x13 ^ x16 => 0

//Test SRL
srl x19, x11, x3         // x19 = x11 >> 4 (80 >> 4 = 5)
srl x20, x10, x3         // x20 = x10 >> 4 (FFFFFFF6 >> 4 = 0FFFFFF6)

//Test SRA
sra x21, x11, x3         // x21 = x11 >> 4 (80 >> 4 = 5)
sra x22, x10, x3         // x22 = x10 >> 4 (FFFFFFF6 >> 4 = FFFFFFFF)

//Test OR
or x23, x13, x14        // x23 = x13 | x14 => 1

//Test AND
and x24, x13, x14        // x24 = x13 & x14 => 0


WFI

