# ğŸš€ Verilog HDL Practice & RTL Design Repository

## ğŸ“Œ Overview
This repository contains a **structured and progressive collection of Verilog HDL programs**, starting from **basic logic gates** and advancing toward **combinational, sequential, and RTL-level digital designs**.

The goal of this repository is to:

- Build strong RTL fundamentals  
- Practice industry-relevant Verilog coding  
- Prepare for VLSI / ASIC / FPGA interviews  

---

## ğŸ“‚ Code Organization (Learning Order)

### ğŸ”¹ LEVEL 0: BASIC GATE PROGRAMS (Easiest)
- Programs 1â€“5

### ğŸ”¹ LEVEL 1: BASIC COMBINATIONAL CIRCUITS
- Programs 6â€“30

### ğŸ”¹ LEVEL 2: INTERMEDIATE COMBINATIONAL

### ğŸ”¹ LEVEL 3: BASIC SEQUENTIAL CIRCUITS

### ğŸ”¹ LEVEL 4: INTERMEDIATE SEQUENTIAL DESIGN

---

## ğŸ›  Tools Used
- Verilog HDL  
- ModelSim  

---

## ğŸ“ˆ Progress Status
- âœ… 36 Verilog programs completed  
- ğŸ”„ Continuously adding advanced RTL & system-level designs  

---

## ğŸ‘¤ Author
**Karthik Potnuru**  
Aspiring **RTL / VLSI Design Engineer**

---

## â­ How to Use This Repository
1. Clone the repository  
2. Open files in any Verilog-supported simulator  
3. Run testbenches  
4. Observe waveforms and understand signal behavior  
