{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 13:15:34 2013 " "Info: Processing started: Fri Nov 15 13:15:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g19_lab4 -c g19_lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g19_lab4 -c g19_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g19_lab4 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g19_lab4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "timmer.bdf" "" { Schematic "C:/Users/jleung35/Downloads/g19_lab4/timmer.bdf" { { 40 72 240 56 "clk" "" } { 184 1184 1280 200 "clk" "" } { 160 744 784 176 "clk" "" } { 176 248 368 192 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[23\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[22\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[22\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[21\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[21\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[20\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[20\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[19\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[19\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[18\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[18\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[17\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[17\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[16\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[16\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "timmer.bdf" "" { Schematic "C:/Users/jleung35/Downloads/g19_lab4/timmer.bdf" { { 312 80 248 328 "reset" "" } { 200 1208 1280 216 "reset" "" } { 176 704 784 192 "reset" "" } { 192 232 280 208 "reset" "" } } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/jleung35/Downloads/g19_lab4/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.495 ns register register " "Info: Estimated most critical path is register to register delay of 10.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g19_note_timer:inst1\|GATE 1 REG LAB_X27_Y18 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y18; Fanout = 40; REG Node = 'g19_note_timer:inst1\|GATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g19_note_timer:inst1|GATE } "NODE_NAME" } } { "g19_note_timer.vhd" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/g19_note_timer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.521 ns) 1.323 ns g19_Envelope:inst\|mux3:Gate1\|lpm_mux:LPM_MUX_component\|mux_73e:auto_generated\|result_node\[0\]~0 2 COMB LAB_X27_Y20 13 " "Info: 2: + IC(0.802 ns) + CELL(0.521 ns) = 1.323 ns; Loc. = LAB_X27_Y20; Fanout = 13; COMB Node = 'g19_Envelope:inst\|mux3:Gate1\|lpm_mux:LPM_MUX_component\|mux_73e:auto_generated\|result_node\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.323 ns" { g19_note_timer:inst1|GATE g19_Envelope:inst|mux3:Gate1|lpm_mux:LPM_MUX_component|mux_73e:auto_generated|result_node[0]~0 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(3.049 ns) 5.241 ns g19_Envelope:inst\|lpm_mult:lpm_mult_component\|mult_tqp:auto_generated\|mac_mult1~DATAOUT3 3 COMB DSPMULT_X28_Y22_N0 1 " "Info: 3: + IC(0.869 ns) + CELL(3.049 ns) = 5.241 ns; Loc. = DSPMULT_X28_Y22_N0; Fanout = 1; COMB Node = 'g19_Envelope:inst\|lpm_mult:lpm_mult_component\|mult_tqp:auto_generated\|mac_mult1~DATAOUT3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.918 ns" { g19_Envelope:inst|mux3:Gate1|lpm_mux:LPM_MUX_component|mux_73e:auto_generated|result_node[0]~0 g19_Envelope:inst|lpm_mult:lpm_mult_component|mult_tqp:auto_generated|mac_mult1~DATAOUT3 } "NODE_NAME" } } { "db/mult_tqp.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/mult_tqp.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 5.545 ns g19_Envelope:inst\|lpm_mult:lpm_mult_component\|mult_tqp:auto_generated\|result\[3\] 4 COMB DSPOUT_X28_Y22_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.304 ns) = 5.545 ns; Loc. = DSPOUT_X28_Y22_N2; Fanout = 1; COMB Node = 'g19_Envelope:inst\|lpm_mult:lpm_mult_component\|mult_tqp:auto_generated\|result\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.304 ns" { g19_Envelope:inst|lpm_mult:lpm_mult_component|mult_tqp:auto_generated|mac_mult1~DATAOUT3 g19_Envelope:inst|lpm_mult:lpm_mult_component|mult_tqp:auto_generated|result[3] } "NODE_NAME" } } { "db/mult_tqp.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/mult_tqp.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.521 ns) 6.755 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|_~12 5 COMB LAB_X27_Y20 2 " "Info: 5: + IC(0.689 ns) + CELL(0.521 ns) = 6.755 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|_~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.210 ns" { g19_Envelope:inst|lpm_mult:lpm_mult_component|mult_tqp:auto_generated|result[3] g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|_~12 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.495 ns) 8.323 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[4\]~9 6 COMB LAB_X27_Y21 2 " "Info: 6: + IC(1.073 ns) + CELL(0.495 ns) = 8.323 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.568 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|_~12 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.403 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[5\]~11 7 COMB LAB_X27_Y21 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.403 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[4]~9 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.483 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[6\]~13 8 COMB LAB_X27_Y21 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.483 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[5]~11 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[6]~13 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.563 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[7\]~15 9 COMB LAB_X27_Y21 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.563 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[7\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[6]~13 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[7]~15 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.643 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[8\]~17 10 COMB LAB_X27_Y21 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.643 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[8\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[7]~15 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[8]~17 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.723 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[9\]~19 11 COMB LAB_X27_Y21 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.723 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[9\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[8]~17 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[9]~19 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.803 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[10\]~21 12 COMB LAB_X27_Y21 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.803 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[10\]~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[9]~19 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[10]~21 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.883 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[11\]~23 13 COMB LAB_X27_Y21 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.883 ns; Loc. = LAB_X27_Y21; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[11\]~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[10]~21 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[11]~23 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 9.061 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[12\]~25 14 COMB LAB_X27_Y20 2 " "Info: 14: + IC(0.098 ns) + CELL(0.080 ns) = 9.061 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[12\]~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.178 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[11]~23 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[12]~25 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.141 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[13\]~27 15 COMB LAB_X27_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.141 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[13\]~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[12]~25 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[13]~27 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.221 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[14\]~29 16 COMB LAB_X27_Y20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.221 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[14\]~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[13]~27 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[14]~29 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.301 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[15\]~31 17 COMB LAB_X27_Y20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.301 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[15\]~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[14]~29 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[15]~31 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.381 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[16\]~33 18 COMB LAB_X27_Y20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.381 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[16\]~33'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[15]~31 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[16]~33 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.461 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[17\]~35 19 COMB LAB_X27_Y20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.461 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[17\]~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[16]~33 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[17]~35 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.541 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[18\]~37 20 COMB LAB_X27_Y20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.541 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[18\]~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[17]~35 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[18]~37 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.621 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[19\]~39 21 COMB LAB_X27_Y20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.621 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[19\]~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[18]~37 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[19]~39 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.701 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[20\]~41 22 COMB LAB_X27_Y20 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.701 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[20\]~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[19]~39 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[20]~41 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.781 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[21\]~43 23 COMB LAB_X27_Y20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.781 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[21\]~43'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[20]~41 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[21]~43 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.861 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[22\]~45 24 COMB LAB_X27_Y20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.861 ns; Loc. = LAB_X27_Y20; Fanout = 2; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[22\]~45'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[21]~43 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[22]~45 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.941 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[23\]~47 25 COMB LAB_X27_Y20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.941 ns; Loc. = LAB_X27_Y20; Fanout = 1; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[23\]~47'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[22]~45 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[23]~47 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.399 ns g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[24\]~48 26 COMB LAB_X27_Y20 1 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 10.399 ns; Loc. = LAB_X27_Y20; Fanout = 1; COMB Node = 'g19_Envelope:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_40i:auto_generated\|result_int\[24\]~48'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[23]~47 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[24]~48 } "NODE_NAME" } } { "db/add_sub_40i.tdf" "" { Text "C:/Users/jleung35/Downloads/g19_lab4/db/add_sub_40i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.495 ns g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[23\] 27 REG LAB_X27_Y20 12 " "Info: 27: + IC(0.000 ns) + CELL(0.096 ns) = 10.495 ns; Loc. = LAB_X27_Y20; Fanout = 12; REG Node = 'g19_Envelope:inst\|lpm_ff:lpm_ff_component\|dffs\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[24]~48 g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.964 ns ( 66.36 % ) " "Info: Total cell delay = 6.964 ns ( 66.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.531 ns ( 33.64 % ) " "Info: Total interconnect delay = 3.531 ns ( 33.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.495 ns" { g19_note_timer:inst1|GATE g19_Envelope:inst|mux3:Gate1|lpm_mux:LPM_MUX_component|mux_73e:auto_generated|result_node[0]~0 g19_Envelope:inst|lpm_mult:lpm_mult_component|mult_tqp:auto_generated|mac_mult1~DATAOUT3 g19_Envelope:inst|lpm_mult:lpm_mult_component|mult_tqp:auto_generated|result[3] g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|_~12 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[4]~9 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[5]~11 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[6]~13 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[7]~15 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[8]~17 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[9]~19 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[10]~21 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[11]~23 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[12]~25 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[13]~27 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[14]~29 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[15]~31 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[16]~33 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[17]~35 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[18]~37 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[19]~39 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[20]~41 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[21]~43 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[22]~45 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[23]~47 g19_Envelope:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_40i:auto_generated|result_int[24]~48 g19_Envelope:inst|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l0 0 " "Info: Pin \"l0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l1 0 " "Info: Pin \"l1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l2 0 " "Info: Pin \"l2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l3 0 " "Info: Pin \"l3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l4 0 " "Info: Pin \"l4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l5 0 " "Info: Pin \"l5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l6 0 " "Info: Pin \"l6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l7 0 " "Info: Pin \"l7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l8 0 " "Info: Pin \"l8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l9 0 " "Info: Pin \"l9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jleung35/Downloads/g19_lab4/g19_lab4.fit.smsg " "Info: Generated suppressed messages file C:/Users/jleung35/Downloads/g19_lab4/g19_lab4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 13:15:38 2013 " "Info: Processing ended: Fri Nov 15 13:15:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
