Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Oct  3 00:58:02 2016
| Host         : mai running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cnn_system_wrapper_timing_summary_routed.rpt -rpx cnn_system_wrapper_timing_summary_routed.rpx
| Design       : cnn_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0                70094        0.042        0.000                      0                70094        3.750        0.000                       0                 24473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.192        0.000                      0                65419        0.042        0.000                      0                65419        3.750        0.000                       0                 24473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.889        0.000                      0                 4675        1.116        0.000                      0                 4675  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg40_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 1.450ns (15.121%)  route 8.139ns (84.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         8.139    12.620    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X59Y118        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg40_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.701    12.880    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X59Y118        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg40_reg[9]/C
                         clock pessimism              0.129    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X59Y118        FDRE (Setup_fdre_C_D)       -0.043    12.812    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg40_reg[9]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg61_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 1.450ns (15.203%)  route 8.087ns (84.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         8.087    12.568    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X31Y126        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg61_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.684    12.863    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X31Y126        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg61_reg[9]/C
                         clock pessimism              0.129    12.992    
                         clock uncertainty           -0.154    12.838    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)       -0.040    12.798    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg61_reg[9]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 1.450ns (15.170%)  route 8.108ns (84.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         8.108    12.589    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X62Y119        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.703    12.882    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X62Y119        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[9]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X62Y119        FDRE (Setup_fdre_C_D)       -0.028    12.829    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg23_reg[9]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg50_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 1.450ns (15.252%)  route 8.057ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         8.057    12.538    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X29Y122        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg50_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.685    12.864    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X29Y122        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg50_reg[9]/C
                         clock pessimism              0.129    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X29Y122        FDRE (Setup_fdre_C_D)       -0.061    12.778    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg50_reg[9]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.538    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 1.450ns (15.353%)  route 7.994ns (84.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         7.994    12.475    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X28Y121        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.687    12.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X28Y121        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[9]/C
                         clock pessimism              0.129    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X28Y121        FDRE (Setup_fdre_C_D)       -0.067    12.774    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg62_reg[9]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -12.475    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg56_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.450ns (15.343%)  route 8.000ns (84.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         8.000    12.481    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X30Y122        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg56_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.685    12.864    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X30Y122        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg56_reg[9]/C
                         clock pessimism              0.129    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X30Y122        FDRE (Setup_fdre_C_D)       -0.045    12.794    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg56_reg[9]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg52_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 1.450ns (15.390%)  route 7.971ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         7.971    12.452    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X27Y124        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg52_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.678    12.857    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X27Y124        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg52_reg[9]/C
                         clock pessimism              0.129    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X27Y124        FDRE (Setup_fdre_C_D)       -0.040    12.792    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg52_reg[9]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg43_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.418ns  (logic 1.450ns (15.395%)  route 7.968ns (84.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=140, routed)         7.968    12.449    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[7]
    SLICE_X87Y137        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg43_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.716    12.895    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X87Y137        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg43_reg[7]/C
                         clock pessimism              0.129    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)       -0.058    12.812    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg43_reg[7]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg57_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 1.450ns (15.552%)  route 7.873ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=140, routed)         7.873    12.354    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X28Y122        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg57_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.685    12.864    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X28Y122        FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg57_reg[9]/C
                         clock pessimism              0.129    12.993    
                         clock uncertainty           -0.154    12.839    
    SLICE_X28Y122        FDRE (Setup_fdre_C_D)       -0.047    12.792    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg57_reg[9]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel20_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_pro20_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.518ns (7.168%)  route 6.708ns (92.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 12.851 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.896     3.190    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X82Y127        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel20_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y127        FDCE (Prop_fdce_C_Q)         0.518     3.708 r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel20_reg[6]/Q
                         net (fo=8, routed)           6.708    10.416    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_pixel20_reg[15][6]
    DSP48_X0Y19          DSP48E1                                      r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_pro20_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.672    12.851    cnn_system_i/copro_0/inst/top0/core6/conv/tree/s_axi_aclk
    DSP48_X0Y19          DSP48E1                                      r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_pro20_reg/CLK
                         clock pessimism              0.115    12.966    
                         clock uncertainty           -0.154    12.812    
    DSP48_X0Y19          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.928    10.884    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_pro20_reg
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight12_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight12_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.165%)  route 0.249ns (63.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.635     0.971    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X106Y55        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight12_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight12_reg[13]/Q
                         net (fo=2, routed)           0.249     1.360    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight12_reg[15]_0[13]
    SLICE_X106Y48        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight12_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.913     1.279    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X106Y48        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight12_reg[13]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X106Y48        FDCE (Hold_fdce_C_D)         0.070     1.319    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight12_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.611%)  route 0.277ns (68.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.608     0.944    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X95Y97         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.128     1.072 r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight18_reg[1]/Q
                         net (fo=2, routed)           0.277     1.349    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[15]_0[1]
    SLICE_X94Y104        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.963     1.329    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X94Y104        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[1]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X94Y104        FDCE (Hold_fdce_C_D)         0.010     1.304    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y85         FDRE                                         r  cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.119     1.168    cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y85         SRLC32E                                      r  cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.838     1.204    cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.940    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    cnn_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core5/conv/tree/r_fmap_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.250ns (55.700%)  route 0.199ns (44.300%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.557     0.893    cnn_system_i/copro_0/inst/top0/core5/conv/tree/s_axi_aclk
    SLICE_X43Y51         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/conv/tree/r_fmap_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  cnn_system_i/copro_0/inst/top0/core5/conv/tree/r_fmap_reg[15]/Q
                         net (fo=1, routed)           0.199     1.232    cnn_system_i/copro_0/inst/top0/result_66[15]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.277 r  cnn_system_i/copro_0/inst/top0/sum0_carry__2_i_1__4/O
                         net (fo=1, routed)           0.000     1.277    cnn_system_i/copro_0/inst/top0/core5/feat_accum/r_fmap_reg[15][3]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.341 r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/sum0_carry__2/O[3]
                         net (fo=2, routed)           0.000     1.341    cnn_system_i/copro_0/inst/top0/core5/feat_accum/D[15]
    SLICE_X42Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.830     1.196    cnn_system_i/copro_0/inst/top0/core5/feat_accum/s_axi_aclk
    SLICE_X42Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.130     1.296    cnn_system_i/copro_0/inst/top0/core5/feat_accum/total_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_pixel1_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.228%)  route 0.187ns (55.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.584     0.920    cnn_system_i/copro_0/inst/top0/core5/buf_feat/s_axi_aclk
    SLICE_X86Y50         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_pixel1_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDCE (Prop_fdce_C_Q)         0.148     1.068 r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_pixel1_1_reg[7]/Q
                         net (fo=2, routed)           0.187     1.254    cnn_system_i/copro_0/inst/top0/core5/pool/D[7]
    SLICE_X86Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.859     1.225    cnn_system_i/copro_0/inst/top0/core5/pool/s_axi_aclk
    SLICE_X86Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat3_reg[7]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X86Y49         FDRE (Hold_fdre_C_D)         0.009     1.204    cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.166%)  route 0.249ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.606     0.942    cnn_system_i/copro_0/inst/top0/core5/conv/wreg/s_axi_aclk
    SLICE_X91Y55         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y55         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight13_reg[2]/Q
                         net (fo=2, routed)           0.249     1.331    cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight12_reg[15]_0[2]
    SLICE_X90Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.882     1.248    cnn_system_i/copro_0/inst/top0/core5/conv/wreg/s_axi_aclk
    SLICE_X90Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight12_reg[2]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X90Y49         FDRE (Hold_fdre_C_D)         0.063     1.281    cnn_system_i/copro_0/inst/top0/core5/conv/wreg/r_weight12_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_pixel1_0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.531%)  route 0.177ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.584     0.920    cnn_system_i/copro_0/inst/top0/core5/buf_feat/s_axi_aclk
    SLICE_X86Y50         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_pixel1_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDCE (Prop_fdce_C_Q)         0.148     1.068 r  cnn_system_i/copro_0/inst/top0/core5/buf_feat/r_pixel1_0_reg[7]/Q
                         net (fo=1, routed)           0.177     1.245    cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel1_0_reg[15][7]
    SLICE_X86Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.859     1.225    cnn_system_i/copro_0/inst/top0/core5/pool/s_axi_aclk
    SLICE_X86Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat2_reg[7]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X86Y49         FDRE (Hold_fdre_C_D)        -0.001     1.194    cnn_system_i/copro_0/inst/top0/core5/pool/r_pixel_feat2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core2/conv/wreg/r_weight8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight8_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.967%)  route 0.227ns (58.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.551     0.887    cnn_system_i/copro_0/inst/top0/core2/conv/wreg/s_axi_aclk
    SLICE_X50Y57         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/wreg/r_weight8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  cnn_system_i/copro_0/inst/top0/core2/conv/wreg/r_weight8_reg[12]/Q
                         net (fo=2, routed)           0.227     1.277    cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight8_reg[15]_0[12]
    SLICE_X49Y53         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.824     1.190    cnn_system_i/copro_0/inst/top0/core2/conv/tree/s_axi_aclk
    SLICE_X49Y53         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight8_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.070     1.225    cnn_system_i/copro_0/inst/top0/core2/conv/tree/r_weight8_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight14_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight13_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.302%)  route 0.258ns (64.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.583     0.919    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X88Y54         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight14_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight14_reg[6]/Q
                         net (fo=2, routed)           0.258     1.318    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight13_reg[15]_0[6]
    SLICE_X87Y48         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight13_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.859     1.225    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X87Y48         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight13_reg[6]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X87Y48         FDRE (Hold_fdre_C_D)         0.070     1.265    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight13_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight23_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.536%)  route 0.321ns (69.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.553     0.889    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight23_reg[1]/Q
                         net (fo=2, routed)           0.321     1.350    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight23_reg[15]_0[1]
    SLICE_X44Y108        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight23_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.909     1.275    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X44Y108        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight23_reg[1]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X44Y108        FDCE (Hold_fdce_C_D)         0.057     1.297    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight23_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  cnn_system_i/copro_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  cnn_system_i/copro_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  cnn_system_i/copro_0/inst/top0/core7/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18  cnn_system_i/copro_0/inst/top0/core7/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  cnn_system_i/copro_0/inst/top0/core6/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19  cnn_system_i/copro_0/inst/top0/core6/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  cnn_system_i/copro_0/inst/top0/core5/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  cnn_system_i/copro_0/inst/top0/core5/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  cnn_system_i/copro_0/inst/top0/core4/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20  cnn_system_i/copro_0/inst/top0/core4/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff2/mem_reg_0_31_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y76  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff5/mem_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y76  cnn_system_i/copro_0/inst/top0/core6/buf_feat/buff5/mem_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y84  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y86  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y86  cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 0.642ns (7.418%)  route 8.013ns (92.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.653    11.643    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X99Y147        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.783    12.962    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X99Y147        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[11]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X99Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.532    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[11]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 0.642ns (7.418%)  route 8.013ns (92.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 12.962 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.653    11.643    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X99Y147        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.783    12.962    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X99Y147        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[15]/C
                         clock pessimism              0.129    13.091    
                         clock uncertainty           -0.154    12.937    
    SLICE_X99Y147        FDCE (Recov_fdce_C_CLR)     -0.405    12.532    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight21_reg[15]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 0.642ns (7.451%)  route 7.974ns (92.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.614    11.604    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X95Y145        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X95Y145        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[11]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X95Y145        FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[11]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 0.642ns (7.451%)  route 7.974ns (92.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.614    11.604    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X95Y145        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X95Y145        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[13]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X95Y145        FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[13]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 0.642ns (7.451%)  route 7.974ns (92.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.614    11.604    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X95Y145        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X95Y145        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[14]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X95Y145        FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[14]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 0.642ns (7.451%)  route 7.974ns (92.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.614    11.604    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X95Y145        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X95Y145        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[1]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X95Y145        FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight17_reg[1]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.642ns (7.497%)  route 7.921ns (92.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.561    11.551    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X103Y141       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X103Y141       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[12]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X103Y141       FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[12]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.642ns (7.497%)  route 7.921ns (92.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.561    11.551    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X103Y141       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X103Y141       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[4]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X103Y141       FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[4]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.642ns (7.497%)  route 7.921ns (92.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 12.961 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.561    11.551    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X103Y141       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.782    12.961    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X103Y141       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[5]/C
                         clock pessimism              0.129    13.090    
                         clock uncertainty           -0.154    12.936    
    SLICE_X103Y141       FDCE (Recov_fdce_C_CLR)     -0.405    12.531    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight21_reg[5]
  -------------------------------------------------------------------
                         required time                         12.531    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight19_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 0.642ns (7.505%)  route 7.912ns (92.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.694     2.988    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.360     4.866    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.990 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       6.553    11.542    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y142        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight19_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       1.779    12.958    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X93Y142        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight19_reg[12]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X93Y142        FDCE (Recov_fdce_C_CLR)     -0.405    12.528    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight19_reg[12]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.209ns (19.814%)  route 0.846ns (80.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.223     1.962    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y78         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.812     1.178    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[0]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.209ns (19.814%)  route 0.846ns (80.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.223     1.962    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y78         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.812     1.178    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[8]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight20_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.209ns (19.814%)  route 0.846ns (80.186%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.223     1.962    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y78         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.812     1.178    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X42Y78         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[3]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X42Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.609%)  route 0.857ns (80.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.234     1.973    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y78         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.812     1.178    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X39Y78         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[12]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.822    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.609%)  route 0.857ns (80.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.234     1.973    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y78         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.812     1.178    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X39Y78         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[13]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.822    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.209ns (18.454%)  route 0.924ns (81.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.301     2.040    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y79         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.813     1.179    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X42Y79         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[1]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.563%)  route 0.917ns (81.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.294     2.034    cnn_system_i/copro_0/inst/top0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y80         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.814     1.180    cnn_system_i/copro_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X39Y80         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[12]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.563%)  route 0.917ns (81.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.294     2.034    cnn_system_i/copro_0/inst/top0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y80         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.814     1.180    cnn_system_i/copro_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X39Y80         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[13]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight14_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.563%)  route 0.917ns (81.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.294     2.034    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X39Y80         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.814     1.180    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X39Y80         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[6]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X39Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight24_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.209ns (18.400%)  route 0.927ns (81.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.572     0.908    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.623     1.694    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.739 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14754, routed)       0.304     2.043    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y76         FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24675, routed)       0.809     1.175    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X41Y76         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[4]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X41Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight23_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  1.225    





