// Seed: 1442460988
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2,
    input tri0  id_3,
    input tri1  id_4
);
  assign id_6 = id_4;
  tri id_7;
  assign id_7 = 1'b0 == 1'd0;
  module_0(
      id_7, id_7
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always id_2 <= 1'b0;
  id_3 :
  assert property (@(posedge id_3) id_3) id_3 <= !id_1;
  module_0(
      id_1, id_1
  );
endmodule
