$date
	Fri Feb  6 22:09:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2 $end
$var wire 1 ! out_neg $end
$var wire 1 " out $end
$var reg 8 # a [7:0] $end
$var reg 1 $ clk $end
$var reg 3 % sel [2:0] $end
$scope module dut $end
$var wire 8 & a [7:0] $end
$var wire 1 ! out_neg $end
$var wire 3 ' sel [2:0] $end
$var parameter 32 ( WLOG $end
$var reg 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
$end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
b0 #
0"
1!
$end
#1000
b11 %
b11 '
#2000
b1 #
b1 &
#3000
b10 #
b10 &
#4000
b11 #
b11 &
#5000
b100 #
b100 &
1$
#6000
b101 #
b101 &
#7000
b110 #
b110 &
#8000
b111 #
b111 &
#9000
0!
1"
b1000 #
b1000 &
#10000
b1001 #
b1001 &
0$
#11000
b1010 #
b1010 &
#12000
b1011 #
b1011 &
#13000
b1100 #
b1100 &
#14000
b1101 #
b1101 &
#15000
b1110 #
b1110 &
1$
#16000
b1111 #
b1111 &
#17000
1!
0"
b10000 #
b10000 &
#20000
0$
#25000
1$
#30000
0$
#35000
1$
#37000
