#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a7c3c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a7c550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a6d2d0 .functor NOT 1, L_0x1adc730, C4<0>, C4<0>, C4<0>;
L_0x1adc510 .functor XOR 2, L_0x1adc3d0, L_0x1adc470, C4<00>, C4<00>;
L_0x1adc620 .functor XOR 2, L_0x1adc510, L_0x1adc580, C4<00>, C4<00>;
v0x1ad3130_0 .net *"_ivl_10", 1 0, L_0x1adc580;  1 drivers
v0x1ad3230_0 .net *"_ivl_12", 1 0, L_0x1adc620;  1 drivers
v0x1ad3310_0 .net *"_ivl_2", 1 0, L_0x1ad64f0;  1 drivers
v0x1ad33d0_0 .net *"_ivl_4", 1 0, L_0x1adc3d0;  1 drivers
v0x1ad34b0_0 .net *"_ivl_6", 1 0, L_0x1adc470;  1 drivers
v0x1ad35e0_0 .net *"_ivl_8", 1 0, L_0x1adc510;  1 drivers
v0x1ad36c0_0 .net "a", 0 0, v0x1acd6f0_0;  1 drivers
v0x1ad3760_0 .net "b", 0 0, v0x1acd790_0;  1 drivers
v0x1ad3800_0 .net "c", 0 0, v0x1acd830_0;  1 drivers
v0x1ad38a0_0 .var "clk", 0 0;
v0x1ad3940_0 .net "d", 0 0, v0x1acd970_0;  1 drivers
v0x1ad39e0_0 .net "out_pos_dut", 0 0, L_0x1adc000;  1 drivers
v0x1ad3a80_0 .net "out_pos_ref", 0 0, L_0x1ad4fb0;  1 drivers
v0x1ad3b20_0 .net "out_sop_dut", 0 0, L_0x1ad5f10;  1 drivers
v0x1ad3bc0_0 .net "out_sop_ref", 0 0, L_0x1aa7ea0;  1 drivers
v0x1ad3c60_0 .var/2u "stats1", 223 0;
v0x1ad3d00_0 .var/2u "strobe", 0 0;
v0x1ad3da0_0 .net "tb_match", 0 0, L_0x1adc730;  1 drivers
v0x1ad3e70_0 .net "tb_mismatch", 0 0, L_0x1a6d2d0;  1 drivers
v0x1ad3f10_0 .net "wavedrom_enable", 0 0, v0x1acdc40_0;  1 drivers
v0x1ad3fe0_0 .net "wavedrom_title", 511 0, v0x1acdce0_0;  1 drivers
L_0x1ad64f0 .concat [ 1 1 0 0], L_0x1ad4fb0, L_0x1aa7ea0;
L_0x1adc3d0 .concat [ 1 1 0 0], L_0x1ad4fb0, L_0x1aa7ea0;
L_0x1adc470 .concat [ 1 1 0 0], L_0x1adc000, L_0x1ad5f10;
L_0x1adc580 .concat [ 1 1 0 0], L_0x1ad4fb0, L_0x1aa7ea0;
L_0x1adc730 .cmp/eeq 2, L_0x1ad64f0, L_0x1adc620;
S_0x1a7c6e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a7c550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a6d6b0 .functor AND 1, v0x1acd830_0, v0x1acd970_0, C4<1>, C4<1>;
L_0x1a6da90 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6de70 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e0f0 .functor AND 1, L_0x1a6da90, L_0x1a6de70, C4<1>, C4<1>;
L_0x1a86fd0 .functor AND 1, L_0x1a6e0f0, v0x1acd830_0, C4<1>, C4<1>;
L_0x1aa7ea0 .functor OR 1, L_0x1a6d6b0, L_0x1a86fd0, C4<0>, C4<0>;
L_0x1ad4430 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1ad44a0 .functor OR 1, L_0x1ad4430, v0x1acd970_0, C4<0>, C4<0>;
L_0x1ad45b0 .functor AND 1, v0x1acd830_0, L_0x1ad44a0, C4<1>, C4<1>;
L_0x1ad4670 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad4740 .functor OR 1, L_0x1ad4670, v0x1acd790_0, C4<0>, C4<0>;
L_0x1ad47b0 .functor AND 1, L_0x1ad45b0, L_0x1ad4740, C4<1>, C4<1>;
L_0x1ad4930 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1ad49a0 .functor OR 1, L_0x1ad4930, v0x1acd970_0, C4<0>, C4<0>;
L_0x1ad48c0 .functor AND 1, v0x1acd830_0, L_0x1ad49a0, C4<1>, C4<1>;
L_0x1ad4b30 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad4c30 .functor OR 1, L_0x1ad4b30, v0x1acd970_0, C4<0>, C4<0>;
L_0x1ad4cf0 .functor AND 1, L_0x1ad48c0, L_0x1ad4c30, C4<1>, C4<1>;
L_0x1ad4ea0 .functor XNOR 1, L_0x1ad47b0, L_0x1ad4cf0, C4<0>, C4<0>;
v0x1a6cc00_0 .net *"_ivl_0", 0 0, L_0x1a6d6b0;  1 drivers
v0x1a6d000_0 .net *"_ivl_12", 0 0, L_0x1ad4430;  1 drivers
v0x1a6d3e0_0 .net *"_ivl_14", 0 0, L_0x1ad44a0;  1 drivers
v0x1a6d7c0_0 .net *"_ivl_16", 0 0, L_0x1ad45b0;  1 drivers
v0x1a6dba0_0 .net *"_ivl_18", 0 0, L_0x1ad4670;  1 drivers
v0x1a6df80_0 .net *"_ivl_2", 0 0, L_0x1a6da90;  1 drivers
v0x1a6e200_0 .net *"_ivl_20", 0 0, L_0x1ad4740;  1 drivers
v0x1acbc60_0 .net *"_ivl_24", 0 0, L_0x1ad4930;  1 drivers
v0x1acbd40_0 .net *"_ivl_26", 0 0, L_0x1ad49a0;  1 drivers
v0x1acbe20_0 .net *"_ivl_28", 0 0, L_0x1ad48c0;  1 drivers
v0x1acbf00_0 .net *"_ivl_30", 0 0, L_0x1ad4b30;  1 drivers
v0x1acbfe0_0 .net *"_ivl_32", 0 0, L_0x1ad4c30;  1 drivers
v0x1acc0c0_0 .net *"_ivl_36", 0 0, L_0x1ad4ea0;  1 drivers
L_0x7f564c98b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1acc180_0 .net *"_ivl_38", 0 0, L_0x7f564c98b018;  1 drivers
v0x1acc260_0 .net *"_ivl_4", 0 0, L_0x1a6de70;  1 drivers
v0x1acc340_0 .net *"_ivl_6", 0 0, L_0x1a6e0f0;  1 drivers
v0x1acc420_0 .net *"_ivl_8", 0 0, L_0x1a86fd0;  1 drivers
v0x1acc500_0 .net "a", 0 0, v0x1acd6f0_0;  alias, 1 drivers
v0x1acc5c0_0 .net "b", 0 0, v0x1acd790_0;  alias, 1 drivers
v0x1acc680_0 .net "c", 0 0, v0x1acd830_0;  alias, 1 drivers
v0x1acc740_0 .net "d", 0 0, v0x1acd970_0;  alias, 1 drivers
v0x1acc800_0 .net "out_pos", 0 0, L_0x1ad4fb0;  alias, 1 drivers
v0x1acc8c0_0 .net "out_sop", 0 0, L_0x1aa7ea0;  alias, 1 drivers
v0x1acc980_0 .net "pos0", 0 0, L_0x1ad47b0;  1 drivers
v0x1acca40_0 .net "pos1", 0 0, L_0x1ad4cf0;  1 drivers
L_0x1ad4fb0 .functor MUXZ 1, L_0x7f564c98b018, L_0x1ad47b0, L_0x1ad4ea0, C4<>;
S_0x1accbc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a7c550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1acd6f0_0 .var "a", 0 0;
v0x1acd790_0 .var "b", 0 0;
v0x1acd830_0 .var "c", 0 0;
v0x1acd8d0_0 .net "clk", 0 0, v0x1ad38a0_0;  1 drivers
v0x1acd970_0 .var "d", 0 0;
v0x1acda60_0 .var/2u "fail", 0 0;
v0x1acdb00_0 .var/2u "fail1", 0 0;
v0x1acdba0_0 .net "tb_match", 0 0, L_0x1adc730;  alias, 1 drivers
v0x1acdc40_0 .var "wavedrom_enable", 0 0;
v0x1acdce0_0 .var "wavedrom_title", 511 0;
E_0x1a7ad30/0 .event negedge, v0x1acd8d0_0;
E_0x1a7ad30/1 .event posedge, v0x1acd8d0_0;
E_0x1a7ad30 .event/or E_0x1a7ad30/0, E_0x1a7ad30/1;
S_0x1accef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1accbc0;
 .timescale -12 -12;
v0x1acd130_0 .var/2s "i", 31 0;
E_0x1a7abd0 .event posedge, v0x1acd8d0_0;
S_0x1acd230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1accbc0;
 .timescale -12 -12;
v0x1acd430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1acd510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1accbc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1acdec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a7c550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ad5160 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1ad5300 .functor AND 1, v0x1acd6f0_0, L_0x1ad5160, C4<1>, C4<1>;
L_0x1ad53e0 .functor NOT 1, v0x1acd830_0, C4<0>, C4<0>, C4<0>;
L_0x1ad5560 .functor AND 1, L_0x1ad5300, L_0x1ad53e0, C4<1>, C4<1>;
L_0x1ad56a0 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ad5820 .functor AND 1, L_0x1ad5560, L_0x1ad56a0, C4<1>, C4<1>;
L_0x1ad5970 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad5af0 .functor AND 1, L_0x1ad5970, v0x1acd790_0, C4<1>, C4<1>;
L_0x1ad5c00 .functor AND 1, L_0x1ad5af0, v0x1acd830_0, C4<1>, C4<1>;
L_0x1ad5cc0 .functor AND 1, L_0x1ad5c00, v0x1acd970_0, C4<1>, C4<1>;
L_0x1ad5de0 .functor OR 1, L_0x1ad5820, L_0x1ad5cc0, C4<0>, C4<0>;
L_0x1ad5ea0 .functor AND 1, v0x1acd6f0_0, v0x1acd790_0, C4<1>, C4<1>;
L_0x1ad5f80 .functor AND 1, L_0x1ad5ea0, v0x1acd830_0, C4<1>, C4<1>;
L_0x1ad6040 .functor AND 1, L_0x1ad5f80, v0x1acd970_0, C4<1>, C4<1>;
L_0x1ad5f10 .functor OR 1, L_0x1ad5de0, L_0x1ad6040, C4<0>, C4<0>;
L_0x1ad6270 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6370 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1ad63e0 .functor OR 1, L_0x1ad6270, L_0x1ad6370, C4<0>, C4<0>;
L_0x1ad6590 .functor NOT 1, v0x1acd830_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6600 .functor OR 1, L_0x1ad63e0, L_0x1ad6590, C4<0>, C4<0>;
L_0x1ad67c0 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6830 .functor OR 1, L_0x1ad6600, L_0x1ad67c0, C4<0>, C4<0>;
L_0x1ad6a00 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6a70 .functor OR 1, v0x1acd6f0_0, L_0x1ad6a00, C4<0>, C4<0>;
L_0x1ad6c00 .functor NOT 1, v0x1acd830_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6c70 .functor OR 1, L_0x1ad6a70, L_0x1ad6c00, C4<0>, C4<0>;
L_0x1ad6e60 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ad6ed0 .functor OR 1, L_0x1ad6c70, L_0x1ad6e60, C4<0>, C4<0>;
L_0x1ad70d0 .functor AND 1, L_0x1ad6830, L_0x1ad6ed0, C4<1>, C4<1>;
L_0x1ad71e0 .functor OR 1, v0x1acd6f0_0, v0x1acd790_0, C4<0>, C4<0>;
L_0x1ad7350 .functor NOT 1, v0x1acd830_0, C4<0>, C4<0>, C4<0>;
L_0x1ad73c0 .functor OR 1, L_0x1ad71e0, L_0x1ad7350, C4<0>, C4<0>;
L_0x1ad75e0 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7650 .functor OR 1, L_0x1ad73c0, L_0x1ad75e0, C4<0>, C4<0>;
L_0x1ad7880 .functor AND 1, L_0x1ad70d0, L_0x1ad7650, C4<1>, C4<1>;
L_0x1ad7990 .functor OR 1, v0x1acd6f0_0, v0x1acd790_0, C4<0>, C4<0>;
L_0x1ad7b30 .functor OR 1, L_0x1ad7990, v0x1acd830_0, C4<0>, C4<0>;
L_0x1ad7bf0 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7a00 .functor OR 1, L_0x1ad7b30, L_0x1ad7bf0, C4<0>, C4<0>;
L_0x1ad7da0 .functor AND 1, L_0x1ad7880, L_0x1ad7a00, C4<1>, C4<1>;
L_0x1ad8000 .functor OR 1, v0x1acd6f0_0, v0x1acd790_0, C4<0>, C4<0>;
L_0x1ad8070 .functor OR 1, L_0x1ad8000, v0x1acd830_0, C4<0>, C4<0>;
L_0x1ad8290 .functor OR 1, L_0x1ad8070, v0x1acd970_0, C4<0>, C4<0>;
L_0x1ad8350 .functor AND 1, L_0x1ad7da0, L_0x1ad8290, C4<1>, C4<1>;
L_0x1ad85d0 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8640 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1ad8830 .functor OR 1, L_0x1ad85d0, L_0x1ad8640, C4<0>, C4<0>;
L_0x1ad8940 .functor OR 1, L_0x1ad8830, v0x1acd830_0, C4<0>, C4<0>;
L_0x1ad8da0 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9020 .functor OR 1, L_0x1ad8940, L_0x1ad8da0, C4<0>, C4<0>;
L_0x1ad92d0 .functor AND 1, L_0x1ad8350, L_0x1ad9020, C4<1>, C4<1>;
L_0x1ad93e0 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9810 .functor OR 1, L_0x1ad93e0, v0x1acd790_0, C4<0>, C4<0>;
L_0x1ad98d0 .functor NOT 1, v0x1acd830_0, C4<0>, C4<0>, C4<0>;
L_0x1ad9b00 .functor OR 1, L_0x1ad9810, L_0x1ad98d0, C4<0>, C4<0>;
L_0x1ad9c10 .functor OR 1, L_0x1ad9b00, v0x1acd970_0, C4<0>, C4<0>;
L_0x1ad9ea0 .functor AND 1, L_0x1ad92d0, L_0x1ad9c10, C4<1>, C4<1>;
L_0x1ad9fb0 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ada200 .functor OR 1, L_0x1ad9fb0, v0x1acd790_0, C4<0>, C4<0>;
L_0x1ada2c0 .functor OR 1, L_0x1ada200, v0x1acd830_0, C4<0>, C4<0>;
L_0x1ada570 .functor NOT 1, v0x1acd970_0, C4<0>, C4<0>, C4<0>;
L_0x1ada5e0 .functor OR 1, L_0x1ada2c0, L_0x1ada570, C4<0>, C4<0>;
L_0x1ada8f0 .functor AND 1, L_0x1ad9ea0, L_0x1ada5e0, C4<1>, C4<1>;
L_0x1adaa00 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1adac80 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1adacf0 .functor OR 1, L_0x1adaa00, L_0x1adac80, C4<0>, C4<0>;
L_0x1adb020 .functor NOT 1, v0x1acd830_0, C4<0>, C4<0>, C4<0>;
L_0x1adb090 .functor OR 1, L_0x1adacf0, L_0x1adb020, C4<0>, C4<0>;
L_0x1adb3d0 .functor OR 1, L_0x1adb090, v0x1acd970_0, C4<0>, C4<0>;
L_0x1adb490 .functor AND 1, L_0x1ada8f0, L_0x1adb3d0, C4<1>, C4<1>;
L_0x1adb7e0 .functor NOT 1, v0x1acd6f0_0, C4<0>, C4<0>, C4<0>;
L_0x1adb850 .functor NOT 1, v0x1acd790_0, C4<0>, C4<0>, C4<0>;
L_0x1adbb10 .functor OR 1, L_0x1adb7e0, L_0x1adb850, C4<0>, C4<0>;
L_0x1adbc20 .functor OR 1, L_0x1adbb10, v0x1acd830_0, C4<0>, C4<0>;
L_0x1adbf40 .functor OR 1, L_0x1adbc20, v0x1acd970_0, C4<0>, C4<0>;
L_0x1adc000 .functor AND 1, L_0x1adb490, L_0x1adbf40, C4<1>, C4<1>;
v0x1ace080_0 .net *"_ivl_0", 0 0, L_0x1ad5160;  1 drivers
v0x1ace160_0 .net *"_ivl_10", 0 0, L_0x1ad5820;  1 drivers
v0x1ace240_0 .net *"_ivl_100", 0 0, L_0x1ad92d0;  1 drivers
v0x1ace330_0 .net *"_ivl_102", 0 0, L_0x1ad93e0;  1 drivers
v0x1ace410_0 .net *"_ivl_104", 0 0, L_0x1ad9810;  1 drivers
v0x1ace540_0 .net *"_ivl_106", 0 0, L_0x1ad98d0;  1 drivers
v0x1ace620_0 .net *"_ivl_108", 0 0, L_0x1ad9b00;  1 drivers
v0x1ace700_0 .net *"_ivl_110", 0 0, L_0x1ad9c10;  1 drivers
v0x1ace7e0_0 .net *"_ivl_112", 0 0, L_0x1ad9ea0;  1 drivers
v0x1ace950_0 .net *"_ivl_114", 0 0, L_0x1ad9fb0;  1 drivers
v0x1acea30_0 .net *"_ivl_116", 0 0, L_0x1ada200;  1 drivers
v0x1aceb10_0 .net *"_ivl_118", 0 0, L_0x1ada2c0;  1 drivers
v0x1acebf0_0 .net *"_ivl_12", 0 0, L_0x1ad5970;  1 drivers
v0x1acecd0_0 .net *"_ivl_120", 0 0, L_0x1ada570;  1 drivers
v0x1acedb0_0 .net *"_ivl_122", 0 0, L_0x1ada5e0;  1 drivers
v0x1acee90_0 .net *"_ivl_124", 0 0, L_0x1ada8f0;  1 drivers
v0x1acef70_0 .net *"_ivl_126", 0 0, L_0x1adaa00;  1 drivers
v0x1acf160_0 .net *"_ivl_128", 0 0, L_0x1adac80;  1 drivers
v0x1acf240_0 .net *"_ivl_130", 0 0, L_0x1adacf0;  1 drivers
v0x1acf320_0 .net *"_ivl_132", 0 0, L_0x1adb020;  1 drivers
v0x1acf400_0 .net *"_ivl_134", 0 0, L_0x1adb090;  1 drivers
v0x1acf4e0_0 .net *"_ivl_136", 0 0, L_0x1adb3d0;  1 drivers
v0x1acf5c0_0 .net *"_ivl_138", 0 0, L_0x1adb490;  1 drivers
v0x1acf6a0_0 .net *"_ivl_14", 0 0, L_0x1ad5af0;  1 drivers
v0x1acf780_0 .net *"_ivl_140", 0 0, L_0x1adb7e0;  1 drivers
v0x1acf860_0 .net *"_ivl_142", 0 0, L_0x1adb850;  1 drivers
v0x1acf940_0 .net *"_ivl_144", 0 0, L_0x1adbb10;  1 drivers
v0x1acfa20_0 .net *"_ivl_146", 0 0, L_0x1adbc20;  1 drivers
v0x1acfb00_0 .net *"_ivl_148", 0 0, L_0x1adbf40;  1 drivers
v0x1acfbe0_0 .net *"_ivl_16", 0 0, L_0x1ad5c00;  1 drivers
v0x1acfcc0_0 .net *"_ivl_18", 0 0, L_0x1ad5cc0;  1 drivers
v0x1acfda0_0 .net *"_ivl_2", 0 0, L_0x1ad5300;  1 drivers
v0x1acfe80_0 .net *"_ivl_20", 0 0, L_0x1ad5de0;  1 drivers
v0x1ad0170_0 .net *"_ivl_22", 0 0, L_0x1ad5ea0;  1 drivers
v0x1ad0250_0 .net *"_ivl_24", 0 0, L_0x1ad5f80;  1 drivers
v0x1ad0330_0 .net *"_ivl_26", 0 0, L_0x1ad6040;  1 drivers
v0x1ad0410_0 .net *"_ivl_30", 0 0, L_0x1ad6270;  1 drivers
v0x1ad04f0_0 .net *"_ivl_32", 0 0, L_0x1ad6370;  1 drivers
v0x1ad05d0_0 .net *"_ivl_34", 0 0, L_0x1ad63e0;  1 drivers
v0x1ad06b0_0 .net *"_ivl_36", 0 0, L_0x1ad6590;  1 drivers
v0x1ad0790_0 .net *"_ivl_38", 0 0, L_0x1ad6600;  1 drivers
v0x1ad0870_0 .net *"_ivl_4", 0 0, L_0x1ad53e0;  1 drivers
v0x1ad0950_0 .net *"_ivl_40", 0 0, L_0x1ad67c0;  1 drivers
v0x1ad0a30_0 .net *"_ivl_42", 0 0, L_0x1ad6830;  1 drivers
v0x1ad0b10_0 .net *"_ivl_44", 0 0, L_0x1ad6a00;  1 drivers
v0x1ad0bf0_0 .net *"_ivl_46", 0 0, L_0x1ad6a70;  1 drivers
v0x1ad0cd0_0 .net *"_ivl_48", 0 0, L_0x1ad6c00;  1 drivers
v0x1ad0db0_0 .net *"_ivl_50", 0 0, L_0x1ad6c70;  1 drivers
v0x1ad0e90_0 .net *"_ivl_52", 0 0, L_0x1ad6e60;  1 drivers
v0x1ad0f70_0 .net *"_ivl_54", 0 0, L_0x1ad6ed0;  1 drivers
v0x1ad1050_0 .net *"_ivl_56", 0 0, L_0x1ad70d0;  1 drivers
v0x1ad1130_0 .net *"_ivl_58", 0 0, L_0x1ad71e0;  1 drivers
v0x1ad1210_0 .net *"_ivl_6", 0 0, L_0x1ad5560;  1 drivers
v0x1ad12f0_0 .net *"_ivl_60", 0 0, L_0x1ad7350;  1 drivers
v0x1ad13d0_0 .net *"_ivl_62", 0 0, L_0x1ad73c0;  1 drivers
v0x1ad14b0_0 .net *"_ivl_64", 0 0, L_0x1ad75e0;  1 drivers
v0x1ad1590_0 .net *"_ivl_66", 0 0, L_0x1ad7650;  1 drivers
v0x1ad1670_0 .net *"_ivl_68", 0 0, L_0x1ad7880;  1 drivers
v0x1ad1750_0 .net *"_ivl_70", 0 0, L_0x1ad7990;  1 drivers
v0x1ad1830_0 .net *"_ivl_72", 0 0, L_0x1ad7b30;  1 drivers
v0x1ad1910_0 .net *"_ivl_74", 0 0, L_0x1ad7bf0;  1 drivers
v0x1ad19f0_0 .net *"_ivl_76", 0 0, L_0x1ad7a00;  1 drivers
v0x1ad1ad0_0 .net *"_ivl_78", 0 0, L_0x1ad7da0;  1 drivers
v0x1ad1bb0_0 .net *"_ivl_8", 0 0, L_0x1ad56a0;  1 drivers
v0x1ad1c90_0 .net *"_ivl_80", 0 0, L_0x1ad8000;  1 drivers
v0x1ad2180_0 .net *"_ivl_82", 0 0, L_0x1ad8070;  1 drivers
v0x1ad2260_0 .net *"_ivl_84", 0 0, L_0x1ad8290;  1 drivers
v0x1ad2340_0 .net *"_ivl_86", 0 0, L_0x1ad8350;  1 drivers
v0x1ad2420_0 .net *"_ivl_88", 0 0, L_0x1ad85d0;  1 drivers
v0x1ad2500_0 .net *"_ivl_90", 0 0, L_0x1ad8640;  1 drivers
v0x1ad25e0_0 .net *"_ivl_92", 0 0, L_0x1ad8830;  1 drivers
v0x1ad26c0_0 .net *"_ivl_94", 0 0, L_0x1ad8940;  1 drivers
v0x1ad27a0_0 .net *"_ivl_96", 0 0, L_0x1ad8da0;  1 drivers
v0x1ad2880_0 .net *"_ivl_98", 0 0, L_0x1ad9020;  1 drivers
v0x1ad2960_0 .net "a", 0 0, v0x1acd6f0_0;  alias, 1 drivers
v0x1ad2a00_0 .net "b", 0 0, v0x1acd790_0;  alias, 1 drivers
v0x1ad2af0_0 .net "c", 0 0, v0x1acd830_0;  alias, 1 drivers
v0x1ad2be0_0 .net "d", 0 0, v0x1acd970_0;  alias, 1 drivers
v0x1ad2cd0_0 .net "out_pos", 0 0, L_0x1adc000;  alias, 1 drivers
v0x1ad2d90_0 .net "out_sop", 0 0, L_0x1ad5f10;  alias, 1 drivers
S_0x1ad2f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a7c550;
 .timescale -12 -12;
E_0x1a629f0 .event anyedge, v0x1ad3d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ad3d00_0;
    %nor/r;
    %assign/vec4 v0x1ad3d00_0, 0;
    %wait E_0x1a629f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1accbc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1acda60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1acdb00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1accbc0;
T_4 ;
    %wait E_0x1a7ad30;
    %load/vec4 v0x1acdba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1acda60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1accbc0;
T_5 ;
    %wait E_0x1a7abd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %wait E_0x1a7abd0;
    %load/vec4 v0x1acda60_0;
    %store/vec4 v0x1acdb00_0, 0, 1;
    %fork t_1, S_0x1accef0;
    %jmp t_0;
    .scope S_0x1accef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1acd130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1acd130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a7abd0;
    %load/vec4 v0x1acd130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1acd130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1acd130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1accbc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a7ad30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1acd970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1acd790_0, 0;
    %assign/vec4 v0x1acd6f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1acda60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1acdb00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a7c550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ad3d00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a7c550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ad38a0_0;
    %inv;
    %store/vec4 v0x1ad38a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a7c550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1acd8d0_0, v0x1ad3e70_0, v0x1ad36c0_0, v0x1ad3760_0, v0x1ad3800_0, v0x1ad3940_0, v0x1ad3bc0_0, v0x1ad3b20_0, v0x1ad3a80_0, v0x1ad39e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a7c550;
T_9 ;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a7c550;
T_10 ;
    %wait E_0x1a7ad30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad3c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
    %load/vec4 v0x1ad3da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ad3c60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ad3bc0_0;
    %load/vec4 v0x1ad3bc0_0;
    %load/vec4 v0x1ad3b20_0;
    %xor;
    %load/vec4 v0x1ad3bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ad3a80_0;
    %load/vec4 v0x1ad3a80_0;
    %load/vec4 v0x1ad39e0_0;
    %xor;
    %load/vec4 v0x1ad3a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ad3c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ad3c60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter4/response2/top_module.sv";
