

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_411] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         2.73MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                  0.1 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
b81aa50f6bd3b384021a777992c5c889  /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.1/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.1/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.1/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_vTuJbv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MGkjNJ"
Running: cat _ptx_MGkjNJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3d7UoY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3d7UoY --output-file  /dev/null 2> _ptx_MGkjNJinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MGkjNJ _ptx2_3d7UoY _ptx_MGkjNJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 969824
gpu_sim_insn = 103760320
gpu_ipc =     106.9888
gpu_tot_sim_cycle = 1191974
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =      87.0491
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 62894
gpu_stall_icnt2sh    = 201080
partiton_reqs_in_parallel = 21273234
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9351
partiton_level_parallism_total  =      17.8471
partiton_reqs_in_parallel_util = 21273234
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 967784
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9814
partiton_level_parallism_util_total  =      21.9814
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      11.0669 GB/Sec
L2_BW_total  =       9.0044 GB/Sec
gpu_total_sim_rate=42213

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2677, 3454, 3457, 3450, 3457, 3306, 3317, 2687, 2509, 3136, 3143, 3134, 3143, 3133, 3141, 2513, 2503, 3133, 3136, 3132, 3138, 3128, 3139, 2507, 2504, 3140, 3141, 3138, 3143, 2993, 2999, 2434, 2260, 2823, 2829, 2824, 2833, 2823, 2834, 2263, 2505, 3130, 3134, 3130, 3136, 3131, 3136, 2511, 2256, 2821, 2824, 2817, 2824, 2817, 2826, 2260, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 117070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 73432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 38752
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172994	W0_Idle:11475318	W0_Scoreboard:39389360	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 512 
maxdqlatency = 0 
maxmflatency = 77463 
averagemflatency = 25956 
max_icnt2mem_latency = 77205 
max_icnt2sh_latency = 1191973 
mrq_lat_table:17564 	1918 	1404 	4398 	6952 	7366 	2930 	3777 	3478 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29301 	12774 	123 	26 	922 	2147 	3083 	24754 	26133 	13609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	20809 	1333 	117 	45 	20054 	204 	0 	0 	108 	840 	2702 	2708 	27889 	23117 	13310 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23145 	40176 	21505 	880 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	9540 	4240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	14 	1 	1 	5 	5 	20 	33 	161 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        68        70        68        70        68        70        62        66        68        70        68        70        58        62        68        70 
dram[1]:        68        70        68        70        68        70        65        66        68        70        68        70        56        55        68        70 
dram[2]:        68        70        68        70        68        70        63        63        68        70        68        70        56        58        68        70 
dram[3]:        68        70        68        70        68        70        64        65        68        70        68        70        68        70        68        70 
dram[4]:        68        70        68        70        68        70        62        65        68        70        68        70        68        70        68        70 
dram[5]:        68        70        68        70        68        70        64        64        68        70        68        70        68        70        68        70 
dram[6]:        68        70        68        70        68        70        65        66        68        70        68        70        68        70        68        70 
dram[7]:        68        70        68        70        68        70        62        64        68        70        68        70        68        70        68        70 
dram[8]:        68        70        68        70        68        70        62        66        68        70        68        70        54        58        68        70 
dram[9]:        68        70        68        70        68        70        65        66        68        70        68        70        56        55        68        70 
dram[10]:        68        70        68        70        68        70        64        66        68        70        68        70        56        58        68        70 
maximum service time to same row:
dram[0]:    240275    240277    211646    211662    248069    248132    201230    201230    222017    222015    248158    248305    198061    198026    212030    212188 
dram[1]:    240414    240287    211670    211773    248105    248103    201200    201202    222047    222047    248171    248177    198059    199028    212251    212146 
dram[2]:    240288    240290    211609    211625    248106    248099    201191    201196    222024    222025    248299    248306    198540    198324    212061    212156 
dram[3]:    240293    240352    211629    211772    248101    248158    201209    201290    222024    222070    248306    248512    198288    198348    212179    212376 
dram[4]:    240358    240365    211635    211676    248145    248147    201200    201196    222080    222079    248361    248935    198285    199079    212347    212583 
dram[5]:    240352    240339    211608    211623    248117    248233    201191    201191    222087    222072    263688    263656    198603    198362    305819    305796 
dram[6]:    240519    240357    211627    211733    248228    248176    201204    201279    222077    222044    263658    263685    198316    198365    305904    305779 
dram[7]:    240360    240361    211634    211664    248078    248146    201202    201227    222043    222031    263684    263688    198271    198252    305792    305754 
dram[8]:    240277    240277    211644    211661    248072    248133    201234    201233    222014    222012    248159    248307    198078    198035    212027    212171 
dram[9]:    240414    240289    211668    211729    248103    248104    201251    201279    222047    222038    248173    248177    198054    198018    212248    212140 
dram[10]:    240290    240296    211670    211687    248074    248101    201241    201239    222028    222018    248301    248307    198073    198048    212100    212148 
average row accesses per activate:
dram[0]: 13.700000 14.100000 29.900000 30.400000 20.571428 21.142857 24.416666 25.083334 26.600000 27.500000 21.666666 22.083334 20.142857 20.714285 15.666667 21.846153 
dram[1]: 15.111111 14.842105 30.000000 30.600000 20.428572 21.142857 24.666666 25.083334 26.700001 27.100000 21.500000 22.083334 19.928572 20.000000 18.933332 16.823530 
dram[2]: 13.500000 14.050000 29.900000 30.400000 20.642857 21.214285 24.500000 24.833334 26.500000 26.799999 21.333334 22.000000 20.000000 20.285715 15.777778 18.799999 
dram[3]: 13.900000 13.571428 29.900000 30.400000 20.428572 21.000000 24.583334 25.000000 29.333334 30.111111 21.583334 22.166666 19.857143 23.750000 15.555555 21.692308 
dram[4]: 14.263158 14.842105 30.000000 30.600000 20.642857 21.000000 24.416666 25.000000 29.333334 29.777779 21.500000 22.083334 23.250000 28.100000 15.777778 16.764706 
dram[5]: 13.600000 14.050000 30.000000 30.500000 20.500000 21.214285 24.583334 24.916666 29.333334 30.000000 21.666666 22.083334 27.700001 28.600000 16.647058 15.555555 
dram[6]: 15.444445 14.894737 30.000000 30.500000 20.571428 21.071428 24.583334 25.000000 29.000000 29.777779 21.666666 22.416666 27.600000 28.200001 20.071428 16.882353 
dram[7]: 12.857142 14.736842 30.000000 30.500000 20.642857 21.214285 24.333334 24.833334 29.222221 29.888889 21.333334 21.916666 28.100000 28.200001 14.842105 18.000000 
dram[8]: 13.600000 15.611111 30.000000 30.500000 20.428572 21.000000 24.333334 25.000000 26.299999 27.100000 21.666666 22.000000 20.285715 20.428572 14.894737 15.833333 
dram[9]: 15.166667 16.470589 29.799999 30.600000 20.285715 21.000000 24.583334 25.000000 26.200001 26.799999 21.750000 22.583334 19.785715 20.357143 17.687500 16.055555 
dram[10]: 14.421053 15.000000 29.900000 30.500000 20.571428 21.071428 24.500000 25.000000 26.600000 26.900000 21.583334 22.250000 20.214285 20.357143 16.764706 19.200001 
average row locality = 49788/2332 = 21.349915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       129       138       155       160       144       152       150       158       138       147       132       137       140       148       138       140 
dram[1]:       128       138       156       162       142       152       153       158       139       143       130       137       137       138       140       142 
dram[2]:       126       137       155       160       145       153       151       155       137       140       128       136       138       142       140       138 
dram[3]:       134       141       155       160       142       150       152       157       136       143       131       138       136       143       136       138 
dram[4]:       127       138       156       162       145       150       150       157       136       140       130       137       137       139       139       140 
dram[5]:       128       137       156       161       143       153       152       156       136       142       132       137       134       143       138       135 
dram[6]:       134       139       156       161       144       151       153       158       133       140       132       141       133       139       136       142 
dram[7]:       126       136       156       161       145       153       150       156       135       141       128       135       138       139       137       143 
dram[8]:       128       137       156       161       142       150       150       158       135       143       132       136       141       143       138       140 
dram[9]:       129       136       154       162       140       150       153       158       134       140       133       143       134       142       138       144 
dram[10]:       130       141       155       161       144       151       152       158       138       141       131       139       140       142       140       144 
total reads: 25198
bank skew: 162/126 = 1.29
chip skew: 2307/2279 = 1.01
average mf latency per bank:
dram[0]:      44961     43903     62855     63510     80960     80445     84599     84207     59848     59150     51498     51244     43991     43680     41315     41323
dram[1]:      45186     44856     63158     64052     82161     80823     83214     83302     59666     60106     51124     50079     44201     44561     39922     40557
dram[2]:      46415     45110     63551     63950     79845     78685     82998     83606     60206     60939     51866     50905     43847     44763     40649     42020
dram[3]:      43505     43015     62345     63446     80758     80131     82646     82739     60707     60375     51687     50940     44466     44093     41546     41645
dram[4]:      45473     44799     62795     63557     80255     80228     82347     81628     60686     61124     50982     50344     43920     44177     39849     41014
dram[5]:      45595     44202     62928     63391     79800     78754     82351     83246     61474     61195     50931     50480     44066     44000     40956     42142
dram[6]:      42425     42612     63197     64524     81025     80613     82019     82334     61891     61645     51134     50242     44123     43753     41256     40886
dram[7]:      44744     44186     64117     64649     79851     78634     82240     81995     61568     61512     51596     50849     42168     43297     40985     41368
dram[8]:      45133     43850     63788     64360     80268     79724     82932     82660     61253     60439     50989     50965     43170     44067     40949     41171
dram[9]:      44417     44537     64179     64654     81857     80631     82670     83431     60962     60778     51033     49618     43880     43294     40931     40881
dram[10]:      45312     44428     64587     64851     80341     79718     83330     83262     60031     60640     50712     49773     42304     43476     40971     41611
maximum mf latency per bank:
dram[0]:      77328     77406     77214     77189     77449     77449     77444     77446     77448     77454     77373     77383     77261     77413     77432     77438
dram[1]:      77440     77374     77332     77359     77429     77424     77363     77369     77428     77429     77433     77445     77407     77406     77430     77426
dram[2]:      77354     77427     76951     76954     77360     77413     77425     77436     77435     77311     77427     77372     77436     77454     77411     77289
dram[3]:      77437     77415     77447     77400     77452     77463     77429     77359     77433     77452     77360     77349     77337     77426     77363     77348
dram[4]:      77428     77355     77278     77310     77427     77433     77304     77355     77426     77440     77359     77340     77406     77420     77437     77427
dram[5]:      77336     77431     77427     77390     77356     77417     77428     77353     77427     77315     77437     77426     77442     77325     77420     77313
dram[6]:      77432     77311     77437     77440     77412     77304     77422     77406     77348     77352     77343     77394     77343     77430     77421     77337
dram[7]:      77335     77338     77425     77428     77345     77167     77343     77362     77176     77184     77413     77414     77260     77426     77448     77441
dram[8]:      77270     77242     77431     77383     76601     76631     77426     77442     76613     76637     77435     77432     77442     77108     77443     77444
dram[9]:      77441     77284     77356     77445     76635     76620     77414     77411     76640     76615     77441     77434     76957     76714     77423     77422
dram[10]:      77356     77342     77422     77447     76603     76604     77438     77439     76592     76580     77423     77422     77432     77440     77432     77451
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786803 n_act=216 n_pre=200 n_req=4541 n_rd=8940 n_write=4661 bw_util=0.01511
n_activity=43104 dram_eff=0.6311
bk0: 580a 1796652i bk1: 576a 1795899i bk2: 576a 1796184i bk3: 576a 1795480i bk4: 576a 1796660i bk5: 576a 1795702i bk6: 572a 1796408i bk7: 572a 1795482i bk8: 512a 1796518i bk9: 512a 1796023i bk10: 512a 1796465i bk11: 512a 1796075i bk12: 568a 1796668i bk13: 568a 1795883i bk14: 576a 1796617i bk15: 576a 1796330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.250064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786823 n_act=213 n_pre=197 n_req=4529 n_rd=8936 n_write=4651 bw_util=0.01509
n_activity=43281 dram_eff=0.6279
bk0: 576a 1796754i bk1: 576a 1796138i bk2: 576a 1796150i bk3: 576a 1795385i bk4: 576a 1796652i bk5: 576a 1795718i bk6: 572a 1796301i bk7: 572a 1795559i bk8: 512a 1796591i bk9: 512a 1796121i bk10: 512a 1796616i bk11: 512a 1796099i bk12: 568a 1796672i bk13: 568a 1796154i bk14: 576a 1796574i bk15: 576a 1795999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786843 n_act=217 n_pre=201 n_req=4515 n_rd=8936 n_write=4623 bw_util=0.01506
n_activity=42877 dram_eff=0.6325
bk0: 576a 1796718i bk1: 576a 1796059i bk2: 576a 1796037i bk3: 576a 1795348i bk4: 576a 1796489i bk5: 576a 1795692i bk6: 572a 1796419i bk7: 572a 1795796i bk8: 512a 1796535i bk9: 512a 1796060i bk10: 512a 1796568i bk11: 512a 1796044i bk12: 568a 1796810i bk13: 568a 1796180i bk14: 576a 1796256i bk15: 576a 1796197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786844 n_act=212 n_pre=196 n_req=4526 n_rd=8936 n_write=4632 bw_util=0.01507
n_activity=43129 dram_eff=0.6292
bk0: 576a 1796536i bk1: 576a 1795986i bk2: 576a 1795972i bk3: 576a 1795307i bk4: 576a 1796789i bk5: 576a 1795717i bk6: 572a 1796511i bk7: 572a 1795581i bk8: 512a 1796662i bk9: 512a 1796150i bk10: 512a 1796418i bk11: 512a 1796074i bk12: 568a 1796808i bk13: 568a 1796020i bk14: 576a 1796510i bk15: 576a 1796304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.247255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786846 n_act=209 n_pre=193 n_req=4519 n_rd=8944 n_write=4628 bw_util=0.01507
n_activity=42809 dram_eff=0.6341
bk0: 576a 1796759i bk1: 576a 1796050i bk2: 576a 1795944i bk3: 576a 1795252i bk4: 576a 1796369i bk5: 576a 1795810i bk6: 572a 1796245i bk7: 572a 1795459i bk8: 512a 1796724i bk9: 512a 1796000i bk10: 512a 1796380i bk11: 512a 1795880i bk12: 568a 1796873i bk13: 568a 1796265i bk14: 580a 1796503i bk15: 580a 1796067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786843 n_act=209 n_pre=193 n_req=4521 n_rd=8952 n_write=4623 bw_util=0.01508
n_activity=43013 dram_eff=0.6312
bk0: 576a 1796677i bk1: 576a 1795975i bk2: 576a 1796073i bk3: 576a 1795249i bk4: 576a 1796482i bk5: 576a 1795908i bk6: 572a 1796446i bk7: 572a 1795664i bk8: 512a 1796670i bk9: 512a 1796199i bk10: 512a 1796497i bk11: 512a 1795936i bk12: 572a 1797042i bk13: 572a 1796259i bk14: 580a 1796441i bk15: 580a 1796182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246117
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786853 n_act=202 n_pre=186 n_req=4528 n_rd=8944 n_write=4635 bw_util=0.01508
n_activity=42979 dram_eff=0.6319
bk0: 576a 1796763i bk1: 576a 1796175i bk2: 576a 1796076i bk3: 576a 1795232i bk4: 576a 1796620i bk5: 576a 1795815i bk6: 568a 1796501i bk7: 568a 1795555i bk8: 512a 1796828i bk9: 512a 1796239i bk10: 512a 1796567i bk11: 512a 1796125i bk12: 572a 1796864i bk13: 572a 1796035i bk14: 580a 1796714i bk15: 580a 1796010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248285
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786852 n_act=209 n_pre=193 n_req=4515 n_rd=8944 n_write=4622 bw_util=0.01507
n_activity=42965 dram_eff=0.6315
bk0: 576a 1796681i bk1: 576a 1796177i bk2: 576a 1796156i bk3: 576a 1795436i bk4: 576a 1796454i bk5: 576a 1795572i bk6: 568a 1796395i bk7: 568a 1795593i bk8: 512a 1796746i bk9: 512a 1796059i bk10: 512a 1796566i bk11: 512a 1795970i bk12: 572a 1796784i bk13: 572a 1796334i bk14: 580a 1796467i bk15: 580a 1796190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248287
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786823 n_act=219 n_pre=203 n_req=4526 n_rd=8944 n_write=4631 bw_util=0.01508
n_activity=43018 dram_eff=0.6311
bk0: 576a 1796647i bk1: 576a 1796043i bk2: 576a 1796180i bk3: 576a 1795309i bk4: 576a 1796558i bk5: 576a 1795951i bk6: 568a 1796355i bk7: 568a 1795534i bk8: 512a 1796584i bk9: 512a 1796086i bk10: 512a 1796469i bk11: 512a 1796060i bk12: 572a 1796608i bk13: 572a 1795920i bk14: 580a 1796428i bk15: 580a 1796172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245002
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786821 n_act=213 n_pre=197 n_req=4526 n_rd=8944 n_write=4645 bw_util=0.01509
n_activity=43133 dram_eff=0.6301
bk0: 576a 1796581i bk1: 576a 1796087i bk2: 576a 1796107i bk3: 576a 1795333i bk4: 576a 1796697i bk5: 576a 1795914i bk6: 568a 1796335i bk7: 568a 1795658i bk8: 512a 1796641i bk9: 512a 1796180i bk10: 512a 1796366i bk11: 512a 1795959i bk12: 572a 1796674i bk13: 572a 1795994i bk14: 580a 1796523i bk15: 580a 1796040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251221
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1800820 n_nop=1786794 n_act=214 n_pre=198 n_req=4542 n_rd=8940 n_write=4674 bw_util=0.01512
n_activity=42847 dram_eff=0.6355
bk0: 576a 1796648i bk1: 576a 1796070i bk2: 576a 1796044i bk3: 576a 1795295i bk4: 576a 1796460i bk5: 576a 1795657i bk6: 568a 1796484i bk7: 568a 1795679i bk8: 512a 1796527i bk9: 512a 1795967i bk10: 512a 1796525i bk11: 512a 1795833i bk12: 572a 1796608i bk13: 572a 1796101i bk14: 580a 1796520i bk15: 576a 1796189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2771, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2871, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2691, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2909, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2716, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2889, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2756, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2876, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2743, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2934, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2753, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2932, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2781, Reservation_fails = 0
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2923, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2778, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2930, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2738, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2907, Reservation_fails = 1
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2732, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2893, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2761, Reservation_fails = 0
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2907, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 62191
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.8489
	minimum = 6
	maximum = 779
Network latency average = 14.7548
	minimum = 6
	maximum = 761
Slowest packet = 79791
Flit latency average = 13.5562
	minimum = 6
	maximum = 759
Slowest flit = 174455
Fragmentation average = 0.0204264
	minimum = 0
	maximum = 708
Injected packet rate average = 0.00233519
	minimum = 0.00195448 (at node 19)
	maximum = 0.00270307 (at node 39)
Accepted packet rate average = 0.00233519
	minimum = 0.00195448 (at node 19)
	maximum = 0.00270307 (at node 39)
Injected flit rate average = 0.00499167
	minimum = 0.00296497 (at node 19)
	maximum = 0.0075488 (at node 43)
Accepted flit rate average= 0.00499167
	minimum = 0.00389401 (at node 34)
	maximum = 0.00625217 (at node 21)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8489 (1 samples)
	minimum = 6 (1 samples)
	maximum = 779 (1 samples)
Network latency average = 14.7548 (1 samples)
	minimum = 6 (1 samples)
	maximum = 761 (1 samples)
Flit latency average = 13.5562 (1 samples)
	minimum = 6 (1 samples)
	maximum = 759 (1 samples)
Fragmentation average = 0.0204264 (1 samples)
	minimum = 0 (1 samples)
	maximum = 708 (1 samples)
Injected packet rate average = 0.00233519 (1 samples)
	minimum = 0.00195448 (1 samples)
	maximum = 0.00270307 (1 samples)
Accepted packet rate average = 0.00233519 (1 samples)
	minimum = 0.00195448 (1 samples)
	maximum = 0.00270307 (1 samples)
Injected flit rate average = 0.00499167 (1 samples)
	minimum = 0.00296497 (1 samples)
	maximum = 0.0075488 (1 samples)
Accepted flit rate average = 0.00499167 (1 samples)
	minimum = 0.00389401 (1 samples)
	maximum = 0.00625217 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 58 sec (2458 sec)
gpgpu_simulation_rate = 42213 (inst/sec)
gpgpu_simulation_rate = 484 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4208 Tlb_hit: 1146 Tlb_miss: 3062 Tlb_hit_rate: 0.272338
Shader1: Tlb_access: 3896 Tlb_hit: 614 Tlb_miss: 3282 Tlb_hit_rate: 0.157598
Shader2: Tlb_access: 3792 Tlb_hit: 646 Tlb_miss: 3146 Tlb_hit_rate: 0.170359
Shader3: Tlb_access: 3876 Tlb_hit: 568 Tlb_miss: 3308 Tlb_hit_rate: 0.146543
Shader4: Tlb_access: 3924 Tlb_hit: 770 Tlb_miss: 3154 Tlb_hit_rate: 0.196228
Shader5: Tlb_access: 4024 Tlb_hit: 734 Tlb_miss: 3290 Tlb_hit_rate: 0.182406
Shader6: Tlb_access: 3944 Tlb_hit: 644 Tlb_miss: 3300 Tlb_hit_rate: 0.163286
Shader7: Tlb_access: 3964 Tlb_hit: 632 Tlb_miss: 3332 Tlb_hit_rate: 0.159435
Shader8: Tlb_access: 3944 Tlb_hit: 734 Tlb_miss: 3210 Tlb_hit_rate: 0.186105
Shader9: Tlb_access: 3920 Tlb_hit: 742 Tlb_miss: 3178 Tlb_hit_rate: 0.189286
Shader10: Tlb_access: 4036 Tlb_hit: 1090 Tlb_miss: 2946 Tlb_hit_rate: 0.270069
Shader11: Tlb_access: 4024 Tlb_hit: 618 Tlb_miss: 3406 Tlb_hit_rate: 0.153579
Shader12: Tlb_access: 4052 Tlb_hit: 748 Tlb_miss: 3304 Tlb_hit_rate: 0.184600
Shader13: Tlb_access: 4204 Tlb_hit: 816 Tlb_miss: 3388 Tlb_hit_rate: 0.194101
Shader14: Tlb_access: 4016 Tlb_hit: 678 Tlb_miss: 3338 Tlb_hit_rate: 0.168825
Shader15: Tlb_access: 4204 Tlb_hit: 794 Tlb_miss: 3410 Tlb_hit_rate: 0.188868
Shader16: Tlb_access: 4044 Tlb_hit: 818 Tlb_miss: 3226 Tlb_hit_rate: 0.202275
Shader17: Tlb_access: 4076 Tlb_hit: 902 Tlb_miss: 3174 Tlb_hit_rate: 0.221295
Shader18: Tlb_access: 4068 Tlb_hit: 894 Tlb_miss: 3174 Tlb_hit_rate: 0.219764
Shader19: Tlb_access: 3776 Tlb_hit: 570 Tlb_miss: 3206 Tlb_hit_rate: 0.150953
Shader20: Tlb_access: 4088 Tlb_hit: 930 Tlb_miss: 3158 Tlb_hit_rate: 0.227495
Shader21: Tlb_access: 4504 Tlb_hit: 1226 Tlb_miss: 3278 Tlb_hit_rate: 0.272202
Shader22: Tlb_access: 3824 Tlb_hit: 682 Tlb_miss: 3142 Tlb_hit_rate: 0.178347
Shader23: Tlb_access: 4144 Tlb_hit: 832 Tlb_miss: 3312 Tlb_hit_rate: 0.200772
Shader24: Tlb_access: 4164 Tlb_hit: 948 Tlb_miss: 3216 Tlb_hit_rate: 0.227666
Shader25: Tlb_access: 4044 Tlb_hit: 726 Tlb_miss: 3318 Tlb_hit_rate: 0.179525
Shader26: Tlb_access: 4240 Tlb_hit: 898 Tlb_miss: 3342 Tlb_hit_rate: 0.211792
Shader27: Tlb_access: 3816 Tlb_hit: 524 Tlb_miss: 3292 Tlb_hit_rate: 0.137317
Tlb_tot_access: 112816 Tlb_tot_hit: 21924, Tlb_tot_miss: 90892, Tlb_tot_hit_rate: 0.194334
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 656 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader1: Tlb_validate: 670 Tlb_invalidate: 320 Tlb_evict: 0 Tlb_page_evict: 320
Shader2: Tlb_validate: 726 Tlb_invalidate: 328 Tlb_evict: 0 Tlb_page_evict: 328
Shader3: Tlb_validate: 698 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader4: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader5: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader6: Tlb_validate: 670 Tlb_invalidate: 314 Tlb_evict: 0 Tlb_page_evict: 314
Shader7: Tlb_validate: 712 Tlb_invalidate: 338 Tlb_evict: 0 Tlb_page_evict: 338
Shader8: Tlb_validate: 666 Tlb_invalidate: 320 Tlb_evict: 0 Tlb_page_evict: 320
Shader9: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader10: Tlb_validate: 652 Tlb_invalidate: 314 Tlb_evict: 0 Tlb_page_evict: 314
Shader11: Tlb_validate: 698 Tlb_invalidate: 324 Tlb_evict: 0 Tlb_page_evict: 324
Shader12: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader13: Tlb_validate: 610 Tlb_invalidate: 288 Tlb_evict: 0 Tlb_page_evict: 288
Shader14: Tlb_validate: 740 Tlb_invalidate: 350 Tlb_evict: 0 Tlb_page_evict: 350
Shader15: Tlb_validate: 716 Tlb_invalidate: 340 Tlb_evict: 0 Tlb_page_evict: 340
Shader16: Tlb_validate: 726 Tlb_invalidate: 344 Tlb_evict: 0 Tlb_page_evict: 344
Shader17: Tlb_validate: 744 Tlb_invalidate: 352 Tlb_evict: 0 Tlb_page_evict: 352
Shader18: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader19: Tlb_validate: 642 Tlb_invalidate: 300 Tlb_evict: 0 Tlb_page_evict: 300
Shader20: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader21: Tlb_validate: 684 Tlb_invalidate: 318 Tlb_evict: 0 Tlb_page_evict: 318
Shader22: Tlb_validate: 698 Tlb_invalidate: 332 Tlb_evict: 0 Tlb_page_evict: 332
Shader23: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader24: Tlb_validate: 670 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader25: Tlb_validate: 656 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader26: Tlb_validate: 574 Tlb_invalidate: 276 Tlb_evict: 0 Tlb_page_evict: 276
Shader27: Tlb_validate: 702 Tlb_invalidate: 334 Tlb_evict: 0 Tlb_page_evict: 334
Tlb_tot_valiate: 19140 Tlb_invalidate: 9000, Tlb_tot_evict: 0, Tlb_tot_evict page: 9000
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3062 Page_hit: 628 Page_miss: 2434 Page_hit_rate: 0.205095 Page_fault: 6 Page_pending: 2427
Shader1: Page_table_access:3282 Page_hit: 774 Page_miss: 2508 Page_hit_rate: 0.235832 Page_fault: 3 Page_pending: 2505
Shader2: Page_table_access:3146 Page_hit: 780 Page_miss: 2366 Page_hit_rate: 0.247934 Page_fault: 27 Page_pending: 2339
Shader3: Page_table_access:3308 Page_hit: 896 Page_miss: 2412 Page_hit_rate: 0.270859 Page_fault: 9 Page_pending: 2403
Shader4: Page_table_access:3154 Page_hit: 704 Page_miss: 2450 Page_hit_rate: 0.223209 Page_fault: 12 Page_pending: 2439
Shader5: Page_table_access:3290 Page_hit: 742 Page_miss: 2548 Page_hit_rate: 0.225532 Page_fault: 1 Page_pending: 2547
Shader6: Page_table_access:3300 Page_hit: 712 Page_miss: 2588 Page_hit_rate: 0.215758 Page_fault: 7 Page_pending: 2581
Shader7: Page_table_access:3333 Page_hit: 802 Page_miss: 2531 Page_hit_rate: 0.240624 Page_fault: 8 Page_pending: 2521
Shader8: Page_table_access:3210 Page_hit: 580 Page_miss: 2630 Page_hit_rate: 0.180685 Page_fault: 4 Page_pending: 2626
Shader9: Page_table_access:3178 Page_hit: 748 Page_miss: 2430 Page_hit_rate: 0.235368 Page_fault: 2 Page_pending: 2428
Shader10: Page_table_access:2946 Page_hit: 558 Page_miss: 2388 Page_hit_rate: 0.189409 Page_fault: 1 Page_pending: 2387
Shader11: Page_table_access:3406 Page_hit: 794 Page_miss: 2612 Page_hit_rate: 0.233118 Page_fault: 21 Page_pending: 2591
Shader12: Page_table_access:3304 Page_hit: 688 Page_miss: 2616 Page_hit_rate: 0.208232 Page_fault: 12 Page_pending: 2604
Shader13: Page_table_access:3388 Page_hit: 836 Page_miss: 2552 Page_hit_rate: 0.246753 Page_fault: 1 Page_pending: 2551
Shader14: Page_table_access:3338 Page_hit: 744 Page_miss: 2594 Page_hit_rate: 0.222888 Page_fault: 18 Page_pending: 2576
Shader15: Page_table_access:3410 Page_hit: 942 Page_miss: 2468 Page_hit_rate: 0.276246 Page_fault: 12 Page_pending: 2455
Shader16: Page_table_access:3226 Page_hit: 692 Page_miss: 2534 Page_hit_rate: 0.214507 Page_fault: 10 Page_pending: 2524
Shader17: Page_table_access:3174 Page_hit: 830 Page_miss: 2344 Page_hit_rate: 0.261500 Page_fault: 2 Page_pending: 2342
Shader18: Page_table_access:3174 Page_hit: 544 Page_miss: 2630 Page_hit_rate: 0.171393 Page_fault: 12 Page_pending: 2618
Shader19: Page_table_access:3206 Page_hit: 650 Page_miss: 2556 Page_hit_rate: 0.202745 Page_fault: 11 Page_pending: 2546
Shader20: Page_table_access:3158 Page_hit: 600 Page_miss: 2558 Page_hit_rate: 0.189994 Page_fault: 20 Page_pending: 2538
Shader21: Page_table_access:3278 Page_hit: 704 Page_miss: 2574 Page_hit_rate: 0.214765 Page_fault: 13 Page_pending: 2561
Shader22: Page_table_access:3142 Page_hit: 674 Page_miss: 2468 Page_hit_rate: 0.214513 Page_fault: 11 Page_pending: 2457
Shader23: Page_table_access:3312 Page_hit: 786 Page_miss: 2526 Page_hit_rate: 0.237319 Page_fault: 13 Page_pending: 2513
Shader24: Page_table_access:3216 Page_hit: 762 Page_miss: 2454 Page_hit_rate: 0.236940 Page_fault: 2 Page_pending: 2452
Shader25: Page_table_access:3318 Page_hit: 658 Page_miss: 2660 Page_hit_rate: 0.198312 Page_fault: 14 Page_pending: 2647
Shader26: Page_table_access:3342 Page_hit: 686 Page_miss: 2656 Page_hit_rate: 0.205266 Page_fault: 5 Page_pending: 2651
Shader27: Page_table_access:3292 Page_hit: 704 Page_miss: 2588 Page_hit_rate: 0.213852 Page_fault: 12 Page_pending: 2576
Page_talbe_tot_access: 90893 Page_tot_hit: 20218, Page_tot_miss 70675, Page_tot_hit_rate: 0.222437 Page_tot_fault: 269 Page_tot_pending: 70405
Total_memory_access_page_fault: 13, Average_latency 313536.937500
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 33 Page_evict_not_diry: 106
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.288116
[0-25]: 0.722421, [26-50]: 0.018379, [51-75]: 0.259200, [76-100]: 0.000000
Pcie_write_utilization: 0.135626
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:  1191974 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(654.843994)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288105----T:   290905 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   290905----T:   306131 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306131----T:   308736 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308736----T:   324431 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   329273----T:   331878 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   331878----T:   347573 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   348376----T:   351176 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   351176----T:   381429 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   381429----T:   384034 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384034----T:   414757 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   419977----T:   422777 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   422777----T:   453030 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   461624----T:   464424 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   464424----T:   524789 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   524789----T:   527394 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527394----T:   529999 	 St: 8053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   529999----T:   532604 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   532604----T:   535209 	 St: 8053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   535209----T:   537814 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   537814----T:   540419 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540419----T:   543024 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   543024----T:   545629 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   545629----T:   548234 	 St: 80544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   548234----T:   550839 	 St: 8054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   550839----T:   553444 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553444----T:   556049 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   556049----T:   558654 	 St: 80542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   558654----T:   561259 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   561259----T:   563864 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   563864----T:   566469 	 St: 8054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   566469----T:   569074 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   569074----T:   571679 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   571679----T:   574284 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   574284----T:   576889 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   576889----T:   579494 	 St: 8054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   579494----T:   582099 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   582099----T:   584704 	 St: 80551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   584704----T:   587309 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   587309----T:   589914 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   589914----T:   592519 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   592519----T:   595124 	 St: 80553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   595124----T:   597729 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   597729----T:   600334 	 St: 80555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   600334----T:   602939 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602939----T:   605544 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605544----T:   608149 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   608149----T:   610754 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   610754----T:   613359 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613359----T:   615964 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   615964----T:   618569 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   618569----T:   621174 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   621174----T:   623779 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   623779----T:   626384 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626384----T:   628989 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   628989----T:   631594 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   631594----T:   634199 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   634199----T:   636804 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   636804----T:   639409 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639409----T:   642014 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   642014----T:   644619 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   644619----T:   647224 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   647224----T:   649829 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   649829----T:   652434 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652434----T:   655039 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   655039----T:   657644 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   657644----T:   660249 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   660249----T:   662854 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   662854----T:   665459 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   665459----T:   668064 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   668064----T:   670669 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   670669----T:   673274 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   673274----T:   675879 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   675879----T:   678484 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   678484----T:   681089 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681089----T:   683694 	 St: 80559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   683694----T:   686299 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686299----T:   688904 	 St: 8055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   688904----T:   691509 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691509----T:   694114 	 St: 80562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694114----T:   696719 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   696719----T:   699324 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699324----T:   701929 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   701929----T:   704534 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   704534----T:   707139 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707139----T:   709744 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   709744----T:   712349 	 St: 80568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712349----T:   714954 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   714954----T:   717559 	 St: 80567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   717559----T:   720164 	 St: 80569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720164----T:   722769 	 St: 8056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   722769----T:   725374 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725374----T:   727979 	 St: 8056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   727979----T:   730584 	 St: 8056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   730584----T:   733189 	 St: 8056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733189----T:   735794 	 St: 8056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   735794----T:   738399 	 St: 80570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738399----T:   741004 	 St: 80572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741004----T:   743609 	 St: 80574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   743609----T:   746214 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746214----T:   748819 	 St: 80573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   748819----T:   751424 	 St: 80575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   751424----T:   754029 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754029----T:   756634 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   756634----T:   759239 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   759239----T:   761844 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   761844----T:   764449 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   764449----T:   767054 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767054----T:   769659 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   769659----T:   772264 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   772264----T:   774869 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   774869----T:   777474 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777474----T:   780079 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780079----T:   782684 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   782684----T:   785289 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   785289----T:   787894 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   787894----T:   790499 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   790499----T:   793104 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793104----T:   795709 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   795709----T:   798314 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   798314----T:   800919 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   800919----T:   803524 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   803524----T:   806129 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806129----T:   808734 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   808734----T:   811339 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811339----T:   813944 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813944----T:   816549 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   816549----T:   819154 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819154----T:   821759 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821759----T:   824364 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824364----T:   826969 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   826969----T:   829574 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   829574----T:   832179 	 St: 80576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832179----T:   834784 	 St: 80578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834784----T:   837389 	 St: 8057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837389----T:   839994 	 St: 80577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839994----T:   842599 	 St: 80579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842599----T:   845204 	 St: 8057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845204----T:   847809 	 St: 8057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   847809----T:   850414 	 St: 8057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850414----T:   853019 	 St: 80580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853019----T:   855624 	 St: 8057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855624----T:   858229 	 St: 8057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858229----T:   860834 	 St: 80581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   860834----T:   863439 	 St: 80582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863439----T:   866044 	 St: 80584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866044----T:   868649 	 St: 80586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868649----T:   871254 	 St: 80583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871254----T:   873859 	 St: 80585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873859----T:   876464 	 St: 80587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876464----T:   879069 	 St: 80588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878349----T:   880954 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   879069----T:   881674 	 St: 8058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   880954----T:   883559 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   881674----T:   884279 	 St: 8058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884279----T:   886884 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886884----T:   889489 	 St: 8058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889489----T:   892094 	 St: 8058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   892094----T:   894699 	 St: 8058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   893976----T:   896581 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   894699----T:   897304 	 St: 80590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896581----T:   899186 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   897304----T:   899909 	 St: 80592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899186----T:   901791 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   899909----T:   902514 	 St: 8058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   901791----T:   904396 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   902514----T:   905119 	 St: 80591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   904396----T:   907001 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   905119----T:   907724 	 St: 80593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   907001----T:   909606 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   907724----T:   910329 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909606----T:   912211 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   910329----T:   912934 	 St: 80477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   912211----T:   914816 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   912934----T:   915539 	 St: 80478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   914816----T:   917421 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   915539----T:   918144 	 St: 80479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   917421----T:   920026 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   918144----T:   920749 	 St: 8047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   920026----T:   922631 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   920749----T:   923354 	 St: 80476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   922631----T:   925236 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   923354----T:   925959 	 St: 8047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   925236----T:   927841 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   925959----T:   928564 	 St: 8047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   927841----T:   930446 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   928564----T:   931169 	 St: 8047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931169----T:   933774 	 St: 80480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   933774----T:   936379 	 St: 8047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936379----T:   938984 	 St: 8047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   938984----T:   941589 	 St: 80481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   941589----T:   944194 	 St: 80483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   944194----T:   946799 	 St: 80484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   946799----T:   949404 	 St: 80485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949404----T:   952009 	 St: 80486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952009----T:   954614 	 St: 80482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   954614----T:   957219 	 St: 80487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   957219----T:   959824 	 St: 80489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   959824----T:   962429 	 St: 8048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962429----T:   965034 	 St: 8048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965034----T:   967639 	 St: 8048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   967639----T:   970244 	 St: 80488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   970244----T:   972849 	 St: 8048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971222----T:   973827 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   972849----T:   975454 	 St: 8048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973827----T:   976432 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   975454----T:   978059 	 St: 80490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   976432----T:   979037 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   978059----T:   980664 	 St: 80491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   979037----T:   981642 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   980664----T:   983269 	 St: 8048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983269----T:   985874 	 St: 80492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   985874----T:   988479 	 St: 80594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986855----T:   989460 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   988479----T:   991084 	 St: 80596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989460----T:   992065 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   991084----T:   993689 	 St: 80598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   992065----T:   994670 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   993689----T:   996294 	 St: 80595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994670----T:   997275 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   996294----T:   998899 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997275----T:   999880 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   998899----T:  1001504 	 St: 80599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999880----T:  1002485 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1001504----T:  1004109 	 St: 8059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1003380----T:  1005985 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1004109----T:  1006714 	 St: 8059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1005985----T:  1008590 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1006714----T:  1009319 	 St: 8059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1008590----T:  1011195 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1009319----T:  1011924 	 St: 8059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1011195----T:  1013800 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1011924----T:  1014529 	 St: 8059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1014529----T:  1017134 	 St: 8059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017134----T:  1019739 	 St: 805a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1019739----T:  1022344 	 St: 805a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022344----T:  1024949 	 St: 805a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1024949----T:  1027554 	 St: 805a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1027554----T:  1030159 	 St: 805a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1030159----T:  1032764 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1032764----T:  1035369 	 St: 805a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1035369----T:  1037974 	 St: 805a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1037974----T:  1040579 	 St: 805aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1040579----T:  1043184 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1043184----T:  1045789 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1045789----T:  1048394 	 St: 805ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048394----T:  1050999 	 St: 805ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1050999----T:  1053604 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1053604----T:  1056209 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056209----T:  1058814 	 St: 805ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1058814----T:  1061419 	 St: 805af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061419----T:  1064024 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064024----T:  1066629 	 St: 80493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1066629----T:  1069234 	 St: 80495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069234----T:  1071839 	 St: 80496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1071839----T:  1074444 	 St: 80497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1074444----T:  1077049 	 St: 80498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077049----T:  1079654 	 St: 80494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1079654----T:  1082259 	 St: 80499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082259----T:  1084864 	 St: 8049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1084864----T:  1087469 	 St: 8049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1087469----T:  1090074 	 St: 8049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090074----T:  1092679 	 St: 8049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1092679----T:  1095284 	 St: 8049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095284----T:  1097889 	 St: 8049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1097889----T:  1100494 	 St: 804a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1100494----T:  1103099 	 St: 804a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103099----T:  1105704 	 St: 804a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1105704----T:  1108309 	 St: 804a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108309----T:  1110914 	 St: 804a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1110914----T:  1113519 	 St: 804a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1113519----T:  1116124 	 St: 804a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116124----T:  1118729 	 St: 804a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1118729----T:  1121334 	 St: 804a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121334----T:  1123939 	 St: 804aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1123939----T:  1126544 	 St: 804a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1126544----T:  1129149 	 St: 804ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129149----T:  1131754 	 St: 804ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1131754----T:  1134359 	 St: 804ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1134359----T:  1136964 	 St: 804af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1136964----T:  1139569 	 St: 804b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1139569----T:  1142174 	 St: 804ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142174----T:  1144779 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1144779----T:  1147384 	 St: 805b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1147384----T:  1149989 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1149989----T:  1152594 	 St: 805b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1152594----T:  1155199 	 St: 805b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155199----T:  1157804 	 St: 805b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1157804----T:  1160409 	 St: 805b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1160409----T:  1163014 	 St: 805ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163014----T:  1165619 	 St: 805b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1165619----T:  1168224 	 St: 804b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1167458----T:  1170063 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1168224----T:  1170829 	 St: 804b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1170063----T:  1172668 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1170829----T:  1173434 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1172668----T:  1175273 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1173434----T:  1176039 	 St: 804b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176039----T:  1178644 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1178644----T:  1181249 	 St: 804b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181249----T:  1183854 	 St: 804b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1183854----T:  1186459 	 St: 804b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1186459----T:  1189064 	 St: 804b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1189064----T:  1191669 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1191974----T:  1194579 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1191974----T:  1200214 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1202819----T:  1205424 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1202819----T:  1211059 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1213664----T:  1216269 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1213664----T:  1229359 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1231964----T:  1234569 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1231964----T:  1262687 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1265292----T:  1267897 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1265292----T:  1310598 	 St: 0 Sz: 385024 	 Sm: 0 	 T: device_sync(30.591492)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 969824(cycle), 654.843994(us)
Tot_kernel_exec_time_and_fault_time: 18897329(cycle), 12759.843750(us)
Tot_memcpy_h2d_time: 948360(cycle), 640.351135(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 948360(cycle), 640.351135(us)
Tot_devicesync_time: 121229(cycle), 81.856178(us)
Tot_writeback_time: 85965(cycle), 58.045238(us)
Tot_memcpy_d2h_sync_wb_time: 207194(cycle), 139.901413(us)
GPGPU-Sim: *** exit detected ***
