{"vcs1":{"timestamp_begin":1684261091.567474980, "rt":1.26, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261092.919777391, "rt":1.20, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684261094.187139107, "rt":0.49, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261090.920292318}
{"VCS_COMP_START_TIME": 1684261090.920292318}
{"VCS_COMP_END_TIME": 1684261096.193881523}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211968}}
